// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "05/13/2024 23:05:19"

// 
// Device: Altera EP4CGX150DF31I7 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module \getting-started  (
	\test-point1 ,
	\clk-two ,
	\test-point2 ,
	VGA_CLK,
	VGA_R0,
	VGA_R1,
	VGA_R2,
	VGA_R3,
	VGA_R4,
	VGA_R5,
	VGA_R6,
	VGA_R7,
	VGA_G0,
	VGA_G1,
	VGA_G2,
	VGA_G3,
	VGA_G4,
	VGA_G5,
	VGA_G6,
	VGA_G7,
	VGA_B0,
	VGA_B1,
	VGA_B2,
	VGA_B3,
	VGA_B4,
	VGA_B5,
	VGA_B6,
	VGA_B7);
output 	\test-point1 ;
input 	\clk-two ;
output 	\test-point2 ;
output 	VGA_CLK;
output 	VGA_R0;
output 	VGA_R1;
output 	VGA_R2;
output 	VGA_R3;
output 	VGA_R4;
output 	VGA_R5;
output 	VGA_R6;
output 	VGA_R7;
output 	VGA_G0;
output 	VGA_G1;
output 	VGA_G2;
output 	VGA_G3;
output 	VGA_G4;
output 	VGA_G5;
output 	VGA_G6;
output 	VGA_G7;
output 	VGA_B0;
output 	VGA_B1;
output 	VGA_B2;
output 	VGA_B3;
output 	VGA_B4;
output 	VGA_B5;
output 	VGA_B6;
output 	VGA_B7;

// Design Ports Information
// test-point1	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// test-point2	=>  Location: PIN_B24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R0	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R1	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R2	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R3	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R4	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R5	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R6	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R7	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G0	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G1	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G2	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G3	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G4	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G5	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G6	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G7	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B0	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B1	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B2	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B3	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B4	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B5	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B6	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B7	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk-two	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~ALTERA_NCEO~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_NCSO~~ibuf_o ;
wire \~ALTERA_NCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_NCEO~~obuf_o ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \clk-two~input_o ;
wire \inst2|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst3|count~3_combout ;
wire \inst4|Add0~0_combout ;
wire \inst4|Add0~1 ;
wire \inst4|Add0~2_combout ;
wire \inst4|Add0~3 ;
wire \inst4|Add0~4_combout ;
wire \inst4|Add0~5 ;
wire \inst4|Add0~6_combout ;
wire \inst4|Add0~7 ;
wire \inst4|Add0~8_combout ;
wire \inst4|Add0~9 ;
wire \inst4|Add0~10_combout ;
wire \inst4|count~0_combout ;
wire \inst4|Add0~11 ;
wire \inst4|Add0~12_combout ;
wire \inst4|Add0~13 ;
wire \inst4|Add0~14_combout ;
wire \inst7|LessThan1~0_combout ;
wire \inst4|Add0~15 ;
wire \inst4|Add0~16_combout ;
wire \inst4|count~2_combout ;
wire \inst4|Add0~17 ;
wire \inst4|Add0~18_combout ;
wire \inst4|count~1_combout ;
wire \inst4|Equal0~0_combout ;
wire \inst4|Equal0~1_combout ;
wire \inst4|Equal1~0_combout ;
wire \inst4|next~q ;
wire \inst3|Add0~1 ;
wire \inst3|Add0~2_combout ;
wire \inst3|Add0~3 ;
wire \inst3|Add0~4_combout ;
wire \inst3|count~2_combout ;
wire \inst3|Add0~5 ;
wire \inst3|Add0~7 ;
wire \inst3|Add0~8_combout ;
wire \inst3|Add0~9 ;
wire \inst3|Add0~10_combout ;
wire \inst3|Add0~11 ;
wire \inst3|Add0~12_combout ;
wire \inst3|Add0~13 ;
wire \inst3|Add0~14_combout ;
wire \inst3|Add0~15 ;
wire \inst3|Add0~16_combout ;
wire \inst3|Add0~17 ;
wire \inst3|Add0~18_combout ;
wire \inst3|count~0_combout ;
wire \inst3|Equal0~1_combout ;
wire \inst3|Equal0~0_combout ;
wire \inst3|Equal0~2_combout ;
wire \inst3|Add0~6_combout ;
wire \inst3|count~1_combout ;
wire \inst7|LessThan3~0_combout ;
wire \inst5|LessThan1~0_wirecell_combout ;
wire \inst7|LessThan4~0_combout ;
wire \inst6|LessThan1~0_wirecell_combout ;
wire \inst|posy[0]~10_combout ;
wire \inst|posx[0]~10_combout ;
wire \inst|posx[0]~11 ;
wire \inst|posx[1]~12_combout ;
wire \inst|posx[1]~13 ;
wire \inst|posx[2]~14_combout ;
wire \inst|posx[2]~15 ;
wire \inst|posx[3]~16_combout ;
wire \inst|LessThan0~0_combout ;
wire \inst|posx[3]~17 ;
wire \inst|posx[4]~18_combout ;
wire \inst|posx[4]~19 ;
wire \inst|posx[5]~20_combout ;
wire \inst|posx[5]~21 ;
wire \inst|posx[6]~22_combout ;
wire \inst|LessThan0~1_combout ;
wire \inst|posx[6]~23 ;
wire \inst|posx[7]~24_combout ;
wire \inst|posx[7]~25 ;
wire \inst|posx[8]~26_combout ;
wire \inst|posx[8]~27 ;
wire \inst|posx[9]~28_combout ;
wire \inst|LessThan0~2_combout ;
wire \inst|posy[0]~11 ;
wire \inst|posy[1]~12_combout ;
wire \inst|posy[1]~13 ;
wire \inst|posy[2]~14_combout ;
wire \inst|posy[2]~15 ;
wire \inst|posy[3]~16_combout ;
wire \inst|posy[3]~17 ;
wire \inst|posy[4]~18_combout ;
wire \inst|posy[4]~19 ;
wire \inst|posy[5]~20_combout ;
wire \inst|posy[5]~21 ;
wire \inst|posy[6]~22_combout ;
wire \inst|posy[6]~23 ;
wire \inst|posy[7]~24_combout ;
wire \inst|posy[7]~25 ;
wire \inst|posy[8]~26_combout ;
wire \inst|posy[8]~27 ;
wire \inst|posy[9]~28_combout ;
wire \inst|LessThan1~0_combout ;
wire \inst|LessThan1~1_combout ;
wire \inst|LessThan1~2_combout ;
wire \inst|swap~0_combout ;
wire \inst|swap~q ;
wire \inst|Add0~1 ;
wire \inst|Add0~3 ;
wire \inst|Add0~5 ;
wire \inst|Add0~7 ;
wire \inst|Add0~9 ;
wire \inst|Add0~11 ;
wire \inst|Add0~13 ;
wire \inst|Add0~15 ;
wire \inst|Add0~16_combout ;
wire \inst|Add0~14_combout ;
wire \inst|Add0~12_combout ;
wire \inst|Add0~10_combout ;
wire \inst|Add0~8_combout ;
wire \inst|Add0~6_combout ;
wire \inst|Add0~4_combout ;
wire \inst|Add0~2_combout ;
wire \inst|Add0~0_combout ;
wire \inst|Add1~1 ;
wire \inst|Add1~3 ;
wire \inst|Add1~5 ;
wire \inst|Add1~7 ;
wire \inst|Add1~9 ;
wire \inst|Add1~11 ;
wire \inst|Add1~13 ;
wire \inst|Add1~15 ;
wire \inst|Add1~17 ;
wire \inst|Add1~19 ;
wire \inst|Add1~20_combout ;
wire \inst7|posy[0]~10_combout ;
wire \inst7|LessThan2~0_combout ;
wire \inst7|always0~0_combout ;
wire \inst7|always0~1_combout ;
wire \inst7|LessThan2~1_combout ;
wire \inst7|always0~2_combout ;
wire \inst7|LessThan4~1_combout ;
wire \inst7|LessThan1~1_combout ;
wire \inst7|LessThan1~2_combout ;
wire \inst7|always0~3_combout ;
wire \inst7|line~0_combout ;
wire \inst7|line~q ;
wire \inst7|posy[0]~28_combout ;
wire \inst7|posy[0]~11 ;
wire \inst7|posy[1]~12_combout ;
wire \inst7|posy[1]~13 ;
wire \inst7|posy[2]~14_combout ;
wire \inst7|posy[2]~15 ;
wire \inst7|posy[3]~16_combout ;
wire \inst7|posy[3]~17 ;
wire \inst7|posy[4]~18_combout ;
wire \inst7|posy[4]~19 ;
wire \inst7|posy[5]~20_combout ;
wire \inst7|posy[5]~21 ;
wire \inst7|posy[6]~22_combout ;
wire \inst7|posy[6]~23 ;
wire \inst7|posy[7]~24_combout ;
wire \inst7|posy[7]~25 ;
wire \inst7|posy[8]~26_combout ;
wire \inst7|posy[8]~27 ;
wire \inst7|posy[9]~29_combout ;
wire \inst12|Add0~1 ;
wire \inst12|Add0~3 ;
wire \inst12|Add0~5 ;
wire \inst12|Add0~7 ;
wire \inst12|Add0~9 ;
wire \inst12|Add0~11 ;
wire \inst12|Add0~13 ;
wire \inst12|Add0~15 ;
wire \inst12|Add0~16_combout ;
wire \inst12|Add0~14_combout ;
wire \inst12|Add0~12_combout ;
wire \inst12|Add0~10_combout ;
wire \inst12|Add0~8_combout ;
wire \inst12|Add0~6_combout ;
wire \inst12|Add0~4_combout ;
wire \inst12|Add0~2_combout ;
wire \inst12|Add0~0_combout ;
wire \inst7|posx[0]~10_combout ;
wire \inst7|posx[0]~11 ;
wire \inst7|posx[1]~12_combout ;
wire \inst7|posx[1]~13 ;
wire \inst7|posx[2]~14_combout ;
wire \inst7|posx[2]~15 ;
wire \inst7|posx[3]~16_combout ;
wire \inst7|posx[3]~17 ;
wire \inst7|posx[4]~18_combout ;
wire \inst7|posx[4]~19 ;
wire \inst7|posx[5]~20_combout ;
wire \inst7|posx[5]~21 ;
wire \inst7|posx[6]~22_combout ;
wire \inst7|posx[6]~23 ;
wire \inst7|posx[7]~24_combout ;
wire \inst7|posx[7]~25 ;
wire \inst7|posx[8]~26_combout ;
wire \inst7|posx[8]~27 ;
wire \inst7|posx[9]~28_combout ;
wire \inst12|Add1~1 ;
wire \inst12|Add1~3 ;
wire \inst12|Add1~5 ;
wire \inst12|Add1~7 ;
wire \inst12|Add1~9 ;
wire \inst12|Add1~11 ;
wire \inst12|Add1~13 ;
wire \inst12|Add1~15 ;
wire \inst12|Add1~17 ;
wire \inst12|Add1~19 ;
wire \inst12|Add1~20_combout ;
wire \inst18|addr_1[17]~3_combout ;
wire \inst17|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout ;
wire \inst18|select_data[6]~20_combout ;
wire \inst|Add1~18_combout ;
wire \inst12|Add1~18_combout ;
wire \inst18|addr_1[16]~4_combout ;
wire \inst17|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout ;
wire \inst17|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout ;
wire \inst|Add0~17 ;
wire \inst|Add0~18_combout ;
wire \inst|Add1~21 ;
wire \inst|Add1~22_combout ;
wire \inst12|Add0~17 ;
wire \inst12|Add0~18_combout ;
wire \inst12|Add1~21 ;
wire \inst12|Add1~22_combout ;
wire \inst18|addr_1[18]~5_combout ;
wire \inst17|altsyncram_component|auto_generated|address_reg_a[5]~feeder_combout ;
wire \inst17|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \inst12|Add1~16_combout ;
wire \inst|Add1~16_combout ;
wire \inst18|addr_1[15]~0_combout ;
wire \inst17|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \inst17|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \inst12|Add1~14_combout ;
wire \inst|Add1~14_combout ;
wire \inst18|addr_1[14]~2_combout ;
wire \inst12|Add1~12_combout ;
wire \inst|Add1~12_combout ;
wire \inst18|addr_1[13]~1_combout ;
wire \inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ;
wire \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w[1]~0_combout ;
wire \inst|cnt[2]~18_cout ;
wire \inst|cnt[2]~19_combout ;
wire \inst|cnt[2]~20 ;
wire \inst|cnt[3]~21_combout ;
wire \inst|cnt[3]~22 ;
wire \inst|cnt[4]~23_combout ;
wire \inst|cnt[4]~24 ;
wire \inst|cnt[5]~25_combout ;
wire \inst|cnt[5]~26 ;
wire \inst|cnt[6]~27_combout ;
wire \inst|cnt[6]~28 ;
wire \inst|cnt[7]~29_combout ;
wire \inst|cnt[7]~30 ;
wire \inst|cnt[8]~31_combout ;
wire \inst|cnt[8]~32 ;
wire \inst|cnt[9]~33_combout ;
wire \inst|cnt[9]~34 ;
wire \inst|cnt[10]~35_combout ;
wire \inst|cnt[10]~36 ;
wire \inst|cnt[11]~37_combout ;
wire \inst|cnt[11]~38 ;
wire \inst|cnt[12]~39_combout ;
wire \inst|cnt[12]~40 ;
wire \inst|cnt[13]~41_combout ;
wire \inst|cnt[13]~42 ;
wire \inst|cnt[14]~43_combout ;
wire \inst|cnt[14]~44 ;
wire \inst|cnt[15]~45_combout ;
wire \inst|cnt[15]~46 ;
wire \inst|cnt[16]~47_combout ;
wire \inst|cnt[16]~48 ;
wire \inst|cnt[17]~49_combout ;
wire \inst|cnt[17]~50 ;
wire \inst|cnt[18]~51_combout ;
wire \inst|cnt[18]~clkctrl_outclk ;
wire \inst|Add10~0_combout ;
wire \inst|Add8~1 ;
wire \inst|Add8~2_combout ;
wire \inst|Add8~3 ;
wire \inst|Add8~4_combout ;
wire \inst|Add8~5 ;
wire \inst|Add8~6_combout ;
wire \inst|Add8~7 ;
wire \inst|Add8~8_combout ;
wire \inst|y[4]~3_combout ;
wire \inst|Add8~9 ;
wire \inst|Add8~10_combout ;
wire \inst|y[5]~2_combout ;
wire \inst|Add8~11 ;
wire \inst|Add8~12_combout ;
wire \inst|y[6]~1_combout ;
wire \inst|Add8~13 ;
wire \inst|Add8~14_combout ;
wire \inst|y[7]~0_combout ;
wire \inst|Add8~15 ;
wire \inst|Add8~16_combout ;
wire \inst|Add8~17 ;
wire \inst|Add8~18_combout ;
wire \inst|Add8~19 ;
wire \inst|Add8~20_combout ;
wire \inst|Add8~21 ;
wire \inst|Add8~22_combout ;
wire \inst|Add8~23 ;
wire \inst|Add8~24_combout ;
wire \inst|Add8~25 ;
wire \inst|Add8~26_combout ;
wire \inst|Add8~27 ;
wire \inst|Add8~28_combout ;
wire \inst|Add8~29 ;
wire \inst|Add8~30_combout ;
wire \inst|Add8~31 ;
wire \inst|Add8~32_combout ;
wire \inst|Add8~33 ;
wire \inst|Add8~34_combout ;
wire \inst|Add8~35 ;
wire \inst|Add8~36_combout ;
wire \inst|Add8~37 ;
wire \inst|Add8~38_combout ;
wire \inst|Add8~39 ;
wire \inst|Add8~40_combout ;
wire \inst|Add8~41 ;
wire \inst|Add8~42_combout ;
wire \inst|Add8~43 ;
wire \inst|Add8~44_combout ;
wire \inst|Add8~45 ;
wire \inst|Add8~46_combout ;
wire \inst|Add8~47 ;
wire \inst|Add8~48_combout ;
wire \inst|Add8~49 ;
wire \inst|Add8~50_combout ;
wire \inst|Add8~51 ;
wire \inst|Add8~52_combout ;
wire \inst|Add8~53 ;
wire \inst|Add8~54_combout ;
wire \inst|Add8~55 ;
wire \inst|Add8~56_combout ;
wire \inst|Add8~57 ;
wire \inst|Add8~59 ;
wire \inst|Add8~60_combout ;
wire \inst|Add8~61 ;
wire \inst|Add8~62_combout ;
wire \inst|always4~14_RESYN186_BDD187 ;
wire \inst|always4~14_RESYN182_BDD183 ;
wire \inst|always4~14_RESYN180_BDD181 ;
wire \inst|always4~14_RESYN184_BDD185 ;
wire \inst|always4~14_combout ;
wire \inst|always4~15_combout ;
wire \inst|always4~5_RESYN158_BDD159 ;
wire \inst|always4~5_RESYN162_BDD163 ;
wire \inst|always4~0_combout ;
wire \inst|always4~2_combout ;
wire \inst|always4~5_RESYN160_BDD161 ;
wire \inst|always4~5_combout ;
wire \inst|dy[5]~0_combout ;
wire \inst|Add8~58_combout ;
wire \inst|Add12~1 ;
wire \inst|Add12~3 ;
wire \inst|Add12~5 ;
wire \inst|Add12~7 ;
wire \inst|Add12~9 ;
wire \inst|Add12~11 ;
wire \inst|Add12~13 ;
wire \inst|Add12~15 ;
wire \inst|Add12~17 ;
wire \inst|Add12~19 ;
wire \inst|Add12~21 ;
wire \inst|Add12~23 ;
wire \inst|Add12~25 ;
wire \inst|Add12~27 ;
wire \inst|Add12~29 ;
wire \inst|Add12~31 ;
wire \inst|Add12~33 ;
wire \inst|Add12~35 ;
wire \inst|Add12~37 ;
wire \inst|Add12~39 ;
wire \inst|Add12~41 ;
wire \inst|Add12~43 ;
wire \inst|Add12~45 ;
wire \inst|Add12~47 ;
wire \inst|Add12~49 ;
wire \inst|Add12~51 ;
wire \inst|Add12~53 ;
wire \inst|Add12~54_combout ;
wire \inst|Add12~55 ;
wire \inst|Add12~56_combout ;
wire \inst|Add12~57 ;
wire \inst|Add12~58_combout ;
wire \inst|Add12~50_combout ;
wire \inst|Add12~48_combout ;
wire \inst|Add12~52_combout ;
wire \inst|Add12~46_combout ;
wire \inst|LessThan9~25_combout ;
wire \inst|LessThan9~26_combout ;
wire \inst|Add10~1 ;
wire \inst|Add10~2_combout ;
wire \inst|Add10~3 ;
wire \inst|Add10~4_combout ;
wire \inst|Add10~5 ;
wire \inst|Add10~6_combout ;
wire \inst|Add10~7 ;
wire \inst|Add10~8_combout ;
wire \inst|Add10~9 ;
wire \inst|Add10~10_combout ;
wire \inst|Add10~11 ;
wire \inst|Add10~12_combout ;
wire \inst|x[6]~1_combout ;
wire \inst|Add10~13 ;
wire \inst|Add10~14_combout ;
wire \inst|Add10~15 ;
wire \inst|Add10~16_combout ;
wire \inst|x[8]~0_combout ;
wire \inst|Add10~17 ;
wire \inst|Add10~18_combout ;
wire \inst|Add10~19 ;
wire \inst|Add10~21 ;
wire \inst|Add10~22_combout ;
wire \inst|always4~23_combout ;
wire \inst|Add10~23 ;
wire \inst|Add10~24_combout ;
wire \inst|Add10~25 ;
wire \inst|Add10~26_combout ;
wire \inst|Add10~27 ;
wire \inst|Add10~28_combout ;
wire \inst|Add10~29 ;
wire \inst|Add10~30_combout ;
wire \inst|Add10~31 ;
wire \inst|Add10~32_combout ;
wire \inst|Add10~33 ;
wire \inst|Add10~34_combout ;
wire \inst|Add10~35 ;
wire \inst|Add10~36_combout ;
wire \inst|Add10~37 ;
wire \inst|Add10~38_combout ;
wire \inst|Add10~39 ;
wire \inst|Add10~40_combout ;
wire \inst|Add10~41 ;
wire \inst|Add10~42_combout ;
wire \inst|Add10~43 ;
wire \inst|Add10~44_combout ;
wire \inst|Add10~45 ;
wire \inst|Add10~46_combout ;
wire \inst|Add10~47 ;
wire \inst|Add10~48_combout ;
wire \inst|Add10~49 ;
wire \inst|Add10~50_combout ;
wire \inst|Add10~51 ;
wire \inst|Add10~52_combout ;
wire \inst|Add10~53 ;
wire \inst|Add10~54_combout ;
wire \inst|Add10~55 ;
wire \inst|Add10~56_combout ;
wire \inst|Add10~57 ;
wire \inst|Add10~58_combout ;
wire \inst|Add10~59 ;
wire \inst|Add10~60_combout ;
wire \inst|Add10~61 ;
wire \inst|Add10~62_combout ;
wire \inst|always4~20_RESYN170_BDD171 ;
wire \inst|always4~20_combout ;
wire \inst|always4~16_combout ;
wire \inst|always4~17_combout ;
wire \inst|always4~18_combout ;
wire \inst|always4~21_combout ;
wire \inst|always4~22_combout ;
wire \inst|always4~10_RESYN164_BDD165 ;
wire \inst|always4~6_combout ;
wire \inst|always4~10_RESYN166_BDD167 ;
wire \inst|always4~10_RESYN168_BDD169 ;
wire \inst|always4~10_combout ;
wire \inst|dx[1]~0_combout ;
wire \inst|Add10~20_combout ;
wire \inst|color~0_combout ;
wire \inst|color~1_combout ;
wire \inst|color~q ;
wire \inst|LessThan6~1_cout ;
wire \inst|LessThan6~3_cout ;
wire \inst|LessThan6~5_cout ;
wire \inst|LessThan6~7_cout ;
wire \inst|LessThan6~9_cout ;
wire \inst|LessThan6~11_cout ;
wire \inst|LessThan6~13_cout ;
wire \inst|LessThan6~15_cout ;
wire \inst|LessThan6~17_cout ;
wire \inst|LessThan6~18_combout ;
wire \inst|always5~10_combout ;
wire \inst|always5~11_combout ;
wire \inst|always5~12_combout ;
wire \inst|always5~9_combout ;
wire \inst|always5~13_combout ;
wire \inst|always5~0_combout ;
wire \inst|always5~2_combout ;
wire \inst|always5~1_combout ;
wire \inst|always5~5_combout ;
wire \inst|always5~3_combout ;
wire \inst|always5~6_combout ;
wire \inst|always5~4_combout ;
wire \inst|always5~7_combout ;
wire \inst|always5~8_combout ;
wire \inst|LessThan8~1_cout ;
wire \inst|LessThan8~3_cout ;
wire \inst|LessThan8~5_cout ;
wire \inst|LessThan8~7_cout ;
wire \inst|LessThan8~9_cout ;
wire \inst|LessThan8~11_cout ;
wire \inst|LessThan8~13_cout ;
wire \inst|LessThan8~15_cout ;
wire \inst|LessThan8~17_cout ;
wire \inst|LessThan8~18_combout ;
wire \inst|always5~14_combout ;
wire \inst|data~0_combout ;
wire \inst|Add11~1 ;
wire \inst|Add11~3 ;
wire \inst|Add11~5 ;
wire \inst|Add11~7 ;
wire \inst|Add11~9 ;
wire \inst|Add11~11 ;
wire \inst|Add11~13 ;
wire \inst|Add11~15 ;
wire \inst|Add11~17 ;
wire \inst|Add11~19 ;
wire \inst|Add11~21 ;
wire \inst|Add11~23 ;
wire \inst|Add11~25 ;
wire \inst|Add11~27 ;
wire \inst|Add11~29 ;
wire \inst|Add11~31 ;
wire \inst|Add11~33 ;
wire \inst|Add11~35 ;
wire \inst|Add11~37 ;
wire \inst|Add11~39 ;
wire \inst|Add11~41 ;
wire \inst|Add11~43 ;
wire \inst|Add11~45 ;
wire \inst|Add11~47 ;
wire \inst|Add11~49 ;
wire \inst|Add11~51 ;
wire \inst|Add11~53 ;
wire \inst|Add11~55 ;
wire \inst|Add11~57 ;
wire \inst|Add11~58_combout ;
wire \inst|Add11~52_combout ;
wire \inst|Add11~54_combout ;
wire \inst|LessThan7~26_combout ;
wire \inst|Add11~56_combout ;
wire \inst|Add11~48_combout ;
wire \inst|Add11~46_combout ;
wire \inst|Add11~50_combout ;
wire \inst|Add11~42_combout ;
wire \inst|Add11~44_combout ;
wire \inst|Add11~18_combout ;
wire \inst|Add11~16_combout ;
wire \inst|Add11~14_combout ;
wire \inst|Add11~12_combout ;
wire \inst|Add11~10_combout ;
wire \inst|Add11~8_combout ;
wire \inst|Add11~6_combout ;
wire \inst|Add11~4_combout ;
wire \inst|Add11~2_combout ;
wire \inst|Add11~0_combout ;
wire \inst|LessThan7~1_cout ;
wire \inst|LessThan7~3_cout ;
wire \inst|LessThan7~5_cout ;
wire \inst|LessThan7~7_cout ;
wire \inst|LessThan7~9_cout ;
wire \inst|LessThan7~11_cout ;
wire \inst|LessThan7~13_cout ;
wire \inst|LessThan7~15_cout ;
wire \inst|LessThan7~17_cout ;
wire \inst|LessThan7~18_combout ;
wire \inst|Add11~20_combout ;
wire \inst|LessThan7~20_combout ;
wire \inst|Add11~40_combout ;
wire \inst|Add11~28_combout ;
wire \inst|Add11~22_combout ;
wire \inst|Add11~24_combout ;
wire \inst|Add11~26_combout ;
wire \inst|LessThan7~21_combout ;
wire \inst|Add11~36_combout ;
wire \inst|Add11~30_combout ;
wire \inst|Add11~34_combout ;
wire \inst|Add11~32_combout ;
wire \inst|LessThan7~22_combout ;
wire \inst|Add11~38_combout ;
wire \inst|LessThan7~23_combout ;
wire \inst|LessThan7~24_combout ;
wire \inst|LessThan7~25_combout ;
wire \inst|LessThan7~27_combout ;
wire \inst|Add12~42_combout ;
wire \inst|Add12~44_combout ;
wire \inst|Add12~40_combout ;
wire \inst|Add12~34_combout ;
wire \inst|Add12~36_combout ;
wire \inst|Add12~38_combout ;
wire \inst|Add12~28_combout ;
wire \inst|Add12~32_combout ;
wire \inst|Add12~30_combout ;
wire \inst|Add12~26_combout ;
wire \inst|Add12~24_combout ;
wire \inst|Add12~22_combout ;
wire \inst|Add12~18_combout ;
wire \inst|Add12~16_combout ;
wire \inst|Add12~14_combout ;
wire \inst|Add12~12_combout ;
wire \inst|Add12~10_combout ;
wire \inst|Add12~8_combout ;
wire \inst|Add12~6_combout ;
wire \inst|Add12~4_combout ;
wire \inst|Add12~2_combout ;
wire \inst|Add12~0_combout ;
wire \inst|LessThan9~1_cout ;
wire \inst|LessThan9~3_cout ;
wire \inst|LessThan9~5_cout ;
wire \inst|LessThan9~7_cout ;
wire \inst|LessThan9~9_cout ;
wire \inst|LessThan9~11_cout ;
wire \inst|LessThan9~13_cout ;
wire \inst|LessThan9~15_cout ;
wire \inst|LessThan9~17_cout ;
wire \inst|LessThan9~18_combout ;
wire \inst|Add12~20_combout ;
wire \inst|LessThan9~20_combout ;
wire \inst|LessThan9~21_combout ;
wire \inst|LessThan9~22_combout ;
wire \inst|LessThan9~23_combout ;
wire \inst|LessThan9~24_combout ;
wire \inst|data~1_combout ;
wire \inst|swap~clkctrl_outclk ;
wire \inst18|addr_1[0]~6_combout ;
wire \inst18|addr_1[1]~7_combout ;
wire \inst18|addr_1[2]~8_combout ;
wire \inst18|addr_1[3]~9_combout ;
wire \inst18|addr_1[4]~10_combout ;
wire \inst18|addr_1[5]~11_combout ;
wire \inst18|addr_1[6]~12_combout ;
wire \inst12|Add1~0_combout ;
wire \inst18|addr_1[7]~13_combout ;
wire \inst|Add1~2_combout ;
wire \inst12|Add1~2_combout ;
wire \inst18|addr_1[8]~14_combout ;
wire \inst12|Add1~4_combout ;
wire \inst|Add1~4_combout ;
wire \inst18|addr_1[9]~15_combout ;
wire \inst12|Add1~6_combout ;
wire \inst|Add1~6_combout ;
wire \inst18|addr_1[10]~16_combout ;
wire \inst12|Add1~8_combout ;
wire \inst|Add1~8_combout ;
wire \inst18|addr_1[11]~17_combout ;
wire \inst|Add1~10_combout ;
wire \inst12|Add1~10_combout ;
wire \inst18|addr_1[12]~18_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \inst17|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \inst17|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ;
wire \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \inst17|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout ;
wire \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a312~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a294~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a303~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a321~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a339~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a330~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \inst7|LessThan4~2_combout ;
wire \inst7|always1~0_combout ;
wire \inst7|ready~q ;
wire \inst18|addr_2[15]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \inst18|addr_2[14]~2_combout ;
wire \inst11|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \inst11|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \inst18|addr_2[13]~1_combout ;
wire \inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ;
wire \inst18|addr_2[16]~4_combout ;
wire \inst18|addr_2[18]~5_combout ;
wire \inst18|addr_2[17]~3_combout ;
wire \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ;
wire \inst18|addr_2[0]~6_combout ;
wire \inst18|addr_2[1]~7_combout ;
wire \inst18|addr_2[2]~8_combout ;
wire \inst18|addr_2[3]~9_combout ;
wire \inst18|addr_2[4]~10_combout ;
wire \inst18|addr_2[5]~11_combout ;
wire \inst18|addr_2[6]~12_combout ;
wire \inst18|addr_2[7]~13_combout ;
wire \inst18|addr_2[8]~14_combout ;
wire \inst18|addr_2[9]~15_combout ;
wire \inst18|addr_2[10]~16_combout ;
wire \inst18|addr_2[11]~17_combout ;
wire \inst18|addr_2[12]~18_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \inst11|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout ;
wire \inst11|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout ;
wire \inst11|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \inst11|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a339~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a330~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a312~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a294~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a321~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a303~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w[1]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \inst18|select_data[6]~0_combout ;
wire \inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ;
wire \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \inst18|select_data[6]~1_combout ;
wire \inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ;
wire \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a267~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a285~portadataout ;
wire \inst18|select_data[6]~6_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \inst18|select_data[6]~3_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \inst18|select_data[6]~2_combout ;
wire \inst18|select_data[6]~4_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a258~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a276~portadataout ;
wire \inst18|select_data[6]~5_combout ;
wire \inst18|select_data[6]~7_combout ;
wire \inst18|select_data[6]~8_combout ;
wire \inst18|select_data[6]~9_combout ;
wire \inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a276~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a258~portadataout ;
wire \inst18|select_data[6]~14_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a285~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a267~portadataout ;
wire \inst18|select_data[6]~15_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \inst18|select_data[6]~11_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \inst18|select_data[6]~12_combout ;
wire \inst18|select_data[6]~13_combout ;
wire \inst18|select_data[6]~16_combout ;
wire \inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \inst18|select_data[6]~10_combout ;
wire \inst18|select_data[6]~17_combout ;
wire \inst18|select_data[6]~18_combout ;
wire \inst18|select_data[6]~19_combout ;
wire \inst12|output_r[0]~0_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a313~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a295~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a322~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a304~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~36_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a331~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a340 ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~37_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~39_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~38_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~40_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~41_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~42_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~43_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~44_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \inst18|select_data[7]~29_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \inst18|select_data[7]~30_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \inst18|select_data[7]~31_combout ;
wire \inst18|select_data[7]~32_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a286~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a268~portadataout ;
wire \inst18|select_data[7]~34_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a277~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a259~portadataout ;
wire \inst18|select_data[7]~33_combout ;
wire \inst18|select_data[7]~35_combout ;
wire \inst18|select_data[7]~36_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a313~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a295~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a304~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a322~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~36_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a340 ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a331~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~37_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~41_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~39_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~38_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~40_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~42_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~43_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~44_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a268~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a286~portadataout ;
wire \inst18|select_data[7]~26_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a259~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a277~portadataout ;
wire \inst18|select_data[7]~25_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \inst18|select_data[7]~22_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \inst18|select_data[7]~23_combout ;
wire \inst18|select_data[7]~24_combout ;
wire \inst18|select_data[7]~27_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \inst18|select_data[7]~21_combout ;
wire \inst18|select_data[7]~28_combout ;
wire \inst18|select_data[7]~37_combout ;
wire \inst12|output_r[1]~1_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~61_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~62_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~59_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~58_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~60_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~63_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~51_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~52_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~49_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~50_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~53_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a296~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a314~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~55_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a305~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a323~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~56_combout ;
wire \inst|data~2_combout ;
wire \inst|data~3_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a341 ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a332~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~54_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~57_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~64_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a278~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a260~portadataout ;
wire \inst18|select_data[8]~42_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a287~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a269~portadataout ;
wire \inst18|select_data[8]~43_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \inst18|select_data[8]~40_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \inst18|select_data[8]~39_combout ;
wire \inst18|select_data[8]~41_combout ;
wire \inst18|select_data[8]~44_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~45_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~46_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~47_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~48_combout ;
wire \inst18|select_data[8]~38_combout ;
wire \inst18|select_data[8]~45_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \inst18|select_data[8]~48_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \inst18|select_data[8]~47_combout ;
wire \inst18|select_data[8]~49_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a287~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a269~portadataout ;
wire \inst18|select_data[8]~51_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a278~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a260~portadataout ;
wire \inst18|select_data[8]~50_combout ;
wire \inst18|select_data[8]~52_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~45_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~46_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~47_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~48_combout ;
wire \inst18|select_data[8]~46_combout ;
wire \inst18|select_data[8]~53_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a296~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a314~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~55_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a323~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a305~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~56_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a332~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a341 ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~54_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~57_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~51_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~52_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~49_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~50_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~53_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~61_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~62_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~59_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~58_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~60_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~63_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~64_combout ;
wire \inst18|select_data[8]~54_combout ;
wire \inst12|output_r[2]~2_combout ;
wire \inst14|Mult0|mult_core|romout[0][2]~combout ;
wire \inst14|Mult0|mult_core|romout[0][3]~0_combout ;
wire \inst14|Mult0|mult_core|romout[0][4]~1_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~69_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~70_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~71_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~72_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~73_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a300~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a318~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a309~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a291~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~75_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~76_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a327~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a336~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~74_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~77_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~82_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~81_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~79_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~78_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~80_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~83_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~84_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \inst18|select_data[3]~65_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \inst18|select_data[3]~64_combout ;
wire \inst18|select_data[3]~66_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a273~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \inst18|select_data[3]~67_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a282~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a264~portadataout ;
wire \inst18|select_data[3]~68_combout ;
wire \inst18|select_data[3]~69_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~67_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~68_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~65_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~66_combout ;
wire \inst18|select_data[3]~63_combout ;
wire \inst18|select_data[3]~70_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a273~portadataout ;
wire \inst18|select_data[3]~59_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \inst18|select_data[3]~56_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \inst18|select_data[3]~57_combout ;
wire \inst18|select_data[3]~58_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a282~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a264~portadataout ;
wire \inst18|select_data[3]~60_combout ;
wire \inst18|select_data[3]~61_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~65_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~66_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~67_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~68_combout ;
wire \inst18|select_data[3]~55_combout ;
wire \inst18|select_data[3]~62_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a300~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a309~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a291~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~75_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a318~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~76_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a336~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a327~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~74_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~77_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~81_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~79_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~78_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~80_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~82_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~83_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~71_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~72_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~69_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~70_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~73_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~84_combout ;
wire \inst18|select_data[3]~71_combout ;
wire \inst12|output_g[0]~0_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a301~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a319~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a310~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a292~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~95_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~96_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a337~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a328~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~94_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~97_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~91_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~92_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~89_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~90_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~93_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~101_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~102_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~98_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~99_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~100_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~103_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~104_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~87_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~88_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~85_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~86_combout ;
wire \inst18|select_data[4]~72_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \inst18|select_data[4]~73_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \inst18|select_data[4]~74_combout ;
wire \inst18|select_data[4]~75_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a256~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a274~portadataout ;
wire \inst18|select_data[4]~76_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a265~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a283~portadataout ;
wire \inst18|select_data[4]~77_combout ;
wire \inst18|select_data[4]~78_combout ;
wire \inst18|select_data[4]~79_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~91_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~92_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~89_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~90_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~93_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a301~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a319~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a292~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a310~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~95_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~96_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a328~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a337~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~94_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~97_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~102_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~101_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~99_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~98_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~100_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~103_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~104_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~85_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~86_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~87_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~88_combout ;
wire \inst18|select_data[4]~80_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a265~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a283~portadataout ;
wire \inst18|select_data[4]~85_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a256~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a274~portadataout ;
wire \inst18|select_data[4]~84_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \inst18|select_data[4]~81_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \inst18|select_data[4]~82_combout ;
wire \inst18|select_data[4]~83_combout ;
wire \inst18|select_data[4]~86_combout ;
wire \inst18|select_data[4]~87_combout ;
wire \inst18|select_data[4]~88_combout ;
wire \inst12|output_g[1]~1_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~109_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~110_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~111_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~112_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~113_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~122_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~121_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~118_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~119_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~120_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~123_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a302~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a320~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a311~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a293~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~115_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~116_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a338 ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a329~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~114_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~117_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~124_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~111_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~112_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~109_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~110_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~113_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a338 ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a329~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~114_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a320~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a293~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a311~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~115_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a302~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~116_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~117_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~121_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~122_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~119_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~118_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~120_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~123_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~124_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a275~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a257~portadataout ;
wire \inst18|select_data[5]~93_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a284~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a266~portadataout ;
wire \inst18|select_data[5]~94_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \inst18|select_data[5]~91_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \inst18|select_data[5]~90_combout ;
wire \inst18|select_data[5]~92_combout ;
wire \inst18|select_data[5]~95_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~107_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~108_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~105_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~106_combout ;
wire \inst18|select_data[5]~89_combout ;
wire \inst18|select_data[5]~96_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a275~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a257~portadataout ;
wire \inst18|select_data[5]~101_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a284~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a266~portadataout ;
wire \inst18|select_data[5]~102_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \inst18|select_data[5]~99_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \inst18|select_data[5]~98_combout ;
wire \inst18|select_data[5]~100_combout ;
wire \inst18|select_data[5]~103_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~107_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~108_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~105_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~106_combout ;
wire \inst18|select_data[5]~97_combout ;
wire \inst18|select_data[5]~104_combout ;
wire \inst18|select_data[5]~105_combout ;
wire \inst12|output_g[2]~2_combout ;
wire \inst14|Mult1|mult_core|romout[0][2]~combout ;
wire \inst14|Mult1|mult_core|romout[0][3]~0_combout ;
wire \inst14|Mult1|mult_core|romout[0][4]~1_combout ;
wire \inst|always5~15_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~125_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~126_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~127_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~128_combout ;
wire \inst18|select_data[0]~114_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a279~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a261~portadataout ;
wire \inst18|select_data[0]~119_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a270~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \inst18|select_data[0]~118_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \inst18|select_data[0]~115_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \inst18|select_data[0]~116_combout ;
wire \inst18|select_data[0]~117_combout ;
wire \inst18|select_data[0]~120_combout ;
wire \inst18|select_data[0]~121_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~127_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~128_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~125_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~126_combout ;
wire \inst18|select_data[0]~106_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \inst18|select_data[0]~108_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \inst18|select_data[0]~107_combout ;
wire \inst18|select_data[0]~109_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a270~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \inst18|select_data[0]~110_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a261~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a279~portadataout ;
wire \inst18|select_data[0]~111_combout ;
wire \inst18|select_data[0]~112_combout ;
wire \inst18|select_data[0]~113_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~131_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~132_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~129_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~130_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~133_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~142_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~141_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~139_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~138_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~140_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~143_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a288~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a306~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~135_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a297~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a315~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~136_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a324~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a333~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~134_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~137_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~144_combout ;
wire \inst18|select_data[0]~122_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~131_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~132_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~129_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~130_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~133_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~141_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~142_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~139_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~138_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~140_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~143_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a306~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a288~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~135_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a315~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a297~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~136_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a333~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a324~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~134_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~137_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~144_combout ;
wire \inst12|output_b[0]~0_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~151_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~152_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~149_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~150_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~153_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a307~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a289~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a298~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~155_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a316~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~156_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a325~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a334 ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~154_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~157_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~161_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~162_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~158_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~159_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~160_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~163_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~164_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~145_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~146_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~147_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~148_combout ;
wire \inst18|select_data[1]~131_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a280~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a262~portadataout ;
wire \inst18|select_data[1]~136_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \inst18|select_data[1]~132_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \inst18|select_data[1]~133_combout ;
wire \inst18|select_data[1]~134_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a271~portadataout ;
wire \inst18|select_data[1]~135_combout ;
wire \inst18|select_data[1]~137_combout ;
wire \inst18|select_data[1]~138_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~162_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~161_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~159_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~158_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~160_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~163_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~151_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~152_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~149_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~150_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~153_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a325~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a334 ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~154_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a307~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a316~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a298~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a289~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~155_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~156_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~157_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~164_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~147_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~148_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~145_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~146_combout ;
wire \inst18|select_data[1]~123_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a262~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a280~portadataout ;
wire \inst18|select_data[1]~128_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a271~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \inst18|select_data[1]~127_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \inst18|select_data[1]~125_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \inst18|select_data[1]~124_combout ;
wire \inst18|select_data[1]~126_combout ;
wire \inst18|select_data[1]~129_combout ;
wire \inst18|select_data[1]~130_combout ;
wire \inst18|select_data[1]~139_combout ;
wire \inst12|output_b[1]~1_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~171_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~172_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~169_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~170_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~173_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a335~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a326~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~174_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a308~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a290~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~175_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a299~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a317~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~176_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~177_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~182_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~178_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~179_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~180_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~181_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~183_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~184_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \inst18|select_data[2]~149_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \inst18|select_data[2]~150_combout ;
wire \inst18|select_data[2]~151_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a281~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a263~portadataout ;
wire \inst18|select_data[2]~153_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a272~portadataout ;
wire \inst18|select_data[2]~152_combout ;
wire \inst18|select_data[2]~154_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~167_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~168_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~165_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~166_combout ;
wire \inst18|select_data[2]~148_combout ;
wire \inst18|select_data[2]~155_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~167_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~168_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~165_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~166_combout ;
wire \inst18|select_data[2]~140_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a272~portadataout ;
wire \inst18|select_data[2]~144_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \inst18|select_data[2]~142_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \inst18|select_data[2]~141_combout ;
wire \inst18|select_data[2]~143_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a263~portadataout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a281~portadataout ;
wire \inst18|select_data[2]~145_combout ;
wire \inst18|select_data[2]~146_combout ;
wire \inst18|select_data[2]~147_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a326~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a335~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~174_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a317~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a299~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a290~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a308~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~175_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~176_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~177_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~171_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~172_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~169_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~170_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~173_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~181_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~182_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~179_combout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \inst11|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~178_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~180_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~183_combout ;
wire \inst11|altsyncram_component|auto_generated|mux2|_~184_combout ;
wire \inst18|select_data[2]~156_combout ;
wire \inst12|output_b[2]~2_combout ;
wire \inst14|Mult2|mult_core|romout[0][2]~combout ;
wire \inst14|Mult2|mult_core|romout[0][3]~0_combout ;
wire \inst14|Mult2|mult_core|romout[0][4]~1_combout ;
wire [5:0] \inst11|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5909w ;
wire [5:0] \inst17|altsyncram_component|auto_generated|out_address_reg_a ;
wire [9:0] \inst7|posy ;
wire [9:0] \inst|posx ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6631w ;
wire [4:0] \inst2|altpll_component|auto_generated|wire_pll1_clk ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6652w ;
wire [9:0] \inst|posy ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6642w ;
wire [9:0] \inst7|posx ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode6032w ;
wire [9:0] \inst4|count ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6578w ;
wire [31:0] \inst|cnt ;
wire [9:0] \inst3|count ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5939w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5982w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6463w ;
wire [5:0] \inst11|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5899w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5899w ;
wire [5:0] \inst17|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5909w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5919w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6672w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6682w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5929w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6692w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6672w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5919w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5939w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6682w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6702w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5889w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5879w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5889w ;
wire [31:0] \inst|x ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6652w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5868w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6662w ;
wire [31:0] \inst|y ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6662w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5992w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6702w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6756w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6746w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5972w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6692w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6736w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5929w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5961w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6725w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode6022w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6786w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode6002w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6766w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6796w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode6012w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6776w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6756w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5879w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6642w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6746w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5868w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6631w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5992w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5982w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5972w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6736w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5961w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6725w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode6022w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6786w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode6002w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6766w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode6032w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6796w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode6012w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6776w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5692w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5702w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5675w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5712w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6473w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5732w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6493w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5742w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6503w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5722w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6483w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5752w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6513w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode6105w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6870w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode6095w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6860w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode6065w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6830w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode6075w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6840w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode6054w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6819w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode6085w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6850w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5806w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6568w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5796w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6558w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5786w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6548w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5775w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6537w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5836w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6598w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5816w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6578w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5846w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6608w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|decode3|w_anode5826w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6588w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5692w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6453w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5702w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6463w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5675w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6436w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5712w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6473w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5732w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6493w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5742w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5722w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6483w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5752w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode6105w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6870w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode6095w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6860w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode6065w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6830w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode6075w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6840w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode6054w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6819w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode6085w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6850w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5806w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6568w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5796w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6558w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5786w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6548w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5775w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6537w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5836w ;
wire [31:0] \inst|dx ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6598w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5816w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5846w ;
wire [31:0] \inst|dy ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6608w ;
wire [3:0] \inst17|altsyncram_component|auto_generated|decode3|w_anode5826w ;
wire [8:0] \inst|data ;
wire [3:0] \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6588w ;
wire [8:0] \inst18|data_1 ;
wire [8:0] \inst18|data_2 ;

wire [4:0] \inst2|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|ram_block1a339_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a330_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a321_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [1:0] \inst17|altsyncram_component|auto_generated|ram_block1a339_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a330_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a321_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a331_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a331_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a332_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a323_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a332_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a323_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a327_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \inst17|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a327_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a319_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [1:0] \inst17|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a319_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a329_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a329_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|ram_block1a333_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a315_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \inst17|altsyncram_component|auto_generated|ram_block1a333_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a315_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a325_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a325_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [1:0] \inst11|altsyncram_component|auto_generated|ram_block1a335_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a317_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [1:0] \inst17|altsyncram_component|auto_generated|ram_block1a335_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a317_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;

assign \inst2|altpll_component|auto_generated|wire_pll1_clk [0] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [1] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [2] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [3] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [4] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst17|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a276~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a258~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a285~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a267~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a276~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a258~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a285~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a267~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a339~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a339_PORTADATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|ram_block1a340  = \inst11|altsyncram_component|auto_generated|ram_block1a339_PORTADATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|ram_block1a330~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a330_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a303~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a312~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a294~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a321~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a321_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a339~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a339_PORTADATAOUT_bus [0];
assign \inst17|altsyncram_component|auto_generated|ram_block1a340  = \inst17|altsyncram_component|auto_generated|ram_block1a339_PORTADATAOUT_bus [1];

assign \inst17|altsyncram_component|auto_generated|ram_block1a330~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a330_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a303~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a312~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a294~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a321~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a321_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a277~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a259~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a286~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a268~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a277~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a259~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a286~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a268~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a331~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a331_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a304~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a313~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a295~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a322~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a331~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a331_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a304~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a313~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a295~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a322~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a278~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a260~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a287~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a269~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a278~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a260~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a287~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a269~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a332~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a332_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a305~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a314~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a296~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a323~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a323_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a332~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a332_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a305~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a314~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a296~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a323~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a323_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a273~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a282~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a264~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a273~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a282~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a264~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a336~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|ram_block1a341  = \inst11|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|ram_block1a327~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a327_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a300~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a309~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a291~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a318~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a336~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus [0];
assign \inst17|altsyncram_component|auto_generated|ram_block1a341  = \inst17|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus [1];

assign \inst17|altsyncram_component|auto_generated|ram_block1a327~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a327_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a300~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a309~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a291~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a318~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a274~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a256~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a283~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a265~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a274~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a256~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a283~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a265~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a337~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|ram_block1a338  = \inst11|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|ram_block1a328~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a301~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a310~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a292~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a319~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a319_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a337~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus [0];
assign \inst17|altsyncram_component|auto_generated|ram_block1a338  = \inst17|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus [1];

assign \inst17|altsyncram_component|auto_generated|ram_block1a328~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a301~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a310~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a292~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a319~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a319_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a275~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a257~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a284~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a266~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a275~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a257~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a284~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a266~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a329~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a329_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a302~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a311~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a293~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a320~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a329~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a329_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a302~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a311~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a293~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a320~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a270~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a279~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a261~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a270~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a279~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a261~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a333~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a333_PORTADATAOUT_bus [0];
assign \inst11|altsyncram_component|auto_generated|ram_block1a334  = \inst11|altsyncram_component|auto_generated|ram_block1a333_PORTADATAOUT_bus [1];

assign \inst11|altsyncram_component|auto_generated|ram_block1a324~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a297~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a306~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a288~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a315~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a315_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a333~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a333_PORTADATAOUT_bus [0];
assign \inst17|altsyncram_component|auto_generated|ram_block1a334  = \inst17|altsyncram_component|auto_generated|ram_block1a333_PORTADATAOUT_bus [1];

assign \inst17|altsyncram_component|auto_generated|ram_block1a324~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a297~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a306~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a288~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a315~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a315_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a271~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a280~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a262~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a271~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a280~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a262~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a325~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a325_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a307~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a298~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a289~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a316~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a325~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a325_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a307~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a298~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a289~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a316~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a272~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a281~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a263~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a272~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a281~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a263~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a335~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a335_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a326~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a299~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a308~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a290~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a317~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a317_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \inst11|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a335~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a335_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a326~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a299~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a308~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a290~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a317~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a317_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

// Location: IOOBUF_X90_Y91_N2
cycloneiv_io_obuf \test-point1~output (
	.i(\inst5|LessThan1~0_wirecell_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\test-point1 ),
	.obar());
// synopsys translate_off
defparam \test-point1~output .bus_hold = "false";
defparam \test-point1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N16
cycloneiv_io_obuf \test-point2~output (
	.i(\inst6|LessThan1~0_wirecell_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\test-point2 ),
	.obar());
// synopsys translate_off
defparam \test-point2~output .bus_hold = "false";
defparam \test-point2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N23
cycloneiv_io_obuf \VGA_CLK~output (
	.i(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N16
cycloneiv_io_obuf \VGA_R0~output (
	.i(\inst12|output_r[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R0),
	.obar());
// synopsys translate_off
defparam \VGA_R0~output .bus_hold = "false";
defparam \VGA_R0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y91_N2
cycloneiv_io_obuf \VGA_R1~output (
	.i(\inst12|output_r[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R1),
	.obar());
// synopsys translate_off
defparam \VGA_R1~output .bus_hold = "false";
defparam \VGA_R1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y91_N9
cycloneiv_io_obuf \VGA_R2~output (
	.i(\inst14|Mult0|mult_core|romout[0][2]~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R2),
	.obar());
// synopsys translate_off
defparam \VGA_R2~output .bus_hold = "false";
defparam \VGA_R2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N23
cycloneiv_io_obuf \VGA_R3~output (
	.i(\inst14|Mult0|mult_core|romout[0][3]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R3),
	.obar());
// synopsys translate_off
defparam \VGA_R3~output .bus_hold = "false";
defparam \VGA_R3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N16
cycloneiv_io_obuf \VGA_R4~output (
	.i(\inst14|Mult0|mult_core|romout[0][4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R4),
	.obar());
// synopsys translate_off
defparam \VGA_R4~output .bus_hold = "false";
defparam \VGA_R4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N23
cycloneiv_io_obuf \VGA_R5~output (
	.i(\inst14|Mult0|mult_core|romout[0][3]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R5),
	.obar());
// synopsys translate_off
defparam \VGA_R5~output .bus_hold = "false";
defparam \VGA_R5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y91_N9
cycloneiv_io_obuf \VGA_R6~output (
	.i(\inst14|Mult0|mult_core|romout[0][4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R6),
	.obar());
// synopsys translate_off
defparam \VGA_R6~output .bus_hold = "false";
defparam \VGA_R6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y91_N2
cycloneiv_io_obuf \VGA_R7~output (
	.i(\inst14|Mult0|mult_core|romout[0][3]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R7),
	.obar());
// synopsys translate_off
defparam \VGA_R7~output .bus_hold = "false";
defparam \VGA_R7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N9
cycloneiv_io_obuf \VGA_G0~output (
	.i(\inst12|output_g[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G0),
	.obar());
// synopsys translate_off
defparam \VGA_G0~output .bus_hold = "false";
defparam \VGA_G0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N2
cycloneiv_io_obuf \VGA_G1~output (
	.i(\inst12|output_g[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G1),
	.obar());
// synopsys translate_off
defparam \VGA_G1~output .bus_hold = "false";
defparam \VGA_G1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y91_N2
cycloneiv_io_obuf \VGA_G2~output (
	.i(\inst14|Mult1|mult_core|romout[0][2]~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G2),
	.obar());
// synopsys translate_off
defparam \VGA_G2~output .bus_hold = "false";
defparam \VGA_G2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N23
cycloneiv_io_obuf \VGA_G3~output (
	.i(\inst14|Mult1|mult_core|romout[0][3]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G3),
	.obar());
// synopsys translate_off
defparam \VGA_G3~output .bus_hold = "false";
defparam \VGA_G3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N2
cycloneiv_io_obuf \VGA_G4~output (
	.i(\inst14|Mult1|mult_core|romout[0][4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G4),
	.obar());
// synopsys translate_off
defparam \VGA_G4~output .bus_hold = "false";
defparam \VGA_G4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y91_N9
cycloneiv_io_obuf \VGA_G5~output (
	.i(\inst14|Mult1|mult_core|romout[0][3]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G5),
	.obar());
// synopsys translate_off
defparam \VGA_G5~output .bus_hold = "false";
defparam \VGA_G5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y91_N2
cycloneiv_io_obuf \VGA_G6~output (
	.i(\inst14|Mult1|mult_core|romout[0][4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G6),
	.obar());
// synopsys translate_off
defparam \VGA_G6~output .bus_hold = "false";
defparam \VGA_G6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y91_N2
cycloneiv_io_obuf \VGA_G7~output (
	.i(\inst14|Mult1|mult_core|romout[0][3]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G7),
	.obar());
// synopsys translate_off
defparam \VGA_G7~output .bus_hold = "false";
defparam \VGA_G7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N9
cycloneiv_io_obuf \VGA_B0~output (
	.i(\inst12|output_b[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B0),
	.obar());
// synopsys translate_off
defparam \VGA_B0~output .bus_hold = "false";
defparam \VGA_B0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N23
cycloneiv_io_obuf \VGA_B1~output (
	.i(\inst12|output_b[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B1),
	.obar());
// synopsys translate_off
defparam \VGA_B1~output .bus_hold = "false";
defparam \VGA_B1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N9
cycloneiv_io_obuf \VGA_B2~output (
	.i(\inst14|Mult2|mult_core|romout[0][2]~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B2),
	.obar());
// synopsys translate_off
defparam \VGA_B2~output .bus_hold = "false";
defparam \VGA_B2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y91_N2
cycloneiv_io_obuf \VGA_B3~output (
	.i(\inst14|Mult2|mult_core|romout[0][3]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B3),
	.obar());
// synopsys translate_off
defparam \VGA_B3~output .bus_hold = "false";
defparam \VGA_B3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N2
cycloneiv_io_obuf \VGA_B4~output (
	.i(\inst14|Mult2|mult_core|romout[0][4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B4),
	.obar());
// synopsys translate_off
defparam \VGA_B4~output .bus_hold = "false";
defparam \VGA_B4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y91_N9
cycloneiv_io_obuf \VGA_B5~output (
	.i(\inst14|Mult2|mult_core|romout[0][3]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B5),
	.obar());
// synopsys translate_off
defparam \VGA_B5~output .bus_hold = "false";
defparam \VGA_B5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N2
cycloneiv_io_obuf \VGA_B6~output (
	.i(\inst14|Mult2|mult_core|romout[0][4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B6),
	.obar());
// synopsys translate_off
defparam \VGA_B6~output .bus_hold = "false";
defparam \VGA_B6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y91_N9
cycloneiv_io_obuf \VGA_B7~output (
	.i(\inst14|Mult2|mult_core|romout[0][3]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B7),
	.obar());
// synopsys translate_off
defparam \VGA_B7~output .bus_hold = "false";
defparam \VGA_B7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N8
cycloneiv_io_ibuf \clk-two~input (
	.i(\clk-two ),
	.ibar(gnd),
	.o(\clk-two~input_o ));
// synopsys translate_off
defparam \clk-two~input .bus_hold = "false";
defparam \clk-two~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneiv_pll \inst2|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk-two~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.icdrclk(),
	.fref(),
	.clk(\inst2|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst2|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst2|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst2|altpll_component|auto_generated|pll1 .c0_high = 15;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_low = 14;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \inst2|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_divide_by = 145;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_multiply_by = 73;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst2|altpll_component|auto_generated|pll1 .dpa_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .dpa_divider = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .dpa_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .feedback_external_loop_divider = "false";
defparam \inst2|altpll_component|auto_generated|pll1 .feedback_source = -1;
defparam \inst2|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst2|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \inst2|altpll_component|auto_generated|pll1 .m = 73;
defparam \inst2|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .n = 5;
defparam \inst2|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst2|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst2|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst2|altpll_component|auto_generated|pll1 .pll_type = "mpll";
defparam \inst2|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst2|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst2|altpll_component|auto_generated|pll1 .vco_center = 1250;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst2|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_min = 1250;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 171;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst2|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y74_N30
cycloneiv_lcell_comb \inst3|count~3 (
// Equation(s):
// \inst3|count~3_combout  = (!\inst3|count [0] & !\inst3|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|count [0]),
	.datad(\inst3|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst3|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count~3 .lut_mask = 16'h000F;
defparam \inst3|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N6
cycloneiv_lcell_comb \inst4|Add0~0 (
// Equation(s):
// \inst4|Add0~0_combout  = \inst4|count [0] $ (VCC)
// \inst4|Add0~1  = CARRY(\inst4|count [0])

	.dataa(\inst4|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|Add0~0_combout ),
	.cout(\inst4|Add0~1 ));
// synopsys translate_off
defparam \inst4|Add0~0 .lut_mask = 16'h55AA;
defparam \inst4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y72_N7
dffeas \inst4|count[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[0] .is_wysiwyg = "true";
defparam \inst4|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N8
cycloneiv_lcell_comb \inst4|Add0~2 (
// Equation(s):
// \inst4|Add0~2_combout  = (\inst4|count [1] & (!\inst4|Add0~1 )) # (!\inst4|count [1] & ((\inst4|Add0~1 ) # (GND)))
// \inst4|Add0~3  = CARRY((!\inst4|Add0~1 ) # (!\inst4|count [1]))

	.dataa(gnd),
	.datab(\inst4|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~1 ),
	.combout(\inst4|Add0~2_combout ),
	.cout(\inst4|Add0~3 ));
// synopsys translate_off
defparam \inst4|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst4|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N9
dffeas \inst4|count[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[1] .is_wysiwyg = "true";
defparam \inst4|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N10
cycloneiv_lcell_comb \inst4|Add0~4 (
// Equation(s):
// \inst4|Add0~4_combout  = (\inst4|count [2] & (\inst4|Add0~3  $ (GND))) # (!\inst4|count [2] & (!\inst4|Add0~3  & VCC))
// \inst4|Add0~5  = CARRY((\inst4|count [2] & !\inst4|Add0~3 ))

	.dataa(\inst4|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~3 ),
	.combout(\inst4|Add0~4_combout ),
	.cout(\inst4|Add0~5 ));
// synopsys translate_off
defparam \inst4|Add0~4 .lut_mask = 16'hA50A;
defparam \inst4|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N11
dffeas \inst4|count[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[2] .is_wysiwyg = "true";
defparam \inst4|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N12
cycloneiv_lcell_comb \inst4|Add0~6 (
// Equation(s):
// \inst4|Add0~6_combout  = (\inst4|count [3] & (!\inst4|Add0~5 )) # (!\inst4|count [3] & ((\inst4|Add0~5 ) # (GND)))
// \inst4|Add0~7  = CARRY((!\inst4|Add0~5 ) # (!\inst4|count [3]))

	.dataa(gnd),
	.datab(\inst4|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~5 ),
	.combout(\inst4|Add0~6_combout ),
	.cout(\inst4|Add0~7 ));
// synopsys translate_off
defparam \inst4|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst4|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N13
dffeas \inst4|count[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[3] .is_wysiwyg = "true";
defparam \inst4|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N14
cycloneiv_lcell_comb \inst4|Add0~8 (
// Equation(s):
// \inst4|Add0~8_combout  = (\inst4|count [4] & (\inst4|Add0~7  $ (GND))) # (!\inst4|count [4] & (!\inst4|Add0~7  & VCC))
// \inst4|Add0~9  = CARRY((\inst4|count [4] & !\inst4|Add0~7 ))

	.dataa(gnd),
	.datab(\inst4|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~7 ),
	.combout(\inst4|Add0~8_combout ),
	.cout(\inst4|Add0~9 ));
// synopsys translate_off
defparam \inst4|Add0~8 .lut_mask = 16'hC30C;
defparam \inst4|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N15
dffeas \inst4|count[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[4] .is_wysiwyg = "true";
defparam \inst4|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N16
cycloneiv_lcell_comb \inst4|Add0~10 (
// Equation(s):
// \inst4|Add0~10_combout  = (\inst4|count [5] & (!\inst4|Add0~9 )) # (!\inst4|count [5] & ((\inst4|Add0~9 ) # (GND)))
// \inst4|Add0~11  = CARRY((!\inst4|Add0~9 ) # (!\inst4|count [5]))

	.dataa(gnd),
	.datab(\inst4|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~9 ),
	.combout(\inst4|Add0~10_combout ),
	.cout(\inst4|Add0~11 ));
// synopsys translate_off
defparam \inst4|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst4|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N28
cycloneiv_lcell_comb \inst4|count~0 (
// Equation(s):
// \inst4|count~0_combout  = (\inst4|Add0~10_combout  & ((!\inst4|Equal0~1_combout ) # (!\inst4|count [0])))

	.dataa(\inst4|count [0]),
	.datab(\inst4|Add0~10_combout ),
	.datac(gnd),
	.datad(\inst4|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst4|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count~0 .lut_mask = 16'h44CC;
defparam \inst4|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y72_N29
dffeas \inst4|count[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[5] .is_wysiwyg = "true";
defparam \inst4|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N18
cycloneiv_lcell_comb \inst4|Add0~12 (
// Equation(s):
// \inst4|Add0~12_combout  = (\inst4|count [6] & (\inst4|Add0~11  $ (GND))) # (!\inst4|count [6] & (!\inst4|Add0~11  & VCC))
// \inst4|Add0~13  = CARRY((\inst4|count [6] & !\inst4|Add0~11 ))

	.dataa(gnd),
	.datab(\inst4|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~11 ),
	.combout(\inst4|Add0~12_combout ),
	.cout(\inst4|Add0~13 ));
// synopsys translate_off
defparam \inst4|Add0~12 .lut_mask = 16'hC30C;
defparam \inst4|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N19
dffeas \inst4|count[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[6] .is_wysiwyg = "true";
defparam \inst4|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N20
cycloneiv_lcell_comb \inst4|Add0~14 (
// Equation(s):
// \inst4|Add0~14_combout  = (\inst4|count [7] & (!\inst4|Add0~13 )) # (!\inst4|count [7] & ((\inst4|Add0~13 ) # (GND)))
// \inst4|Add0~15  = CARRY((!\inst4|Add0~13 ) # (!\inst4|count [7]))

	.dataa(gnd),
	.datab(\inst4|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~13 ),
	.combout(\inst4|Add0~14_combout ),
	.cout(\inst4|Add0~15 ));
// synopsys translate_off
defparam \inst4|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst4|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y72_N21
dffeas \inst4|count[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[7] .is_wysiwyg = "true";
defparam \inst4|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N26
cycloneiv_lcell_comb \inst7|LessThan1~0 (
// Equation(s):
// \inst7|LessThan1~0_combout  = (\inst4|count [2] & (\inst4|count [3] & \inst4|count [1]))

	.dataa(\inst4|count [2]),
	.datab(\inst4|count [3]),
	.datac(\inst4|count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst7|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan1~0 .lut_mask = 16'h8080;
defparam \inst7|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N22
cycloneiv_lcell_comb \inst4|Add0~16 (
// Equation(s):
// \inst4|Add0~16_combout  = (\inst4|count [8] & (\inst4|Add0~15  $ (GND))) # (!\inst4|count [8] & (!\inst4|Add0~15  & VCC))
// \inst4|Add0~17  = CARRY((\inst4|count [8] & !\inst4|Add0~15 ))

	.dataa(\inst4|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst4|Add0~15 ),
	.combout(\inst4|Add0~16_combout ),
	.cout(\inst4|Add0~17 ));
// synopsys translate_off
defparam \inst4|Add0~16 .lut_mask = 16'hA50A;
defparam \inst4|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N30
cycloneiv_lcell_comb \inst4|count~2 (
// Equation(s):
// \inst4|count~2_combout  = (\inst4|Add0~16_combout  & ((!\inst4|Equal0~1_combout ) # (!\inst4|count [0])))

	.dataa(\inst4|count [0]),
	.datab(gnd),
	.datac(\inst4|Add0~16_combout ),
	.datad(\inst4|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst4|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count~2 .lut_mask = 16'h50F0;
defparam \inst4|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y72_N31
dffeas \inst4|count[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[8] .is_wysiwyg = "true";
defparam \inst4|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N24
cycloneiv_lcell_comb \inst4|Add0~18 (
// Equation(s):
// \inst4|Add0~18_combout  = \inst4|count [9] $ (\inst4|Add0~17 )

	.dataa(gnd),
	.datab(\inst4|count [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst4|Add0~17 ),
	.combout(\inst4|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Add0~18 .lut_mask = 16'h3C3C;
defparam \inst4|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y72_N4
cycloneiv_lcell_comb \inst4|count~1 (
// Equation(s):
// \inst4|count~1_combout  = (\inst4|Add0~18_combout  & ((!\inst4|Equal0~1_combout ) # (!\inst4|count [0])))

	.dataa(\inst4|count [0]),
	.datab(\inst4|Add0~18_combout ),
	.datac(gnd),
	.datad(\inst4|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst4|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|count~1 .lut_mask = 16'h44CC;
defparam \inst4|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y72_N5
dffeas \inst4|count[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|count[9] .is_wysiwyg = "true";
defparam \inst4|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y72_N20
cycloneiv_lcell_comb \inst4|Equal0~0 (
// Equation(s):
// \inst4|Equal0~0_combout  = (\inst4|count [8] & (!\inst4|count [6] & (\inst4|count [9] & !\inst4|count [5])))

	.dataa(\inst4|count [8]),
	.datab(\inst4|count [6]),
	.datac(\inst4|count [9]),
	.datad(\inst4|count [5]),
	.cin(gnd),
	.combout(\inst4|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~0 .lut_mask = 16'h0020;
defparam \inst4|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y72_N28
cycloneiv_lcell_comb \inst4|Equal0~1 (
// Equation(s):
// \inst4|Equal0~1_combout  = (\inst4|count [4] & (!\inst4|count [7] & (\inst7|LessThan1~0_combout  & \inst4|Equal0~0_combout )))

	.dataa(\inst4|count [4]),
	.datab(\inst4|count [7]),
	.datac(\inst7|LessThan1~0_combout ),
	.datad(\inst4|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst4|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal0~1 .lut_mask = 16'h2000;
defparam \inst4|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y72_N16
cycloneiv_lcell_comb \inst4|Equal1~0 (
// Equation(s):
// \inst4|Equal1~0_combout  = (!\inst4|count [0] & \inst4|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|count [0]),
	.datad(\inst4|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst4|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal1~0 .lut_mask = 16'h0F00;
defparam \inst4|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y72_N17
dffeas \inst4|next (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|next~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|next .is_wysiwyg = "true";
defparam \inst4|next .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y74_N31
dffeas \inst3|count[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[0] .is_wysiwyg = "true";
defparam \inst3|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y74_N10
cycloneiv_lcell_comb \inst3|Add0~0 (
// Equation(s):
// \inst3|Add0~1  = CARRY(\inst3|count [0])

	.dataa(\inst3|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst3|Add0~1 ));
// synopsys translate_off
defparam \inst3|Add0~0 .lut_mask = 16'h55AA;
defparam \inst3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y74_N12
cycloneiv_lcell_comb \inst3|Add0~2 (
// Equation(s):
// \inst3|Add0~2_combout  = (\inst3|count [1] & (!\inst3|Add0~1 )) # (!\inst3|count [1] & ((\inst3|Add0~1 ) # (GND)))
// \inst3|Add0~3  = CARRY((!\inst3|Add0~1 ) # (!\inst3|count [1]))

	.dataa(\inst3|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~1 ),
	.combout(\inst3|Add0~2_combout ),
	.cout(\inst3|Add0~3 ));
// synopsys translate_off
defparam \inst3|Add0~2 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y74_N13
dffeas \inst3|count[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[1] .is_wysiwyg = "true";
defparam \inst3|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y74_N14
cycloneiv_lcell_comb \inst3|Add0~4 (
// Equation(s):
// \inst3|Add0~4_combout  = (\inst3|count [2] & (\inst3|Add0~3  $ (GND))) # (!\inst3|count [2] & (!\inst3|Add0~3  & VCC))
// \inst3|Add0~5  = CARRY((\inst3|count [2] & !\inst3|Add0~3 ))

	.dataa(gnd),
	.datab(\inst3|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~3 ),
	.combout(\inst3|Add0~4_combout ),
	.cout(\inst3|Add0~5 ));
// synopsys translate_off
defparam \inst3|Add0~4 .lut_mask = 16'hC30C;
defparam \inst3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y74_N8
cycloneiv_lcell_comb \inst3|count~2 (
// Equation(s):
// \inst3|count~2_combout  = (\inst3|Add0~4_combout  & !\inst3|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|Add0~4_combout ),
	.datad(\inst3|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst3|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count~2 .lut_mask = 16'h00F0;
defparam \inst3|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y74_N9
dffeas \inst3|count[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[2] .is_wysiwyg = "true";
defparam \inst3|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y74_N16
cycloneiv_lcell_comb \inst3|Add0~6 (
// Equation(s):
// \inst3|Add0~6_combout  = (\inst3|count [3] & (!\inst3|Add0~5 )) # (!\inst3|count [3] & ((\inst3|Add0~5 ) # (GND)))
// \inst3|Add0~7  = CARRY((!\inst3|Add0~5 ) # (!\inst3|count [3]))

	.dataa(\inst3|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~5 ),
	.combout(\inst3|Add0~6_combout ),
	.cout(\inst3|Add0~7 ));
// synopsys translate_off
defparam \inst3|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y74_N18
cycloneiv_lcell_comb \inst3|Add0~8 (
// Equation(s):
// \inst3|Add0~8_combout  = (\inst3|count [4] & (\inst3|Add0~7  $ (GND))) # (!\inst3|count [4] & (!\inst3|Add0~7  & VCC))
// \inst3|Add0~9  = CARRY((\inst3|count [4] & !\inst3|Add0~7 ))

	.dataa(gnd),
	.datab(\inst3|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~7 ),
	.combout(\inst3|Add0~8_combout ),
	.cout(\inst3|Add0~9 ));
// synopsys translate_off
defparam \inst3|Add0~8 .lut_mask = 16'hC30C;
defparam \inst3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y74_N19
dffeas \inst3|count[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[4] .is_wysiwyg = "true";
defparam \inst3|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y74_N20
cycloneiv_lcell_comb \inst3|Add0~10 (
// Equation(s):
// \inst3|Add0~10_combout  = (\inst3|count [5] & (!\inst3|Add0~9 )) # (!\inst3|count [5] & ((\inst3|Add0~9 ) # (GND)))
// \inst3|Add0~11  = CARRY((!\inst3|Add0~9 ) # (!\inst3|count [5]))

	.dataa(gnd),
	.datab(\inst3|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~9 ),
	.combout(\inst3|Add0~10_combout ),
	.cout(\inst3|Add0~11 ));
// synopsys translate_off
defparam \inst3|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y74_N21
dffeas \inst3|count[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[5] .is_wysiwyg = "true";
defparam \inst3|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y74_N22
cycloneiv_lcell_comb \inst3|Add0~12 (
// Equation(s):
// \inst3|Add0~12_combout  = (\inst3|count [6] & (\inst3|Add0~11  $ (GND))) # (!\inst3|count [6] & (!\inst3|Add0~11  & VCC))
// \inst3|Add0~13  = CARRY((\inst3|count [6] & !\inst3|Add0~11 ))

	.dataa(\inst3|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~11 ),
	.combout(\inst3|Add0~12_combout ),
	.cout(\inst3|Add0~13 ));
// synopsys translate_off
defparam \inst3|Add0~12 .lut_mask = 16'hA50A;
defparam \inst3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y74_N23
dffeas \inst3|count[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[6] .is_wysiwyg = "true";
defparam \inst3|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y74_N24
cycloneiv_lcell_comb \inst3|Add0~14 (
// Equation(s):
// \inst3|Add0~14_combout  = (\inst3|count [7] & (!\inst3|Add0~13 )) # (!\inst3|count [7] & ((\inst3|Add0~13 ) # (GND)))
// \inst3|Add0~15  = CARRY((!\inst3|Add0~13 ) # (!\inst3|count [7]))

	.dataa(gnd),
	.datab(\inst3|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~13 ),
	.combout(\inst3|Add0~14_combout ),
	.cout(\inst3|Add0~15 ));
// synopsys translate_off
defparam \inst3|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y74_N25
dffeas \inst3|count[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[7] .is_wysiwyg = "true";
defparam \inst3|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y74_N26
cycloneiv_lcell_comb \inst3|Add0~16 (
// Equation(s):
// \inst3|Add0~16_combout  = (\inst3|count [8] & (\inst3|Add0~15  $ (GND))) # (!\inst3|count [8] & (!\inst3|Add0~15  & VCC))
// \inst3|Add0~17  = CARRY((\inst3|count [8] & !\inst3|Add0~15 ))

	.dataa(gnd),
	.datab(\inst3|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~15 ),
	.combout(\inst3|Add0~16_combout ),
	.cout(\inst3|Add0~17 ));
// synopsys translate_off
defparam \inst3|Add0~16 .lut_mask = 16'hC30C;
defparam \inst3|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y74_N27
dffeas \inst3|count[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[8] .is_wysiwyg = "true";
defparam \inst3|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y74_N28
cycloneiv_lcell_comb \inst3|Add0~18 (
// Equation(s):
// \inst3|Add0~18_combout  = \inst3|count [9] $ (\inst3|Add0~17 )

	.dataa(gnd),
	.datab(\inst3|count [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|Add0~17 ),
	.combout(\inst3|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~18 .lut_mask = 16'h3C3C;
defparam \inst3|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y74_N4
cycloneiv_lcell_comb \inst3|count~0 (
// Equation(s):
// \inst3|count~0_combout  = (!\inst3|Equal0~2_combout  & \inst3|Add0~18_combout )

	.dataa(\inst3|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst3|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count~0 .lut_mask = 16'h5500;
defparam \inst3|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y74_N5
dffeas \inst3|count[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[9] .is_wysiwyg = "true";
defparam \inst3|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y74_N22
cycloneiv_lcell_comb \inst3|Equal0~1 (
// Equation(s):
// \inst3|Equal0~1_combout  = (\inst3|count [9] & (\inst3|count [2] & (!\inst3|count [0] & \inst3|count [3])))

	.dataa(\inst3|count [9]),
	.datab(\inst3|count [2]),
	.datac(\inst3|count [0]),
	.datad(\inst3|count [3]),
	.cin(gnd),
	.combout(\inst3|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal0~1 .lut_mask = 16'h0800;
defparam \inst3|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y74_N24
cycloneiv_lcell_comb \inst3|Equal0~0 (
// Equation(s):
// \inst3|Equal0~0_combout  = (!\inst3|count [8] & (!\inst3|count [7] & (!\inst3|count [5] & !\inst3|count [6])))

	.dataa(\inst3|count [8]),
	.datab(\inst3|count [7]),
	.datac(\inst3|count [5]),
	.datad(\inst3|count [6]),
	.cin(gnd),
	.combout(\inst3|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal0~0 .lut_mask = 16'h0001;
defparam \inst3|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y74_N14
cycloneiv_lcell_comb \inst3|Equal0~2 (
// Equation(s):
// \inst3|Equal0~2_combout  = (\inst3|Equal0~1_combout  & (\inst3|Equal0~0_combout  & (!\inst3|count [1] & !\inst3|count [4])))

	.dataa(\inst3|Equal0~1_combout ),
	.datab(\inst3|Equal0~0_combout ),
	.datac(\inst3|count [1]),
	.datad(\inst3|count [4]),
	.cin(gnd),
	.combout(\inst3|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal0~2 .lut_mask = 16'h0008;
defparam \inst3|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y74_N6
cycloneiv_lcell_comb \inst3|count~1 (
// Equation(s):
// \inst3|count~1_combout  = (!\inst3|Equal0~2_combout  & \inst3|Add0~6_combout )

	.dataa(\inst3|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst3|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count~1 .lut_mask = 16'h5500;
defparam \inst3|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y74_N7
dffeas \inst3|count[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst3|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|next~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[3] .is_wysiwyg = "true";
defparam \inst3|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y74_N10
cycloneiv_lcell_comb \inst7|LessThan3~0 (
// Equation(s):
// \inst7|LessThan3~0_combout  = (!\inst3|count [3] & (\inst3|Equal0~0_combout  & (!\inst3|count [2] & !\inst3|count [4])))

	.dataa(\inst3|count [3]),
	.datab(\inst3|Equal0~0_combout ),
	.datac(\inst3|count [2]),
	.datad(\inst3|count [4]),
	.cin(gnd),
	.combout(\inst7|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan3~0 .lut_mask = 16'h0004;
defparam \inst7|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y74_N2
cycloneiv_lcell_comb \inst5|LessThan1~0_wirecell (
// Equation(s):
// \inst5|LessThan1~0_wirecell_combout  = (\inst7|LessThan3~0_combout  & (!\inst3|count [9] & !\inst3|count [1]))

	.dataa(\inst7|LessThan3~0_combout ),
	.datab(gnd),
	.datac(\inst3|count [9]),
	.datad(\inst3|count [1]),
	.cin(gnd),
	.combout(\inst5|LessThan1~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan1~0_wirecell .lut_mask = 16'h000A;
defparam \inst5|LessThan1~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y72_N8
cycloneiv_lcell_comb \inst7|LessThan4~0 (
// Equation(s):
// \inst7|LessThan4~0_combout  = (!\inst4|count [9] & !\inst4|count [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|count [9]),
	.datad(\inst4|count [8]),
	.cin(gnd),
	.combout(\inst7|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan4~0 .lut_mask = 16'h000F;
defparam \inst7|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y72_N12
cycloneiv_lcell_comb \inst6|LessThan1~0_wirecell (
// Equation(s):
// \inst6|LessThan1~0_wirecell_combout  = (!\inst4|count [7] & (\inst7|LessThan4~0_combout  & ((!\inst4|count [5]) # (!\inst4|count [6]))))

	.dataa(\inst4|count [7]),
	.datab(\inst4|count [6]),
	.datac(\inst7|LessThan4~0_combout ),
	.datad(\inst4|count [5]),
	.cin(gnd),
	.combout(\inst6|LessThan1~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LessThan1~0_wirecell .lut_mask = 16'h1050;
defparam \inst6|LessThan1~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N4
cycloneiv_lcell_comb \inst|posy[0]~10 (
// Equation(s):
// \inst|posy[0]~10_combout  = \inst|posy [0] $ (VCC)
// \inst|posy[0]~11  = CARRY(\inst|posy [0])

	.dataa(gnd),
	.datab(\inst|posy [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|posy[0]~10_combout ),
	.cout(\inst|posy[0]~11 ));
// synopsys translate_off
defparam \inst|posy[0]~10 .lut_mask = 16'h33CC;
defparam \inst|posy[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N0
cycloneiv_lcell_comb \inst|posx[0]~10 (
// Equation(s):
// \inst|posx[0]~10_combout  = \inst|posx [0] $ (VCC)
// \inst|posx[0]~11  = CARRY(\inst|posx [0])

	.dataa(\inst|posx [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|posx[0]~10_combout ),
	.cout(\inst|posx[0]~11 ));
// synopsys translate_off
defparam \inst|posx[0]~10 .lut_mask = 16'h55AA;
defparam \inst|posx[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N1
dffeas \inst|posx[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posx[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posx[0] .is_wysiwyg = "true";
defparam \inst|posx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N2
cycloneiv_lcell_comb \inst|posx[1]~12 (
// Equation(s):
// \inst|posx[1]~12_combout  = (\inst|posx [1] & (!\inst|posx[0]~11 )) # (!\inst|posx [1] & ((\inst|posx[0]~11 ) # (GND)))
// \inst|posx[1]~13  = CARRY((!\inst|posx[0]~11 ) # (!\inst|posx [1]))

	.dataa(gnd),
	.datab(\inst|posx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|posx[0]~11 ),
	.combout(\inst|posx[1]~12_combout ),
	.cout(\inst|posx[1]~13 ));
// synopsys translate_off
defparam \inst|posx[1]~12 .lut_mask = 16'h3C3F;
defparam \inst|posx[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N3
dffeas \inst|posx[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posx[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posx[1] .is_wysiwyg = "true";
defparam \inst|posx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N4
cycloneiv_lcell_comb \inst|posx[2]~14 (
// Equation(s):
// \inst|posx[2]~14_combout  = (\inst|posx [2] & (\inst|posx[1]~13  $ (GND))) # (!\inst|posx [2] & (!\inst|posx[1]~13  & VCC))
// \inst|posx[2]~15  = CARRY((\inst|posx [2] & !\inst|posx[1]~13 ))

	.dataa(gnd),
	.datab(\inst|posx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|posx[1]~13 ),
	.combout(\inst|posx[2]~14_combout ),
	.cout(\inst|posx[2]~15 ));
// synopsys translate_off
defparam \inst|posx[2]~14 .lut_mask = 16'hC30C;
defparam \inst|posx[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N5
dffeas \inst|posx[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posx[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posx[2] .is_wysiwyg = "true";
defparam \inst|posx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N6
cycloneiv_lcell_comb \inst|posx[3]~16 (
// Equation(s):
// \inst|posx[3]~16_combout  = (\inst|posx [3] & (!\inst|posx[2]~15 )) # (!\inst|posx [3] & ((\inst|posx[2]~15 ) # (GND)))
// \inst|posx[3]~17  = CARRY((!\inst|posx[2]~15 ) # (!\inst|posx [3]))

	.dataa(\inst|posx [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|posx[2]~15 ),
	.combout(\inst|posx[3]~16_combout ),
	.cout(\inst|posx[3]~17 ));
// synopsys translate_off
defparam \inst|posx[3]~16 .lut_mask = 16'h5A5F;
defparam \inst|posx[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N7
dffeas \inst|posx[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posx[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posx[3] .is_wysiwyg = "true";
defparam \inst|posx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N26
cycloneiv_lcell_comb \inst|LessThan0~0 (
// Equation(s):
// \inst|LessThan0~0_combout  = (((!\inst|posx [1]) # (!\inst|posx [0])) # (!\inst|posx [2])) # (!\inst|posx [3])

	.dataa(\inst|posx [3]),
	.datab(\inst|posx [2]),
	.datac(\inst|posx [0]),
	.datad(\inst|posx [1]),
	.cin(gnd),
	.combout(\inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N8
cycloneiv_lcell_comb \inst|posx[4]~18 (
// Equation(s):
// \inst|posx[4]~18_combout  = (\inst|posx [4] & (\inst|posx[3]~17  $ (GND))) # (!\inst|posx [4] & (!\inst|posx[3]~17  & VCC))
// \inst|posx[4]~19  = CARRY((\inst|posx [4] & !\inst|posx[3]~17 ))

	.dataa(gnd),
	.datab(\inst|posx [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|posx[3]~17 ),
	.combout(\inst|posx[4]~18_combout ),
	.cout(\inst|posx[4]~19 ));
// synopsys translate_off
defparam \inst|posx[4]~18 .lut_mask = 16'hC30C;
defparam \inst|posx[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N9
dffeas \inst|posx[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posx[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posx[4] .is_wysiwyg = "true";
defparam \inst|posx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N10
cycloneiv_lcell_comb \inst|posx[5]~20 (
// Equation(s):
// \inst|posx[5]~20_combout  = (\inst|posx [5] & (!\inst|posx[4]~19 )) # (!\inst|posx [5] & ((\inst|posx[4]~19 ) # (GND)))
// \inst|posx[5]~21  = CARRY((!\inst|posx[4]~19 ) # (!\inst|posx [5]))

	.dataa(gnd),
	.datab(\inst|posx [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|posx[4]~19 ),
	.combout(\inst|posx[5]~20_combout ),
	.cout(\inst|posx[5]~21 ));
// synopsys translate_off
defparam \inst|posx[5]~20 .lut_mask = 16'h3C3F;
defparam \inst|posx[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N11
dffeas \inst|posx[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posx[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posx[5] .is_wysiwyg = "true";
defparam \inst|posx[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N12
cycloneiv_lcell_comb \inst|posx[6]~22 (
// Equation(s):
// \inst|posx[6]~22_combout  = (\inst|posx [6] & (\inst|posx[5]~21  $ (GND))) # (!\inst|posx [6] & (!\inst|posx[5]~21  & VCC))
// \inst|posx[6]~23  = CARRY((\inst|posx [6] & !\inst|posx[5]~21 ))

	.dataa(\inst|posx [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|posx[5]~21 ),
	.combout(\inst|posx[6]~22_combout ),
	.cout(\inst|posx[6]~23 ));
// synopsys translate_off
defparam \inst|posx[6]~22 .lut_mask = 16'hA50A;
defparam \inst|posx[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N13
dffeas \inst|posx[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posx[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posx[6] .is_wysiwyg = "true";
defparam \inst|posx[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N22
cycloneiv_lcell_comb \inst|LessThan0~1 (
// Equation(s):
// \inst|LessThan0~1_combout  = (\inst|LessThan0~0_combout ) # (((!\inst|posx [6]) # (!\inst|posx [4])) # (!\inst|posx [5]))

	.dataa(\inst|LessThan0~0_combout ),
	.datab(\inst|posx [5]),
	.datac(\inst|posx [4]),
	.datad(\inst|posx [6]),
	.cin(gnd),
	.combout(\inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~1 .lut_mask = 16'hBFFF;
defparam \inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N14
cycloneiv_lcell_comb \inst|posx[7]~24 (
// Equation(s):
// \inst|posx[7]~24_combout  = (\inst|posx [7] & (!\inst|posx[6]~23 )) # (!\inst|posx [7] & ((\inst|posx[6]~23 ) # (GND)))
// \inst|posx[7]~25  = CARRY((!\inst|posx[6]~23 ) # (!\inst|posx [7]))

	.dataa(gnd),
	.datab(\inst|posx [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|posx[6]~23 ),
	.combout(\inst|posx[7]~24_combout ),
	.cout(\inst|posx[7]~25 ));
// synopsys translate_off
defparam \inst|posx[7]~24 .lut_mask = 16'h3C3F;
defparam \inst|posx[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N15
dffeas \inst|posx[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posx[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posx[7] .is_wysiwyg = "true";
defparam \inst|posx[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N16
cycloneiv_lcell_comb \inst|posx[8]~26 (
// Equation(s):
// \inst|posx[8]~26_combout  = (\inst|posx [8] & (\inst|posx[7]~25  $ (GND))) # (!\inst|posx [8] & (!\inst|posx[7]~25  & VCC))
// \inst|posx[8]~27  = CARRY((\inst|posx [8] & !\inst|posx[7]~25 ))

	.dataa(gnd),
	.datab(\inst|posx [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|posx[7]~25 ),
	.combout(\inst|posx[8]~26_combout ),
	.cout(\inst|posx[8]~27 ));
// synopsys translate_off
defparam \inst|posx[8]~26 .lut_mask = 16'hC30C;
defparam \inst|posx[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N17
dffeas \inst|posx[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posx[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posx[8] .is_wysiwyg = "true";
defparam \inst|posx[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N18
cycloneiv_lcell_comb \inst|posx[9]~28 (
// Equation(s):
// \inst|posx[9]~28_combout  = \inst|posx [9] $ (\inst|posx[8]~27 )

	.dataa(gnd),
	.datab(\inst|posx [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|posx[8]~27 ),
	.combout(\inst|posx[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|posx[9]~28 .lut_mask = 16'h3C3C;
defparam \inst|posx[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y45_N19
dffeas \inst|posx[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posx[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posx [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posx[9] .is_wysiwyg = "true";
defparam \inst|posx[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N24
cycloneiv_lcell_comb \inst|LessThan0~2 (
// Equation(s):
// \inst|LessThan0~2_combout  = (\inst|posx [9] & (((\inst|posx [7]) # (\inst|posx [8])) # (!\inst|LessThan0~1_combout )))

	.dataa(\inst|LessThan0~1_combout ),
	.datab(\inst|posx [9]),
	.datac(\inst|posx [7]),
	.datad(\inst|posx [8]),
	.cin(gnd),
	.combout(\inst|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~2 .lut_mask = 16'hCCC4;
defparam \inst|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N5
dffeas \inst|posy[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posy[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posy[0] .is_wysiwyg = "true";
defparam \inst|posy[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N6
cycloneiv_lcell_comb \inst|posy[1]~12 (
// Equation(s):
// \inst|posy[1]~12_combout  = (\inst|posy [1] & (!\inst|posy[0]~11 )) # (!\inst|posy [1] & ((\inst|posy[0]~11 ) # (GND)))
// \inst|posy[1]~13  = CARRY((!\inst|posy[0]~11 ) # (!\inst|posy [1]))

	.dataa(\inst|posy [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|posy[0]~11 ),
	.combout(\inst|posy[1]~12_combout ),
	.cout(\inst|posy[1]~13 ));
// synopsys translate_off
defparam \inst|posy[1]~12 .lut_mask = 16'h5A5F;
defparam \inst|posy[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y46_N7
dffeas \inst|posy[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posy[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posy[1] .is_wysiwyg = "true";
defparam \inst|posy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N8
cycloneiv_lcell_comb \inst|posy[2]~14 (
// Equation(s):
// \inst|posy[2]~14_combout  = (\inst|posy [2] & (\inst|posy[1]~13  $ (GND))) # (!\inst|posy [2] & (!\inst|posy[1]~13  & VCC))
// \inst|posy[2]~15  = CARRY((\inst|posy [2] & !\inst|posy[1]~13 ))

	.dataa(gnd),
	.datab(\inst|posy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|posy[1]~13 ),
	.combout(\inst|posy[2]~14_combout ),
	.cout(\inst|posy[2]~15 ));
// synopsys translate_off
defparam \inst|posy[2]~14 .lut_mask = 16'hC30C;
defparam \inst|posy[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y46_N9
dffeas \inst|posy[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posy[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posy[2] .is_wysiwyg = "true";
defparam \inst|posy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N10
cycloneiv_lcell_comb \inst|posy[3]~16 (
// Equation(s):
// \inst|posy[3]~16_combout  = (\inst|posy [3] & (!\inst|posy[2]~15 )) # (!\inst|posy [3] & ((\inst|posy[2]~15 ) # (GND)))
// \inst|posy[3]~17  = CARRY((!\inst|posy[2]~15 ) # (!\inst|posy [3]))

	.dataa(\inst|posy [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|posy[2]~15 ),
	.combout(\inst|posy[3]~16_combout ),
	.cout(\inst|posy[3]~17 ));
// synopsys translate_off
defparam \inst|posy[3]~16 .lut_mask = 16'h5A5F;
defparam \inst|posy[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y46_N11
dffeas \inst|posy[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posy[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posy[3] .is_wysiwyg = "true";
defparam \inst|posy[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N12
cycloneiv_lcell_comb \inst|posy[4]~18 (
// Equation(s):
// \inst|posy[4]~18_combout  = (\inst|posy [4] & (\inst|posy[3]~17  $ (GND))) # (!\inst|posy [4] & (!\inst|posy[3]~17  & VCC))
// \inst|posy[4]~19  = CARRY((\inst|posy [4] & !\inst|posy[3]~17 ))

	.dataa(\inst|posy [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|posy[3]~17 ),
	.combout(\inst|posy[4]~18_combout ),
	.cout(\inst|posy[4]~19 ));
// synopsys translate_off
defparam \inst|posy[4]~18 .lut_mask = 16'hA50A;
defparam \inst|posy[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y46_N13
dffeas \inst|posy[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posy[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posy[4] .is_wysiwyg = "true";
defparam \inst|posy[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N14
cycloneiv_lcell_comb \inst|posy[5]~20 (
// Equation(s):
// \inst|posy[5]~20_combout  = (\inst|posy [5] & (!\inst|posy[4]~19 )) # (!\inst|posy [5] & ((\inst|posy[4]~19 ) # (GND)))
// \inst|posy[5]~21  = CARRY((!\inst|posy[4]~19 ) # (!\inst|posy [5]))

	.dataa(gnd),
	.datab(\inst|posy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|posy[4]~19 ),
	.combout(\inst|posy[5]~20_combout ),
	.cout(\inst|posy[5]~21 ));
// synopsys translate_off
defparam \inst|posy[5]~20 .lut_mask = 16'h3C3F;
defparam \inst|posy[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y46_N15
dffeas \inst|posy[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posy[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posy[5] .is_wysiwyg = "true";
defparam \inst|posy[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N16
cycloneiv_lcell_comb \inst|posy[6]~22 (
// Equation(s):
// \inst|posy[6]~22_combout  = (\inst|posy [6] & (\inst|posy[5]~21  $ (GND))) # (!\inst|posy [6] & (!\inst|posy[5]~21  & VCC))
// \inst|posy[6]~23  = CARRY((\inst|posy [6] & !\inst|posy[5]~21 ))

	.dataa(gnd),
	.datab(\inst|posy [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|posy[5]~21 ),
	.combout(\inst|posy[6]~22_combout ),
	.cout(\inst|posy[6]~23 ));
// synopsys translate_off
defparam \inst|posy[6]~22 .lut_mask = 16'hC30C;
defparam \inst|posy[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y46_N17
dffeas \inst|posy[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posy[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posy [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posy[6] .is_wysiwyg = "true";
defparam \inst|posy[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N18
cycloneiv_lcell_comb \inst|posy[7]~24 (
// Equation(s):
// \inst|posy[7]~24_combout  = (\inst|posy [7] & (!\inst|posy[6]~23 )) # (!\inst|posy [7] & ((\inst|posy[6]~23 ) # (GND)))
// \inst|posy[7]~25  = CARRY((!\inst|posy[6]~23 ) # (!\inst|posy [7]))

	.dataa(gnd),
	.datab(\inst|posy [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|posy[6]~23 ),
	.combout(\inst|posy[7]~24_combout ),
	.cout(\inst|posy[7]~25 ));
// synopsys translate_off
defparam \inst|posy[7]~24 .lut_mask = 16'h3C3F;
defparam \inst|posy[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y46_N19
dffeas \inst|posy[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posy[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posy [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posy[7] .is_wysiwyg = "true";
defparam \inst|posy[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N20
cycloneiv_lcell_comb \inst|posy[8]~26 (
// Equation(s):
// \inst|posy[8]~26_combout  = (\inst|posy [8] & (\inst|posy[7]~25  $ (GND))) # (!\inst|posy [8] & (!\inst|posy[7]~25  & VCC))
// \inst|posy[8]~27  = CARRY((\inst|posy [8] & !\inst|posy[7]~25 ))

	.dataa(gnd),
	.datab(\inst|posy [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|posy[7]~25 ),
	.combout(\inst|posy[8]~26_combout ),
	.cout(\inst|posy[8]~27 ));
// synopsys translate_off
defparam \inst|posy[8]~26 .lut_mask = 16'hC30C;
defparam \inst|posy[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y46_N21
dffeas \inst|posy[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posy[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posy [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posy[8] .is_wysiwyg = "true";
defparam \inst|posy[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N22
cycloneiv_lcell_comb \inst|posy[9]~28 (
// Equation(s):
// \inst|posy[9]~28_combout  = \inst|posy [9] $ (\inst|posy[8]~27 )

	.dataa(\inst|posy [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|posy[8]~27 ),
	.combout(\inst|posy[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|posy[9]~28 .lut_mask = 16'h5A5A;
defparam \inst|posy[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y46_N23
dffeas \inst|posy[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|posy[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|posy [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|posy[9] .is_wysiwyg = "true";
defparam \inst|posy[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N26
cycloneiv_lcell_comb \inst|LessThan1~0 (
// Equation(s):
// \inst|LessThan1~0_combout  = (((!\inst|posy [1]) # (!\inst|posy [0])) # (!\inst|posy [2])) # (!\inst|posy [3])

	.dataa(\inst|posy [3]),
	.datab(\inst|posy [2]),
	.datac(\inst|posy [0]),
	.datad(\inst|posy [1]),
	.cin(gnd),
	.combout(\inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N18
cycloneiv_lcell_comb \inst|LessThan1~1 (
// Equation(s):
// \inst|LessThan1~1_combout  = (\inst|posy [7] & ((\inst|posy [5]) # ((!\inst|LessThan1~0_combout  & \inst|posy [4]))))

	.dataa(\inst|posy [5]),
	.datab(\inst|posy [7]),
	.datac(\inst|LessThan1~0_combout ),
	.datad(\inst|posy [4]),
	.cin(gnd),
	.combout(\inst|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan1~1 .lut_mask = 16'h8C88;
defparam \inst|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N28
cycloneiv_lcell_comb \inst|LessThan1~2 (
// Equation(s):
// \inst|LessThan1~2_combout  = (\inst|posy [9]) # ((\inst|posy [8] & (\inst|posy [6] & \inst|LessThan1~1_combout )))

	.dataa(\inst|posy [8]),
	.datab(\inst|posy [9]),
	.datac(\inst|posy [6]),
	.datad(\inst|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\inst|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan1~2 .lut_mask = 16'hECCC;
defparam \inst|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N6
cycloneiv_lcell_comb \inst|swap~0 (
// Equation(s):
// \inst|swap~0_combout  = \inst|swap~q  $ (((\inst|LessThan1~2_combout  & \inst|LessThan0~2_combout )))

	.dataa(\inst|LessThan1~2_combout ),
	.datab(\inst|swap~q ),
	.datac(\inst|LessThan0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|swap~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|swap~0 .lut_mask = 16'h6C6C;
defparam \inst|swap~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N27
dffeas \inst|swap (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|swap~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|swap~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|swap .is_wysiwyg = "true";
defparam \inst|swap .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N6
cycloneiv_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = (\inst|posy [2] & (\inst|posy [0] $ (VCC))) # (!\inst|posy [2] & (\inst|posy [0] & VCC))
// \inst|Add0~1  = CARRY((\inst|posy [2] & \inst|posy [0]))

	.dataa(\inst|posy [2]),
	.datab(\inst|posy [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout(\inst|Add0~1 ));
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'h6688;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N8
cycloneiv_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = (\inst|posy [1] & ((\inst|posy [3] & (\inst|Add0~1  & VCC)) # (!\inst|posy [3] & (!\inst|Add0~1 )))) # (!\inst|posy [1] & ((\inst|posy [3] & (!\inst|Add0~1 )) # (!\inst|posy [3] & ((\inst|Add0~1 ) # (GND)))))
// \inst|Add0~3  = CARRY((\inst|posy [1] & (!\inst|posy [3] & !\inst|Add0~1 )) # (!\inst|posy [1] & ((!\inst|Add0~1 ) # (!\inst|posy [3]))))

	.dataa(\inst|posy [1]),
	.datab(\inst|posy [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~1 ),
	.combout(\inst|Add0~2_combout ),
	.cout(\inst|Add0~3 ));
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'h9617;
defparam \inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N10
cycloneiv_lcell_comb \inst|Add0~4 (
// Equation(s):
// \inst|Add0~4_combout  = ((\inst|posy [2] $ (\inst|posy [4] $ (!\inst|Add0~3 )))) # (GND)
// \inst|Add0~5  = CARRY((\inst|posy [2] & ((\inst|posy [4]) # (!\inst|Add0~3 ))) # (!\inst|posy [2] & (\inst|posy [4] & !\inst|Add0~3 )))

	.dataa(\inst|posy [2]),
	.datab(\inst|posy [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~3 ),
	.combout(\inst|Add0~4_combout ),
	.cout(\inst|Add0~5 ));
// synopsys translate_off
defparam \inst|Add0~4 .lut_mask = 16'h698E;
defparam \inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N12
cycloneiv_lcell_comb \inst|Add0~6 (
// Equation(s):
// \inst|Add0~6_combout  = (\inst|posy [5] & ((\inst|posy [3] & (\inst|Add0~5  & VCC)) # (!\inst|posy [3] & (!\inst|Add0~5 )))) # (!\inst|posy [5] & ((\inst|posy [3] & (!\inst|Add0~5 )) # (!\inst|posy [3] & ((\inst|Add0~5 ) # (GND)))))
// \inst|Add0~7  = CARRY((\inst|posy [5] & (!\inst|posy [3] & !\inst|Add0~5 )) # (!\inst|posy [5] & ((!\inst|Add0~5 ) # (!\inst|posy [3]))))

	.dataa(\inst|posy [5]),
	.datab(\inst|posy [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~5 ),
	.combout(\inst|Add0~6_combout ),
	.cout(\inst|Add0~7 ));
// synopsys translate_off
defparam \inst|Add0~6 .lut_mask = 16'h9617;
defparam \inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N14
cycloneiv_lcell_comb \inst|Add0~8 (
// Equation(s):
// \inst|Add0~8_combout  = ((\inst|posy [6] $ (\inst|posy [4] $ (!\inst|Add0~7 )))) # (GND)
// \inst|Add0~9  = CARRY((\inst|posy [6] & ((\inst|posy [4]) # (!\inst|Add0~7 ))) # (!\inst|posy [6] & (\inst|posy [4] & !\inst|Add0~7 )))

	.dataa(\inst|posy [6]),
	.datab(\inst|posy [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~7 ),
	.combout(\inst|Add0~8_combout ),
	.cout(\inst|Add0~9 ));
// synopsys translate_off
defparam \inst|Add0~8 .lut_mask = 16'h698E;
defparam \inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N16
cycloneiv_lcell_comb \inst|Add0~10 (
// Equation(s):
// \inst|Add0~10_combout  = (\inst|posy [5] & ((\inst|posy [7] & (\inst|Add0~9  & VCC)) # (!\inst|posy [7] & (!\inst|Add0~9 )))) # (!\inst|posy [5] & ((\inst|posy [7] & (!\inst|Add0~9 )) # (!\inst|posy [7] & ((\inst|Add0~9 ) # (GND)))))
// \inst|Add0~11  = CARRY((\inst|posy [5] & (!\inst|posy [7] & !\inst|Add0~9 )) # (!\inst|posy [5] & ((!\inst|Add0~9 ) # (!\inst|posy [7]))))

	.dataa(\inst|posy [5]),
	.datab(\inst|posy [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~9 ),
	.combout(\inst|Add0~10_combout ),
	.cout(\inst|Add0~11 ));
// synopsys translate_off
defparam \inst|Add0~10 .lut_mask = 16'h9617;
defparam \inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N18
cycloneiv_lcell_comb \inst|Add0~12 (
// Equation(s):
// \inst|Add0~12_combout  = ((\inst|posy [6] $ (\inst|posy [8] $ (!\inst|Add0~11 )))) # (GND)
// \inst|Add0~13  = CARRY((\inst|posy [6] & ((\inst|posy [8]) # (!\inst|Add0~11 ))) # (!\inst|posy [6] & (\inst|posy [8] & !\inst|Add0~11 )))

	.dataa(\inst|posy [6]),
	.datab(\inst|posy [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~11 ),
	.combout(\inst|Add0~12_combout ),
	.cout(\inst|Add0~13 ));
// synopsys translate_off
defparam \inst|Add0~12 .lut_mask = 16'h698E;
defparam \inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N20
cycloneiv_lcell_comb \inst|Add0~14 (
// Equation(s):
// \inst|Add0~14_combout  = (\inst|posy [9] & ((\inst|posy [7] & (\inst|Add0~13  & VCC)) # (!\inst|posy [7] & (!\inst|Add0~13 )))) # (!\inst|posy [9] & ((\inst|posy [7] & (!\inst|Add0~13 )) # (!\inst|posy [7] & ((\inst|Add0~13 ) # (GND)))))
// \inst|Add0~15  = CARRY((\inst|posy [9] & (!\inst|posy [7] & !\inst|Add0~13 )) # (!\inst|posy [9] & ((!\inst|Add0~13 ) # (!\inst|posy [7]))))

	.dataa(\inst|posy [9]),
	.datab(\inst|posy [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~13 ),
	.combout(\inst|Add0~14_combout ),
	.cout(\inst|Add0~15 ));
// synopsys translate_off
defparam \inst|Add0~14 .lut_mask = 16'h9617;
defparam \inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N22
cycloneiv_lcell_comb \inst|Add0~16 (
// Equation(s):
// \inst|Add0~16_combout  = (\inst|posy [8] & (\inst|Add0~15  $ (GND))) # (!\inst|posy [8] & (!\inst|Add0~15  & VCC))
// \inst|Add0~17  = CARRY((\inst|posy [8] & !\inst|Add0~15 ))

	.dataa(gnd),
	.datab(\inst|posy [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~15 ),
	.combout(\inst|Add0~16_combout ),
	.cout(\inst|Add0~17 ));
// synopsys translate_off
defparam \inst|Add0~16 .lut_mask = 16'hC30C;
defparam \inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N8
cycloneiv_lcell_comb \inst|Add1~0 (
// Equation(s):
// \inst|Add1~1  = CARRY((\inst|posy [0] & \inst|posx [7]))

	.dataa(\inst|posy [0]),
	.datab(\inst|posx [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add1~1 ));
// synopsys translate_off
defparam \inst|Add1~0 .lut_mask = 16'h6688;
defparam \inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N10
cycloneiv_lcell_comb \inst|Add1~2 (
// Equation(s):
// \inst|Add1~2_combout  = (\inst|posx [8] & ((\inst|posy [1] & (\inst|Add1~1  & VCC)) # (!\inst|posy [1] & (!\inst|Add1~1 )))) # (!\inst|posx [8] & ((\inst|posy [1] & (!\inst|Add1~1 )) # (!\inst|posy [1] & ((\inst|Add1~1 ) # (GND)))))
// \inst|Add1~3  = CARRY((\inst|posx [8] & (!\inst|posy [1] & !\inst|Add1~1 )) # (!\inst|posx [8] & ((!\inst|Add1~1 ) # (!\inst|posy [1]))))

	.dataa(\inst|posx [8]),
	.datab(\inst|posy [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~1 ),
	.combout(\inst|Add1~2_combout ),
	.cout(\inst|Add1~3 ));
// synopsys translate_off
defparam \inst|Add1~2 .lut_mask = 16'h9617;
defparam \inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N12
cycloneiv_lcell_comb \inst|Add1~4 (
// Equation(s):
// \inst|Add1~4_combout  = ((\inst|posx [9] $ (\inst|Add0~0_combout  $ (!\inst|Add1~3 )))) # (GND)
// \inst|Add1~5  = CARRY((\inst|posx [9] & ((\inst|Add0~0_combout ) # (!\inst|Add1~3 ))) # (!\inst|posx [9] & (\inst|Add0~0_combout  & !\inst|Add1~3 )))

	.dataa(\inst|posx [9]),
	.datab(\inst|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~3 ),
	.combout(\inst|Add1~4_combout ),
	.cout(\inst|Add1~5 ));
// synopsys translate_off
defparam \inst|Add1~4 .lut_mask = 16'h698E;
defparam \inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N14
cycloneiv_lcell_comb \inst|Add1~6 (
// Equation(s):
// \inst|Add1~6_combout  = (\inst|Add0~2_combout  & (!\inst|Add1~5 )) # (!\inst|Add0~2_combout  & ((\inst|Add1~5 ) # (GND)))
// \inst|Add1~7  = CARRY((!\inst|Add1~5 ) # (!\inst|Add0~2_combout ))

	.dataa(\inst|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~5 ),
	.combout(\inst|Add1~6_combout ),
	.cout(\inst|Add1~7 ));
// synopsys translate_off
defparam \inst|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N16
cycloneiv_lcell_comb \inst|Add1~8 (
// Equation(s):
// \inst|Add1~8_combout  = (\inst|Add0~4_combout  & (\inst|Add1~7  $ (GND))) # (!\inst|Add0~4_combout  & (!\inst|Add1~7  & VCC))
// \inst|Add1~9  = CARRY((\inst|Add0~4_combout  & !\inst|Add1~7 ))

	.dataa(\inst|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~7 ),
	.combout(\inst|Add1~8_combout ),
	.cout(\inst|Add1~9 ));
// synopsys translate_off
defparam \inst|Add1~8 .lut_mask = 16'hA50A;
defparam \inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N18
cycloneiv_lcell_comb \inst|Add1~10 (
// Equation(s):
// \inst|Add1~10_combout  = (\inst|Add0~6_combout  & (!\inst|Add1~9 )) # (!\inst|Add0~6_combout  & ((\inst|Add1~9 ) # (GND)))
// \inst|Add1~11  = CARRY((!\inst|Add1~9 ) # (!\inst|Add0~6_combout ))

	.dataa(\inst|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~9 ),
	.combout(\inst|Add1~10_combout ),
	.cout(\inst|Add1~11 ));
// synopsys translate_off
defparam \inst|Add1~10 .lut_mask = 16'h5A5F;
defparam \inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N20
cycloneiv_lcell_comb \inst|Add1~12 (
// Equation(s):
// \inst|Add1~12_combout  = (\inst|Add0~8_combout  & (\inst|Add1~11  $ (GND))) # (!\inst|Add0~8_combout  & (!\inst|Add1~11  & VCC))
// \inst|Add1~13  = CARRY((\inst|Add0~8_combout  & !\inst|Add1~11 ))

	.dataa(\inst|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~11 ),
	.combout(\inst|Add1~12_combout ),
	.cout(\inst|Add1~13 ));
// synopsys translate_off
defparam \inst|Add1~12 .lut_mask = 16'hA50A;
defparam \inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N22
cycloneiv_lcell_comb \inst|Add1~14 (
// Equation(s):
// \inst|Add1~14_combout  = (\inst|Add0~10_combout  & (!\inst|Add1~13 )) # (!\inst|Add0~10_combout  & ((\inst|Add1~13 ) # (GND)))
// \inst|Add1~15  = CARRY((!\inst|Add1~13 ) # (!\inst|Add0~10_combout ))

	.dataa(\inst|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~13 ),
	.combout(\inst|Add1~14_combout ),
	.cout(\inst|Add1~15 ));
// synopsys translate_off
defparam \inst|Add1~14 .lut_mask = 16'h5A5F;
defparam \inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N24
cycloneiv_lcell_comb \inst|Add1~16 (
// Equation(s):
// \inst|Add1~16_combout  = (\inst|Add0~12_combout  & (\inst|Add1~15  $ (GND))) # (!\inst|Add0~12_combout  & (!\inst|Add1~15  & VCC))
// \inst|Add1~17  = CARRY((\inst|Add0~12_combout  & !\inst|Add1~15 ))

	.dataa(gnd),
	.datab(\inst|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~15 ),
	.combout(\inst|Add1~16_combout ),
	.cout(\inst|Add1~17 ));
// synopsys translate_off
defparam \inst|Add1~16 .lut_mask = 16'hC30C;
defparam \inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N26
cycloneiv_lcell_comb \inst|Add1~18 (
// Equation(s):
// \inst|Add1~18_combout  = (\inst|Add0~14_combout  & (!\inst|Add1~17 )) # (!\inst|Add0~14_combout  & ((\inst|Add1~17 ) # (GND)))
// \inst|Add1~19  = CARRY((!\inst|Add1~17 ) # (!\inst|Add0~14_combout ))

	.dataa(gnd),
	.datab(\inst|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~17 ),
	.combout(\inst|Add1~18_combout ),
	.cout(\inst|Add1~19 ));
// synopsys translate_off
defparam \inst|Add1~18 .lut_mask = 16'h3C3F;
defparam \inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N28
cycloneiv_lcell_comb \inst|Add1~20 (
// Equation(s):
// \inst|Add1~20_combout  = (\inst|Add0~16_combout  & (\inst|Add1~19  $ (GND))) # (!\inst|Add0~16_combout  & (!\inst|Add1~19  & VCC))
// \inst|Add1~21  = CARRY((\inst|Add0~16_combout  & !\inst|Add1~19 ))

	.dataa(gnd),
	.datab(\inst|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~19 ),
	.combout(\inst|Add1~20_combout ),
	.cout(\inst|Add1~21 ));
// synopsys translate_off
defparam \inst|Add1~20 .lut_mask = 16'hC30C;
defparam \inst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N10
cycloneiv_lcell_comb \inst7|posy[0]~10 (
// Equation(s):
// \inst7|posy[0]~10_combout  = \inst7|posy [0] $ (VCC)
// \inst7|posy[0]~11  = CARRY(\inst7|posy [0])

	.dataa(\inst7|posy [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|posy[0]~10_combout ),
	.cout(\inst7|posy[0]~11 ));
// synopsys translate_off
defparam \inst7|posy[0]~10 .lut_mask = 16'h55AA;
defparam \inst7|posy[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y74_N12
cycloneiv_lcell_comb \inst7|LessThan2~0 (
// Equation(s):
// \inst7|LessThan2~0_combout  = (!\inst3|count [2] & (!\inst3|count [3] & ((!\inst3|count [1]) # (!\inst3|count [0]))))

	.dataa(\inst3|count [0]),
	.datab(\inst3|count [2]),
	.datac(\inst3|count [1]),
	.datad(\inst3|count [3]),
	.cin(gnd),
	.combout(\inst7|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan2~0 .lut_mask = 16'h0013;
defparam \inst7|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y74_N18
cycloneiv_lcell_comb \inst7|always0~0 (
// Equation(s):
// \inst7|always0~0_combout  = (!\inst3|count [9] & (!\inst3|count [7] & (!\inst3|count [8] & !\inst3|count [6])))

	.dataa(\inst3|count [9]),
	.datab(\inst3|count [7]),
	.datac(\inst3|count [8]),
	.datad(\inst3|count [6]),
	.cin(gnd),
	.combout(\inst7|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always0~0 .lut_mask = 16'h0001;
defparam \inst7|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y74_N20
cycloneiv_lcell_comb \inst7|always0~1 (
// Equation(s):
// \inst7|always0~1_combout  = (\inst7|always0~0_combout  & (((\inst7|LessThan2~0_combout  & !\inst3|count [4])) # (!\inst3|count [5])))

	.dataa(\inst7|LessThan2~0_combout ),
	.datab(\inst7|always0~0_combout ),
	.datac(\inst3|count [5]),
	.datad(\inst3|count [4]),
	.cin(gnd),
	.combout(\inst7|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always0~1 .lut_mask = 16'h0C8C;
defparam \inst7|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y74_N4
cycloneiv_lcell_comb \inst7|LessThan2~1 (
// Equation(s):
// \inst7|LessThan2~1_combout  = (\inst3|count [0] & \inst3|count [1])

	.dataa(\inst3|count [0]),
	.datab(gnd),
	.datac(\inst3|count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst7|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan2~1 .lut_mask = 16'hA0A0;
defparam \inst7|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y74_N6
cycloneiv_lcell_comb \inst7|always0~2 (
// Equation(s):
// \inst7|always0~2_combout  = (\inst7|always0~1_combout ) # ((\inst3|count [9] & ((\inst7|LessThan2~1_combout ) # (!\inst7|LessThan3~0_combout ))))

	.dataa(\inst7|LessThan3~0_combout ),
	.datab(\inst7|always0~1_combout ),
	.datac(\inst7|LessThan2~1_combout ),
	.datad(\inst3|count [9]),
	.cin(gnd),
	.combout(\inst7|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always0~2 .lut_mask = 16'hFDCC;
defparam \inst7|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y72_N18
cycloneiv_lcell_comb \inst7|LessThan4~1 (
// Equation(s):
// \inst7|LessThan4~1_combout  = (!\inst4|count [4] & (!\inst4|count [6] & !\inst4|count [5]))

	.dataa(\inst4|count [4]),
	.datab(\inst4|count [6]),
	.datac(gnd),
	.datad(\inst4|count [5]),
	.cin(gnd),
	.combout(\inst7|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan4~1 .lut_mask = 16'h0011;
defparam \inst7|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y72_N10
cycloneiv_lcell_comb \inst7|LessThan1~1 (
// Equation(s):
// \inst7|LessThan1~1_combout  = (\inst4|count [7]) # (((\inst7|LessThan1~0_combout  & \inst4|count [0])) # (!\inst7|LessThan4~1_combout ))

	.dataa(\inst7|LessThan1~0_combout ),
	.datab(\inst4|count [7]),
	.datac(\inst4|count [0]),
	.datad(\inst7|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\inst7|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan1~1 .lut_mask = 16'hECFF;
defparam \inst7|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y72_N4
cycloneiv_lcell_comb \inst7|LessThan1~2 (
// Equation(s):
// \inst7|LessThan1~2_combout  = (\inst4|count [8] & (\inst4|count [9] & \inst7|LessThan1~1_combout ))

	.dataa(gnd),
	.datab(\inst4|count [8]),
	.datac(\inst4|count [9]),
	.datad(\inst7|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\inst7|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan1~2 .lut_mask = 16'hC000;
defparam \inst7|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y72_N24
cycloneiv_lcell_comb \inst7|always0~3 (
// Equation(s):
// \inst7|always0~3_combout  = (\inst7|LessThan1~2_combout ) # ((\inst7|LessThan4~0_combout  & ((\inst7|LessThan4~1_combout ) # (!\inst4|count [7]))))

	.dataa(\inst7|LessThan4~1_combout ),
	.datab(\inst7|LessThan1~2_combout ),
	.datac(\inst7|LessThan4~0_combout ),
	.datad(\inst4|count [7]),
	.cin(gnd),
	.combout(\inst7|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always0~3 .lut_mask = 16'hECFC;
defparam \inst7|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N4
cycloneiv_lcell_comb \inst7|line~0 (
// Equation(s):
// \inst7|line~0_combout  = !\inst7|always0~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|always0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst7|line~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|line~0 .lut_mask = 16'h0F0F;
defparam \inst7|line~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N5
dffeas \inst7|line (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|line~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|line~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|line .is_wysiwyg = "true";
defparam \inst7|line .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N30
cycloneiv_lcell_comb \inst7|posy[0]~28 (
// Equation(s):
// \inst7|posy[0]~28_combout  = (\inst7|line~q  & \inst7|always0~3_combout )

	.dataa(gnd),
	.datab(\inst7|line~q ),
	.datac(\inst7|always0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst7|posy[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|posy[0]~28 .lut_mask = 16'hC0C0;
defparam \inst7|posy[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N11
dffeas \inst7|posy[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posy[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(\inst7|posy[0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posy[0] .is_wysiwyg = "true";
defparam \inst7|posy[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N12
cycloneiv_lcell_comb \inst7|posy[1]~12 (
// Equation(s):
// \inst7|posy[1]~12_combout  = (\inst7|posy [1] & (!\inst7|posy[0]~11 )) # (!\inst7|posy [1] & ((\inst7|posy[0]~11 ) # (GND)))
// \inst7|posy[1]~13  = CARRY((!\inst7|posy[0]~11 ) # (!\inst7|posy [1]))

	.dataa(\inst7|posy [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posy[0]~11 ),
	.combout(\inst7|posy[1]~12_combout ),
	.cout(\inst7|posy[1]~13 ));
// synopsys translate_off
defparam \inst7|posy[1]~12 .lut_mask = 16'h5A5F;
defparam \inst7|posy[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y46_N13
dffeas \inst7|posy[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posy[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(\inst7|posy[0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posy[1] .is_wysiwyg = "true";
defparam \inst7|posy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N14
cycloneiv_lcell_comb \inst7|posy[2]~14 (
// Equation(s):
// \inst7|posy[2]~14_combout  = (\inst7|posy [2] & (\inst7|posy[1]~13  $ (GND))) # (!\inst7|posy [2] & (!\inst7|posy[1]~13  & VCC))
// \inst7|posy[2]~15  = CARRY((\inst7|posy [2] & !\inst7|posy[1]~13 ))

	.dataa(gnd),
	.datab(\inst7|posy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posy[1]~13 ),
	.combout(\inst7|posy[2]~14_combout ),
	.cout(\inst7|posy[2]~15 ));
// synopsys translate_off
defparam \inst7|posy[2]~14 .lut_mask = 16'hC30C;
defparam \inst7|posy[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y46_N15
dffeas \inst7|posy[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posy[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(\inst7|posy[0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posy[2] .is_wysiwyg = "true";
defparam \inst7|posy[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N16
cycloneiv_lcell_comb \inst7|posy[3]~16 (
// Equation(s):
// \inst7|posy[3]~16_combout  = (\inst7|posy [3] & (!\inst7|posy[2]~15 )) # (!\inst7|posy [3] & ((\inst7|posy[2]~15 ) # (GND)))
// \inst7|posy[3]~17  = CARRY((!\inst7|posy[2]~15 ) # (!\inst7|posy [3]))

	.dataa(gnd),
	.datab(\inst7|posy [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posy[2]~15 ),
	.combout(\inst7|posy[3]~16_combout ),
	.cout(\inst7|posy[3]~17 ));
// synopsys translate_off
defparam \inst7|posy[3]~16 .lut_mask = 16'h3C3F;
defparam \inst7|posy[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y46_N17
dffeas \inst7|posy[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posy[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(\inst7|posy[0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posy[3] .is_wysiwyg = "true";
defparam \inst7|posy[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N18
cycloneiv_lcell_comb \inst7|posy[4]~18 (
// Equation(s):
// \inst7|posy[4]~18_combout  = (\inst7|posy [4] & (\inst7|posy[3]~17  $ (GND))) # (!\inst7|posy [4] & (!\inst7|posy[3]~17  & VCC))
// \inst7|posy[4]~19  = CARRY((\inst7|posy [4] & !\inst7|posy[3]~17 ))

	.dataa(gnd),
	.datab(\inst7|posy [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posy[3]~17 ),
	.combout(\inst7|posy[4]~18_combout ),
	.cout(\inst7|posy[4]~19 ));
// synopsys translate_off
defparam \inst7|posy[4]~18 .lut_mask = 16'hC30C;
defparam \inst7|posy[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y46_N19
dffeas \inst7|posy[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posy[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(\inst7|posy[0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posy[4] .is_wysiwyg = "true";
defparam \inst7|posy[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N20
cycloneiv_lcell_comb \inst7|posy[5]~20 (
// Equation(s):
// \inst7|posy[5]~20_combout  = (\inst7|posy [5] & (!\inst7|posy[4]~19 )) # (!\inst7|posy [5] & ((\inst7|posy[4]~19 ) # (GND)))
// \inst7|posy[5]~21  = CARRY((!\inst7|posy[4]~19 ) # (!\inst7|posy [5]))

	.dataa(gnd),
	.datab(\inst7|posy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posy[4]~19 ),
	.combout(\inst7|posy[5]~20_combout ),
	.cout(\inst7|posy[5]~21 ));
// synopsys translate_off
defparam \inst7|posy[5]~20 .lut_mask = 16'h3C3F;
defparam \inst7|posy[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y46_N21
dffeas \inst7|posy[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posy[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(\inst7|posy[0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posy[5] .is_wysiwyg = "true";
defparam \inst7|posy[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N22
cycloneiv_lcell_comb \inst7|posy[6]~22 (
// Equation(s):
// \inst7|posy[6]~22_combout  = (\inst7|posy [6] & (\inst7|posy[5]~21  $ (GND))) # (!\inst7|posy [6] & (!\inst7|posy[5]~21  & VCC))
// \inst7|posy[6]~23  = CARRY((\inst7|posy [6] & !\inst7|posy[5]~21 ))

	.dataa(\inst7|posy [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posy[5]~21 ),
	.combout(\inst7|posy[6]~22_combout ),
	.cout(\inst7|posy[6]~23 ));
// synopsys translate_off
defparam \inst7|posy[6]~22 .lut_mask = 16'hA50A;
defparam \inst7|posy[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y46_N23
dffeas \inst7|posy[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posy[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(\inst7|posy[0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posy [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posy[6] .is_wysiwyg = "true";
defparam \inst7|posy[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N24
cycloneiv_lcell_comb \inst7|posy[7]~24 (
// Equation(s):
// \inst7|posy[7]~24_combout  = (\inst7|posy [7] & (!\inst7|posy[6]~23 )) # (!\inst7|posy [7] & ((\inst7|posy[6]~23 ) # (GND)))
// \inst7|posy[7]~25  = CARRY((!\inst7|posy[6]~23 ) # (!\inst7|posy [7]))

	.dataa(gnd),
	.datab(\inst7|posy [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posy[6]~23 ),
	.combout(\inst7|posy[7]~24_combout ),
	.cout(\inst7|posy[7]~25 ));
// synopsys translate_off
defparam \inst7|posy[7]~24 .lut_mask = 16'h3C3F;
defparam \inst7|posy[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y46_N25
dffeas \inst7|posy[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posy[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(\inst7|posy[0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posy [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posy[7] .is_wysiwyg = "true";
defparam \inst7|posy[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N26
cycloneiv_lcell_comb \inst7|posy[8]~26 (
// Equation(s):
// \inst7|posy[8]~26_combout  = (\inst7|posy [8] & (\inst7|posy[7]~25  $ (GND))) # (!\inst7|posy [8] & (!\inst7|posy[7]~25  & VCC))
// \inst7|posy[8]~27  = CARRY((\inst7|posy [8] & !\inst7|posy[7]~25 ))

	.dataa(\inst7|posy [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posy[7]~25 ),
	.combout(\inst7|posy[8]~26_combout ),
	.cout(\inst7|posy[8]~27 ));
// synopsys translate_off
defparam \inst7|posy[8]~26 .lut_mask = 16'hA50A;
defparam \inst7|posy[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y46_N27
dffeas \inst7|posy[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posy[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(\inst7|posy[0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posy [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posy[8] .is_wysiwyg = "true";
defparam \inst7|posy[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N28
cycloneiv_lcell_comb \inst7|posy[9]~29 (
// Equation(s):
// \inst7|posy[9]~29_combout  = \inst7|posy[8]~27  $ (\inst7|posy [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|posy [9]),
	.cin(\inst7|posy[8]~27 ),
	.combout(\inst7|posy[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|posy[9]~29 .lut_mask = 16'h0FF0;
defparam \inst7|posy[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y46_N29
dffeas \inst7|posy[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posy[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~2_combout ),
	.sload(gnd),
	.ena(\inst7|posy[0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posy [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posy[9] .is_wysiwyg = "true";
defparam \inst7|posy[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N6
cycloneiv_lcell_comb \inst12|Add0~0 (
// Equation(s):
// \inst12|Add0~0_combout  = (\inst7|posy [0] & (\inst7|posy [2] $ (VCC))) # (!\inst7|posy [0] & (\inst7|posy [2] & VCC))
// \inst12|Add0~1  = CARRY((\inst7|posy [0] & \inst7|posy [2]))

	.dataa(\inst7|posy [0]),
	.datab(\inst7|posy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|Add0~0_combout ),
	.cout(\inst12|Add0~1 ));
// synopsys translate_off
defparam \inst12|Add0~0 .lut_mask = 16'h6688;
defparam \inst12|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N8
cycloneiv_lcell_comb \inst12|Add0~2 (
// Equation(s):
// \inst12|Add0~2_combout  = (\inst7|posy [1] & ((\inst7|posy [3] & (\inst12|Add0~1  & VCC)) # (!\inst7|posy [3] & (!\inst12|Add0~1 )))) # (!\inst7|posy [1] & ((\inst7|posy [3] & (!\inst12|Add0~1 )) # (!\inst7|posy [3] & ((\inst12|Add0~1 ) # (GND)))))
// \inst12|Add0~3  = CARRY((\inst7|posy [1] & (!\inst7|posy [3] & !\inst12|Add0~1 )) # (!\inst7|posy [1] & ((!\inst12|Add0~1 ) # (!\inst7|posy [3]))))

	.dataa(\inst7|posy [1]),
	.datab(\inst7|posy [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~1 ),
	.combout(\inst12|Add0~2_combout ),
	.cout(\inst12|Add0~3 ));
// synopsys translate_off
defparam \inst12|Add0~2 .lut_mask = 16'h9617;
defparam \inst12|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N10
cycloneiv_lcell_comb \inst12|Add0~4 (
// Equation(s):
// \inst12|Add0~4_combout  = ((\inst7|posy [4] $ (\inst7|posy [2] $ (!\inst12|Add0~3 )))) # (GND)
// \inst12|Add0~5  = CARRY((\inst7|posy [4] & ((\inst7|posy [2]) # (!\inst12|Add0~3 ))) # (!\inst7|posy [4] & (\inst7|posy [2] & !\inst12|Add0~3 )))

	.dataa(\inst7|posy [4]),
	.datab(\inst7|posy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~3 ),
	.combout(\inst12|Add0~4_combout ),
	.cout(\inst12|Add0~5 ));
// synopsys translate_off
defparam \inst12|Add0~4 .lut_mask = 16'h698E;
defparam \inst12|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N12
cycloneiv_lcell_comb \inst12|Add0~6 (
// Equation(s):
// \inst12|Add0~6_combout  = (\inst7|posy [5] & ((\inst7|posy [3] & (\inst12|Add0~5  & VCC)) # (!\inst7|posy [3] & (!\inst12|Add0~5 )))) # (!\inst7|posy [5] & ((\inst7|posy [3] & (!\inst12|Add0~5 )) # (!\inst7|posy [3] & ((\inst12|Add0~5 ) # (GND)))))
// \inst12|Add0~7  = CARRY((\inst7|posy [5] & (!\inst7|posy [3] & !\inst12|Add0~5 )) # (!\inst7|posy [5] & ((!\inst12|Add0~5 ) # (!\inst7|posy [3]))))

	.dataa(\inst7|posy [5]),
	.datab(\inst7|posy [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~5 ),
	.combout(\inst12|Add0~6_combout ),
	.cout(\inst12|Add0~7 ));
// synopsys translate_off
defparam \inst12|Add0~6 .lut_mask = 16'h9617;
defparam \inst12|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N14
cycloneiv_lcell_comb \inst12|Add0~8 (
// Equation(s):
// \inst12|Add0~8_combout  = ((\inst7|posy [4] $ (\inst7|posy [6] $ (!\inst12|Add0~7 )))) # (GND)
// \inst12|Add0~9  = CARRY((\inst7|posy [4] & ((\inst7|posy [6]) # (!\inst12|Add0~7 ))) # (!\inst7|posy [4] & (\inst7|posy [6] & !\inst12|Add0~7 )))

	.dataa(\inst7|posy [4]),
	.datab(\inst7|posy [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~7 ),
	.combout(\inst12|Add0~8_combout ),
	.cout(\inst12|Add0~9 ));
// synopsys translate_off
defparam \inst12|Add0~8 .lut_mask = 16'h698E;
defparam \inst12|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N16
cycloneiv_lcell_comb \inst12|Add0~10 (
// Equation(s):
// \inst12|Add0~10_combout  = (\inst7|posy [5] & ((\inst7|posy [7] & (\inst12|Add0~9  & VCC)) # (!\inst7|posy [7] & (!\inst12|Add0~9 )))) # (!\inst7|posy [5] & ((\inst7|posy [7] & (!\inst12|Add0~9 )) # (!\inst7|posy [7] & ((\inst12|Add0~9 ) # (GND)))))
// \inst12|Add0~11  = CARRY((\inst7|posy [5] & (!\inst7|posy [7] & !\inst12|Add0~9 )) # (!\inst7|posy [5] & ((!\inst12|Add0~9 ) # (!\inst7|posy [7]))))

	.dataa(\inst7|posy [5]),
	.datab(\inst7|posy [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~9 ),
	.combout(\inst12|Add0~10_combout ),
	.cout(\inst12|Add0~11 ));
// synopsys translate_off
defparam \inst12|Add0~10 .lut_mask = 16'h9617;
defparam \inst12|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N18
cycloneiv_lcell_comb \inst12|Add0~12 (
// Equation(s):
// \inst12|Add0~12_combout  = ((\inst7|posy [8] $ (\inst7|posy [6] $ (!\inst12|Add0~11 )))) # (GND)
// \inst12|Add0~13  = CARRY((\inst7|posy [8] & ((\inst7|posy [6]) # (!\inst12|Add0~11 ))) # (!\inst7|posy [8] & (\inst7|posy [6] & !\inst12|Add0~11 )))

	.dataa(\inst7|posy [8]),
	.datab(\inst7|posy [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~11 ),
	.combout(\inst12|Add0~12_combout ),
	.cout(\inst12|Add0~13 ));
// synopsys translate_off
defparam \inst12|Add0~12 .lut_mask = 16'h698E;
defparam \inst12|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N20
cycloneiv_lcell_comb \inst12|Add0~14 (
// Equation(s):
// \inst12|Add0~14_combout  = (\inst7|posy [9] & ((\inst7|posy [7] & (\inst12|Add0~13  & VCC)) # (!\inst7|posy [7] & (!\inst12|Add0~13 )))) # (!\inst7|posy [9] & ((\inst7|posy [7] & (!\inst12|Add0~13 )) # (!\inst7|posy [7] & ((\inst12|Add0~13 ) # (GND)))))
// \inst12|Add0~15  = CARRY((\inst7|posy [9] & (!\inst7|posy [7] & !\inst12|Add0~13 )) # (!\inst7|posy [9] & ((!\inst12|Add0~13 ) # (!\inst7|posy [7]))))

	.dataa(\inst7|posy [9]),
	.datab(\inst7|posy [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~13 ),
	.combout(\inst12|Add0~14_combout ),
	.cout(\inst12|Add0~15 ));
// synopsys translate_off
defparam \inst12|Add0~14 .lut_mask = 16'h9617;
defparam \inst12|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N22
cycloneiv_lcell_comb \inst12|Add0~16 (
// Equation(s):
// \inst12|Add0~16_combout  = (\inst7|posy [8] & (\inst12|Add0~15  $ (GND))) # (!\inst7|posy [8] & (!\inst12|Add0~15  & VCC))
// \inst12|Add0~17  = CARRY((\inst7|posy [8] & !\inst12|Add0~15 ))

	.dataa(\inst7|posy [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add0~15 ),
	.combout(\inst12|Add0~16_combout ),
	.cout(\inst12|Add0~17 ));
// synopsys translate_off
defparam \inst12|Add0~16 .lut_mask = 16'hA50A;
defparam \inst12|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N10
cycloneiv_lcell_comb \inst7|posx[0]~10 (
// Equation(s):
// \inst7|posx[0]~10_combout  = \inst7|posx [0] $ (VCC)
// \inst7|posx[0]~11  = CARRY(\inst7|posx [0])

	.dataa(\inst7|posx [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|posx[0]~10_combout ),
	.cout(\inst7|posx[0]~11 ));
// synopsys translate_off
defparam \inst7|posx[0]~10 .lut_mask = 16'h55AA;
defparam \inst7|posx[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N11
dffeas \inst7|posx[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[0] .is_wysiwyg = "true";
defparam \inst7|posx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N12
cycloneiv_lcell_comb \inst7|posx[1]~12 (
// Equation(s):
// \inst7|posx[1]~12_combout  = (\inst7|posx [1] & (!\inst7|posx[0]~11 )) # (!\inst7|posx [1] & ((\inst7|posx[0]~11 ) # (GND)))
// \inst7|posx[1]~13  = CARRY((!\inst7|posx[0]~11 ) # (!\inst7|posx [1]))

	.dataa(\inst7|posx [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posx[0]~11 ),
	.combout(\inst7|posx[1]~12_combout ),
	.cout(\inst7|posx[1]~13 ));
// synopsys translate_off
defparam \inst7|posx[1]~12 .lut_mask = 16'h5A5F;
defparam \inst7|posx[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y49_N13
dffeas \inst7|posx[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[1] .is_wysiwyg = "true";
defparam \inst7|posx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N14
cycloneiv_lcell_comb \inst7|posx[2]~14 (
// Equation(s):
// \inst7|posx[2]~14_combout  = (\inst7|posx [2] & (\inst7|posx[1]~13  $ (GND))) # (!\inst7|posx [2] & (!\inst7|posx[1]~13  & VCC))
// \inst7|posx[2]~15  = CARRY((\inst7|posx [2] & !\inst7|posx[1]~13 ))

	.dataa(gnd),
	.datab(\inst7|posx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posx[1]~13 ),
	.combout(\inst7|posx[2]~14_combout ),
	.cout(\inst7|posx[2]~15 ));
// synopsys translate_off
defparam \inst7|posx[2]~14 .lut_mask = 16'hC30C;
defparam \inst7|posx[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y49_N15
dffeas \inst7|posx[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[2] .is_wysiwyg = "true";
defparam \inst7|posx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N16
cycloneiv_lcell_comb \inst7|posx[3]~16 (
// Equation(s):
// \inst7|posx[3]~16_combout  = (\inst7|posx [3] & (!\inst7|posx[2]~15 )) # (!\inst7|posx [3] & ((\inst7|posx[2]~15 ) # (GND)))
// \inst7|posx[3]~17  = CARRY((!\inst7|posx[2]~15 ) # (!\inst7|posx [3]))

	.dataa(gnd),
	.datab(\inst7|posx [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posx[2]~15 ),
	.combout(\inst7|posx[3]~16_combout ),
	.cout(\inst7|posx[3]~17 ));
// synopsys translate_off
defparam \inst7|posx[3]~16 .lut_mask = 16'h3C3F;
defparam \inst7|posx[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y49_N17
dffeas \inst7|posx[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[3] .is_wysiwyg = "true";
defparam \inst7|posx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N18
cycloneiv_lcell_comb \inst7|posx[4]~18 (
// Equation(s):
// \inst7|posx[4]~18_combout  = (\inst7|posx [4] & (\inst7|posx[3]~17  $ (GND))) # (!\inst7|posx [4] & (!\inst7|posx[3]~17  & VCC))
// \inst7|posx[4]~19  = CARRY((\inst7|posx [4] & !\inst7|posx[3]~17 ))

	.dataa(gnd),
	.datab(\inst7|posx [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posx[3]~17 ),
	.combout(\inst7|posx[4]~18_combout ),
	.cout(\inst7|posx[4]~19 ));
// synopsys translate_off
defparam \inst7|posx[4]~18 .lut_mask = 16'hC30C;
defparam \inst7|posx[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y49_N19
dffeas \inst7|posx[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[4] .is_wysiwyg = "true";
defparam \inst7|posx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N20
cycloneiv_lcell_comb \inst7|posx[5]~20 (
// Equation(s):
// \inst7|posx[5]~20_combout  = (\inst7|posx [5] & (!\inst7|posx[4]~19 )) # (!\inst7|posx [5] & ((\inst7|posx[4]~19 ) # (GND)))
// \inst7|posx[5]~21  = CARRY((!\inst7|posx[4]~19 ) # (!\inst7|posx [5]))

	.dataa(gnd),
	.datab(\inst7|posx [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posx[4]~19 ),
	.combout(\inst7|posx[5]~20_combout ),
	.cout(\inst7|posx[5]~21 ));
// synopsys translate_off
defparam \inst7|posx[5]~20 .lut_mask = 16'h3C3F;
defparam \inst7|posx[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y49_N21
dffeas \inst7|posx[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[5] .is_wysiwyg = "true";
defparam \inst7|posx[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N22
cycloneiv_lcell_comb \inst7|posx[6]~22 (
// Equation(s):
// \inst7|posx[6]~22_combout  = (\inst7|posx [6] & (\inst7|posx[5]~21  $ (GND))) # (!\inst7|posx [6] & (!\inst7|posx[5]~21  & VCC))
// \inst7|posx[6]~23  = CARRY((\inst7|posx [6] & !\inst7|posx[5]~21 ))

	.dataa(\inst7|posx [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posx[5]~21 ),
	.combout(\inst7|posx[6]~22_combout ),
	.cout(\inst7|posx[6]~23 ));
// synopsys translate_off
defparam \inst7|posx[6]~22 .lut_mask = 16'hA50A;
defparam \inst7|posx[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y49_N23
dffeas \inst7|posx[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[6] .is_wysiwyg = "true";
defparam \inst7|posx[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N24
cycloneiv_lcell_comb \inst7|posx[7]~24 (
// Equation(s):
// \inst7|posx[7]~24_combout  = (\inst7|posx [7] & (!\inst7|posx[6]~23 )) # (!\inst7|posx [7] & ((\inst7|posx[6]~23 ) # (GND)))
// \inst7|posx[7]~25  = CARRY((!\inst7|posx[6]~23 ) # (!\inst7|posx [7]))

	.dataa(gnd),
	.datab(\inst7|posx [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posx[6]~23 ),
	.combout(\inst7|posx[7]~24_combout ),
	.cout(\inst7|posx[7]~25 ));
// synopsys translate_off
defparam \inst7|posx[7]~24 .lut_mask = 16'h3C3F;
defparam \inst7|posx[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y49_N25
dffeas \inst7|posx[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[7] .is_wysiwyg = "true";
defparam \inst7|posx[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N26
cycloneiv_lcell_comb \inst7|posx[8]~26 (
// Equation(s):
// \inst7|posx[8]~26_combout  = (\inst7|posx [8] & (\inst7|posx[7]~25  $ (GND))) # (!\inst7|posx [8] & (!\inst7|posx[7]~25  & VCC))
// \inst7|posx[8]~27  = CARRY((\inst7|posx [8] & !\inst7|posx[7]~25 ))

	.dataa(\inst7|posx [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|posx[7]~25 ),
	.combout(\inst7|posx[8]~26_combout ),
	.cout(\inst7|posx[8]~27 ));
// synopsys translate_off
defparam \inst7|posx[8]~26 .lut_mask = 16'hA50A;
defparam \inst7|posx[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y49_N27
dffeas \inst7|posx[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[8] .is_wysiwyg = "true";
defparam \inst7|posx[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N28
cycloneiv_lcell_comb \inst7|posx[9]~28 (
// Equation(s):
// \inst7|posx[9]~28_combout  = \inst7|posx[8]~27  $ (\inst7|posx [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|posx [9]),
	.cin(\inst7|posx[8]~27 ),
	.combout(\inst7|posx[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|posx[9]~28 .lut_mask = 16'h0FF0;
defparam \inst7|posx[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y49_N29
dffeas \inst7|posx[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|posx[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst7|always0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|posx [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|posx[9] .is_wysiwyg = "true";
defparam \inst7|posx[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N4
cycloneiv_lcell_comb \inst12|Add1~0 (
// Equation(s):
// \inst12|Add1~0_combout  = (\inst7|posx [7] & (\inst7|posy [0] $ (VCC))) # (!\inst7|posx [7] & (\inst7|posy [0] & VCC))
// \inst12|Add1~1  = CARRY((\inst7|posx [7] & \inst7|posy [0]))

	.dataa(\inst7|posx [7]),
	.datab(\inst7|posy [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|Add1~0_combout ),
	.cout(\inst12|Add1~1 ));
// synopsys translate_off
defparam \inst12|Add1~0 .lut_mask = 16'h6688;
defparam \inst12|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N6
cycloneiv_lcell_comb \inst12|Add1~2 (
// Equation(s):
// \inst12|Add1~2_combout  = (\inst7|posy [1] & ((\inst7|posx [8] & (\inst12|Add1~1  & VCC)) # (!\inst7|posx [8] & (!\inst12|Add1~1 )))) # (!\inst7|posy [1] & ((\inst7|posx [8] & (!\inst12|Add1~1 )) # (!\inst7|posx [8] & ((\inst12|Add1~1 ) # (GND)))))
// \inst12|Add1~3  = CARRY((\inst7|posy [1] & (!\inst7|posx [8] & !\inst12|Add1~1 )) # (!\inst7|posy [1] & ((!\inst12|Add1~1 ) # (!\inst7|posx [8]))))

	.dataa(\inst7|posy [1]),
	.datab(\inst7|posx [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~1 ),
	.combout(\inst12|Add1~2_combout ),
	.cout(\inst12|Add1~3 ));
// synopsys translate_off
defparam \inst12|Add1~2 .lut_mask = 16'h9617;
defparam \inst12|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N8
cycloneiv_lcell_comb \inst12|Add1~4 (
// Equation(s):
// \inst12|Add1~4_combout  = ((\inst12|Add0~0_combout  $ (\inst7|posx [9] $ (!\inst12|Add1~3 )))) # (GND)
// \inst12|Add1~5  = CARRY((\inst12|Add0~0_combout  & ((\inst7|posx [9]) # (!\inst12|Add1~3 ))) # (!\inst12|Add0~0_combout  & (\inst7|posx [9] & !\inst12|Add1~3 )))

	.dataa(\inst12|Add0~0_combout ),
	.datab(\inst7|posx [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~3 ),
	.combout(\inst12|Add1~4_combout ),
	.cout(\inst12|Add1~5 ));
// synopsys translate_off
defparam \inst12|Add1~4 .lut_mask = 16'h698E;
defparam \inst12|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N10
cycloneiv_lcell_comb \inst12|Add1~6 (
// Equation(s):
// \inst12|Add1~6_combout  = (\inst12|Add0~2_combout  & (!\inst12|Add1~5 )) # (!\inst12|Add0~2_combout  & ((\inst12|Add1~5 ) # (GND)))
// \inst12|Add1~7  = CARRY((!\inst12|Add1~5 ) # (!\inst12|Add0~2_combout ))

	.dataa(\inst12|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~5 ),
	.combout(\inst12|Add1~6_combout ),
	.cout(\inst12|Add1~7 ));
// synopsys translate_off
defparam \inst12|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst12|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N12
cycloneiv_lcell_comb \inst12|Add1~8 (
// Equation(s):
// \inst12|Add1~8_combout  = (\inst12|Add0~4_combout  & (\inst12|Add1~7  $ (GND))) # (!\inst12|Add0~4_combout  & (!\inst12|Add1~7  & VCC))
// \inst12|Add1~9  = CARRY((\inst12|Add0~4_combout  & !\inst12|Add1~7 ))

	.dataa(gnd),
	.datab(\inst12|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~7 ),
	.combout(\inst12|Add1~8_combout ),
	.cout(\inst12|Add1~9 ));
// synopsys translate_off
defparam \inst12|Add1~8 .lut_mask = 16'hC30C;
defparam \inst12|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N14
cycloneiv_lcell_comb \inst12|Add1~10 (
// Equation(s):
// \inst12|Add1~10_combout  = (\inst12|Add0~6_combout  & (!\inst12|Add1~9 )) # (!\inst12|Add0~6_combout  & ((\inst12|Add1~9 ) # (GND)))
// \inst12|Add1~11  = CARRY((!\inst12|Add1~9 ) # (!\inst12|Add0~6_combout ))

	.dataa(gnd),
	.datab(\inst12|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~9 ),
	.combout(\inst12|Add1~10_combout ),
	.cout(\inst12|Add1~11 ));
// synopsys translate_off
defparam \inst12|Add1~10 .lut_mask = 16'h3C3F;
defparam \inst12|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N16
cycloneiv_lcell_comb \inst12|Add1~12 (
// Equation(s):
// \inst12|Add1~12_combout  = (\inst12|Add0~8_combout  & (\inst12|Add1~11  $ (GND))) # (!\inst12|Add0~8_combout  & (!\inst12|Add1~11  & VCC))
// \inst12|Add1~13  = CARRY((\inst12|Add0~8_combout  & !\inst12|Add1~11 ))

	.dataa(gnd),
	.datab(\inst12|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~11 ),
	.combout(\inst12|Add1~12_combout ),
	.cout(\inst12|Add1~13 ));
// synopsys translate_off
defparam \inst12|Add1~12 .lut_mask = 16'hC30C;
defparam \inst12|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N18
cycloneiv_lcell_comb \inst12|Add1~14 (
// Equation(s):
// \inst12|Add1~14_combout  = (\inst12|Add0~10_combout  & (!\inst12|Add1~13 )) # (!\inst12|Add0~10_combout  & ((\inst12|Add1~13 ) # (GND)))
// \inst12|Add1~15  = CARRY((!\inst12|Add1~13 ) # (!\inst12|Add0~10_combout ))

	.dataa(gnd),
	.datab(\inst12|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~13 ),
	.combout(\inst12|Add1~14_combout ),
	.cout(\inst12|Add1~15 ));
// synopsys translate_off
defparam \inst12|Add1~14 .lut_mask = 16'h3C3F;
defparam \inst12|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N20
cycloneiv_lcell_comb \inst12|Add1~16 (
// Equation(s):
// \inst12|Add1~16_combout  = (\inst12|Add0~12_combout  & (\inst12|Add1~15  $ (GND))) # (!\inst12|Add0~12_combout  & (!\inst12|Add1~15  & VCC))
// \inst12|Add1~17  = CARRY((\inst12|Add0~12_combout  & !\inst12|Add1~15 ))

	.dataa(gnd),
	.datab(\inst12|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~15 ),
	.combout(\inst12|Add1~16_combout ),
	.cout(\inst12|Add1~17 ));
// synopsys translate_off
defparam \inst12|Add1~16 .lut_mask = 16'hC30C;
defparam \inst12|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N22
cycloneiv_lcell_comb \inst12|Add1~18 (
// Equation(s):
// \inst12|Add1~18_combout  = (\inst12|Add0~14_combout  & (!\inst12|Add1~17 )) # (!\inst12|Add0~14_combout  & ((\inst12|Add1~17 ) # (GND)))
// \inst12|Add1~19  = CARRY((!\inst12|Add1~17 ) # (!\inst12|Add0~14_combout ))

	.dataa(\inst12|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~17 ),
	.combout(\inst12|Add1~18_combout ),
	.cout(\inst12|Add1~19 ));
// synopsys translate_off
defparam \inst12|Add1~18 .lut_mask = 16'h5A5F;
defparam \inst12|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N24
cycloneiv_lcell_comb \inst12|Add1~20 (
// Equation(s):
// \inst12|Add1~20_combout  = (\inst12|Add0~16_combout  & (\inst12|Add1~19  $ (GND))) # (!\inst12|Add0~16_combout  & (!\inst12|Add1~19  & VCC))
// \inst12|Add1~21  = CARRY((\inst12|Add0~16_combout  & !\inst12|Add1~19 ))

	.dataa(gnd),
	.datab(\inst12|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|Add1~19 ),
	.combout(\inst12|Add1~20_combout ),
	.cout(\inst12|Add1~21 ));
// synopsys translate_off
defparam \inst12|Add1~20 .lut_mask = 16'hC30C;
defparam \inst12|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N28
cycloneiv_lcell_comb \inst18|addr_1[17]~3 (
// Equation(s):
// \inst18|addr_1[17]~3_combout  = (\inst|swap~q  & (\inst|Add1~20_combout )) # (!\inst|swap~q  & ((\inst12|Add1~20_combout )))

	.dataa(\inst|Add1~20_combout ),
	.datab(gnd),
	.datac(\inst12|Add1~20_combout ),
	.datad(\inst|swap~q ),
	.cin(gnd),
	.combout(\inst18|addr_1[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[17]~3 .lut_mask = 16'hAAF0;
defparam \inst18|addr_1[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|address_reg_a[4]~feeder (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout  = \inst18|addr_1[17]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst18|addr_1[17]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[4]~feeder .lut_mask = 16'hF0F0;
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N23
dffeas \inst17|altsyncram_component|auto_generated|address_reg_a[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|altsyncram_component|auto_generated|address_reg_a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|altsyncram_component|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y47_N9
dffeas \inst17|altsyncram_component|auto_generated|out_address_reg_a[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|altsyncram_component|auto_generated|address_reg_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[4] .is_wysiwyg = "true";
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N8
cycloneiv_lcell_comb \inst18|select_data[6]~20 (
// Equation(s):
// \inst18|select_data[6]~20_combout  = (!\inst|swap~q  & !\inst17|altsyncram_component|auto_generated|out_address_reg_a [4])

	.dataa(\inst|swap~q ),
	.datab(gnd),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|select_data[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~20 .lut_mask = 16'h0505;
defparam \inst18|select_data[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N18
cycloneiv_lcell_comb \inst18|addr_1[16]~4 (
// Equation(s):
// \inst18|addr_1[16]~4_combout  = (\inst|swap~q  & (\inst|Add1~18_combout )) # (!\inst|swap~q  & ((\inst12|Add1~18_combout )))

	.dataa(gnd),
	.datab(\inst|Add1~18_combout ),
	.datac(\inst12|Add1~18_combout ),
	.datad(\inst|swap~q ),
	.cin(gnd),
	.combout(\inst18|addr_1[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[16]~4 .lut_mask = 16'hCCF0;
defparam \inst18|addr_1[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|address_reg_a[3]~feeder (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout  = \inst18|addr_1[16]~4_combout 

	.dataa(gnd),
	.datab(\inst18|addr_1[16]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[3]~feeder .lut_mask = 16'hCCCC;
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N19
dffeas \inst17|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout  = \inst17|altsyncram_component|auto_generated|address_reg_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder .lut_mask = 16'hFF00;
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N25
dffeas \inst17|altsyncram_component|auto_generated|out_address_reg_a[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[3] .is_wysiwyg = "true";
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N24
cycloneiv_lcell_comb \inst|Add0~18 (
// Equation(s):
// \inst|Add0~18_combout  = \inst|posy [9] $ (\inst|Add0~17 )

	.dataa(\inst|posy [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add0~17 ),
	.combout(\inst|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~18 .lut_mask = 16'h5A5A;
defparam \inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N30
cycloneiv_lcell_comb \inst|Add1~22 (
// Equation(s):
// \inst|Add1~22_combout  = \inst|Add1~21  $ (\inst|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add0~18_combout ),
	.cin(\inst|Add1~21 ),
	.combout(\inst|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~22 .lut_mask = 16'h0FF0;
defparam \inst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N24
cycloneiv_lcell_comb \inst12|Add0~18 (
// Equation(s):
// \inst12|Add0~18_combout  = \inst12|Add0~17  $ (\inst7|posy [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|posy [9]),
	.cin(\inst12|Add0~17 ),
	.combout(\inst12|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Add0~18 .lut_mask = 16'h0FF0;
defparam \inst12|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N26
cycloneiv_lcell_comb \inst12|Add1~22 (
// Equation(s):
// \inst12|Add1~22_combout  = \inst12|Add1~21  $ (\inst12|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|Add0~18_combout ),
	.cin(\inst12|Add1~21 ),
	.combout(\inst12|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Add1~22 .lut_mask = 16'h0FF0;
defparam \inst12|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N24
cycloneiv_lcell_comb \inst18|addr_1[18]~5 (
// Equation(s):
// \inst18|addr_1[18]~5_combout  = (\inst|swap~q  & (\inst|Add1~22_combout )) # (!\inst|swap~q  & ((\inst12|Add1~22_combout )))

	.dataa(gnd),
	.datab(\inst|Add1~22_combout ),
	.datac(\inst12|Add1~22_combout ),
	.datad(\inst|swap~q ),
	.cin(gnd),
	.combout(\inst18|addr_1[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[18]~5 .lut_mask = 16'hCCF0;
defparam \inst18|addr_1[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N10
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|address_reg_a[5]~feeder (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|address_reg_a[5]~feeder_combout  = \inst18|addr_1[18]~5_combout 

	.dataa(gnd),
	.datab(\inst18|addr_1[18]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|address_reg_a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[5]~feeder .lut_mask = 16'hCCCC;
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N11
dffeas \inst17|altsyncram_component|auto_generated|address_reg_a[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|altsyncram_component|auto_generated|address_reg_a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|altsyncram_component|auto_generated|address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[5] .is_wysiwyg = "true";
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N28
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout  = \inst17|altsyncram_component|auto_generated|address_reg_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|altsyncram_component|auto_generated|address_reg_a [5]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder .lut_mask = 16'hFF00;
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N29
dffeas \inst17|altsyncram_component|auto_generated|out_address_reg_a[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[5] .is_wysiwyg = "true";
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~23_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [3] & !\inst17|altsyncram_component|auto_generated|out_address_reg_a [5])

	.dataa(gnd),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'h0C0C;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N6
cycloneiv_lcell_comb \inst18|addr_1[15]~0 (
// Equation(s):
// \inst18|addr_1[15]~0_combout  = (\inst|swap~q  & ((\inst|Add1~16_combout ))) # (!\inst|swap~q  & (\inst12|Add1~16_combout ))

	.dataa(\inst|swap~q ),
	.datab(\inst12|Add1~16_combout ),
	.datac(\inst|Add1~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_1[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[15]~0 .lut_mask = 16'hE4E4;
defparam \inst18|addr_1[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N6
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = \inst18|addr_1[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hF0F0;
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N7
dffeas \inst17|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout  = \inst17|altsyncram_component|auto_generated|address_reg_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N17
dffeas \inst17|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N8
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~8_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// !\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]))

	.dataa(gnd),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'h000C;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N4
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~9_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// !\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]))

	.dataa(gnd),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'h0003;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N0
cycloneiv_lcell_comb \inst18|addr_1[14]~2 (
// Equation(s):
// \inst18|addr_1[14]~2_combout  = (\inst|swap~q  & ((\inst|Add1~14_combout ))) # (!\inst|swap~q  & (\inst12|Add1~14_combout ))

	.dataa(\inst12|Add1~14_combout ),
	.datab(\inst|Add1~14_combout ),
	.datac(gnd),
	.datad(\inst|swap~q ),
	.cin(gnd),
	.combout(\inst18|addr_1[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[14]~2 .lut_mask = 16'hCCAA;
defparam \inst18|addr_1[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N16
cycloneiv_lcell_comb \inst18|addr_1[13]~1 (
// Equation(s):
// \inst18|addr_1[13]~1_combout  = (\inst|swap~q  & ((\inst|Add1~12_combout ))) # (!\inst|swap~q  & (\inst12|Add1~12_combout ))

	.dataa(\inst12|Add1~12_combout ),
	.datab(gnd),
	.datac(\inst|Add1~12_combout ),
	.datad(\inst|swap~q ),
	.cin(gnd),
	.combout(\inst18|addr_1[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[13]~1 .lut_mask = 16'hF0AA;
defparam \inst18|addr_1[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N2
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout  = (!\inst|Add1~18_combout  & (!\inst|Add1~22_combout  & (!\inst|Add1~20_combout  & \inst|swap~q )))

	.dataa(\inst|Add1~18_combout ),
	.datab(\inst|Add1~22_combout ),
	.datac(\inst|Add1~20_combout ),
	.datad(\inst|swap~q ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0 .lut_mask = 16'h0100;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5752w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5752w [3] = (\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[15]~0_combout  & (\inst18|addr_1[13]~1_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst18|addr_1[15]~0_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5752w[3] .lut_mask = 16'h8000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5752w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w[1]~0 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w[1]~0_combout  = (!\inst18|addr_1[18]~5_combout  & (!\inst18|addr_1[16]~4_combout  & (!\inst18|addr_1[17]~3_combout  & \inst18|addr_1[13]~1_combout )))

	.dataa(\inst18|addr_1[18]~5_combout ),
	.datab(\inst18|addr_1[16]~4_combout ),
	.datac(\inst18|addr_1[17]~3_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w[1]~0 .lut_mask = 16'h0100;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3] = (\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w[1]~0_combout ))

	.dataa(gnd),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w[1]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w[3] .lut_mask = 16'hC000;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y88_N14
cycloneiv_lcell_comb \inst|cnt[2]~18 (
// Equation(s):
// \inst|cnt[2]~18_cout  = CARRY((\inst4|count [0] & \inst4|count [1]))

	.dataa(\inst4|count [0]),
	.datab(\inst4|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|cnt[2]~18_cout ));
// synopsys translate_off
defparam \inst|cnt[2]~18 .lut_mask = 16'h0088;
defparam \inst|cnt[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y88_N16
cycloneiv_lcell_comb \inst|cnt[2]~19 (
// Equation(s):
// \inst|cnt[2]~19_combout  = (\inst|cnt [2] & (!\inst|cnt[2]~18_cout )) # (!\inst|cnt [2] & ((\inst|cnt[2]~18_cout ) # (GND)))
// \inst|cnt[2]~20  = CARRY((!\inst|cnt[2]~18_cout ) # (!\inst|cnt [2]))

	.dataa(gnd),
	.datab(\inst|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[2]~18_cout ),
	.combout(\inst|cnt[2]~19_combout ),
	.cout(\inst|cnt[2]~20 ));
// synopsys translate_off
defparam \inst|cnt[2]~19 .lut_mask = 16'h3C3F;
defparam \inst|cnt[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y88_N17
dffeas \inst|cnt[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[2] .is_wysiwyg = "true";
defparam \inst|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y88_N18
cycloneiv_lcell_comb \inst|cnt[3]~21 (
// Equation(s):
// \inst|cnt[3]~21_combout  = (\inst|cnt [3] & (\inst|cnt[2]~20  $ (GND))) # (!\inst|cnt [3] & (!\inst|cnt[2]~20  & VCC))
// \inst|cnt[3]~22  = CARRY((\inst|cnt [3] & !\inst|cnt[2]~20 ))

	.dataa(gnd),
	.datab(\inst|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[2]~20 ),
	.combout(\inst|cnt[3]~21_combout ),
	.cout(\inst|cnt[3]~22 ));
// synopsys translate_off
defparam \inst|cnt[3]~21 .lut_mask = 16'hC30C;
defparam \inst|cnt[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y88_N19
dffeas \inst|cnt[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[3] .is_wysiwyg = "true";
defparam \inst|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y88_N20
cycloneiv_lcell_comb \inst|cnt[4]~23 (
// Equation(s):
// \inst|cnt[4]~23_combout  = (\inst|cnt [4] & (!\inst|cnt[3]~22 )) # (!\inst|cnt [4] & ((\inst|cnt[3]~22 ) # (GND)))
// \inst|cnt[4]~24  = CARRY((!\inst|cnt[3]~22 ) # (!\inst|cnt [4]))

	.dataa(gnd),
	.datab(\inst|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[3]~22 ),
	.combout(\inst|cnt[4]~23_combout ),
	.cout(\inst|cnt[4]~24 ));
// synopsys translate_off
defparam \inst|cnt[4]~23 .lut_mask = 16'h3C3F;
defparam \inst|cnt[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y88_N21
dffeas \inst|cnt[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[4] .is_wysiwyg = "true";
defparam \inst|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y88_N22
cycloneiv_lcell_comb \inst|cnt[5]~25 (
// Equation(s):
// \inst|cnt[5]~25_combout  = (\inst|cnt [5] & (\inst|cnt[4]~24  $ (GND))) # (!\inst|cnt [5] & (!\inst|cnt[4]~24  & VCC))
// \inst|cnt[5]~26  = CARRY((\inst|cnt [5] & !\inst|cnt[4]~24 ))

	.dataa(\inst|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[4]~24 ),
	.combout(\inst|cnt[5]~25_combout ),
	.cout(\inst|cnt[5]~26 ));
// synopsys translate_off
defparam \inst|cnt[5]~25 .lut_mask = 16'hA50A;
defparam \inst|cnt[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y88_N23
dffeas \inst|cnt[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[5] .is_wysiwyg = "true";
defparam \inst|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y88_N24
cycloneiv_lcell_comb \inst|cnt[6]~27 (
// Equation(s):
// \inst|cnt[6]~27_combout  = (\inst|cnt [6] & (!\inst|cnt[5]~26 )) # (!\inst|cnt [6] & ((\inst|cnt[5]~26 ) # (GND)))
// \inst|cnt[6]~28  = CARRY((!\inst|cnt[5]~26 ) # (!\inst|cnt [6]))

	.dataa(gnd),
	.datab(\inst|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[5]~26 ),
	.combout(\inst|cnt[6]~27_combout ),
	.cout(\inst|cnt[6]~28 ));
// synopsys translate_off
defparam \inst|cnt[6]~27 .lut_mask = 16'h3C3F;
defparam \inst|cnt[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y88_N25
dffeas \inst|cnt[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[6] .is_wysiwyg = "true";
defparam \inst|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y88_N26
cycloneiv_lcell_comb \inst|cnt[7]~29 (
// Equation(s):
// \inst|cnt[7]~29_combout  = (\inst|cnt [7] & (\inst|cnt[6]~28  $ (GND))) # (!\inst|cnt [7] & (!\inst|cnt[6]~28  & VCC))
// \inst|cnt[7]~30  = CARRY((\inst|cnt [7] & !\inst|cnt[6]~28 ))

	.dataa(\inst|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[6]~28 ),
	.combout(\inst|cnt[7]~29_combout ),
	.cout(\inst|cnt[7]~30 ));
// synopsys translate_off
defparam \inst|cnt[7]~29 .lut_mask = 16'hA50A;
defparam \inst|cnt[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y88_N27
dffeas \inst|cnt[7] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[7] .is_wysiwyg = "true";
defparam \inst|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y88_N28
cycloneiv_lcell_comb \inst|cnt[8]~31 (
// Equation(s):
// \inst|cnt[8]~31_combout  = (\inst|cnt [8] & (!\inst|cnt[7]~30 )) # (!\inst|cnt [8] & ((\inst|cnt[7]~30 ) # (GND)))
// \inst|cnt[8]~32  = CARRY((!\inst|cnt[7]~30 ) # (!\inst|cnt [8]))

	.dataa(gnd),
	.datab(\inst|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[7]~30 ),
	.combout(\inst|cnt[8]~31_combout ),
	.cout(\inst|cnt[8]~32 ));
// synopsys translate_off
defparam \inst|cnt[8]~31 .lut_mask = 16'h3C3F;
defparam \inst|cnt[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y88_N29
dffeas \inst|cnt[8] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[8] .is_wysiwyg = "true";
defparam \inst|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y88_N30
cycloneiv_lcell_comb \inst|cnt[9]~33 (
// Equation(s):
// \inst|cnt[9]~33_combout  = (\inst|cnt [9] & (\inst|cnt[8]~32  $ (GND))) # (!\inst|cnt [9] & (!\inst|cnt[8]~32  & VCC))
// \inst|cnt[9]~34  = CARRY((\inst|cnt [9] & !\inst|cnt[8]~32 ))

	.dataa(\inst|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[8]~32 ),
	.combout(\inst|cnt[9]~33_combout ),
	.cout(\inst|cnt[9]~34 ));
// synopsys translate_off
defparam \inst|cnt[9]~33 .lut_mask = 16'hA50A;
defparam \inst|cnt[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y88_N31
dffeas \inst|cnt[9] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[9] .is_wysiwyg = "true";
defparam \inst|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y87_N0
cycloneiv_lcell_comb \inst|cnt[10]~35 (
// Equation(s):
// \inst|cnt[10]~35_combout  = (\inst|cnt [10] & (!\inst|cnt[9]~34 )) # (!\inst|cnt [10] & ((\inst|cnt[9]~34 ) # (GND)))
// \inst|cnt[10]~36  = CARRY((!\inst|cnt[9]~34 ) # (!\inst|cnt [10]))

	.dataa(gnd),
	.datab(\inst|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[9]~34 ),
	.combout(\inst|cnt[10]~35_combout ),
	.cout(\inst|cnt[10]~36 ));
// synopsys translate_off
defparam \inst|cnt[10]~35 .lut_mask = 16'h3C3F;
defparam \inst|cnt[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y87_N1
dffeas \inst|cnt[10] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[10] .is_wysiwyg = "true";
defparam \inst|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y87_N2
cycloneiv_lcell_comb \inst|cnt[11]~37 (
// Equation(s):
// \inst|cnt[11]~37_combout  = (\inst|cnt [11] & (\inst|cnt[10]~36  $ (GND))) # (!\inst|cnt [11] & (!\inst|cnt[10]~36  & VCC))
// \inst|cnt[11]~38  = CARRY((\inst|cnt [11] & !\inst|cnt[10]~36 ))

	.dataa(gnd),
	.datab(\inst|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[10]~36 ),
	.combout(\inst|cnt[11]~37_combout ),
	.cout(\inst|cnt[11]~38 ));
// synopsys translate_off
defparam \inst|cnt[11]~37 .lut_mask = 16'hC30C;
defparam \inst|cnt[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y87_N3
dffeas \inst|cnt[11] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[11] .is_wysiwyg = "true";
defparam \inst|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y87_N4
cycloneiv_lcell_comb \inst|cnt[12]~39 (
// Equation(s):
// \inst|cnt[12]~39_combout  = (\inst|cnt [12] & (!\inst|cnt[11]~38 )) # (!\inst|cnt [12] & ((\inst|cnt[11]~38 ) # (GND)))
// \inst|cnt[12]~40  = CARRY((!\inst|cnt[11]~38 ) # (!\inst|cnt [12]))

	.dataa(gnd),
	.datab(\inst|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[11]~38 ),
	.combout(\inst|cnt[12]~39_combout ),
	.cout(\inst|cnt[12]~40 ));
// synopsys translate_off
defparam \inst|cnt[12]~39 .lut_mask = 16'h3C3F;
defparam \inst|cnt[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y87_N5
dffeas \inst|cnt[12] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[12]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[12] .is_wysiwyg = "true";
defparam \inst|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y87_N6
cycloneiv_lcell_comb \inst|cnt[13]~41 (
// Equation(s):
// \inst|cnt[13]~41_combout  = (\inst|cnt [13] & (\inst|cnt[12]~40  $ (GND))) # (!\inst|cnt [13] & (!\inst|cnt[12]~40  & VCC))
// \inst|cnt[13]~42  = CARRY((\inst|cnt [13] & !\inst|cnt[12]~40 ))

	.dataa(\inst|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[12]~40 ),
	.combout(\inst|cnt[13]~41_combout ),
	.cout(\inst|cnt[13]~42 ));
// synopsys translate_off
defparam \inst|cnt[13]~41 .lut_mask = 16'hA50A;
defparam \inst|cnt[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y87_N7
dffeas \inst|cnt[13] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[13] .is_wysiwyg = "true";
defparam \inst|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y87_N8
cycloneiv_lcell_comb \inst|cnt[14]~43 (
// Equation(s):
// \inst|cnt[14]~43_combout  = (\inst|cnt [14] & (!\inst|cnt[13]~42 )) # (!\inst|cnt [14] & ((\inst|cnt[13]~42 ) # (GND)))
// \inst|cnt[14]~44  = CARRY((!\inst|cnt[13]~42 ) # (!\inst|cnt [14]))

	.dataa(gnd),
	.datab(\inst|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[13]~42 ),
	.combout(\inst|cnt[14]~43_combout ),
	.cout(\inst|cnt[14]~44 ));
// synopsys translate_off
defparam \inst|cnt[14]~43 .lut_mask = 16'h3C3F;
defparam \inst|cnt[14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y87_N9
dffeas \inst|cnt[14] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[14]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[14] .is_wysiwyg = "true";
defparam \inst|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y87_N10
cycloneiv_lcell_comb \inst|cnt[15]~45 (
// Equation(s):
// \inst|cnt[15]~45_combout  = (\inst|cnt [15] & (\inst|cnt[14]~44  $ (GND))) # (!\inst|cnt [15] & (!\inst|cnt[14]~44  & VCC))
// \inst|cnt[15]~46  = CARRY((\inst|cnt [15] & !\inst|cnt[14]~44 ))

	.dataa(\inst|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[14]~44 ),
	.combout(\inst|cnt[15]~45_combout ),
	.cout(\inst|cnt[15]~46 ));
// synopsys translate_off
defparam \inst|cnt[15]~45 .lut_mask = 16'hA50A;
defparam \inst|cnt[15]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y87_N11
dffeas \inst|cnt[15] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[15]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[15] .is_wysiwyg = "true";
defparam \inst|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y87_N12
cycloneiv_lcell_comb \inst|cnt[16]~47 (
// Equation(s):
// \inst|cnt[16]~47_combout  = (\inst|cnt [16] & (!\inst|cnt[15]~46 )) # (!\inst|cnt [16] & ((\inst|cnt[15]~46 ) # (GND)))
// \inst|cnt[16]~48  = CARRY((!\inst|cnt[15]~46 ) # (!\inst|cnt [16]))

	.dataa(\inst|cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[15]~46 ),
	.combout(\inst|cnt[16]~47_combout ),
	.cout(\inst|cnt[16]~48 ));
// synopsys translate_off
defparam \inst|cnt[16]~47 .lut_mask = 16'h5A5F;
defparam \inst|cnt[16]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y87_N13
dffeas \inst|cnt[16] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[16]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[16] .is_wysiwyg = "true";
defparam \inst|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y87_N14
cycloneiv_lcell_comb \inst|cnt[17]~49 (
// Equation(s):
// \inst|cnt[17]~49_combout  = (\inst|cnt [17] & (\inst|cnt[16]~48  $ (GND))) # (!\inst|cnt [17] & (!\inst|cnt[16]~48  & VCC))
// \inst|cnt[17]~50  = CARRY((\inst|cnt [17] & !\inst|cnt[16]~48 ))

	.dataa(gnd),
	.datab(\inst|cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cnt[16]~48 ),
	.combout(\inst|cnt[17]~49_combout ),
	.cout(\inst|cnt[17]~50 ));
// synopsys translate_off
defparam \inst|cnt[17]~49 .lut_mask = 16'hC30C;
defparam \inst|cnt[17]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y87_N15
dffeas \inst|cnt[17] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[17]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[17] .is_wysiwyg = "true";
defparam \inst|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y87_N16
cycloneiv_lcell_comb \inst|cnt[18]~51 (
// Equation(s):
// \inst|cnt[18]~51_combout  = \inst|cnt [18] $ (\inst|cnt[17]~50 )

	.dataa(\inst|cnt [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|cnt[17]~50 ),
	.combout(\inst|cnt[18]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt[18]~51 .lut_mask = 16'h5A5A;
defparam \inst|cnt[18]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y87_N17
dffeas \inst|cnt[18] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[18]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[18] .is_wysiwyg = "true";
defparam \inst|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G20
cycloneiv_clkctrl \inst|cnt[18]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|cnt [18]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|cnt[18]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|cnt[18]~clkctrl .clock_type = "global clock";
defparam \inst|cnt[18]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X56_Y42_N31
dffeas \inst|y[31] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[31] .is_wysiwyg = "true";
defparam \inst|y[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N0
cycloneiv_lcell_comb \inst|Add10~0 (
// Equation(s):
// \inst|Add10~0_combout  = \inst|x [0] $ (VCC)
// \inst|Add10~1  = CARRY(\inst|x [0])

	.dataa(gnd),
	.datab(\inst|x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add10~0_combout ),
	.cout(\inst|Add10~1 ));
// synopsys translate_off
defparam \inst|Add10~0 .lut_mask = 16'h33CC;
defparam \inst|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N1
dffeas \inst|x[0] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[0] .is_wysiwyg = "true";
defparam \inst|x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneiv_lcell_comb \inst|Add8~0 (
// Equation(s):
// \inst|Add8~1  = CARRY(\inst|x [0])

	.dataa(gnd),
	.datab(\inst|x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add8~1 ));
// synopsys translate_off
defparam \inst|Add8~0 .lut_mask = 16'h33CC;
defparam \inst|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneiv_lcell_comb \inst|Add8~2 (
// Equation(s):
// \inst|Add8~2_combout  = (\inst|dy [5] & ((\inst|y [1] & (!\inst|Add8~1 )) # (!\inst|y [1] & ((\inst|Add8~1 ) # (GND))))) # (!\inst|dy [5] & ((\inst|y [1] & (\inst|Add8~1  & VCC)) # (!\inst|y [1] & (!\inst|Add8~1 ))))
// \inst|Add8~3  = CARRY((\inst|dy [5] & ((!\inst|Add8~1 ) # (!\inst|y [1]))) # (!\inst|dy [5] & (!\inst|y [1] & !\inst|Add8~1 )))

	.dataa(\inst|dy [5]),
	.datab(\inst|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~1 ),
	.combout(\inst|Add8~2_combout ),
	.cout(\inst|Add8~3 ));
// synopsys translate_off
defparam \inst|Add8~2 .lut_mask = 16'h692B;
defparam \inst|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N3
dffeas \inst|y[1] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[1] .is_wysiwyg = "true";
defparam \inst|y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
cycloneiv_lcell_comb \inst|Add8~4 (
// Equation(s):
// \inst|Add8~4_combout  = ((\inst|dy [5] $ (\inst|y [2] $ (\inst|Add8~3 )))) # (GND)
// \inst|Add8~5  = CARRY((\inst|dy [5] & (\inst|y [2] & !\inst|Add8~3 )) # (!\inst|dy [5] & ((\inst|y [2]) # (!\inst|Add8~3 ))))

	.dataa(\inst|dy [5]),
	.datab(\inst|y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~3 ),
	.combout(\inst|Add8~4_combout ),
	.cout(\inst|Add8~5 ));
// synopsys translate_off
defparam \inst|Add8~4 .lut_mask = 16'h964D;
defparam \inst|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N5
dffeas \inst|y[2] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[2] .is_wysiwyg = "true";
defparam \inst|y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
cycloneiv_lcell_comb \inst|Add8~6 (
// Equation(s):
// \inst|Add8~6_combout  = (\inst|dy [5] & ((\inst|y [3] & (!\inst|Add8~5 )) # (!\inst|y [3] & ((\inst|Add8~5 ) # (GND))))) # (!\inst|dy [5] & ((\inst|y [3] & (\inst|Add8~5  & VCC)) # (!\inst|y [3] & (!\inst|Add8~5 ))))
// \inst|Add8~7  = CARRY((\inst|dy [5] & ((!\inst|Add8~5 ) # (!\inst|y [3]))) # (!\inst|dy [5] & (!\inst|y [3] & !\inst|Add8~5 )))

	.dataa(\inst|dy [5]),
	.datab(\inst|y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~5 ),
	.combout(\inst|Add8~6_combout ),
	.cout(\inst|Add8~7 ));
// synopsys translate_off
defparam \inst|Add8~6 .lut_mask = 16'h692B;
defparam \inst|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N7
dffeas \inst|y[3] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[3] .is_wysiwyg = "true";
defparam \inst|y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneiv_lcell_comb \inst|Add8~8 (
// Equation(s):
// \inst|Add8~8_combout  = ((\inst|dy [5] $ (\inst|y [4] $ (!\inst|Add8~7 )))) # (GND)
// \inst|Add8~9  = CARRY((\inst|dy [5] & (!\inst|y [4] & !\inst|Add8~7 )) # (!\inst|dy [5] & ((!\inst|Add8~7 ) # (!\inst|y [4]))))

	.dataa(\inst|dy [5]),
	.datab(\inst|y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~7 ),
	.combout(\inst|Add8~8_combout ),
	.cout(\inst|Add8~9 ));
// synopsys translate_off
defparam \inst|Add8~8 .lut_mask = 16'h6917;
defparam \inst|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
cycloneiv_lcell_comb \inst|y[4]~3 (
// Equation(s):
// \inst|y[4]~3_combout  = !\inst|Add8~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add8~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|y[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|y[4]~3 .lut_mask = 16'h0F0F;
defparam \inst|y[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N1
dffeas \inst|y[4] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|y[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[4] .is_wysiwyg = "true";
defparam \inst|y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
cycloneiv_lcell_comb \inst|Add8~10 (
// Equation(s):
// \inst|Add8~10_combout  = (\inst|dy [5] & ((\inst|y [5] & ((\inst|Add8~9 ) # (GND))) # (!\inst|y [5] & (!\inst|Add8~9 )))) # (!\inst|dy [5] & ((\inst|y [5] & (!\inst|Add8~9 )) # (!\inst|y [5] & (\inst|Add8~9  & VCC))))
// \inst|Add8~11  = CARRY((\inst|dy [5] & ((\inst|y [5]) # (!\inst|Add8~9 ))) # (!\inst|dy [5] & (\inst|y [5] & !\inst|Add8~9 )))

	.dataa(\inst|dy [5]),
	.datab(\inst|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~9 ),
	.combout(\inst|Add8~10_combout ),
	.cout(\inst|Add8~11 ));
// synopsys translate_off
defparam \inst|Add8~10 .lut_mask = 16'h968E;
defparam \inst|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N0
cycloneiv_lcell_comb \inst|y[5]~2 (
// Equation(s):
// \inst|y[5]~2_combout  = !\inst|Add8~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add8~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|y[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|y[5]~2 .lut_mask = 16'h0F0F;
defparam \inst|y[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N1
dffeas \inst|y[5] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|y[5]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[5] .is_wysiwyg = "true";
defparam \inst|y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
cycloneiv_lcell_comb \inst|Add8~12 (
// Equation(s):
// \inst|Add8~12_combout  = ((\inst|y [6] $ (\inst|dy [5] $ (!\inst|Add8~11 )))) # (GND)
// \inst|Add8~13  = CARRY((\inst|y [6] & (!\inst|dy [5] & !\inst|Add8~11 )) # (!\inst|y [6] & ((!\inst|Add8~11 ) # (!\inst|dy [5]))))

	.dataa(\inst|y [6]),
	.datab(\inst|dy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~11 ),
	.combout(\inst|Add8~12_combout ),
	.cout(\inst|Add8~13 ));
// synopsys translate_off
defparam \inst|Add8~12 .lut_mask = 16'h6917;
defparam \inst|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
cycloneiv_lcell_comb \inst|y[6]~1 (
// Equation(s):
// \inst|y[6]~1_combout  = !\inst|Add8~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add8~12_combout ),
	.cin(gnd),
	.combout(\inst|y[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|y[6]~1 .lut_mask = 16'h00FF;
defparam \inst|y[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N13
dffeas \inst|y[6] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|y[6]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[6] .is_wysiwyg = "true";
defparam \inst|y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneiv_lcell_comb \inst|Add8~14 (
// Equation(s):
// \inst|Add8~14_combout  = (\inst|dy [5] & ((\inst|y [7] & ((\inst|Add8~13 ) # (GND))) # (!\inst|y [7] & (!\inst|Add8~13 )))) # (!\inst|dy [5] & ((\inst|y [7] & (!\inst|Add8~13 )) # (!\inst|y [7] & (\inst|Add8~13  & VCC))))
// \inst|Add8~15  = CARRY((\inst|dy [5] & ((\inst|y [7]) # (!\inst|Add8~13 ))) # (!\inst|dy [5] & (\inst|y [7] & !\inst|Add8~13 )))

	.dataa(\inst|dy [5]),
	.datab(\inst|y [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~13 ),
	.combout(\inst|Add8~14_combout ),
	.cout(\inst|Add8~15 ));
// synopsys translate_off
defparam \inst|Add8~14 .lut_mask = 16'h968E;
defparam \inst|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
cycloneiv_lcell_comb \inst|y[7]~0 (
// Equation(s):
// \inst|y[7]~0_combout  = !\inst|Add8~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add8~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|y[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|y[7]~0 .lut_mask = 16'h0F0F;
defparam \inst|y[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N23
dffeas \inst|y[7] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|y[7]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[7] .is_wysiwyg = "true";
defparam \inst|y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
cycloneiv_lcell_comb \inst|Add8~16 (
// Equation(s):
// \inst|Add8~16_combout  = ((\inst|dy [5] $ (\inst|y [8] $ (\inst|Add8~15 )))) # (GND)
// \inst|Add8~17  = CARRY((\inst|dy [5] & (\inst|y [8] & !\inst|Add8~15 )) # (!\inst|dy [5] & ((\inst|y [8]) # (!\inst|Add8~15 ))))

	.dataa(\inst|dy [5]),
	.datab(\inst|y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~15 ),
	.combout(\inst|Add8~16_combout ),
	.cout(\inst|Add8~17 ));
// synopsys translate_off
defparam \inst|Add8~16 .lut_mask = 16'h964D;
defparam \inst|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N17
dffeas \inst|y[8] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[8] .is_wysiwyg = "true";
defparam \inst|y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
cycloneiv_lcell_comb \inst|Add8~18 (
// Equation(s):
// \inst|Add8~18_combout  = (\inst|y [9] & ((\inst|dy [5] & (!\inst|Add8~17 )) # (!\inst|dy [5] & (\inst|Add8~17  & VCC)))) # (!\inst|y [9] & ((\inst|dy [5] & ((\inst|Add8~17 ) # (GND))) # (!\inst|dy [5] & (!\inst|Add8~17 ))))
// \inst|Add8~19  = CARRY((\inst|y [9] & (\inst|dy [5] & !\inst|Add8~17 )) # (!\inst|y [9] & ((\inst|dy [5]) # (!\inst|Add8~17 ))))

	.dataa(\inst|y [9]),
	.datab(\inst|dy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~17 ),
	.combout(\inst|Add8~18_combout ),
	.cout(\inst|Add8~19 ));
// synopsys translate_off
defparam \inst|Add8~18 .lut_mask = 16'h694D;
defparam \inst|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N19
dffeas \inst|y[9] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[9] .is_wysiwyg = "true";
defparam \inst|y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneiv_lcell_comb \inst|Add8~20 (
// Equation(s):
// \inst|Add8~20_combout  = ((\inst|dy [5] $ (\inst|y [10] $ (\inst|Add8~19 )))) # (GND)
// \inst|Add8~21  = CARRY((\inst|dy [5] & (\inst|y [10] & !\inst|Add8~19 )) # (!\inst|dy [5] & ((\inst|y [10]) # (!\inst|Add8~19 ))))

	.dataa(\inst|dy [5]),
	.datab(\inst|y [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~19 ),
	.combout(\inst|Add8~20_combout ),
	.cout(\inst|Add8~21 ));
// synopsys translate_off
defparam \inst|Add8~20 .lut_mask = 16'h964D;
defparam \inst|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N21
dffeas \inst|y[10] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[10] .is_wysiwyg = "true";
defparam \inst|y[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
cycloneiv_lcell_comb \inst|Add8~22 (
// Equation(s):
// \inst|Add8~22_combout  = (\inst|y [11] & ((\inst|dy [5] & (!\inst|Add8~21 )) # (!\inst|dy [5] & (\inst|Add8~21  & VCC)))) # (!\inst|y [11] & ((\inst|dy [5] & ((\inst|Add8~21 ) # (GND))) # (!\inst|dy [5] & (!\inst|Add8~21 ))))
// \inst|Add8~23  = CARRY((\inst|y [11] & (\inst|dy [5] & !\inst|Add8~21 )) # (!\inst|y [11] & ((\inst|dy [5]) # (!\inst|Add8~21 ))))

	.dataa(\inst|y [11]),
	.datab(\inst|dy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~21 ),
	.combout(\inst|Add8~22_combout ),
	.cout(\inst|Add8~23 ));
// synopsys translate_off
defparam \inst|Add8~22 .lut_mask = 16'h694D;
defparam \inst|Add8~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N23
dffeas \inst|y[11] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[11] .is_wysiwyg = "true";
defparam \inst|y[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneiv_lcell_comb \inst|Add8~24 (
// Equation(s):
// \inst|Add8~24_combout  = ((\inst|y [12] $ (\inst|dy [5] $ (\inst|Add8~23 )))) # (GND)
// \inst|Add8~25  = CARRY((\inst|y [12] & ((!\inst|Add8~23 ) # (!\inst|dy [5]))) # (!\inst|y [12] & (!\inst|dy [5] & !\inst|Add8~23 )))

	.dataa(\inst|y [12]),
	.datab(\inst|dy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~23 ),
	.combout(\inst|Add8~24_combout ),
	.cout(\inst|Add8~25 ));
// synopsys translate_off
defparam \inst|Add8~24 .lut_mask = 16'h962B;
defparam \inst|Add8~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N25
dffeas \inst|y[12] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[12] .is_wysiwyg = "true";
defparam \inst|y[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
cycloneiv_lcell_comb \inst|Add8~26 (
// Equation(s):
// \inst|Add8~26_combout  = (\inst|y [13] & ((\inst|dy [5] & (!\inst|Add8~25 )) # (!\inst|dy [5] & (\inst|Add8~25  & VCC)))) # (!\inst|y [13] & ((\inst|dy [5] & ((\inst|Add8~25 ) # (GND))) # (!\inst|dy [5] & (!\inst|Add8~25 ))))
// \inst|Add8~27  = CARRY((\inst|y [13] & (\inst|dy [5] & !\inst|Add8~25 )) # (!\inst|y [13] & ((\inst|dy [5]) # (!\inst|Add8~25 ))))

	.dataa(\inst|y [13]),
	.datab(\inst|dy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~25 ),
	.combout(\inst|Add8~26_combout ),
	.cout(\inst|Add8~27 ));
// synopsys translate_off
defparam \inst|Add8~26 .lut_mask = 16'h694D;
defparam \inst|Add8~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N27
dffeas \inst|y[13] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[13] .is_wysiwyg = "true";
defparam \inst|y[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneiv_lcell_comb \inst|Add8~28 (
// Equation(s):
// \inst|Add8~28_combout  = ((\inst|y [14] $ (\inst|dy [5] $ (\inst|Add8~27 )))) # (GND)
// \inst|Add8~29  = CARRY((\inst|y [14] & ((!\inst|Add8~27 ) # (!\inst|dy [5]))) # (!\inst|y [14] & (!\inst|dy [5] & !\inst|Add8~27 )))

	.dataa(\inst|y [14]),
	.datab(\inst|dy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~27 ),
	.combout(\inst|Add8~28_combout ),
	.cout(\inst|Add8~29 ));
// synopsys translate_off
defparam \inst|Add8~28 .lut_mask = 16'h962B;
defparam \inst|Add8~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N29
dffeas \inst|y[14] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[14] .is_wysiwyg = "true";
defparam \inst|y[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneiv_lcell_comb \inst|Add8~30 (
// Equation(s):
// \inst|Add8~30_combout  = (\inst|y [15] & ((\inst|dy [5] & (!\inst|Add8~29 )) # (!\inst|dy [5] & (\inst|Add8~29  & VCC)))) # (!\inst|y [15] & ((\inst|dy [5] & ((\inst|Add8~29 ) # (GND))) # (!\inst|dy [5] & (!\inst|Add8~29 ))))
// \inst|Add8~31  = CARRY((\inst|y [15] & (\inst|dy [5] & !\inst|Add8~29 )) # (!\inst|y [15] & ((\inst|dy [5]) # (!\inst|Add8~29 ))))

	.dataa(\inst|y [15]),
	.datab(\inst|dy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~29 ),
	.combout(\inst|Add8~30_combout ),
	.cout(\inst|Add8~31 ));
// synopsys translate_off
defparam \inst|Add8~30 .lut_mask = 16'h694D;
defparam \inst|Add8~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y43_N31
dffeas \inst|y[15] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[15] .is_wysiwyg = "true";
defparam \inst|y[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneiv_lcell_comb \inst|Add8~32 (
// Equation(s):
// \inst|Add8~32_combout  = ((\inst|dy [5] $ (\inst|y [16] $ (\inst|Add8~31 )))) # (GND)
// \inst|Add8~33  = CARRY((\inst|dy [5] & (\inst|y [16] & !\inst|Add8~31 )) # (!\inst|dy [5] & ((\inst|y [16]) # (!\inst|Add8~31 ))))

	.dataa(\inst|dy [5]),
	.datab(\inst|y [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~31 ),
	.combout(\inst|Add8~32_combout ),
	.cout(\inst|Add8~33 ));
// synopsys translate_off
defparam \inst|Add8~32 .lut_mask = 16'h964D;
defparam \inst|Add8~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N1
dffeas \inst|y[16] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[16] .is_wysiwyg = "true";
defparam \inst|y[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneiv_lcell_comb \inst|Add8~34 (
// Equation(s):
// \inst|Add8~34_combout  = (\inst|dy [5] & ((\inst|y [17] & (!\inst|Add8~33 )) # (!\inst|y [17] & ((\inst|Add8~33 ) # (GND))))) # (!\inst|dy [5] & ((\inst|y [17] & (\inst|Add8~33  & VCC)) # (!\inst|y [17] & (!\inst|Add8~33 ))))
// \inst|Add8~35  = CARRY((\inst|dy [5] & ((!\inst|Add8~33 ) # (!\inst|y [17]))) # (!\inst|dy [5] & (!\inst|y [17] & !\inst|Add8~33 )))

	.dataa(\inst|dy [5]),
	.datab(\inst|y [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~33 ),
	.combout(\inst|Add8~34_combout ),
	.cout(\inst|Add8~35 ));
// synopsys translate_off
defparam \inst|Add8~34 .lut_mask = 16'h692B;
defparam \inst|Add8~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N3
dffeas \inst|y[17] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[17] .is_wysiwyg = "true";
defparam \inst|y[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneiv_lcell_comb \inst|Add8~36 (
// Equation(s):
// \inst|Add8~36_combout  = ((\inst|dy [5] $ (\inst|y [18] $ (\inst|Add8~35 )))) # (GND)
// \inst|Add8~37  = CARRY((\inst|dy [5] & (\inst|y [18] & !\inst|Add8~35 )) # (!\inst|dy [5] & ((\inst|y [18]) # (!\inst|Add8~35 ))))

	.dataa(\inst|dy [5]),
	.datab(\inst|y [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~35 ),
	.combout(\inst|Add8~36_combout ),
	.cout(\inst|Add8~37 ));
// synopsys translate_off
defparam \inst|Add8~36 .lut_mask = 16'h964D;
defparam \inst|Add8~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N5
dffeas \inst|y[18] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[18] .is_wysiwyg = "true";
defparam \inst|y[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneiv_lcell_comb \inst|Add8~38 (
// Equation(s):
// \inst|Add8~38_combout  = (\inst|y [19] & ((\inst|dy [5] & (!\inst|Add8~37 )) # (!\inst|dy [5] & (\inst|Add8~37  & VCC)))) # (!\inst|y [19] & ((\inst|dy [5] & ((\inst|Add8~37 ) # (GND))) # (!\inst|dy [5] & (!\inst|Add8~37 ))))
// \inst|Add8~39  = CARRY((\inst|y [19] & (\inst|dy [5] & !\inst|Add8~37 )) # (!\inst|y [19] & ((\inst|dy [5]) # (!\inst|Add8~37 ))))

	.dataa(\inst|y [19]),
	.datab(\inst|dy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~37 ),
	.combout(\inst|Add8~38_combout ),
	.cout(\inst|Add8~39 ));
// synopsys translate_off
defparam \inst|Add8~38 .lut_mask = 16'h694D;
defparam \inst|Add8~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N7
dffeas \inst|y[19] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[19] .is_wysiwyg = "true";
defparam \inst|y[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneiv_lcell_comb \inst|Add8~40 (
// Equation(s):
// \inst|Add8~40_combout  = ((\inst|dy [5] $ (\inst|y [20] $ (\inst|Add8~39 )))) # (GND)
// \inst|Add8~41  = CARRY((\inst|dy [5] & (\inst|y [20] & !\inst|Add8~39 )) # (!\inst|dy [5] & ((\inst|y [20]) # (!\inst|Add8~39 ))))

	.dataa(\inst|dy [5]),
	.datab(\inst|y [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~39 ),
	.combout(\inst|Add8~40_combout ),
	.cout(\inst|Add8~41 ));
// synopsys translate_off
defparam \inst|Add8~40 .lut_mask = 16'h964D;
defparam \inst|Add8~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N9
dffeas \inst|y[20] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[20] .is_wysiwyg = "true";
defparam \inst|y[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneiv_lcell_comb \inst|Add8~42 (
// Equation(s):
// \inst|Add8~42_combout  = (\inst|y [21] & ((\inst|dy [5] & (!\inst|Add8~41 )) # (!\inst|dy [5] & (\inst|Add8~41  & VCC)))) # (!\inst|y [21] & ((\inst|dy [5] & ((\inst|Add8~41 ) # (GND))) # (!\inst|dy [5] & (!\inst|Add8~41 ))))
// \inst|Add8~43  = CARRY((\inst|y [21] & (\inst|dy [5] & !\inst|Add8~41 )) # (!\inst|y [21] & ((\inst|dy [5]) # (!\inst|Add8~41 ))))

	.dataa(\inst|y [21]),
	.datab(\inst|dy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~41 ),
	.combout(\inst|Add8~42_combout ),
	.cout(\inst|Add8~43 ));
// synopsys translate_off
defparam \inst|Add8~42 .lut_mask = 16'h694D;
defparam \inst|Add8~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N11
dffeas \inst|y[21] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[21] .is_wysiwyg = "true";
defparam \inst|y[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneiv_lcell_comb \inst|Add8~44 (
// Equation(s):
// \inst|Add8~44_combout  = ((\inst|y [22] $ (\inst|dy [5] $ (\inst|Add8~43 )))) # (GND)
// \inst|Add8~45  = CARRY((\inst|y [22] & ((!\inst|Add8~43 ) # (!\inst|dy [5]))) # (!\inst|y [22] & (!\inst|dy [5] & !\inst|Add8~43 )))

	.dataa(\inst|y [22]),
	.datab(\inst|dy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~43 ),
	.combout(\inst|Add8~44_combout ),
	.cout(\inst|Add8~45 ));
// synopsys translate_off
defparam \inst|Add8~44 .lut_mask = 16'h962B;
defparam \inst|Add8~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N13
dffeas \inst|y[22] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[22] .is_wysiwyg = "true";
defparam \inst|y[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneiv_lcell_comb \inst|Add8~46 (
// Equation(s):
// \inst|Add8~46_combout  = (\inst|dy [5] & ((\inst|y [23] & (!\inst|Add8~45 )) # (!\inst|y [23] & ((\inst|Add8~45 ) # (GND))))) # (!\inst|dy [5] & ((\inst|y [23] & (\inst|Add8~45  & VCC)) # (!\inst|y [23] & (!\inst|Add8~45 ))))
// \inst|Add8~47  = CARRY((\inst|dy [5] & ((!\inst|Add8~45 ) # (!\inst|y [23]))) # (!\inst|dy [5] & (!\inst|y [23] & !\inst|Add8~45 )))

	.dataa(\inst|dy [5]),
	.datab(\inst|y [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~45 ),
	.combout(\inst|Add8~46_combout ),
	.cout(\inst|Add8~47 ));
// synopsys translate_off
defparam \inst|Add8~46 .lut_mask = 16'h692B;
defparam \inst|Add8~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N15
dffeas \inst|y[23] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[23] .is_wysiwyg = "true";
defparam \inst|y[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneiv_lcell_comb \inst|Add8~48 (
// Equation(s):
// \inst|Add8~48_combout  = ((\inst|dy [5] $ (\inst|y [24] $ (\inst|Add8~47 )))) # (GND)
// \inst|Add8~49  = CARRY((\inst|dy [5] & (\inst|y [24] & !\inst|Add8~47 )) # (!\inst|dy [5] & ((\inst|y [24]) # (!\inst|Add8~47 ))))

	.dataa(\inst|dy [5]),
	.datab(\inst|y [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~47 ),
	.combout(\inst|Add8~48_combout ),
	.cout(\inst|Add8~49 ));
// synopsys translate_off
defparam \inst|Add8~48 .lut_mask = 16'h964D;
defparam \inst|Add8~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N17
dffeas \inst|y[24] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[24] .is_wysiwyg = "true";
defparam \inst|y[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneiv_lcell_comb \inst|Add8~50 (
// Equation(s):
// \inst|Add8~50_combout  = (\inst|dy [5] & ((\inst|y [25] & (!\inst|Add8~49 )) # (!\inst|y [25] & ((\inst|Add8~49 ) # (GND))))) # (!\inst|dy [5] & ((\inst|y [25] & (\inst|Add8~49  & VCC)) # (!\inst|y [25] & (!\inst|Add8~49 ))))
// \inst|Add8~51  = CARRY((\inst|dy [5] & ((!\inst|Add8~49 ) # (!\inst|y [25]))) # (!\inst|dy [5] & (!\inst|y [25] & !\inst|Add8~49 )))

	.dataa(\inst|dy [5]),
	.datab(\inst|y [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~49 ),
	.combout(\inst|Add8~50_combout ),
	.cout(\inst|Add8~51 ));
// synopsys translate_off
defparam \inst|Add8~50 .lut_mask = 16'h692B;
defparam \inst|Add8~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N19
dffeas \inst|y[25] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[25] .is_wysiwyg = "true";
defparam \inst|y[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneiv_lcell_comb \inst|Add8~52 (
// Equation(s):
// \inst|Add8~52_combout  = ((\inst|dy [5] $ (\inst|y [26] $ (\inst|Add8~51 )))) # (GND)
// \inst|Add8~53  = CARRY((\inst|dy [5] & (\inst|y [26] & !\inst|Add8~51 )) # (!\inst|dy [5] & ((\inst|y [26]) # (!\inst|Add8~51 ))))

	.dataa(\inst|dy [5]),
	.datab(\inst|y [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~51 ),
	.combout(\inst|Add8~52_combout ),
	.cout(\inst|Add8~53 ));
// synopsys translate_off
defparam \inst|Add8~52 .lut_mask = 16'h964D;
defparam \inst|Add8~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N21
dffeas \inst|y[26] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[26] .is_wysiwyg = "true";
defparam \inst|y[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneiv_lcell_comb \inst|Add8~54 (
// Equation(s):
// \inst|Add8~54_combout  = (\inst|y [27] & ((\inst|dy [5] & (!\inst|Add8~53 )) # (!\inst|dy [5] & (\inst|Add8~53  & VCC)))) # (!\inst|y [27] & ((\inst|dy [5] & ((\inst|Add8~53 ) # (GND))) # (!\inst|dy [5] & (!\inst|Add8~53 ))))
// \inst|Add8~55  = CARRY((\inst|y [27] & (\inst|dy [5] & !\inst|Add8~53 )) # (!\inst|y [27] & ((\inst|dy [5]) # (!\inst|Add8~53 ))))

	.dataa(\inst|y [27]),
	.datab(\inst|dy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~53 ),
	.combout(\inst|Add8~54_combout ),
	.cout(\inst|Add8~55 ));
// synopsys translate_off
defparam \inst|Add8~54 .lut_mask = 16'h694D;
defparam \inst|Add8~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N23
dffeas \inst|y[27] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[27] .is_wysiwyg = "true";
defparam \inst|y[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneiv_lcell_comb \inst|Add8~56 (
// Equation(s):
// \inst|Add8~56_combout  = ((\inst|y [28] $ (\inst|dy [5] $ (\inst|Add8~55 )))) # (GND)
// \inst|Add8~57  = CARRY((\inst|y [28] & ((!\inst|Add8~55 ) # (!\inst|dy [5]))) # (!\inst|y [28] & (!\inst|dy [5] & !\inst|Add8~55 )))

	.dataa(\inst|y [28]),
	.datab(\inst|dy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~55 ),
	.combout(\inst|Add8~56_combout ),
	.cout(\inst|Add8~57 ));
// synopsys translate_off
defparam \inst|Add8~56 .lut_mask = 16'h962B;
defparam \inst|Add8~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N25
dffeas \inst|y[28] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[28] .is_wysiwyg = "true";
defparam \inst|y[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneiv_lcell_comb \inst|Add8~58 (
// Equation(s):
// \inst|Add8~58_combout  = (\inst|y [29] & ((\inst|dy [5] & (!\inst|Add8~57 )) # (!\inst|dy [5] & (\inst|Add8~57  & VCC)))) # (!\inst|y [29] & ((\inst|dy [5] & ((\inst|Add8~57 ) # (GND))) # (!\inst|dy [5] & (!\inst|Add8~57 ))))
// \inst|Add8~59  = CARRY((\inst|y [29] & (\inst|dy [5] & !\inst|Add8~57 )) # (!\inst|y [29] & ((\inst|dy [5]) # (!\inst|Add8~57 ))))

	.dataa(\inst|y [29]),
	.datab(\inst|dy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~57 ),
	.combout(\inst|Add8~58_combout ),
	.cout(\inst|Add8~59 ));
// synopsys translate_off
defparam \inst|Add8~58 .lut_mask = 16'h694D;
defparam \inst|Add8~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneiv_lcell_comb \inst|Add8~60 (
// Equation(s):
// \inst|Add8~60_combout  = ((\inst|y [30] $ (\inst|dy [5] $ (\inst|Add8~59 )))) # (GND)
// \inst|Add8~61  = CARRY((\inst|y [30] & ((!\inst|Add8~59 ) # (!\inst|dy [5]))) # (!\inst|y [30] & (!\inst|dy [5] & !\inst|Add8~59 )))

	.dataa(\inst|y [30]),
	.datab(\inst|dy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add8~59 ),
	.combout(\inst|Add8~60_combout ),
	.cout(\inst|Add8~61 ));
// synopsys translate_off
defparam \inst|Add8~60 .lut_mask = 16'h962B;
defparam \inst|Add8~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y42_N29
dffeas \inst|y[30] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[30] .is_wysiwyg = "true";
defparam \inst|y[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneiv_lcell_comb \inst|Add8~62 (
// Equation(s):
// \inst|Add8~62_combout  = \inst|dy [5] $ (\inst|Add8~61  $ (!\inst|y [31]))

	.dataa(gnd),
	.datab(\inst|dy [5]),
	.datac(gnd),
	.datad(\inst|y [31]),
	.cin(\inst|Add8~61 ),
	.combout(\inst|Add8~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add8~62 .lut_mask = 16'h3CC3;
defparam \inst|Add8~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
cycloneiv_lcell_comb \inst|always4~14_RESYN186 (
// Equation(s):
// \inst|always4~14_RESYN186_BDD187  = (\inst|Add8~12_combout  & ((\inst|Add8~14_combout ))) # (!\inst|Add8~12_combout  & (!\inst|Add8~4_combout  & !\inst|Add8~14_combout ))

	.dataa(\inst|Add8~12_combout ),
	.datab(gnd),
	.datac(\inst|Add8~4_combout ),
	.datad(\inst|Add8~14_combout ),
	.cin(gnd),
	.combout(\inst|always4~14_RESYN186_BDD187 ),
	.cout());
// synopsys translate_off
defparam \inst|always4~14_RESYN186 .lut_mask = 16'hAA05;
defparam \inst|always4~14_RESYN186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
cycloneiv_lcell_comb \inst|always4~14_RESYN182 (
// Equation(s):
// \inst|always4~14_RESYN182_BDD183  = (\inst|Add8~12_combout  & (((\inst|Add8~16_combout )))) # (!\inst|Add8~12_combout  & (!\inst|Add8~2_combout  & (!\inst|Add8~16_combout  & \inst|x [0])))

	.dataa(\inst|Add8~12_combout ),
	.datab(\inst|Add8~2_combout ),
	.datac(\inst|Add8~16_combout ),
	.datad(\inst|x [0]),
	.cin(gnd),
	.combout(\inst|always4~14_RESYN182_BDD183 ),
	.cout());
// synopsys translate_off
defparam \inst|always4~14_RESYN182 .lut_mask = 16'hA1A0;
defparam \inst|always4~14_RESYN182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
cycloneiv_lcell_comb \inst|always4~14_RESYN180 (
// Equation(s):
// \inst|always4~14_RESYN180_BDD181  = (\inst|Add8~6_combout ) # ((\inst|Add8~4_combout  & ((\inst|Add8~2_combout ) # (!\inst|x [0]))))

	.dataa(\inst|x [0]),
	.datab(\inst|Add8~2_combout ),
	.datac(\inst|Add8~4_combout ),
	.datad(\inst|Add8~6_combout ),
	.cin(gnd),
	.combout(\inst|always4~14_RESYN180_BDD181 ),
	.cout());
// synopsys translate_off
defparam \inst|always4~14_RESYN180 .lut_mask = 16'hFFD0;
defparam \inst|always4~14_RESYN180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
cycloneiv_lcell_comb \inst|always4~14_RESYN184 (
// Equation(s):
// \inst|always4~14_RESYN184_BDD185  = (\inst|Add8~12_combout  & ((\inst|Add8~10_combout ) # ((\inst|Add8~8_combout  & \inst|always4~14_RESYN180_BDD181 )))) # (!\inst|Add8~12_combout  & (!\inst|Add8~10_combout  & (!\inst|Add8~8_combout  & 
// !\inst|always4~14_RESYN180_BDD181 )))

	.dataa(\inst|Add8~12_combout ),
	.datab(\inst|Add8~10_combout ),
	.datac(\inst|Add8~8_combout ),
	.datad(\inst|always4~14_RESYN180_BDD181 ),
	.cin(gnd),
	.combout(\inst|always4~14_RESYN184_BDD185 ),
	.cout());
// synopsys translate_off
defparam \inst|always4~14_RESYN184 .lut_mask = 16'hA889;
defparam \inst|always4~14_RESYN184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneiv_lcell_comb \inst|always4~14 (
// Equation(s):
// \inst|always4~14_combout  = (\inst|Add8~56_combout ) # ((\inst|always4~14_RESYN186_BDD187  & (\inst|always4~14_RESYN182_BDD183  & \inst|always4~14_RESYN184_BDD185 )))

	.dataa(\inst|always4~14_RESYN186_BDD187 ),
	.datab(\inst|always4~14_RESYN182_BDD183 ),
	.datac(\inst|always4~14_RESYN184_BDD185 ),
	.datad(\inst|Add8~56_combout ),
	.cin(gnd),
	.combout(\inst|always4~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always4~14 .lut_mask = 16'hFF80;
defparam \inst|always4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneiv_lcell_comb \inst|always4~15 (
// Equation(s):
// \inst|always4~15_combout  = (\inst|Add8~62_combout ) # ((\inst|Add8~60_combout ) # ((\inst|Add8~58_combout ) # (\inst|always4~14_combout )))

	.dataa(\inst|Add8~62_combout ),
	.datab(\inst|Add8~60_combout ),
	.datac(\inst|Add8~58_combout ),
	.datad(\inst|always4~14_combout ),
	.cin(gnd),
	.combout(\inst|always4~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always4~15 .lut_mask = 16'hFFFE;
defparam \inst|always4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneiv_lcell_comb \inst|always4~5_RESYN158 (
// Equation(s):
// \inst|always4~5_RESYN158_BDD159  = (\inst|Add8~34_combout ) # ((\inst|Add8~32_combout ) # ((\inst|Add8~18_combout ) # (\inst|Add8~22_combout )))

	.dataa(\inst|Add8~34_combout ),
	.datab(\inst|Add8~32_combout ),
	.datac(\inst|Add8~18_combout ),
	.datad(\inst|Add8~22_combout ),
	.cin(gnd),
	.combout(\inst|always4~5_RESYN158_BDD159 ),
	.cout());
// synopsys translate_off
defparam \inst|always4~5_RESYN158 .lut_mask = 16'hFFFE;
defparam \inst|always4~5_RESYN158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneiv_lcell_comb \inst|always4~5_RESYN162 (
// Equation(s):
// \inst|always4~5_RESYN162_BDD163  = (\inst|Add8~48_combout ) # ((\inst|Add8~50_combout ) # ((\inst|Add8~52_combout ) # (\inst|always4~5_RESYN158_BDD159 )))

	.dataa(\inst|Add8~48_combout ),
	.datab(\inst|Add8~50_combout ),
	.datac(\inst|Add8~52_combout ),
	.datad(\inst|always4~5_RESYN158_BDD159 ),
	.cin(gnd),
	.combout(\inst|always4~5_RESYN162_BDD163 ),
	.cout());
// synopsys translate_off
defparam \inst|always4~5_RESYN162 .lut_mask = 16'hFFFE;
defparam \inst|always4~5_RESYN162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
cycloneiv_lcell_comb \inst|always4~0 (
// Equation(s):
// \inst|always4~0_combout  = (\inst|Add8~26_combout ) # ((\inst|Add8~24_combout ) # ((\inst|Add8~30_combout ) # (\inst|Add8~28_combout )))

	.dataa(\inst|Add8~26_combout ),
	.datab(\inst|Add8~24_combout ),
	.datac(\inst|Add8~30_combout ),
	.datad(\inst|Add8~28_combout ),
	.cin(gnd),
	.combout(\inst|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always4~0 .lut_mask = 16'hFFFE;
defparam \inst|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
cycloneiv_lcell_comb \inst|always4~2 (
// Equation(s):
// \inst|always4~2_combout  = (\inst|Add8~20_combout ) # ((\inst|Add8~40_combout ) # ((\inst|Add8~42_combout ) # (\inst|Add8~46_combout )))

	.dataa(\inst|Add8~20_combout ),
	.datab(\inst|Add8~40_combout ),
	.datac(\inst|Add8~42_combout ),
	.datad(\inst|Add8~46_combout ),
	.cin(gnd),
	.combout(\inst|always4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always4~2 .lut_mask = 16'hFFFE;
defparam \inst|always4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
cycloneiv_lcell_comb \inst|always4~5_RESYN160 (
// Equation(s):
// \inst|always4~5_RESYN160_BDD161  = (\inst|Add8~44_combout ) # ((\inst|Add8~38_combout ) # ((\inst|Add8~36_combout ) # (\inst|Add8~54_combout )))

	.dataa(\inst|Add8~44_combout ),
	.datab(\inst|Add8~38_combout ),
	.datac(\inst|Add8~36_combout ),
	.datad(\inst|Add8~54_combout ),
	.cin(gnd),
	.combout(\inst|always4~5_RESYN160_BDD161 ),
	.cout());
// synopsys translate_off
defparam \inst|always4~5_RESYN160 .lut_mask = 16'hFFFE;
defparam \inst|always4~5_RESYN160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneiv_lcell_comb \inst|always4~5 (
// Equation(s):
// \inst|always4~5_combout  = (\inst|always4~5_RESYN162_BDD163 ) # ((\inst|always4~0_combout ) # ((\inst|always4~2_combout ) # (\inst|always4~5_RESYN160_BDD161 )))

	.dataa(\inst|always4~5_RESYN162_BDD163 ),
	.datab(\inst|always4~0_combout ),
	.datac(\inst|always4~2_combout ),
	.datad(\inst|always4~5_RESYN160_BDD161 ),
	.cin(gnd),
	.combout(\inst|always4~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always4~5 .lut_mask = 16'hFFFE;
defparam \inst|always4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneiv_lcell_comb \inst|dy[5]~0 (
// Equation(s):
// \inst|dy[5]~0_combout  = \inst|dy [5] $ (((\inst|always4~15_combout ) # (\inst|always4~5_combout )))

	.dataa(\inst|always4~15_combout ),
	.datab(\inst|always4~5_combout ),
	.datac(\inst|dy [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|dy[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dy[5]~0 .lut_mask = 16'h1E1E;
defparam \inst|dy[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N15
dffeas \inst|dy[5] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|dy[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dy[5] .is_wysiwyg = "true";
defparam \inst|dy[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N27
dffeas \inst|y[29] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add8~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|y [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|y[29] .is_wysiwyg = "true";
defparam \inst|y[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
cycloneiv_lcell_comb \inst|Add12~0 (
// Equation(s):
// \inst|Add12~0_combout  = (\inst|y [2] & (\inst|y [1] $ (VCC))) # (!\inst|y [2] & (\inst|y [1] & VCC))
// \inst|Add12~1  = CARRY((\inst|y [2] & \inst|y [1]))

	.dataa(\inst|y [2]),
	.datab(\inst|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add12~0_combout ),
	.cout(\inst|Add12~1 ));
// synopsys translate_off
defparam \inst|Add12~0 .lut_mask = 16'h6688;
defparam \inst|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneiv_lcell_comb \inst|Add12~2 (
// Equation(s):
// \inst|Add12~2_combout  = (\inst|y [3] & (\inst|Add12~1  & VCC)) # (!\inst|y [3] & (!\inst|Add12~1 ))
// \inst|Add12~3  = CARRY((!\inst|y [3] & !\inst|Add12~1 ))

	.dataa(\inst|y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~1 ),
	.combout(\inst|Add12~2_combout ),
	.cout(\inst|Add12~3 ));
// synopsys translate_off
defparam \inst|Add12~2 .lut_mask = 16'hA505;
defparam \inst|Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
cycloneiv_lcell_comb \inst|Add12~4 (
// Equation(s):
// \inst|Add12~4_combout  = (\inst|y [4] & (!\inst|Add12~3  & VCC)) # (!\inst|y [4] & (\inst|Add12~3  $ (GND)))
// \inst|Add12~5  = CARRY((!\inst|y [4] & !\inst|Add12~3 ))

	.dataa(gnd),
	.datab(\inst|y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~3 ),
	.combout(\inst|Add12~4_combout ),
	.cout(\inst|Add12~5 ));
// synopsys translate_off
defparam \inst|Add12~4 .lut_mask = 16'h3C03;
defparam \inst|Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneiv_lcell_comb \inst|Add12~6 (
// Equation(s):
// \inst|Add12~6_combout  = (\inst|y [5] & ((\inst|Add12~5 ) # (GND))) # (!\inst|y [5] & (!\inst|Add12~5 ))
// \inst|Add12~7  = CARRY((\inst|y [5]) # (!\inst|Add12~5 ))

	.dataa(gnd),
	.datab(\inst|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~5 ),
	.combout(\inst|Add12~6_combout ),
	.cout(\inst|Add12~7 ));
// synopsys translate_off
defparam \inst|Add12~6 .lut_mask = 16'hC3CF;
defparam \inst|Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneiv_lcell_comb \inst|Add12~8 (
// Equation(s):
// \inst|Add12~8_combout  = (\inst|y [6] & (!\inst|Add12~7  & VCC)) # (!\inst|y [6] & (\inst|Add12~7  $ (GND)))
// \inst|Add12~9  = CARRY((!\inst|y [6] & !\inst|Add12~7 ))

	.dataa(gnd),
	.datab(\inst|y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~7 ),
	.combout(\inst|Add12~8_combout ),
	.cout(\inst|Add12~9 ));
// synopsys translate_off
defparam \inst|Add12~8 .lut_mask = 16'h3C03;
defparam \inst|Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneiv_lcell_comb \inst|Add12~10 (
// Equation(s):
// \inst|Add12~10_combout  = (\inst|y [7] & ((\inst|Add12~9 ) # (GND))) # (!\inst|y [7] & (!\inst|Add12~9 ))
// \inst|Add12~11  = CARRY((\inst|y [7]) # (!\inst|Add12~9 ))

	.dataa(\inst|y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~9 ),
	.combout(\inst|Add12~10_combout ),
	.cout(\inst|Add12~11 ));
// synopsys translate_off
defparam \inst|Add12~10 .lut_mask = 16'hA5AF;
defparam \inst|Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
cycloneiv_lcell_comb \inst|Add12~12 (
// Equation(s):
// \inst|Add12~12_combout  = (\inst|y [8] & (\inst|Add12~11  $ (GND))) # (!\inst|y [8] & (!\inst|Add12~11  & VCC))
// \inst|Add12~13  = CARRY((\inst|y [8] & !\inst|Add12~11 ))

	.dataa(gnd),
	.datab(\inst|y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~11 ),
	.combout(\inst|Add12~12_combout ),
	.cout(\inst|Add12~13 ));
// synopsys translate_off
defparam \inst|Add12~12 .lut_mask = 16'hC30C;
defparam \inst|Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
cycloneiv_lcell_comb \inst|Add12~14 (
// Equation(s):
// \inst|Add12~14_combout  = (\inst|y [9] & (!\inst|Add12~13 )) # (!\inst|y [9] & ((\inst|Add12~13 ) # (GND)))
// \inst|Add12~15  = CARRY((!\inst|Add12~13 ) # (!\inst|y [9]))

	.dataa(gnd),
	.datab(\inst|y [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~13 ),
	.combout(\inst|Add12~14_combout ),
	.cout(\inst|Add12~15 ));
// synopsys translate_off
defparam \inst|Add12~14 .lut_mask = 16'h3C3F;
defparam \inst|Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
cycloneiv_lcell_comb \inst|Add12~16 (
// Equation(s):
// \inst|Add12~16_combout  = (\inst|y [10] & (\inst|Add12~15  $ (GND))) # (!\inst|y [10] & (!\inst|Add12~15  & VCC))
// \inst|Add12~17  = CARRY((\inst|y [10] & !\inst|Add12~15 ))

	.dataa(\inst|y [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~15 ),
	.combout(\inst|Add12~16_combout ),
	.cout(\inst|Add12~17 ));
// synopsys translate_off
defparam \inst|Add12~16 .lut_mask = 16'hA50A;
defparam \inst|Add12~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
cycloneiv_lcell_comb \inst|Add12~18 (
// Equation(s):
// \inst|Add12~18_combout  = (\inst|y [11] & (!\inst|Add12~17 )) # (!\inst|y [11] & ((\inst|Add12~17 ) # (GND)))
// \inst|Add12~19  = CARRY((!\inst|Add12~17 ) # (!\inst|y [11]))

	.dataa(gnd),
	.datab(\inst|y [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~17 ),
	.combout(\inst|Add12~18_combout ),
	.cout(\inst|Add12~19 ));
// synopsys translate_off
defparam \inst|Add12~18 .lut_mask = 16'h3C3F;
defparam \inst|Add12~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneiv_lcell_comb \inst|Add12~20 (
// Equation(s):
// \inst|Add12~20_combout  = (\inst|y [12] & (\inst|Add12~19  $ (GND))) # (!\inst|y [12] & (!\inst|Add12~19  & VCC))
// \inst|Add12~21  = CARRY((\inst|y [12] & !\inst|Add12~19 ))

	.dataa(gnd),
	.datab(\inst|y [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~19 ),
	.combout(\inst|Add12~20_combout ),
	.cout(\inst|Add12~21 ));
// synopsys translate_off
defparam \inst|Add12~20 .lut_mask = 16'hC30C;
defparam \inst|Add12~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
cycloneiv_lcell_comb \inst|Add12~22 (
// Equation(s):
// \inst|Add12~22_combout  = (\inst|y [13] & (!\inst|Add12~21 )) # (!\inst|y [13] & ((\inst|Add12~21 ) # (GND)))
// \inst|Add12~23  = CARRY((!\inst|Add12~21 ) # (!\inst|y [13]))

	.dataa(gnd),
	.datab(\inst|y [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~21 ),
	.combout(\inst|Add12~22_combout ),
	.cout(\inst|Add12~23 ));
// synopsys translate_off
defparam \inst|Add12~22 .lut_mask = 16'h3C3F;
defparam \inst|Add12~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
cycloneiv_lcell_comb \inst|Add12~24 (
// Equation(s):
// \inst|Add12~24_combout  = (\inst|y [14] & (\inst|Add12~23  $ (GND))) # (!\inst|y [14] & (!\inst|Add12~23  & VCC))
// \inst|Add12~25  = CARRY((\inst|y [14] & !\inst|Add12~23 ))

	.dataa(gnd),
	.datab(\inst|y [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~23 ),
	.combout(\inst|Add12~24_combout ),
	.cout(\inst|Add12~25 ));
// synopsys translate_off
defparam \inst|Add12~24 .lut_mask = 16'hC30C;
defparam \inst|Add12~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneiv_lcell_comb \inst|Add12~26 (
// Equation(s):
// \inst|Add12~26_combout  = (\inst|y [15] & (!\inst|Add12~25 )) # (!\inst|y [15] & ((\inst|Add12~25 ) # (GND)))
// \inst|Add12~27  = CARRY((!\inst|Add12~25 ) # (!\inst|y [15]))

	.dataa(\inst|y [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~25 ),
	.combout(\inst|Add12~26_combout ),
	.cout(\inst|Add12~27 ));
// synopsys translate_off
defparam \inst|Add12~26 .lut_mask = 16'h5A5F;
defparam \inst|Add12~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
cycloneiv_lcell_comb \inst|Add12~28 (
// Equation(s):
// \inst|Add12~28_combout  = (\inst|y [16] & (\inst|Add12~27  $ (GND))) # (!\inst|y [16] & (!\inst|Add12~27  & VCC))
// \inst|Add12~29  = CARRY((\inst|y [16] & !\inst|Add12~27 ))

	.dataa(gnd),
	.datab(\inst|y [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~27 ),
	.combout(\inst|Add12~28_combout ),
	.cout(\inst|Add12~29 ));
// synopsys translate_off
defparam \inst|Add12~28 .lut_mask = 16'hC30C;
defparam \inst|Add12~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneiv_lcell_comb \inst|Add12~30 (
// Equation(s):
// \inst|Add12~30_combout  = (\inst|y [17] & (!\inst|Add12~29 )) # (!\inst|y [17] & ((\inst|Add12~29 ) # (GND)))
// \inst|Add12~31  = CARRY((!\inst|Add12~29 ) # (!\inst|y [17]))

	.dataa(\inst|y [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~29 ),
	.combout(\inst|Add12~30_combout ),
	.cout(\inst|Add12~31 ));
// synopsys translate_off
defparam \inst|Add12~30 .lut_mask = 16'h5A5F;
defparam \inst|Add12~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneiv_lcell_comb \inst|Add12~32 (
// Equation(s):
// \inst|Add12~32_combout  = (\inst|y [18] & (\inst|Add12~31  $ (GND))) # (!\inst|y [18] & (!\inst|Add12~31  & VCC))
// \inst|Add12~33  = CARRY((\inst|y [18] & !\inst|Add12~31 ))

	.dataa(\inst|y [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~31 ),
	.combout(\inst|Add12~32_combout ),
	.cout(\inst|Add12~33 ));
// synopsys translate_off
defparam \inst|Add12~32 .lut_mask = 16'hA50A;
defparam \inst|Add12~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneiv_lcell_comb \inst|Add12~34 (
// Equation(s):
// \inst|Add12~34_combout  = (\inst|y [19] & (!\inst|Add12~33 )) # (!\inst|y [19] & ((\inst|Add12~33 ) # (GND)))
// \inst|Add12~35  = CARRY((!\inst|Add12~33 ) # (!\inst|y [19]))

	.dataa(\inst|y [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~33 ),
	.combout(\inst|Add12~34_combout ),
	.cout(\inst|Add12~35 ));
// synopsys translate_off
defparam \inst|Add12~34 .lut_mask = 16'h5A5F;
defparam \inst|Add12~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneiv_lcell_comb \inst|Add12~36 (
// Equation(s):
// \inst|Add12~36_combout  = (\inst|y [20] & (\inst|Add12~35  $ (GND))) # (!\inst|y [20] & (!\inst|Add12~35  & VCC))
// \inst|Add12~37  = CARRY((\inst|y [20] & !\inst|Add12~35 ))

	.dataa(gnd),
	.datab(\inst|y [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~35 ),
	.combout(\inst|Add12~36_combout ),
	.cout(\inst|Add12~37 ));
// synopsys translate_off
defparam \inst|Add12~36 .lut_mask = 16'hC30C;
defparam \inst|Add12~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneiv_lcell_comb \inst|Add12~38 (
// Equation(s):
// \inst|Add12~38_combout  = (\inst|y [21] & (!\inst|Add12~37 )) # (!\inst|y [21] & ((\inst|Add12~37 ) # (GND)))
// \inst|Add12~39  = CARRY((!\inst|Add12~37 ) # (!\inst|y [21]))

	.dataa(gnd),
	.datab(\inst|y [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~37 ),
	.combout(\inst|Add12~38_combout ),
	.cout(\inst|Add12~39 ));
// synopsys translate_off
defparam \inst|Add12~38 .lut_mask = 16'h3C3F;
defparam \inst|Add12~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneiv_lcell_comb \inst|Add12~40 (
// Equation(s):
// \inst|Add12~40_combout  = (\inst|y [22] & (\inst|Add12~39  $ (GND))) # (!\inst|y [22] & (!\inst|Add12~39  & VCC))
// \inst|Add12~41  = CARRY((\inst|y [22] & !\inst|Add12~39 ))

	.dataa(gnd),
	.datab(\inst|y [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~39 ),
	.combout(\inst|Add12~40_combout ),
	.cout(\inst|Add12~41 ));
// synopsys translate_off
defparam \inst|Add12~40 .lut_mask = 16'hC30C;
defparam \inst|Add12~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneiv_lcell_comb \inst|Add12~42 (
// Equation(s):
// \inst|Add12~42_combout  = (\inst|y [23] & (!\inst|Add12~41 )) # (!\inst|y [23] & ((\inst|Add12~41 ) # (GND)))
// \inst|Add12~43  = CARRY((!\inst|Add12~41 ) # (!\inst|y [23]))

	.dataa(gnd),
	.datab(\inst|y [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~41 ),
	.combout(\inst|Add12~42_combout ),
	.cout(\inst|Add12~43 ));
// synopsys translate_off
defparam \inst|Add12~42 .lut_mask = 16'h3C3F;
defparam \inst|Add12~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneiv_lcell_comb \inst|Add12~44 (
// Equation(s):
// \inst|Add12~44_combout  = (\inst|y [24] & (\inst|Add12~43  $ (GND))) # (!\inst|y [24] & (!\inst|Add12~43  & VCC))
// \inst|Add12~45  = CARRY((\inst|y [24] & !\inst|Add12~43 ))

	.dataa(gnd),
	.datab(\inst|y [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~43 ),
	.combout(\inst|Add12~44_combout ),
	.cout(\inst|Add12~45 ));
// synopsys translate_off
defparam \inst|Add12~44 .lut_mask = 16'hC30C;
defparam \inst|Add12~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneiv_lcell_comb \inst|Add12~46 (
// Equation(s):
// \inst|Add12~46_combout  = (\inst|y [25] & (!\inst|Add12~45 )) # (!\inst|y [25] & ((\inst|Add12~45 ) # (GND)))
// \inst|Add12~47  = CARRY((!\inst|Add12~45 ) # (!\inst|y [25]))

	.dataa(gnd),
	.datab(\inst|y [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~45 ),
	.combout(\inst|Add12~46_combout ),
	.cout(\inst|Add12~47 ));
// synopsys translate_off
defparam \inst|Add12~46 .lut_mask = 16'h3C3F;
defparam \inst|Add12~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneiv_lcell_comb \inst|Add12~48 (
// Equation(s):
// \inst|Add12~48_combout  = (\inst|y [26] & (\inst|Add12~47  $ (GND))) # (!\inst|y [26] & (!\inst|Add12~47  & VCC))
// \inst|Add12~49  = CARRY((\inst|y [26] & !\inst|Add12~47 ))

	.dataa(\inst|y [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~47 ),
	.combout(\inst|Add12~48_combout ),
	.cout(\inst|Add12~49 ));
// synopsys translate_off
defparam \inst|Add12~48 .lut_mask = 16'hA50A;
defparam \inst|Add12~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneiv_lcell_comb \inst|Add12~50 (
// Equation(s):
// \inst|Add12~50_combout  = (\inst|y [27] & (!\inst|Add12~49 )) # (!\inst|y [27] & ((\inst|Add12~49 ) # (GND)))
// \inst|Add12~51  = CARRY((!\inst|Add12~49 ) # (!\inst|y [27]))

	.dataa(gnd),
	.datab(\inst|y [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~49 ),
	.combout(\inst|Add12~50_combout ),
	.cout(\inst|Add12~51 ));
// synopsys translate_off
defparam \inst|Add12~50 .lut_mask = 16'h3C3F;
defparam \inst|Add12~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneiv_lcell_comb \inst|Add12~52 (
// Equation(s):
// \inst|Add12~52_combout  = (\inst|y [28] & (\inst|Add12~51  $ (GND))) # (!\inst|y [28] & (!\inst|Add12~51  & VCC))
// \inst|Add12~53  = CARRY((\inst|y [28] & !\inst|Add12~51 ))

	.dataa(gnd),
	.datab(\inst|y [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~51 ),
	.combout(\inst|Add12~52_combout ),
	.cout(\inst|Add12~53 ));
// synopsys translate_off
defparam \inst|Add12~52 .lut_mask = 16'hC30C;
defparam \inst|Add12~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneiv_lcell_comb \inst|Add12~54 (
// Equation(s):
// \inst|Add12~54_combout  = (\inst|y [29] & (!\inst|Add12~53 )) # (!\inst|y [29] & ((\inst|Add12~53 ) # (GND)))
// \inst|Add12~55  = CARRY((!\inst|Add12~53 ) # (!\inst|y [29]))

	.dataa(gnd),
	.datab(\inst|y [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~53 ),
	.combout(\inst|Add12~54_combout ),
	.cout(\inst|Add12~55 ));
// synopsys translate_off
defparam \inst|Add12~54 .lut_mask = 16'h3C3F;
defparam \inst|Add12~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneiv_lcell_comb \inst|Add12~56 (
// Equation(s):
// \inst|Add12~56_combout  = (\inst|y [30] & (\inst|Add12~55  $ (GND))) # (!\inst|y [30] & (!\inst|Add12~55  & VCC))
// \inst|Add12~57  = CARRY((\inst|y [30] & !\inst|Add12~55 ))

	.dataa(\inst|y [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add12~55 ),
	.combout(\inst|Add12~56_combout ),
	.cout(\inst|Add12~57 ));
// synopsys translate_off
defparam \inst|Add12~56 .lut_mask = 16'hA50A;
defparam \inst|Add12~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneiv_lcell_comb \inst|Add12~58 (
// Equation(s):
// \inst|Add12~58_combout  = \inst|y [31] $ (\inst|Add12~57 )

	.dataa(\inst|y [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add12~57 ),
	.combout(\inst|Add12~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add12~58 .lut_mask = 16'h5A5A;
defparam \inst|Add12~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneiv_lcell_comb \inst|LessThan9~25 (
// Equation(s):
// \inst|LessThan9~25_combout  = (\inst|Add12~50_combout ) # ((\inst|Add12~48_combout ) # ((\inst|Add12~52_combout ) # (\inst|Add12~46_combout )))

	.dataa(\inst|Add12~50_combout ),
	.datab(\inst|Add12~48_combout ),
	.datac(\inst|Add12~52_combout ),
	.datad(\inst|Add12~46_combout ),
	.cin(gnd),
	.combout(\inst|LessThan9~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan9~25 .lut_mask = 16'hFFFE;
defparam \inst|LessThan9~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N22
cycloneiv_lcell_comb \inst|LessThan9~26 (
// Equation(s):
// \inst|LessThan9~26_combout  = (\inst|Add12~54_combout ) # ((\inst|Add12~56_combout ) # ((\inst|Add12~58_combout ) # (\inst|LessThan9~25_combout )))

	.dataa(\inst|Add12~54_combout ),
	.datab(\inst|Add12~56_combout ),
	.datac(\inst|Add12~58_combout ),
	.datad(\inst|LessThan9~25_combout ),
	.cin(gnd),
	.combout(\inst|LessThan9~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan9~26 .lut_mask = 16'hFFFE;
defparam \inst|LessThan9~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N21
dffeas \inst|x[10] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[10] .is_wysiwyg = "true";
defparam \inst|x[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N23
dffeas \inst|x[11] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[11] .is_wysiwyg = "true";
defparam \inst|x[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N2
cycloneiv_lcell_comb \inst|Add10~2 (
// Equation(s):
// \inst|Add10~2_combout  = (\inst|dx [1] & ((\inst|x [1] & (\inst|Add10~1  & VCC)) # (!\inst|x [1] & (!\inst|Add10~1 )))) # (!\inst|dx [1] & ((\inst|x [1] & (!\inst|Add10~1 )) # (!\inst|x [1] & ((\inst|Add10~1 ) # (GND)))))
// \inst|Add10~3  = CARRY((\inst|dx [1] & (!\inst|x [1] & !\inst|Add10~1 )) # (!\inst|dx [1] & ((!\inst|Add10~1 ) # (!\inst|x [1]))))

	.dataa(\inst|dx [1]),
	.datab(\inst|x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~1 ),
	.combout(\inst|Add10~2_combout ),
	.cout(\inst|Add10~3 ));
// synopsys translate_off
defparam \inst|Add10~2 .lut_mask = 16'h9617;
defparam \inst|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y45_N3
dffeas \inst|x[1] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[1] .is_wysiwyg = "true";
defparam \inst|x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N4
cycloneiv_lcell_comb \inst|Add10~4 (
// Equation(s):
// \inst|Add10~4_combout  = ((\inst|dx [1] $ (\inst|x [2] $ (!\inst|Add10~3 )))) # (GND)
// \inst|Add10~5  = CARRY((\inst|dx [1] & ((\inst|x [2]) # (!\inst|Add10~3 ))) # (!\inst|dx [1] & (\inst|x [2] & !\inst|Add10~3 )))

	.dataa(\inst|dx [1]),
	.datab(\inst|x [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~3 ),
	.combout(\inst|Add10~4_combout ),
	.cout(\inst|Add10~5 ));
// synopsys translate_off
defparam \inst|Add10~4 .lut_mask = 16'h698E;
defparam \inst|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y45_N5
dffeas \inst|x[2] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[2] .is_wysiwyg = "true";
defparam \inst|x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N6
cycloneiv_lcell_comb \inst|Add10~6 (
// Equation(s):
// \inst|Add10~6_combout  = (\inst|dx [1] & ((\inst|x [3] & (\inst|Add10~5  & VCC)) # (!\inst|x [3] & (!\inst|Add10~5 )))) # (!\inst|dx [1] & ((\inst|x [3] & (!\inst|Add10~5 )) # (!\inst|x [3] & ((\inst|Add10~5 ) # (GND)))))
// \inst|Add10~7  = CARRY((\inst|dx [1] & (!\inst|x [3] & !\inst|Add10~5 )) # (!\inst|dx [1] & ((!\inst|Add10~5 ) # (!\inst|x [3]))))

	.dataa(\inst|dx [1]),
	.datab(\inst|x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~5 ),
	.combout(\inst|Add10~6_combout ),
	.cout(\inst|Add10~7 ));
// synopsys translate_off
defparam \inst|Add10~6 .lut_mask = 16'h9617;
defparam \inst|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y45_N7
dffeas \inst|x[3] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[3] .is_wysiwyg = "true";
defparam \inst|x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N8
cycloneiv_lcell_comb \inst|Add10~8 (
// Equation(s):
// \inst|Add10~8_combout  = ((\inst|dx [1] $ (\inst|x [4] $ (!\inst|Add10~7 )))) # (GND)
// \inst|Add10~9  = CARRY((\inst|dx [1] & ((\inst|x [4]) # (!\inst|Add10~7 ))) # (!\inst|dx [1] & (\inst|x [4] & !\inst|Add10~7 )))

	.dataa(\inst|dx [1]),
	.datab(\inst|x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~7 ),
	.combout(\inst|Add10~8_combout ),
	.cout(\inst|Add10~9 ));
// synopsys translate_off
defparam \inst|Add10~8 .lut_mask = 16'h698E;
defparam \inst|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y45_N9
dffeas \inst|x[4] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[4] .is_wysiwyg = "true";
defparam \inst|x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N10
cycloneiv_lcell_comb \inst|Add10~10 (
// Equation(s):
// \inst|Add10~10_combout  = (\inst|dx [1] & ((\inst|x [5] & (\inst|Add10~9  & VCC)) # (!\inst|x [5] & (!\inst|Add10~9 )))) # (!\inst|dx [1] & ((\inst|x [5] & (!\inst|Add10~9 )) # (!\inst|x [5] & ((\inst|Add10~9 ) # (GND)))))
// \inst|Add10~11  = CARRY((\inst|dx [1] & (!\inst|x [5] & !\inst|Add10~9 )) # (!\inst|dx [1] & ((!\inst|Add10~9 ) # (!\inst|x [5]))))

	.dataa(\inst|dx [1]),
	.datab(\inst|x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~9 ),
	.combout(\inst|Add10~10_combout ),
	.cout(\inst|Add10~11 ));
// synopsys translate_off
defparam \inst|Add10~10 .lut_mask = 16'h9617;
defparam \inst|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y45_N11
dffeas \inst|x[5] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[5] .is_wysiwyg = "true";
defparam \inst|x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N12
cycloneiv_lcell_comb \inst|Add10~12 (
// Equation(s):
// \inst|Add10~12_combout  = ((\inst|dx [1] $ (\inst|x [6] $ (\inst|Add10~11 )))) # (GND)
// \inst|Add10~13  = CARRY((\inst|dx [1] & ((!\inst|Add10~11 ) # (!\inst|x [6]))) # (!\inst|dx [1] & (!\inst|x [6] & !\inst|Add10~11 )))

	.dataa(\inst|dx [1]),
	.datab(\inst|x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~11 ),
	.combout(\inst|Add10~12_combout ),
	.cout(\inst|Add10~13 ));
// synopsys translate_off
defparam \inst|Add10~12 .lut_mask = 16'h962B;
defparam \inst|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N22
cycloneiv_lcell_comb \inst|x[6]~1 (
// Equation(s):
// \inst|x[6]~1_combout  = !\inst|Add10~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add10~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|x[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|x[6]~1 .lut_mask = 16'h0F0F;
defparam \inst|x[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N17
dffeas \inst|x[6] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|x[6]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[6] .is_wysiwyg = "true";
defparam \inst|x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N14
cycloneiv_lcell_comb \inst|Add10~14 (
// Equation(s):
// \inst|Add10~14_combout  = (\inst|dx [1] & ((\inst|x [7] & (\inst|Add10~13  & VCC)) # (!\inst|x [7] & (!\inst|Add10~13 )))) # (!\inst|dx [1] & ((\inst|x [7] & (!\inst|Add10~13 )) # (!\inst|x [7] & ((\inst|Add10~13 ) # (GND)))))
// \inst|Add10~15  = CARRY((\inst|dx [1] & (!\inst|x [7] & !\inst|Add10~13 )) # (!\inst|dx [1] & ((!\inst|Add10~13 ) # (!\inst|x [7]))))

	.dataa(\inst|dx [1]),
	.datab(\inst|x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~13 ),
	.combout(\inst|Add10~14_combout ),
	.cout(\inst|Add10~15 ));
// synopsys translate_off
defparam \inst|Add10~14 .lut_mask = 16'h9617;
defparam \inst|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y45_N15
dffeas \inst|x[7] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[7] .is_wysiwyg = "true";
defparam \inst|x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N16
cycloneiv_lcell_comb \inst|Add10~16 (
// Equation(s):
// \inst|Add10~16_combout  = ((\inst|x [8] $ (\inst|dx [1] $ (\inst|Add10~15 )))) # (GND)
// \inst|Add10~17  = CARRY((\inst|x [8] & (\inst|dx [1] & !\inst|Add10~15 )) # (!\inst|x [8] & ((\inst|dx [1]) # (!\inst|Add10~15 ))))

	.dataa(\inst|x [8]),
	.datab(\inst|dx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~15 ),
	.combout(\inst|Add10~16_combout ),
	.cout(\inst|Add10~17 ));
// synopsys translate_off
defparam \inst|Add10~16 .lut_mask = 16'h964D;
defparam \inst|Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
cycloneiv_lcell_comb \inst|x[8]~0 (
// Equation(s):
// \inst|x[8]~0_combout  = !\inst|Add10~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add10~16_combout ),
	.cin(gnd),
	.combout(\inst|x[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|x[8]~0 .lut_mask = 16'h00FF;
defparam \inst|x[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N13
dffeas \inst|x[8] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|x[8]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[8] .is_wysiwyg = "true";
defparam \inst|x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N18
cycloneiv_lcell_comb \inst|Add10~18 (
// Equation(s):
// \inst|Add10~18_combout  = (\inst|dx [1] & ((\inst|x [9] & (\inst|Add10~17  & VCC)) # (!\inst|x [9] & (!\inst|Add10~17 )))) # (!\inst|dx [1] & ((\inst|x [9] & (!\inst|Add10~17 )) # (!\inst|x [9] & ((\inst|Add10~17 ) # (GND)))))
// \inst|Add10~19  = CARRY((\inst|dx [1] & (!\inst|x [9] & !\inst|Add10~17 )) # (!\inst|dx [1] & ((!\inst|Add10~17 ) # (!\inst|x [9]))))

	.dataa(\inst|dx [1]),
	.datab(\inst|x [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~17 ),
	.combout(\inst|Add10~18_combout ),
	.cout(\inst|Add10~19 ));
// synopsys translate_off
defparam \inst|Add10~18 .lut_mask = 16'h9617;
defparam \inst|Add10~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y45_N19
dffeas \inst|x[9] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[9] .is_wysiwyg = "true";
defparam \inst|x[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N20
cycloneiv_lcell_comb \inst|Add10~20 (
// Equation(s):
// \inst|Add10~20_combout  = ((\inst|x [10] $ (\inst|dx [1] $ (!\inst|Add10~19 )))) # (GND)
// \inst|Add10~21  = CARRY((\inst|x [10] & ((\inst|dx [1]) # (!\inst|Add10~19 ))) # (!\inst|x [10] & (\inst|dx [1] & !\inst|Add10~19 )))

	.dataa(\inst|x [10]),
	.datab(\inst|dx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~19 ),
	.combout(\inst|Add10~20_combout ),
	.cout(\inst|Add10~21 ));
// synopsys translate_off
defparam \inst|Add10~20 .lut_mask = 16'h698E;
defparam \inst|Add10~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N22
cycloneiv_lcell_comb \inst|Add10~22 (
// Equation(s):
// \inst|Add10~22_combout  = (\inst|x [11] & ((\inst|dx [1] & (\inst|Add10~21  & VCC)) # (!\inst|dx [1] & (!\inst|Add10~21 )))) # (!\inst|x [11] & ((\inst|dx [1] & (!\inst|Add10~21 )) # (!\inst|dx [1] & ((\inst|Add10~21 ) # (GND)))))
// \inst|Add10~23  = CARRY((\inst|x [11] & (!\inst|dx [1] & !\inst|Add10~21 )) # (!\inst|x [11] & ((!\inst|Add10~21 ) # (!\inst|dx [1]))))

	.dataa(\inst|x [11]),
	.datab(\inst|dx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~21 ),
	.combout(\inst|Add10~22_combout ),
	.cout(\inst|Add10~23 ));
// synopsys translate_off
defparam \inst|Add10~22 .lut_mask = 16'h9617;
defparam \inst|Add10~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneiv_lcell_comb \inst|always4~23 (
// Equation(s):
// \inst|always4~23_combout  = (\inst|Add10~20_combout ) # (\inst|Add10~22_combout )

	.dataa(\inst|Add10~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add10~22_combout ),
	.cin(gnd),
	.combout(\inst|always4~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always4~23 .lut_mask = 16'hFFAA;
defparam \inst|always4~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N27
dffeas \inst|x[29] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[29] .is_wysiwyg = "true";
defparam \inst|x[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
cycloneiv_lcell_comb \inst|Add10~24 (
// Equation(s):
// \inst|Add10~24_combout  = ((\inst|x [12] $ (\inst|dx [1] $ (!\inst|Add10~23 )))) # (GND)
// \inst|Add10~25  = CARRY((\inst|x [12] & ((\inst|dx [1]) # (!\inst|Add10~23 ))) # (!\inst|x [12] & (\inst|dx [1] & !\inst|Add10~23 )))

	.dataa(\inst|x [12]),
	.datab(\inst|dx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~23 ),
	.combout(\inst|Add10~24_combout ),
	.cout(\inst|Add10~25 ));
// synopsys translate_off
defparam \inst|Add10~24 .lut_mask = 16'h698E;
defparam \inst|Add10~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y45_N25
dffeas \inst|x[12] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[12] .is_wysiwyg = "true";
defparam \inst|x[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N26
cycloneiv_lcell_comb \inst|Add10~26 (
// Equation(s):
// \inst|Add10~26_combout  = (\inst|x [13] & ((\inst|dx [1] & (\inst|Add10~25  & VCC)) # (!\inst|dx [1] & (!\inst|Add10~25 )))) # (!\inst|x [13] & ((\inst|dx [1] & (!\inst|Add10~25 )) # (!\inst|dx [1] & ((\inst|Add10~25 ) # (GND)))))
// \inst|Add10~27  = CARRY((\inst|x [13] & (!\inst|dx [1] & !\inst|Add10~25 )) # (!\inst|x [13] & ((!\inst|Add10~25 ) # (!\inst|dx [1]))))

	.dataa(\inst|x [13]),
	.datab(\inst|dx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~25 ),
	.combout(\inst|Add10~26_combout ),
	.cout(\inst|Add10~27 ));
// synopsys translate_off
defparam \inst|Add10~26 .lut_mask = 16'h9617;
defparam \inst|Add10~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y45_N27
dffeas \inst|x[13] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[13] .is_wysiwyg = "true";
defparam \inst|x[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N28
cycloneiv_lcell_comb \inst|Add10~28 (
// Equation(s):
// \inst|Add10~28_combout  = ((\inst|x [14] $ (\inst|dx [1] $ (!\inst|Add10~27 )))) # (GND)
// \inst|Add10~29  = CARRY((\inst|x [14] & ((\inst|dx [1]) # (!\inst|Add10~27 ))) # (!\inst|x [14] & (\inst|dx [1] & !\inst|Add10~27 )))

	.dataa(\inst|x [14]),
	.datab(\inst|dx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~27 ),
	.combout(\inst|Add10~28_combout ),
	.cout(\inst|Add10~29 ));
// synopsys translate_off
defparam \inst|Add10~28 .lut_mask = 16'h698E;
defparam \inst|Add10~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y45_N29
dffeas \inst|x[14] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[14] .is_wysiwyg = "true";
defparam \inst|x[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N30
cycloneiv_lcell_comb \inst|Add10~30 (
// Equation(s):
// \inst|Add10~30_combout  = (\inst|x [15] & ((\inst|dx [1] & (\inst|Add10~29  & VCC)) # (!\inst|dx [1] & (!\inst|Add10~29 )))) # (!\inst|x [15] & ((\inst|dx [1] & (!\inst|Add10~29 )) # (!\inst|dx [1] & ((\inst|Add10~29 ) # (GND)))))
// \inst|Add10~31  = CARRY((\inst|x [15] & (!\inst|dx [1] & !\inst|Add10~29 )) # (!\inst|x [15] & ((!\inst|Add10~29 ) # (!\inst|dx [1]))))

	.dataa(\inst|x [15]),
	.datab(\inst|dx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~29 ),
	.combout(\inst|Add10~30_combout ),
	.cout(\inst|Add10~31 ));
// synopsys translate_off
defparam \inst|Add10~30 .lut_mask = 16'h9617;
defparam \inst|Add10~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y45_N31
dffeas \inst|x[15] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[15] .is_wysiwyg = "true";
defparam \inst|x[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
cycloneiv_lcell_comb \inst|Add10~32 (
// Equation(s):
// \inst|Add10~32_combout  = ((\inst|dx [1] $ (\inst|x [16] $ (!\inst|Add10~31 )))) # (GND)
// \inst|Add10~33  = CARRY((\inst|dx [1] & ((\inst|x [16]) # (!\inst|Add10~31 ))) # (!\inst|dx [1] & (\inst|x [16] & !\inst|Add10~31 )))

	.dataa(\inst|dx [1]),
	.datab(\inst|x [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~31 ),
	.combout(\inst|Add10~32_combout ),
	.cout(\inst|Add10~33 ));
// synopsys translate_off
defparam \inst|Add10~32 .lut_mask = 16'h698E;
defparam \inst|Add10~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N1
dffeas \inst|x[16] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[16] .is_wysiwyg = "true";
defparam \inst|x[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
cycloneiv_lcell_comb \inst|Add10~34 (
// Equation(s):
// \inst|Add10~34_combout  = (\inst|dx [1] & ((\inst|x [17] & (\inst|Add10~33  & VCC)) # (!\inst|x [17] & (!\inst|Add10~33 )))) # (!\inst|dx [1] & ((\inst|x [17] & (!\inst|Add10~33 )) # (!\inst|x [17] & ((\inst|Add10~33 ) # (GND)))))
// \inst|Add10~35  = CARRY((\inst|dx [1] & (!\inst|x [17] & !\inst|Add10~33 )) # (!\inst|dx [1] & ((!\inst|Add10~33 ) # (!\inst|x [17]))))

	.dataa(\inst|dx [1]),
	.datab(\inst|x [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~33 ),
	.combout(\inst|Add10~34_combout ),
	.cout(\inst|Add10~35 ));
// synopsys translate_off
defparam \inst|Add10~34 .lut_mask = 16'h9617;
defparam \inst|Add10~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N3
dffeas \inst|x[17] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[17] .is_wysiwyg = "true";
defparam \inst|x[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
cycloneiv_lcell_comb \inst|Add10~36 (
// Equation(s):
// \inst|Add10~36_combout  = ((\inst|dx [1] $ (\inst|x [18] $ (!\inst|Add10~35 )))) # (GND)
// \inst|Add10~37  = CARRY((\inst|dx [1] & ((\inst|x [18]) # (!\inst|Add10~35 ))) # (!\inst|dx [1] & (\inst|x [18] & !\inst|Add10~35 )))

	.dataa(\inst|dx [1]),
	.datab(\inst|x [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~35 ),
	.combout(\inst|Add10~36_combout ),
	.cout(\inst|Add10~37 ));
// synopsys translate_off
defparam \inst|Add10~36 .lut_mask = 16'h698E;
defparam \inst|Add10~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N5
dffeas \inst|x[18] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[18] .is_wysiwyg = "true";
defparam \inst|x[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
cycloneiv_lcell_comb \inst|Add10~38 (
// Equation(s):
// \inst|Add10~38_combout  = (\inst|dx [1] & ((\inst|x [19] & (\inst|Add10~37  & VCC)) # (!\inst|x [19] & (!\inst|Add10~37 )))) # (!\inst|dx [1] & ((\inst|x [19] & (!\inst|Add10~37 )) # (!\inst|x [19] & ((\inst|Add10~37 ) # (GND)))))
// \inst|Add10~39  = CARRY((\inst|dx [1] & (!\inst|x [19] & !\inst|Add10~37 )) # (!\inst|dx [1] & ((!\inst|Add10~37 ) # (!\inst|x [19]))))

	.dataa(\inst|dx [1]),
	.datab(\inst|x [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~37 ),
	.combout(\inst|Add10~38_combout ),
	.cout(\inst|Add10~39 ));
// synopsys translate_off
defparam \inst|Add10~38 .lut_mask = 16'h9617;
defparam \inst|Add10~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N7
dffeas \inst|x[19] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[19] .is_wysiwyg = "true";
defparam \inst|x[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
cycloneiv_lcell_comb \inst|Add10~40 (
// Equation(s):
// \inst|Add10~40_combout  = ((\inst|dx [1] $ (\inst|x [20] $ (!\inst|Add10~39 )))) # (GND)
// \inst|Add10~41  = CARRY((\inst|dx [1] & ((\inst|x [20]) # (!\inst|Add10~39 ))) # (!\inst|dx [1] & (\inst|x [20] & !\inst|Add10~39 )))

	.dataa(\inst|dx [1]),
	.datab(\inst|x [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~39 ),
	.combout(\inst|Add10~40_combout ),
	.cout(\inst|Add10~41 ));
// synopsys translate_off
defparam \inst|Add10~40 .lut_mask = 16'h698E;
defparam \inst|Add10~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N9
dffeas \inst|x[20] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[20] .is_wysiwyg = "true";
defparam \inst|x[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
cycloneiv_lcell_comb \inst|Add10~42 (
// Equation(s):
// \inst|Add10~42_combout  = (\inst|dx [1] & ((\inst|x [21] & (\inst|Add10~41  & VCC)) # (!\inst|x [21] & (!\inst|Add10~41 )))) # (!\inst|dx [1] & ((\inst|x [21] & (!\inst|Add10~41 )) # (!\inst|x [21] & ((\inst|Add10~41 ) # (GND)))))
// \inst|Add10~43  = CARRY((\inst|dx [1] & (!\inst|x [21] & !\inst|Add10~41 )) # (!\inst|dx [1] & ((!\inst|Add10~41 ) # (!\inst|x [21]))))

	.dataa(\inst|dx [1]),
	.datab(\inst|x [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~41 ),
	.combout(\inst|Add10~42_combout ),
	.cout(\inst|Add10~43 ));
// synopsys translate_off
defparam \inst|Add10~42 .lut_mask = 16'h9617;
defparam \inst|Add10~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N11
dffeas \inst|x[21] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[21] .is_wysiwyg = "true";
defparam \inst|x[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
cycloneiv_lcell_comb \inst|Add10~44 (
// Equation(s):
// \inst|Add10~44_combout  = ((\inst|x [22] $ (\inst|dx [1] $ (!\inst|Add10~43 )))) # (GND)
// \inst|Add10~45  = CARRY((\inst|x [22] & ((\inst|dx [1]) # (!\inst|Add10~43 ))) # (!\inst|x [22] & (\inst|dx [1] & !\inst|Add10~43 )))

	.dataa(\inst|x [22]),
	.datab(\inst|dx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~43 ),
	.combout(\inst|Add10~44_combout ),
	.cout(\inst|Add10~45 ));
// synopsys translate_off
defparam \inst|Add10~44 .lut_mask = 16'h698E;
defparam \inst|Add10~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N13
dffeas \inst|x[22] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[22] .is_wysiwyg = "true";
defparam \inst|x[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
cycloneiv_lcell_comb \inst|Add10~46 (
// Equation(s):
// \inst|Add10~46_combout  = (\inst|dx [1] & ((\inst|x [23] & (\inst|Add10~45  & VCC)) # (!\inst|x [23] & (!\inst|Add10~45 )))) # (!\inst|dx [1] & ((\inst|x [23] & (!\inst|Add10~45 )) # (!\inst|x [23] & ((\inst|Add10~45 ) # (GND)))))
// \inst|Add10~47  = CARRY((\inst|dx [1] & (!\inst|x [23] & !\inst|Add10~45 )) # (!\inst|dx [1] & ((!\inst|Add10~45 ) # (!\inst|x [23]))))

	.dataa(\inst|dx [1]),
	.datab(\inst|x [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~45 ),
	.combout(\inst|Add10~46_combout ),
	.cout(\inst|Add10~47 ));
// synopsys translate_off
defparam \inst|Add10~46 .lut_mask = 16'h9617;
defparam \inst|Add10~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N15
dffeas \inst|x[23] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[23] .is_wysiwyg = "true";
defparam \inst|x[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
cycloneiv_lcell_comb \inst|Add10~48 (
// Equation(s):
// \inst|Add10~48_combout  = ((\inst|x [24] $ (\inst|dx [1] $ (!\inst|Add10~47 )))) # (GND)
// \inst|Add10~49  = CARRY((\inst|x [24] & ((\inst|dx [1]) # (!\inst|Add10~47 ))) # (!\inst|x [24] & (\inst|dx [1] & !\inst|Add10~47 )))

	.dataa(\inst|x [24]),
	.datab(\inst|dx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~47 ),
	.combout(\inst|Add10~48_combout ),
	.cout(\inst|Add10~49 ));
// synopsys translate_off
defparam \inst|Add10~48 .lut_mask = 16'h698E;
defparam \inst|Add10~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N17
dffeas \inst|x[24] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[24] .is_wysiwyg = "true";
defparam \inst|x[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
cycloneiv_lcell_comb \inst|Add10~50 (
// Equation(s):
// \inst|Add10~50_combout  = (\inst|dx [1] & ((\inst|x [25] & (\inst|Add10~49  & VCC)) # (!\inst|x [25] & (!\inst|Add10~49 )))) # (!\inst|dx [1] & ((\inst|x [25] & (!\inst|Add10~49 )) # (!\inst|x [25] & ((\inst|Add10~49 ) # (GND)))))
// \inst|Add10~51  = CARRY((\inst|dx [1] & (!\inst|x [25] & !\inst|Add10~49 )) # (!\inst|dx [1] & ((!\inst|Add10~49 ) # (!\inst|x [25]))))

	.dataa(\inst|dx [1]),
	.datab(\inst|x [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~49 ),
	.combout(\inst|Add10~50_combout ),
	.cout(\inst|Add10~51 ));
// synopsys translate_off
defparam \inst|Add10~50 .lut_mask = 16'h9617;
defparam \inst|Add10~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N19
dffeas \inst|x[25] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[25] .is_wysiwyg = "true";
defparam \inst|x[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
cycloneiv_lcell_comb \inst|Add10~52 (
// Equation(s):
// \inst|Add10~52_combout  = ((\inst|x [26] $ (\inst|dx [1] $ (!\inst|Add10~51 )))) # (GND)
// \inst|Add10~53  = CARRY((\inst|x [26] & ((\inst|dx [1]) # (!\inst|Add10~51 ))) # (!\inst|x [26] & (\inst|dx [1] & !\inst|Add10~51 )))

	.dataa(\inst|x [26]),
	.datab(\inst|dx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~51 ),
	.combout(\inst|Add10~52_combout ),
	.cout(\inst|Add10~53 ));
// synopsys translate_off
defparam \inst|Add10~52 .lut_mask = 16'h698E;
defparam \inst|Add10~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N21
dffeas \inst|x[26] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[26] .is_wysiwyg = "true";
defparam \inst|x[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
cycloneiv_lcell_comb \inst|Add10~54 (
// Equation(s):
// \inst|Add10~54_combout  = (\inst|x [27] & ((\inst|dx [1] & (\inst|Add10~53  & VCC)) # (!\inst|dx [1] & (!\inst|Add10~53 )))) # (!\inst|x [27] & ((\inst|dx [1] & (!\inst|Add10~53 )) # (!\inst|dx [1] & ((\inst|Add10~53 ) # (GND)))))
// \inst|Add10~55  = CARRY((\inst|x [27] & (!\inst|dx [1] & !\inst|Add10~53 )) # (!\inst|x [27] & ((!\inst|Add10~53 ) # (!\inst|dx [1]))))

	.dataa(\inst|x [27]),
	.datab(\inst|dx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~53 ),
	.combout(\inst|Add10~54_combout ),
	.cout(\inst|Add10~55 ));
// synopsys translate_off
defparam \inst|Add10~54 .lut_mask = 16'h9617;
defparam \inst|Add10~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N23
dffeas \inst|x[27] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[27] .is_wysiwyg = "true";
defparam \inst|x[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
cycloneiv_lcell_comb \inst|Add10~56 (
// Equation(s):
// \inst|Add10~56_combout  = ((\inst|x [28] $ (\inst|dx [1] $ (!\inst|Add10~55 )))) # (GND)
// \inst|Add10~57  = CARRY((\inst|x [28] & ((\inst|dx [1]) # (!\inst|Add10~55 ))) # (!\inst|x [28] & (\inst|dx [1] & !\inst|Add10~55 )))

	.dataa(\inst|x [28]),
	.datab(\inst|dx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~55 ),
	.combout(\inst|Add10~56_combout ),
	.cout(\inst|Add10~57 ));
// synopsys translate_off
defparam \inst|Add10~56 .lut_mask = 16'h698E;
defparam \inst|Add10~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N25
dffeas \inst|x[28] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[28] .is_wysiwyg = "true";
defparam \inst|x[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
cycloneiv_lcell_comb \inst|Add10~58 (
// Equation(s):
// \inst|Add10~58_combout  = (\inst|x [29] & ((\inst|dx [1] & (\inst|Add10~57  & VCC)) # (!\inst|dx [1] & (!\inst|Add10~57 )))) # (!\inst|x [29] & ((\inst|dx [1] & (!\inst|Add10~57 )) # (!\inst|dx [1] & ((\inst|Add10~57 ) # (GND)))))
// \inst|Add10~59  = CARRY((\inst|x [29] & (!\inst|dx [1] & !\inst|Add10~57 )) # (!\inst|x [29] & ((!\inst|Add10~57 ) # (!\inst|dx [1]))))

	.dataa(\inst|x [29]),
	.datab(\inst|dx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~57 ),
	.combout(\inst|Add10~58_combout ),
	.cout(\inst|Add10~59 ));
// synopsys translate_off
defparam \inst|Add10~58 .lut_mask = 16'h9617;
defparam \inst|Add10~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N29
dffeas \inst|x[30] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[30] .is_wysiwyg = "true";
defparam \inst|x[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
cycloneiv_lcell_comb \inst|Add10~60 (
// Equation(s):
// \inst|Add10~60_combout  = ((\inst|x [30] $ (\inst|dx [1] $ (!\inst|Add10~59 )))) # (GND)
// \inst|Add10~61  = CARRY((\inst|x [30] & ((\inst|dx [1]) # (!\inst|Add10~59 ))) # (!\inst|x [30] & (\inst|dx [1] & !\inst|Add10~59 )))

	.dataa(\inst|x [30]),
	.datab(\inst|dx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add10~59 ),
	.combout(\inst|Add10~60_combout ),
	.cout(\inst|Add10~61 ));
// synopsys translate_off
defparam \inst|Add10~60 .lut_mask = 16'h698E;
defparam \inst|Add10~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y44_N31
dffeas \inst|x[31] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|Add10~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|x [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|x[31] .is_wysiwyg = "true";
defparam \inst|x[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
cycloneiv_lcell_comb \inst|Add10~62 (
// Equation(s):
// \inst|Add10~62_combout  = \inst|x [31] $ (\inst|Add10~61  $ (\inst|dx [1]))

	.dataa(\inst|x [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|dx [1]),
	.cin(\inst|Add10~61 ),
	.combout(\inst|Add10~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add10~62 .lut_mask = 16'hA55A;
defparam \inst|Add10~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N22
cycloneiv_lcell_comb \inst|always4~20_RESYN170 (
// Equation(s):
// \inst|always4~20_RESYN170_BDD171  = (!\inst|Add10~10_combout  & (!\inst|Add10~2_combout  & \inst|x [0]))

	.dataa(\inst|Add10~10_combout ),
	.datab(\inst|Add10~2_combout ),
	.datac(\inst|x [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|always4~20_RESYN170_BDD171 ),
	.cout());
// synopsys translate_off
defparam \inst|always4~20_RESYN170 .lut_mask = 16'h1010;
defparam \inst|always4~20_RESYN170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneiv_lcell_comb \inst|always4~20 (
// Equation(s):
// \inst|always4~20_combout  = (\inst|Add10~18_combout ) # ((!\inst|Add10~8_combout  & (!\inst|Add10~14_combout  & \inst|always4~20_RESYN170_BDD171 )))

	.dataa(\inst|Add10~8_combout ),
	.datab(\inst|Add10~14_combout ),
	.datac(\inst|Add10~18_combout ),
	.datad(\inst|always4~20_RESYN170_BDD171 ),
	.cin(gnd),
	.combout(\inst|always4~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always4~20 .lut_mask = 16'hF1F0;
defparam \inst|always4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N0
cycloneiv_lcell_comb \inst|always4~16 (
// Equation(s):
// \inst|always4~16_combout  = (\inst|Add10~10_combout  & (\inst|Add10~8_combout  & \inst|Add10~12_combout ))

	.dataa(\inst|Add10~10_combout ),
	.datab(gnd),
	.datac(\inst|Add10~8_combout ),
	.datad(\inst|Add10~12_combout ),
	.cin(gnd),
	.combout(\inst|always4~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always4~16 .lut_mask = 16'hA000;
defparam \inst|always4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N28
cycloneiv_lcell_comb \inst|always4~17 (
// Equation(s):
// \inst|always4~17_combout  = (\inst|Add10~18_combout  & (\inst|always4~16_combout  & ((\inst|Add10~6_combout ) # (\inst|Add10~4_combout )))) # (!\inst|Add10~18_combout  & (!\inst|Add10~6_combout  & (!\inst|Add10~4_combout )))

	.dataa(\inst|Add10~6_combout ),
	.datab(\inst|Add10~18_combout ),
	.datac(\inst|Add10~4_combout ),
	.datad(\inst|always4~16_combout ),
	.cin(gnd),
	.combout(\inst|always4~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always4~17 .lut_mask = 16'hC901;
defparam \inst|always4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N30
cycloneiv_lcell_comb \inst|always4~18 (
// Equation(s):
// \inst|always4~18_combout  = (\inst|Add10~16_combout  & (((\inst|Add10~18_combout )))) # (!\inst|Add10~16_combout  & (\inst|always4~17_combout  & ((\inst|Add10~18_combout ) # (!\inst|Add10~12_combout ))))

	.dataa(\inst|Add10~12_combout ),
	.datab(\inst|Add10~18_combout ),
	.datac(\inst|Add10~16_combout ),
	.datad(\inst|always4~17_combout ),
	.cin(gnd),
	.combout(\inst|always4~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always4~18 .lut_mask = 16'hCDC0;
defparam \inst|always4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneiv_lcell_comb \inst|always4~21 (
// Equation(s):
// \inst|always4~21_combout  = (\inst|Add10~56_combout ) # ((\inst|always4~20_combout  & ((\inst|Add10~14_combout ) # (\inst|always4~18_combout ))))

	.dataa(\inst|always4~20_combout ),
	.datab(\inst|Add10~14_combout ),
	.datac(\inst|always4~18_combout ),
	.datad(\inst|Add10~56_combout ),
	.cin(gnd),
	.combout(\inst|always4~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always4~21 .lut_mask = 16'hFFA8;
defparam \inst|always4~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneiv_lcell_comb \inst|always4~22 (
// Equation(s):
// \inst|always4~22_combout  = (\inst|Add10~58_combout ) # ((\inst|Add10~60_combout ) # ((\inst|Add10~62_combout ) # (\inst|always4~21_combout )))

	.dataa(\inst|Add10~58_combout ),
	.datab(\inst|Add10~60_combout ),
	.datac(\inst|Add10~62_combout ),
	.datad(\inst|always4~21_combout ),
	.cin(gnd),
	.combout(\inst|always4~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always4~22 .lut_mask = 16'hFFFE;
defparam \inst|always4~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
cycloneiv_lcell_comb \inst|always4~10_RESYN164 (
// Equation(s):
// \inst|always4~10_RESYN164_BDD165  = (\inst|Add10~32_combout ) # ((\inst|Add10~38_combout ) # ((\inst|Add10~36_combout ) # (\inst|Add10~34_combout )))

	.dataa(\inst|Add10~32_combout ),
	.datab(\inst|Add10~38_combout ),
	.datac(\inst|Add10~36_combout ),
	.datad(\inst|Add10~34_combout ),
	.cin(gnd),
	.combout(\inst|always4~10_RESYN164_BDD165 ),
	.cout());
// synopsys translate_off
defparam \inst|always4~10_RESYN164 .lut_mask = 16'hFFFE;
defparam \inst|always4~10_RESYN164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N24
cycloneiv_lcell_comb \inst|always4~6 (
// Equation(s):
// \inst|always4~6_combout  = (\inst|Add10~26_combout ) # ((\inst|Add10~24_combout ) # ((\inst|Add10~28_combout ) # (\inst|Add10~30_combout )))

	.dataa(\inst|Add10~26_combout ),
	.datab(\inst|Add10~24_combout ),
	.datac(\inst|Add10~28_combout ),
	.datad(\inst|Add10~30_combout ),
	.cin(gnd),
	.combout(\inst|always4~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always4~6 .lut_mask = 16'hFFFE;
defparam \inst|always4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N6
cycloneiv_lcell_comb \inst|always4~10_RESYN166 (
// Equation(s):
// \inst|always4~10_RESYN166_BDD167  = (\inst|Add10~46_combout ) # ((\inst|Add10~40_combout ) # ((\inst|Add10~42_combout ) # (\inst|Add10~44_combout )))

	.dataa(\inst|Add10~46_combout ),
	.datab(\inst|Add10~40_combout ),
	.datac(\inst|Add10~42_combout ),
	.datad(\inst|Add10~44_combout ),
	.cin(gnd),
	.combout(\inst|always4~10_RESYN166_BDD167 ),
	.cout());
// synopsys translate_off
defparam \inst|always4~10_RESYN166 .lut_mask = 16'hFFFE;
defparam \inst|always4~10_RESYN166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneiv_lcell_comb \inst|always4~10_RESYN168 (
// Equation(s):
// \inst|always4~10_RESYN168_BDD169  = (\inst|Add10~50_combout ) # ((\inst|Add10~48_combout ) # ((\inst|Add10~52_combout ) # (\inst|Add10~54_combout )))

	.dataa(\inst|Add10~50_combout ),
	.datab(\inst|Add10~48_combout ),
	.datac(\inst|Add10~52_combout ),
	.datad(\inst|Add10~54_combout ),
	.cin(gnd),
	.combout(\inst|always4~10_RESYN168_BDD169 ),
	.cout());
// synopsys translate_off
defparam \inst|always4~10_RESYN168 .lut_mask = 16'hFFFE;
defparam \inst|always4~10_RESYN168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneiv_lcell_comb \inst|always4~10 (
// Equation(s):
// \inst|always4~10_combout  = (\inst|always4~10_RESYN164_BDD165 ) # ((\inst|always4~6_combout ) # ((\inst|always4~10_RESYN166_BDD167 ) # (\inst|always4~10_RESYN168_BDD169 )))

	.dataa(\inst|always4~10_RESYN164_BDD165 ),
	.datab(\inst|always4~6_combout ),
	.datac(\inst|always4~10_RESYN166_BDD167 ),
	.datad(\inst|always4~10_RESYN168_BDD169 ),
	.cin(gnd),
	.combout(\inst|always4~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always4~10 .lut_mask = 16'hFFFE;
defparam \inst|always4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneiv_lcell_comb \inst|dx[1]~0 (
// Equation(s):
// \inst|dx[1]~0_combout  = \inst|dx [1] $ (((\inst|always4~23_combout ) # ((\inst|always4~22_combout ) # (\inst|always4~10_combout ))))

	.dataa(\inst|always4~23_combout ),
	.datab(\inst|always4~22_combout ),
	.datac(\inst|dx [1]),
	.datad(\inst|always4~10_combout ),
	.cin(gnd),
	.combout(\inst|dx[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dx[1]~0 .lut_mask = 16'h0F1E;
defparam \inst|dx[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N21
dffeas \inst|dx[1] (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|dx[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dx[1] .is_wysiwyg = "true";
defparam \inst|dx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneiv_lcell_comb \inst|color~0 (
// Equation(s):
// \inst|color~0_combout  = (\inst|always4~15_combout ) # ((\inst|always4~5_combout ) # ((\inst|always4~22_combout ) # (\inst|always4~10_combout )))

	.dataa(\inst|always4~15_combout ),
	.datab(\inst|always4~5_combout ),
	.datac(\inst|always4~22_combout ),
	.datad(\inst|always4~10_combout ),
	.cin(gnd),
	.combout(\inst|color~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|color~0 .lut_mask = 16'hFFFE;
defparam \inst|color~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneiv_lcell_comb \inst|color~1 (
// Equation(s):
// \inst|color~1_combout  = \inst|color~q  $ (((\inst|Add10~20_combout ) # ((\inst|Add10~22_combout ) # (\inst|color~0_combout ))))

	.dataa(\inst|Add10~20_combout ),
	.datab(\inst|Add10~22_combout ),
	.datac(\inst|color~q ),
	.datad(\inst|color~0_combout ),
	.cin(gnd),
	.combout(\inst|color~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|color~1 .lut_mask = 16'h0F1E;
defparam \inst|color~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N25
dffeas \inst|color (
	.clk(\inst|cnt[18]~clkctrl_outclk ),
	.d(\inst|color~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|color~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|color .is_wysiwyg = "true";
defparam \inst|color .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N2
cycloneiv_lcell_comb \inst|LessThan6~1 (
// Equation(s):
// \inst|LessThan6~1_cout  = CARRY((!\inst|x [0] & \inst|posx [0]))

	.dataa(\inst|x [0]),
	.datab(\inst|posx [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|LessThan6~1_cout ));
// synopsys translate_off
defparam \inst|LessThan6~1 .lut_mask = 16'h0044;
defparam \inst|LessThan6~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N4
cycloneiv_lcell_comb \inst|LessThan6~3 (
// Equation(s):
// \inst|LessThan6~3_cout  = CARRY((\inst|posx [1] & (\inst|x [1] & !\inst|LessThan6~1_cout )) # (!\inst|posx [1] & ((\inst|x [1]) # (!\inst|LessThan6~1_cout ))))

	.dataa(\inst|posx [1]),
	.datab(\inst|x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan6~1_cout ),
	.combout(),
	.cout(\inst|LessThan6~3_cout ));
// synopsys translate_off
defparam \inst|LessThan6~3 .lut_mask = 16'h004D;
defparam \inst|LessThan6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N6
cycloneiv_lcell_comb \inst|LessThan6~5 (
// Equation(s):
// \inst|LessThan6~5_cout  = CARRY((\inst|posx [2] & ((!\inst|LessThan6~3_cout ) # (!\inst|x [2]))) # (!\inst|posx [2] & (!\inst|x [2] & !\inst|LessThan6~3_cout )))

	.dataa(\inst|posx [2]),
	.datab(\inst|x [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan6~3_cout ),
	.combout(),
	.cout(\inst|LessThan6~5_cout ));
// synopsys translate_off
defparam \inst|LessThan6~5 .lut_mask = 16'h002B;
defparam \inst|LessThan6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N8
cycloneiv_lcell_comb \inst|LessThan6~7 (
// Equation(s):
// \inst|LessThan6~7_cout  = CARRY((\inst|x [3] & ((!\inst|LessThan6~5_cout ) # (!\inst|posx [3]))) # (!\inst|x [3] & (!\inst|posx [3] & !\inst|LessThan6~5_cout )))

	.dataa(\inst|x [3]),
	.datab(\inst|posx [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan6~5_cout ),
	.combout(),
	.cout(\inst|LessThan6~7_cout ));
// synopsys translate_off
defparam \inst|LessThan6~7 .lut_mask = 16'h002B;
defparam \inst|LessThan6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N10
cycloneiv_lcell_comb \inst|LessThan6~9 (
// Equation(s):
// \inst|LessThan6~9_cout  = CARRY((\inst|x [4] & (\inst|posx [4] & !\inst|LessThan6~7_cout )) # (!\inst|x [4] & ((\inst|posx [4]) # (!\inst|LessThan6~7_cout ))))

	.dataa(\inst|x [4]),
	.datab(\inst|posx [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan6~7_cout ),
	.combout(),
	.cout(\inst|LessThan6~9_cout ));
// synopsys translate_off
defparam \inst|LessThan6~9 .lut_mask = 16'h004D;
defparam \inst|LessThan6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N12
cycloneiv_lcell_comb \inst|LessThan6~11 (
// Equation(s):
// \inst|LessThan6~11_cout  = CARRY((\inst|x [5] & ((!\inst|LessThan6~9_cout ) # (!\inst|posx [5]))) # (!\inst|x [5] & (!\inst|posx [5] & !\inst|LessThan6~9_cout )))

	.dataa(\inst|x [5]),
	.datab(\inst|posx [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan6~9_cout ),
	.combout(),
	.cout(\inst|LessThan6~11_cout ));
// synopsys translate_off
defparam \inst|LessThan6~11 .lut_mask = 16'h002B;
defparam \inst|LessThan6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N14
cycloneiv_lcell_comb \inst|LessThan6~13 (
// Equation(s):
// \inst|LessThan6~13_cout  = CARRY((\inst|x [6] & ((\inst|posx [6]) # (!\inst|LessThan6~11_cout ))) # (!\inst|x [6] & (\inst|posx [6] & !\inst|LessThan6~11_cout )))

	.dataa(\inst|x [6]),
	.datab(\inst|posx [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan6~11_cout ),
	.combout(),
	.cout(\inst|LessThan6~13_cout ));
// synopsys translate_off
defparam \inst|LessThan6~13 .lut_mask = 16'h008E;
defparam \inst|LessThan6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N16
cycloneiv_lcell_comb \inst|LessThan6~15 (
// Equation(s):
// \inst|LessThan6~15_cout  = CARRY((\inst|x [7] & ((!\inst|LessThan6~13_cout ) # (!\inst|posx [7]))) # (!\inst|x [7] & (!\inst|posx [7] & !\inst|LessThan6~13_cout )))

	.dataa(\inst|x [7]),
	.datab(\inst|posx [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan6~13_cout ),
	.combout(),
	.cout(\inst|LessThan6~15_cout ));
// synopsys translate_off
defparam \inst|LessThan6~15 .lut_mask = 16'h002B;
defparam \inst|LessThan6~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N18
cycloneiv_lcell_comb \inst|LessThan6~17 (
// Equation(s):
// \inst|LessThan6~17_cout  = CARRY((\inst|posx [8] & ((\inst|x [8]) # (!\inst|LessThan6~15_cout ))) # (!\inst|posx [8] & (\inst|x [8] & !\inst|LessThan6~15_cout )))

	.dataa(\inst|posx [8]),
	.datab(\inst|x [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan6~15_cout ),
	.combout(),
	.cout(\inst|LessThan6~17_cout ));
// synopsys translate_off
defparam \inst|LessThan6~17 .lut_mask = 16'h008E;
defparam \inst|LessThan6~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N20
cycloneiv_lcell_comb \inst|LessThan6~18 (
// Equation(s):
// \inst|LessThan6~18_combout  = (\inst|posx [9] & ((\inst|LessThan6~17_cout ) # (!\inst|x [9]))) # (!\inst|posx [9] & (\inst|LessThan6~17_cout  & !\inst|x [9]))

	.dataa(gnd),
	.datab(\inst|posx [9]),
	.datac(gnd),
	.datad(\inst|x [9]),
	.cin(\inst|LessThan6~17_cout ),
	.combout(\inst|LessThan6~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan6~18 .lut_mask = 16'hC0FC;
defparam \inst|LessThan6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N12
cycloneiv_lcell_comb \inst|always5~10 (
// Equation(s):
// \inst|always5~10_combout  = (!\inst|x [18] & (!\inst|x [16] & (!\inst|x [17] & !\inst|x [19])))

	.dataa(\inst|x [18]),
	.datab(\inst|x [16]),
	.datac(\inst|x [17]),
	.datad(\inst|x [19]),
	.cin(gnd),
	.combout(\inst|always5~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always5~10 .lut_mask = 16'h0001;
defparam \inst|always5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneiv_lcell_comb \inst|always5~11 (
// Equation(s):
// \inst|always5~11_combout  = (!\inst|y [21] & (!\inst|y [20] & (!\inst|y [19] & !\inst|y [18])))

	.dataa(\inst|y [21]),
	.datab(\inst|y [20]),
	.datac(\inst|y [19]),
	.datad(\inst|y [18]),
	.cin(gnd),
	.combout(\inst|always5~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always5~11 .lut_mask = 16'h0001;
defparam \inst|always5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
cycloneiv_lcell_comb \inst|always5~12 (
// Equation(s):
// \inst|always5~12_combout  = (!\inst|y [14] & (!\inst|y [17] & (!\inst|y [16] & !\inst|y [15])))

	.dataa(\inst|y [14]),
	.datab(\inst|y [17]),
	.datac(\inst|y [16]),
	.datad(\inst|y [15]),
	.cin(gnd),
	.combout(\inst|always5~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always5~12 .lut_mask = 16'h0001;
defparam \inst|always5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
cycloneiv_lcell_comb \inst|always5~9 (
// Equation(s):
// \inst|always5~9_combout  = (!\inst|x [21] & (!\inst|x [20] & (!\inst|x [22] & !\inst|x [23])))

	.dataa(\inst|x [21]),
	.datab(\inst|x [20]),
	.datac(\inst|x [22]),
	.datad(\inst|x [23]),
	.cin(gnd),
	.combout(\inst|always5~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always5~9 .lut_mask = 16'h0001;
defparam \inst|always5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
cycloneiv_lcell_comb \inst|always5~13 (
// Equation(s):
// \inst|always5~13_combout  = (\inst|always5~10_combout  & (\inst|always5~11_combout  & (\inst|always5~12_combout  & \inst|always5~9_combout )))

	.dataa(\inst|always5~10_combout ),
	.datab(\inst|always5~11_combout ),
	.datac(\inst|always5~12_combout ),
	.datad(\inst|always5~9_combout ),
	.cin(gnd),
	.combout(\inst|always5~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always5~13 .lut_mask = 16'h8000;
defparam \inst|always5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N12
cycloneiv_lcell_comb \inst|always5~0 (
// Equation(s):
// \inst|always5~0_combout  = (!\inst|y [12] & (!\inst|y [10] & (!\inst|y [13] & !\inst|y [11])))

	.dataa(\inst|y [12]),
	.datab(\inst|y [10]),
	.datac(\inst|y [13]),
	.datad(\inst|y [11]),
	.cin(gnd),
	.combout(\inst|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always5~0 .lut_mask = 16'h0001;
defparam \inst|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
cycloneiv_lcell_comb \inst|always5~2 (
// Equation(s):
// \inst|always5~2_combout  = (!\inst|x [27] & (!\inst|x [24] & (!\inst|x [25] & !\inst|x [26])))

	.dataa(\inst|x [27]),
	.datab(\inst|x [24]),
	.datac(\inst|x [25]),
	.datad(\inst|x [26]),
	.cin(gnd),
	.combout(\inst|always5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always5~2 .lut_mask = 16'h0001;
defparam \inst|always5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
cycloneiv_lcell_comb \inst|always5~1 (
// Equation(s):
// \inst|always5~1_combout  = (!\inst|x [29] & (!\inst|x [28] & (!\inst|x [30] & !\inst|x [31])))

	.dataa(\inst|x [29]),
	.datab(\inst|x [28]),
	.datac(\inst|x [30]),
	.datad(\inst|x [31]),
	.cin(gnd),
	.combout(\inst|always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always5~1 .lut_mask = 16'h0001;
defparam \inst|always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneiv_lcell_comb \inst|always5~5 (
// Equation(s):
// \inst|always5~5_combout  = (!\inst|y [29] & (!\inst|y [28] & (!\inst|y [26] & !\inst|y [27])))

	.dataa(\inst|y [29]),
	.datab(\inst|y [28]),
	.datac(\inst|y [26]),
	.datad(\inst|y [27]),
	.cin(gnd),
	.combout(\inst|always5~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always5~5 .lut_mask = 16'h0001;
defparam \inst|always5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N2
cycloneiv_lcell_comb \inst|always5~3 (
// Equation(s):
// \inst|always5~3_combout  = (!\inst|x [14] & (!\inst|x [15] & (!\inst|x [13] & !\inst|x [12])))

	.dataa(\inst|x [14]),
	.datab(\inst|x [15]),
	.datac(\inst|x [13]),
	.datad(\inst|x [12]),
	.cin(gnd),
	.combout(\inst|always5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always5~3 .lut_mask = 16'h0001;
defparam \inst|always5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneiv_lcell_comb \inst|always5~6 (
// Equation(s):
// \inst|always5~6_combout  = (!\inst|y [22] & (!\inst|y [23] & (!\inst|y [25] & !\inst|y [24])))

	.dataa(\inst|y [22]),
	.datab(\inst|y [23]),
	.datac(\inst|y [25]),
	.datad(\inst|y [24]),
	.cin(gnd),
	.combout(\inst|always5~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always5~6 .lut_mask = 16'h0001;
defparam \inst|always5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N26
cycloneiv_lcell_comb \inst|always5~4 (
// Equation(s):
// \inst|always5~4_combout  = (!\inst|x [10] & (!\inst|x [11] & (!\inst|y [31] & !\inst|y [30])))

	.dataa(\inst|x [10]),
	.datab(\inst|x [11]),
	.datac(\inst|y [31]),
	.datad(\inst|y [30]),
	.cin(gnd),
	.combout(\inst|always5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always5~4 .lut_mask = 16'h0001;
defparam \inst|always5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N28
cycloneiv_lcell_comb \inst|always5~7 (
// Equation(s):
// \inst|always5~7_combout  = (\inst|always5~5_combout  & (\inst|always5~3_combout  & (\inst|always5~6_combout  & \inst|always5~4_combout )))

	.dataa(\inst|always5~5_combout ),
	.datab(\inst|always5~3_combout ),
	.datac(\inst|always5~6_combout ),
	.datad(\inst|always5~4_combout ),
	.cin(gnd),
	.combout(\inst|always5~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always5~7 .lut_mask = 16'h8000;
defparam \inst|always5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N2
cycloneiv_lcell_comb \inst|always5~8 (
// Equation(s):
// \inst|always5~8_combout  = (\inst|always5~0_combout  & (\inst|always5~2_combout  & (\inst|always5~1_combout  & \inst|always5~7_combout )))

	.dataa(\inst|always5~0_combout ),
	.datab(\inst|always5~2_combout ),
	.datac(\inst|always5~1_combout ),
	.datad(\inst|always5~7_combout ),
	.cin(gnd),
	.combout(\inst|always5~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always5~8 .lut_mask = 16'h8000;
defparam \inst|always5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N0
cycloneiv_lcell_comb \inst|LessThan8~1 (
// Equation(s):
// \inst|LessThan8~1_cout  = CARRY((!\inst|x [0] & \inst|posy [0]))

	.dataa(\inst|x [0]),
	.datab(\inst|posy [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|LessThan8~1_cout ));
// synopsys translate_off
defparam \inst|LessThan8~1 .lut_mask = 16'h0044;
defparam \inst|LessThan8~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
cycloneiv_lcell_comb \inst|LessThan8~3 (
// Equation(s):
// \inst|LessThan8~3_cout  = CARRY((\inst|y [1] & ((!\inst|LessThan8~1_cout ) # (!\inst|posy [1]))) # (!\inst|y [1] & (!\inst|posy [1] & !\inst|LessThan8~1_cout )))

	.dataa(\inst|y [1]),
	.datab(\inst|posy [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan8~1_cout ),
	.combout(),
	.cout(\inst|LessThan8~3_cout ));
// synopsys translate_off
defparam \inst|LessThan8~3 .lut_mask = 16'h002B;
defparam \inst|LessThan8~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
cycloneiv_lcell_comb \inst|LessThan8~5 (
// Equation(s):
// \inst|LessThan8~5_cout  = CARRY((\inst|posy [2] & ((!\inst|LessThan8~3_cout ) # (!\inst|y [2]))) # (!\inst|posy [2] & (!\inst|y [2] & !\inst|LessThan8~3_cout )))

	.dataa(\inst|posy [2]),
	.datab(\inst|y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan8~3_cout ),
	.combout(),
	.cout(\inst|LessThan8~5_cout ));
// synopsys translate_off
defparam \inst|LessThan8~5 .lut_mask = 16'h002B;
defparam \inst|LessThan8~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N6
cycloneiv_lcell_comb \inst|LessThan8~7 (
// Equation(s):
// \inst|LessThan8~7_cout  = CARRY((\inst|posy [3] & (\inst|y [3] & !\inst|LessThan8~5_cout )) # (!\inst|posy [3] & ((\inst|y [3]) # (!\inst|LessThan8~5_cout ))))

	.dataa(\inst|posy [3]),
	.datab(\inst|y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan8~5_cout ),
	.combout(),
	.cout(\inst|LessThan8~7_cout ));
// synopsys translate_off
defparam \inst|LessThan8~7 .lut_mask = 16'h004D;
defparam \inst|LessThan8~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
cycloneiv_lcell_comb \inst|LessThan8~9 (
// Equation(s):
// \inst|LessThan8~9_cout  = CARRY((\inst|y [4] & ((\inst|posy [4]) # (!\inst|LessThan8~7_cout ))) # (!\inst|y [4] & (\inst|posy [4] & !\inst|LessThan8~7_cout )))

	.dataa(\inst|y [4]),
	.datab(\inst|posy [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan8~7_cout ),
	.combout(),
	.cout(\inst|LessThan8~9_cout ));
// synopsys translate_off
defparam \inst|LessThan8~9 .lut_mask = 16'h008E;
defparam \inst|LessThan8~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
cycloneiv_lcell_comb \inst|LessThan8~11 (
// Equation(s):
// \inst|LessThan8~11_cout  = CARRY((\inst|y [5] & (!\inst|posy [5] & !\inst|LessThan8~9_cout )) # (!\inst|y [5] & ((!\inst|LessThan8~9_cout ) # (!\inst|posy [5]))))

	.dataa(\inst|y [5]),
	.datab(\inst|posy [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan8~9_cout ),
	.combout(),
	.cout(\inst|LessThan8~11_cout ));
// synopsys translate_off
defparam \inst|LessThan8~11 .lut_mask = 16'h0017;
defparam \inst|LessThan8~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
cycloneiv_lcell_comb \inst|LessThan8~13 (
// Equation(s):
// \inst|LessThan8~13_cout  = CARRY((\inst|y [6] & ((\inst|posy [6]) # (!\inst|LessThan8~11_cout ))) # (!\inst|y [6] & (\inst|posy [6] & !\inst|LessThan8~11_cout )))

	.dataa(\inst|y [6]),
	.datab(\inst|posy [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan8~11_cout ),
	.combout(),
	.cout(\inst|LessThan8~13_cout ));
// synopsys translate_off
defparam \inst|LessThan8~13 .lut_mask = 16'h008E;
defparam \inst|LessThan8~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
cycloneiv_lcell_comb \inst|LessThan8~15 (
// Equation(s):
// \inst|LessThan8~15_cout  = CARRY((\inst|y [7] & (!\inst|posy [7] & !\inst|LessThan8~13_cout )) # (!\inst|y [7] & ((!\inst|LessThan8~13_cout ) # (!\inst|posy [7]))))

	.dataa(\inst|y [7]),
	.datab(\inst|posy [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan8~13_cout ),
	.combout(),
	.cout(\inst|LessThan8~15_cout ));
// synopsys translate_off
defparam \inst|LessThan8~15 .lut_mask = 16'h0017;
defparam \inst|LessThan8~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
cycloneiv_lcell_comb \inst|LessThan8~17 (
// Equation(s):
// \inst|LessThan8~17_cout  = CARRY((\inst|y [8] & (\inst|posy [8] & !\inst|LessThan8~15_cout )) # (!\inst|y [8] & ((\inst|posy [8]) # (!\inst|LessThan8~15_cout ))))

	.dataa(\inst|y [8]),
	.datab(\inst|posy [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan8~15_cout ),
	.combout(),
	.cout(\inst|LessThan8~17_cout ));
// synopsys translate_off
defparam \inst|LessThan8~17 .lut_mask = 16'h004D;
defparam \inst|LessThan8~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
cycloneiv_lcell_comb \inst|LessThan8~18 (
// Equation(s):
// \inst|LessThan8~18_combout  = (\inst|posy [9] & ((\inst|LessThan8~17_cout ) # (!\inst|y [9]))) # (!\inst|posy [9] & (\inst|LessThan8~17_cout  & !\inst|y [9]))

	.dataa(gnd),
	.datab(\inst|posy [9]),
	.datac(gnd),
	.datad(\inst|y [9]),
	.cin(\inst|LessThan8~17_cout ),
	.combout(\inst|LessThan8~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan8~18 .lut_mask = 16'hC0FC;
defparam \inst|LessThan8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N18
cycloneiv_lcell_comb \inst|always5~14 (
// Equation(s):
// \inst|always5~14_combout  = (\inst|LessThan6~18_combout  & (\inst|always5~13_combout  & (\inst|always5~8_combout  & \inst|LessThan8~18_combout )))

	.dataa(\inst|LessThan6~18_combout ),
	.datab(\inst|always5~13_combout ),
	.datac(\inst|always5~8_combout ),
	.datad(\inst|LessThan8~18_combout ),
	.cin(gnd),
	.combout(\inst|always5~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always5~14 .lut_mask = 16'h8000;
defparam \inst|always5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N0
cycloneiv_lcell_comb \inst|data~0 (
// Equation(s):
// \inst|data~0_combout  = (\inst|color~q  & \inst|always5~14_combout )

	.dataa(gnd),
	.datab(\inst|color~q ),
	.datac(gnd),
	.datad(\inst|always5~14_combout ),
	.cin(gnd),
	.combout(\inst|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|data~0 .lut_mask = 16'hCC00;
defparam \inst|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
cycloneiv_lcell_comb \inst|Add11~0 (
// Equation(s):
// \inst|Add11~0_combout  = (\inst|x [2] & (\inst|x [1] $ (VCC))) # (!\inst|x [2] & (\inst|x [1] & VCC))
// \inst|Add11~1  = CARRY((\inst|x [2] & \inst|x [1]))

	.dataa(\inst|x [2]),
	.datab(\inst|x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add11~0_combout ),
	.cout(\inst|Add11~1 ));
// synopsys translate_off
defparam \inst|Add11~0 .lut_mask = 16'h6688;
defparam \inst|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
cycloneiv_lcell_comb \inst|Add11~2 (
// Equation(s):
// \inst|Add11~2_combout  = (\inst|x [3] & (\inst|Add11~1  & VCC)) # (!\inst|x [3] & (!\inst|Add11~1 ))
// \inst|Add11~3  = CARRY((!\inst|x [3] & !\inst|Add11~1 ))

	.dataa(\inst|x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~1 ),
	.combout(\inst|Add11~2_combout ),
	.cout(\inst|Add11~3 ));
// synopsys translate_off
defparam \inst|Add11~2 .lut_mask = 16'hA505;
defparam \inst|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
cycloneiv_lcell_comb \inst|Add11~4 (
// Equation(s):
// \inst|Add11~4_combout  = (\inst|x [4] & (\inst|Add11~3  $ (GND))) # (!\inst|x [4] & (!\inst|Add11~3  & VCC))
// \inst|Add11~5  = CARRY((\inst|x [4] & !\inst|Add11~3 ))

	.dataa(gnd),
	.datab(\inst|x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~3 ),
	.combout(\inst|Add11~4_combout ),
	.cout(\inst|Add11~5 ));
// synopsys translate_off
defparam \inst|Add11~4 .lut_mask = 16'hC30C;
defparam \inst|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
cycloneiv_lcell_comb \inst|Add11~6 (
// Equation(s):
// \inst|Add11~6_combout  = (\inst|x [5] & (!\inst|Add11~5 )) # (!\inst|x [5] & ((\inst|Add11~5 ) # (GND)))
// \inst|Add11~7  = CARRY((!\inst|Add11~5 ) # (!\inst|x [5]))

	.dataa(gnd),
	.datab(\inst|x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~5 ),
	.combout(\inst|Add11~6_combout ),
	.cout(\inst|Add11~7 ));
// synopsys translate_off
defparam \inst|Add11~6 .lut_mask = 16'h3C3F;
defparam \inst|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
cycloneiv_lcell_comb \inst|Add11~8 (
// Equation(s):
// \inst|Add11~8_combout  = (\inst|x [6] & (!\inst|Add11~7  & VCC)) # (!\inst|x [6] & (\inst|Add11~7  $ (GND)))
// \inst|Add11~9  = CARRY((!\inst|x [6] & !\inst|Add11~7 ))

	.dataa(gnd),
	.datab(\inst|x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~7 ),
	.combout(\inst|Add11~8_combout ),
	.cout(\inst|Add11~9 ));
// synopsys translate_off
defparam \inst|Add11~8 .lut_mask = 16'h3C03;
defparam \inst|Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
cycloneiv_lcell_comb \inst|Add11~10 (
// Equation(s):
// \inst|Add11~10_combout  = (\inst|x [7] & (!\inst|Add11~9 )) # (!\inst|x [7] & ((\inst|Add11~9 ) # (GND)))
// \inst|Add11~11  = CARRY((!\inst|Add11~9 ) # (!\inst|x [7]))

	.dataa(gnd),
	.datab(\inst|x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~9 ),
	.combout(\inst|Add11~10_combout ),
	.cout(\inst|Add11~11 ));
// synopsys translate_off
defparam \inst|Add11~10 .lut_mask = 16'h3C3F;
defparam \inst|Add11~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
cycloneiv_lcell_comb \inst|Add11~12 (
// Equation(s):
// \inst|Add11~12_combout  = (\inst|x [8] & (!\inst|Add11~11  & VCC)) # (!\inst|x [8] & (\inst|Add11~11  $ (GND)))
// \inst|Add11~13  = CARRY((!\inst|x [8] & !\inst|Add11~11 ))

	.dataa(gnd),
	.datab(\inst|x [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~11 ),
	.combout(\inst|Add11~12_combout ),
	.cout(\inst|Add11~13 ));
// synopsys translate_off
defparam \inst|Add11~12 .lut_mask = 16'h3C03;
defparam \inst|Add11~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N16
cycloneiv_lcell_comb \inst|Add11~14 (
// Equation(s):
// \inst|Add11~14_combout  = (\inst|x [9] & (!\inst|Add11~13 )) # (!\inst|x [9] & ((\inst|Add11~13 ) # (GND)))
// \inst|Add11~15  = CARRY((!\inst|Add11~13 ) # (!\inst|x [9]))

	.dataa(gnd),
	.datab(\inst|x [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~13 ),
	.combout(\inst|Add11~14_combout ),
	.cout(\inst|Add11~15 ));
// synopsys translate_off
defparam \inst|Add11~14 .lut_mask = 16'h3C3F;
defparam \inst|Add11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
cycloneiv_lcell_comb \inst|Add11~16 (
// Equation(s):
// \inst|Add11~16_combout  = (\inst|x [10] & (\inst|Add11~15  $ (GND))) # (!\inst|x [10] & (!\inst|Add11~15  & VCC))
// \inst|Add11~17  = CARRY((\inst|x [10] & !\inst|Add11~15 ))

	.dataa(\inst|x [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~15 ),
	.combout(\inst|Add11~16_combout ),
	.cout(\inst|Add11~17 ));
// synopsys translate_off
defparam \inst|Add11~16 .lut_mask = 16'hA50A;
defparam \inst|Add11~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
cycloneiv_lcell_comb \inst|Add11~18 (
// Equation(s):
// \inst|Add11~18_combout  = (\inst|x [11] & (!\inst|Add11~17 )) # (!\inst|x [11] & ((\inst|Add11~17 ) # (GND)))
// \inst|Add11~19  = CARRY((!\inst|Add11~17 ) # (!\inst|x [11]))

	.dataa(gnd),
	.datab(\inst|x [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~17 ),
	.combout(\inst|Add11~18_combout ),
	.cout(\inst|Add11~19 ));
// synopsys translate_off
defparam \inst|Add11~18 .lut_mask = 16'h3C3F;
defparam \inst|Add11~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
cycloneiv_lcell_comb \inst|Add11~20 (
// Equation(s):
// \inst|Add11~20_combout  = (\inst|x [12] & (\inst|Add11~19  $ (GND))) # (!\inst|x [12] & (!\inst|Add11~19  & VCC))
// \inst|Add11~21  = CARRY((\inst|x [12] & !\inst|Add11~19 ))

	.dataa(gnd),
	.datab(\inst|x [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~19 ),
	.combout(\inst|Add11~20_combout ),
	.cout(\inst|Add11~21 ));
// synopsys translate_off
defparam \inst|Add11~20 .lut_mask = 16'hC30C;
defparam \inst|Add11~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
cycloneiv_lcell_comb \inst|Add11~22 (
// Equation(s):
// \inst|Add11~22_combout  = (\inst|x [13] & (!\inst|Add11~21 )) # (!\inst|x [13] & ((\inst|Add11~21 ) # (GND)))
// \inst|Add11~23  = CARRY((!\inst|Add11~21 ) # (!\inst|x [13]))

	.dataa(gnd),
	.datab(\inst|x [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~21 ),
	.combout(\inst|Add11~22_combout ),
	.cout(\inst|Add11~23 ));
// synopsys translate_off
defparam \inst|Add11~22 .lut_mask = 16'h3C3F;
defparam \inst|Add11~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
cycloneiv_lcell_comb \inst|Add11~24 (
// Equation(s):
// \inst|Add11~24_combout  = (\inst|x [14] & (\inst|Add11~23  $ (GND))) # (!\inst|x [14] & (!\inst|Add11~23  & VCC))
// \inst|Add11~25  = CARRY((\inst|x [14] & !\inst|Add11~23 ))

	.dataa(\inst|x [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~23 ),
	.combout(\inst|Add11~24_combout ),
	.cout(\inst|Add11~25 ));
// synopsys translate_off
defparam \inst|Add11~24 .lut_mask = 16'hA50A;
defparam \inst|Add11~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
cycloneiv_lcell_comb \inst|Add11~26 (
// Equation(s):
// \inst|Add11~26_combout  = (\inst|x [15] & (!\inst|Add11~25 )) # (!\inst|x [15] & ((\inst|Add11~25 ) # (GND)))
// \inst|Add11~27  = CARRY((!\inst|Add11~25 ) # (!\inst|x [15]))

	.dataa(\inst|x [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~25 ),
	.combout(\inst|Add11~26_combout ),
	.cout(\inst|Add11~27 ));
// synopsys translate_off
defparam \inst|Add11~26 .lut_mask = 16'h5A5F;
defparam \inst|Add11~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
cycloneiv_lcell_comb \inst|Add11~28 (
// Equation(s):
// \inst|Add11~28_combout  = (\inst|x [16] & (\inst|Add11~27  $ (GND))) # (!\inst|x [16] & (!\inst|Add11~27  & VCC))
// \inst|Add11~29  = CARRY((\inst|x [16] & !\inst|Add11~27 ))

	.dataa(\inst|x [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~27 ),
	.combout(\inst|Add11~28_combout ),
	.cout(\inst|Add11~29 ));
// synopsys translate_off
defparam \inst|Add11~28 .lut_mask = 16'hA50A;
defparam \inst|Add11~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
cycloneiv_lcell_comb \inst|Add11~30 (
// Equation(s):
// \inst|Add11~30_combout  = (\inst|x [17] & (!\inst|Add11~29 )) # (!\inst|x [17] & ((\inst|Add11~29 ) # (GND)))
// \inst|Add11~31  = CARRY((!\inst|Add11~29 ) # (!\inst|x [17]))

	.dataa(\inst|x [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~29 ),
	.combout(\inst|Add11~30_combout ),
	.cout(\inst|Add11~31 ));
// synopsys translate_off
defparam \inst|Add11~30 .lut_mask = 16'h5A5F;
defparam \inst|Add11~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N2
cycloneiv_lcell_comb \inst|Add11~32 (
// Equation(s):
// \inst|Add11~32_combout  = (\inst|x [18] & (\inst|Add11~31  $ (GND))) # (!\inst|x [18] & (!\inst|Add11~31  & VCC))
// \inst|Add11~33  = CARRY((\inst|x [18] & !\inst|Add11~31 ))

	.dataa(\inst|x [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~31 ),
	.combout(\inst|Add11~32_combout ),
	.cout(\inst|Add11~33 ));
// synopsys translate_off
defparam \inst|Add11~32 .lut_mask = 16'hA50A;
defparam \inst|Add11~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N4
cycloneiv_lcell_comb \inst|Add11~34 (
// Equation(s):
// \inst|Add11~34_combout  = (\inst|x [19] & (!\inst|Add11~33 )) # (!\inst|x [19] & ((\inst|Add11~33 ) # (GND)))
// \inst|Add11~35  = CARRY((!\inst|Add11~33 ) # (!\inst|x [19]))

	.dataa(\inst|x [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~33 ),
	.combout(\inst|Add11~34_combout ),
	.cout(\inst|Add11~35 ));
// synopsys translate_off
defparam \inst|Add11~34 .lut_mask = 16'h5A5F;
defparam \inst|Add11~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
cycloneiv_lcell_comb \inst|Add11~36 (
// Equation(s):
// \inst|Add11~36_combout  = (\inst|x [20] & (\inst|Add11~35  $ (GND))) # (!\inst|x [20] & (!\inst|Add11~35  & VCC))
// \inst|Add11~37  = CARRY((\inst|x [20] & !\inst|Add11~35 ))

	.dataa(gnd),
	.datab(\inst|x [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~35 ),
	.combout(\inst|Add11~36_combout ),
	.cout(\inst|Add11~37 ));
// synopsys translate_off
defparam \inst|Add11~36 .lut_mask = 16'hC30C;
defparam \inst|Add11~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N8
cycloneiv_lcell_comb \inst|Add11~38 (
// Equation(s):
// \inst|Add11~38_combout  = (\inst|x [21] & (!\inst|Add11~37 )) # (!\inst|x [21] & ((\inst|Add11~37 ) # (GND)))
// \inst|Add11~39  = CARRY((!\inst|Add11~37 ) # (!\inst|x [21]))

	.dataa(gnd),
	.datab(\inst|x [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~37 ),
	.combout(\inst|Add11~38_combout ),
	.cout(\inst|Add11~39 ));
// synopsys translate_off
defparam \inst|Add11~38 .lut_mask = 16'h3C3F;
defparam \inst|Add11~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
cycloneiv_lcell_comb \inst|Add11~40 (
// Equation(s):
// \inst|Add11~40_combout  = (\inst|x [22] & (\inst|Add11~39  $ (GND))) # (!\inst|x [22] & (!\inst|Add11~39  & VCC))
// \inst|Add11~41  = CARRY((\inst|x [22] & !\inst|Add11~39 ))

	.dataa(gnd),
	.datab(\inst|x [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~39 ),
	.combout(\inst|Add11~40_combout ),
	.cout(\inst|Add11~41 ));
// synopsys translate_off
defparam \inst|Add11~40 .lut_mask = 16'hC30C;
defparam \inst|Add11~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
cycloneiv_lcell_comb \inst|Add11~42 (
// Equation(s):
// \inst|Add11~42_combout  = (\inst|x [23] & (!\inst|Add11~41 )) # (!\inst|x [23] & ((\inst|Add11~41 ) # (GND)))
// \inst|Add11~43  = CARRY((!\inst|Add11~41 ) # (!\inst|x [23]))

	.dataa(gnd),
	.datab(\inst|x [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~41 ),
	.combout(\inst|Add11~42_combout ),
	.cout(\inst|Add11~43 ));
// synopsys translate_off
defparam \inst|Add11~42 .lut_mask = 16'h3C3F;
defparam \inst|Add11~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N14
cycloneiv_lcell_comb \inst|Add11~44 (
// Equation(s):
// \inst|Add11~44_combout  = (\inst|x [24] & (\inst|Add11~43  $ (GND))) # (!\inst|x [24] & (!\inst|Add11~43  & VCC))
// \inst|Add11~45  = CARRY((\inst|x [24] & !\inst|Add11~43 ))

	.dataa(gnd),
	.datab(\inst|x [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~43 ),
	.combout(\inst|Add11~44_combout ),
	.cout(\inst|Add11~45 ));
// synopsys translate_off
defparam \inst|Add11~44 .lut_mask = 16'hC30C;
defparam \inst|Add11~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
cycloneiv_lcell_comb \inst|Add11~46 (
// Equation(s):
// \inst|Add11~46_combout  = (\inst|x [25] & (!\inst|Add11~45 )) # (!\inst|x [25] & ((\inst|Add11~45 ) # (GND)))
// \inst|Add11~47  = CARRY((!\inst|Add11~45 ) # (!\inst|x [25]))

	.dataa(\inst|x [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~45 ),
	.combout(\inst|Add11~46_combout ),
	.cout(\inst|Add11~47 ));
// synopsys translate_off
defparam \inst|Add11~46 .lut_mask = 16'h5A5F;
defparam \inst|Add11~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N18
cycloneiv_lcell_comb \inst|Add11~48 (
// Equation(s):
// \inst|Add11~48_combout  = (\inst|x [26] & (\inst|Add11~47  $ (GND))) # (!\inst|x [26] & (!\inst|Add11~47  & VCC))
// \inst|Add11~49  = CARRY((\inst|x [26] & !\inst|Add11~47 ))

	.dataa(\inst|x [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~47 ),
	.combout(\inst|Add11~48_combout ),
	.cout(\inst|Add11~49 ));
// synopsys translate_off
defparam \inst|Add11~48 .lut_mask = 16'hA50A;
defparam \inst|Add11~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
cycloneiv_lcell_comb \inst|Add11~50 (
// Equation(s):
// \inst|Add11~50_combout  = (\inst|x [27] & (!\inst|Add11~49 )) # (!\inst|x [27] & ((\inst|Add11~49 ) # (GND)))
// \inst|Add11~51  = CARRY((!\inst|Add11~49 ) # (!\inst|x [27]))

	.dataa(gnd),
	.datab(\inst|x [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~49 ),
	.combout(\inst|Add11~50_combout ),
	.cout(\inst|Add11~51 ));
// synopsys translate_off
defparam \inst|Add11~50 .lut_mask = 16'h3C3F;
defparam \inst|Add11~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N22
cycloneiv_lcell_comb \inst|Add11~52 (
// Equation(s):
// \inst|Add11~52_combout  = (\inst|x [28] & (\inst|Add11~51  $ (GND))) # (!\inst|x [28] & (!\inst|Add11~51  & VCC))
// \inst|Add11~53  = CARRY((\inst|x [28] & !\inst|Add11~51 ))

	.dataa(\inst|x [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~51 ),
	.combout(\inst|Add11~52_combout ),
	.cout(\inst|Add11~53 ));
// synopsys translate_off
defparam \inst|Add11~52 .lut_mask = 16'hA50A;
defparam \inst|Add11~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
cycloneiv_lcell_comb \inst|Add11~54 (
// Equation(s):
// \inst|Add11~54_combout  = (\inst|x [29] & (!\inst|Add11~53 )) # (!\inst|x [29] & ((\inst|Add11~53 ) # (GND)))
// \inst|Add11~55  = CARRY((!\inst|Add11~53 ) # (!\inst|x [29]))

	.dataa(gnd),
	.datab(\inst|x [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~53 ),
	.combout(\inst|Add11~54_combout ),
	.cout(\inst|Add11~55 ));
// synopsys translate_off
defparam \inst|Add11~54 .lut_mask = 16'h3C3F;
defparam \inst|Add11~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
cycloneiv_lcell_comb \inst|Add11~56 (
// Equation(s):
// \inst|Add11~56_combout  = (\inst|x [30] & (\inst|Add11~55  $ (GND))) # (!\inst|x [30] & (!\inst|Add11~55  & VCC))
// \inst|Add11~57  = CARRY((\inst|x [30] & !\inst|Add11~55 ))

	.dataa(gnd),
	.datab(\inst|x [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add11~55 ),
	.combout(\inst|Add11~56_combout ),
	.cout(\inst|Add11~57 ));
// synopsys translate_off
defparam \inst|Add11~56 .lut_mask = 16'hC30C;
defparam \inst|Add11~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
cycloneiv_lcell_comb \inst|Add11~58 (
// Equation(s):
// \inst|Add11~58_combout  = \inst|Add11~57  $ (\inst|x [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|x [31]),
	.cin(\inst|Add11~57 ),
	.combout(\inst|Add11~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add11~58 .lut_mask = 16'h0FF0;
defparam \inst|Add11~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N28
cycloneiv_lcell_comb \inst|LessThan7~26 (
// Equation(s):
// \inst|LessThan7~26_combout  = (\inst|Add11~52_combout ) # (\inst|Add11~54_combout )

	.dataa(gnd),
	.datab(\inst|Add11~52_combout ),
	.datac(gnd),
	.datad(\inst|Add11~54_combout ),
	.cin(gnd),
	.combout(\inst|LessThan7~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan7~26 .lut_mask = 16'hFFCC;
defparam \inst|LessThan7~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N4
cycloneiv_lcell_comb \inst|LessThan7~1 (
// Equation(s):
// \inst|LessThan7~1_cout  = CARRY((!\inst|posx [0] & \inst|x [0]))

	.dataa(\inst|posx [0]),
	.datab(\inst|x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|LessThan7~1_cout ));
// synopsys translate_off
defparam \inst|LessThan7~1 .lut_mask = 16'h0044;
defparam \inst|LessThan7~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N6
cycloneiv_lcell_comb \inst|LessThan7~3 (
// Equation(s):
// \inst|LessThan7~3_cout  = CARRY((\inst|x [1] & ((\inst|posx [1]) # (!\inst|LessThan7~1_cout ))) # (!\inst|x [1] & (\inst|posx [1] & !\inst|LessThan7~1_cout )))

	.dataa(\inst|x [1]),
	.datab(\inst|posx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan7~1_cout ),
	.combout(),
	.cout(\inst|LessThan7~3_cout ));
// synopsys translate_off
defparam \inst|LessThan7~3 .lut_mask = 16'h008E;
defparam \inst|LessThan7~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N8
cycloneiv_lcell_comb \inst|LessThan7~5 (
// Equation(s):
// \inst|LessThan7~5_cout  = CARRY((\inst|Add11~0_combout  & ((!\inst|LessThan7~3_cout ) # (!\inst|posx [2]))) # (!\inst|Add11~0_combout  & (!\inst|posx [2] & !\inst|LessThan7~3_cout )))

	.dataa(\inst|Add11~0_combout ),
	.datab(\inst|posx [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan7~3_cout ),
	.combout(),
	.cout(\inst|LessThan7~5_cout ));
// synopsys translate_off
defparam \inst|LessThan7~5 .lut_mask = 16'h002B;
defparam \inst|LessThan7~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N10
cycloneiv_lcell_comb \inst|LessThan7~7 (
// Equation(s):
// \inst|LessThan7~7_cout  = CARRY((\inst|Add11~2_combout  & (\inst|posx [3] & !\inst|LessThan7~5_cout )) # (!\inst|Add11~2_combout  & ((\inst|posx [3]) # (!\inst|LessThan7~5_cout ))))

	.dataa(\inst|Add11~2_combout ),
	.datab(\inst|posx [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan7~5_cout ),
	.combout(),
	.cout(\inst|LessThan7~7_cout ));
// synopsys translate_off
defparam \inst|LessThan7~7 .lut_mask = 16'h004D;
defparam \inst|LessThan7~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N12
cycloneiv_lcell_comb \inst|LessThan7~9 (
// Equation(s):
// \inst|LessThan7~9_cout  = CARRY((\inst|posx [4] & (\inst|Add11~4_combout  & !\inst|LessThan7~7_cout )) # (!\inst|posx [4] & ((\inst|Add11~4_combout ) # (!\inst|LessThan7~7_cout ))))

	.dataa(\inst|posx [4]),
	.datab(\inst|Add11~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan7~7_cout ),
	.combout(),
	.cout(\inst|LessThan7~9_cout ));
// synopsys translate_off
defparam \inst|LessThan7~9 .lut_mask = 16'h004D;
defparam \inst|LessThan7~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N14
cycloneiv_lcell_comb \inst|LessThan7~11 (
// Equation(s):
// \inst|LessThan7~11_cout  = CARRY((\inst|posx [5] & ((!\inst|LessThan7~9_cout ) # (!\inst|Add11~6_combout ))) # (!\inst|posx [5] & (!\inst|Add11~6_combout  & !\inst|LessThan7~9_cout )))

	.dataa(\inst|posx [5]),
	.datab(\inst|Add11~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan7~9_cout ),
	.combout(),
	.cout(\inst|LessThan7~11_cout ));
// synopsys translate_off
defparam \inst|LessThan7~11 .lut_mask = 16'h002B;
defparam \inst|LessThan7~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
cycloneiv_lcell_comb \inst|LessThan7~13 (
// Equation(s):
// \inst|LessThan7~13_cout  = CARRY((\inst|posx [6] & (\inst|Add11~8_combout  & !\inst|LessThan7~11_cout )) # (!\inst|posx [6] & ((\inst|Add11~8_combout ) # (!\inst|LessThan7~11_cout ))))

	.dataa(\inst|posx [6]),
	.datab(\inst|Add11~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan7~11_cout ),
	.combout(),
	.cout(\inst|LessThan7~13_cout ));
// synopsys translate_off
defparam \inst|LessThan7~13 .lut_mask = 16'h004D;
defparam \inst|LessThan7~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N18
cycloneiv_lcell_comb \inst|LessThan7~15 (
// Equation(s):
// \inst|LessThan7~15_cout  = CARRY((\inst|posx [7] & ((!\inst|LessThan7~13_cout ) # (!\inst|Add11~10_combout ))) # (!\inst|posx [7] & (!\inst|Add11~10_combout  & !\inst|LessThan7~13_cout )))

	.dataa(\inst|posx [7]),
	.datab(\inst|Add11~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan7~13_cout ),
	.combout(),
	.cout(\inst|LessThan7~15_cout ));
// synopsys translate_off
defparam \inst|LessThan7~15 .lut_mask = 16'h002B;
defparam \inst|LessThan7~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N20
cycloneiv_lcell_comb \inst|LessThan7~17 (
// Equation(s):
// \inst|LessThan7~17_cout  = CARRY((\inst|posx [8] & (\inst|Add11~12_combout  & !\inst|LessThan7~15_cout )) # (!\inst|posx [8] & ((\inst|Add11~12_combout ) # (!\inst|LessThan7~15_cout ))))

	.dataa(\inst|posx [8]),
	.datab(\inst|Add11~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan7~15_cout ),
	.combout(),
	.cout(\inst|LessThan7~17_cout ));
// synopsys translate_off
defparam \inst|LessThan7~17 .lut_mask = 16'h004D;
defparam \inst|LessThan7~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N22
cycloneiv_lcell_comb \inst|LessThan7~18 (
// Equation(s):
// \inst|LessThan7~18_combout  = (\inst|posx [9] & (\inst|LessThan7~17_cout  & \inst|Add11~14_combout )) # (!\inst|posx [9] & ((\inst|LessThan7~17_cout ) # (\inst|Add11~14_combout )))

	.dataa(gnd),
	.datab(\inst|posx [9]),
	.datac(gnd),
	.datad(\inst|Add11~14_combout ),
	.cin(\inst|LessThan7~17_cout ),
	.combout(\inst|LessThan7~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan7~18 .lut_mask = 16'hF330;
defparam \inst|LessThan7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N26
cycloneiv_lcell_comb \inst|LessThan7~20 (
// Equation(s):
// \inst|LessThan7~20_combout  = (\inst|Add11~18_combout ) # ((\inst|Add11~16_combout ) # ((\inst|LessThan7~18_combout ) # (\inst|Add11~20_combout )))

	.dataa(\inst|Add11~18_combout ),
	.datab(\inst|Add11~16_combout ),
	.datac(\inst|LessThan7~18_combout ),
	.datad(\inst|Add11~20_combout ),
	.cin(gnd),
	.combout(\inst|LessThan7~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan7~20 .lut_mask = 16'hFFFE;
defparam \inst|LessThan7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N0
cycloneiv_lcell_comb \inst|LessThan7~21 (
// Equation(s):
// \inst|LessThan7~21_combout  = (\inst|Add11~28_combout ) # ((\inst|Add11~22_combout ) # ((\inst|Add11~24_combout ) # (\inst|Add11~26_combout )))

	.dataa(\inst|Add11~28_combout ),
	.datab(\inst|Add11~22_combout ),
	.datac(\inst|Add11~24_combout ),
	.datad(\inst|Add11~26_combout ),
	.cin(gnd),
	.combout(\inst|LessThan7~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan7~21 .lut_mask = 16'hFFFE;
defparam \inst|LessThan7~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N30
cycloneiv_lcell_comb \inst|LessThan7~22 (
// Equation(s):
// \inst|LessThan7~22_combout  = (\inst|Add11~36_combout ) # ((\inst|Add11~30_combout ) # ((\inst|Add11~34_combout ) # (\inst|Add11~32_combout )))

	.dataa(\inst|Add11~36_combout ),
	.datab(\inst|Add11~30_combout ),
	.datac(\inst|Add11~34_combout ),
	.datad(\inst|Add11~32_combout ),
	.cin(gnd),
	.combout(\inst|LessThan7~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan7~22 .lut_mask = 16'hFFFE;
defparam \inst|LessThan7~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N0
cycloneiv_lcell_comb \inst|LessThan7~23 (
// Equation(s):
// \inst|LessThan7~23_combout  = (\inst|Add11~40_combout ) # ((\inst|LessThan7~21_combout ) # ((\inst|LessThan7~22_combout ) # (\inst|Add11~38_combout )))

	.dataa(\inst|Add11~40_combout ),
	.datab(\inst|LessThan7~21_combout ),
	.datac(\inst|LessThan7~22_combout ),
	.datad(\inst|Add11~38_combout ),
	.cin(gnd),
	.combout(\inst|LessThan7~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan7~23 .lut_mask = 16'hFFFE;
defparam \inst|LessThan7~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N24
cycloneiv_lcell_comb \inst|LessThan7~24 (
// Equation(s):
// \inst|LessThan7~24_combout  = (\inst|Add11~42_combout ) # ((\inst|Add11~44_combout ) # ((\inst|LessThan7~20_combout ) # (\inst|LessThan7~23_combout )))

	.dataa(\inst|Add11~42_combout ),
	.datab(\inst|Add11~44_combout ),
	.datac(\inst|LessThan7~20_combout ),
	.datad(\inst|LessThan7~23_combout ),
	.cin(gnd),
	.combout(\inst|LessThan7~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan7~24 .lut_mask = 16'hFFFE;
defparam \inst|LessThan7~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N12
cycloneiv_lcell_comb \inst|LessThan7~25 (
// Equation(s):
// \inst|LessThan7~25_combout  = (\inst|Add11~48_combout ) # ((\inst|Add11~46_combout ) # ((\inst|Add11~50_combout ) # (\inst|LessThan7~24_combout )))

	.dataa(\inst|Add11~48_combout ),
	.datab(\inst|Add11~46_combout ),
	.datac(\inst|Add11~50_combout ),
	.datad(\inst|LessThan7~24_combout ),
	.cin(gnd),
	.combout(\inst|LessThan7~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan7~25 .lut_mask = 16'hFFFE;
defparam \inst|LessThan7~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N4
cycloneiv_lcell_comb \inst|LessThan7~27 (
// Equation(s):
// \inst|LessThan7~27_combout  = (\inst|Add11~58_combout ) # ((\inst|LessThan7~26_combout ) # ((\inst|Add11~56_combout ) # (\inst|LessThan7~25_combout )))

	.dataa(\inst|Add11~58_combout ),
	.datab(\inst|LessThan7~26_combout ),
	.datac(\inst|Add11~56_combout ),
	.datad(\inst|LessThan7~25_combout ),
	.cin(gnd),
	.combout(\inst|LessThan7~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan7~27 .lut_mask = 16'hFFFE;
defparam \inst|LessThan7~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
cycloneiv_lcell_comb \inst|LessThan9~1 (
// Equation(s):
// \inst|LessThan9~1_cout  = CARRY((\inst|x [0] & !\inst|posy [0]))

	.dataa(\inst|x [0]),
	.datab(\inst|posy [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|LessThan9~1_cout ));
// synopsys translate_off
defparam \inst|LessThan9~1 .lut_mask = 16'h0022;
defparam \inst|LessThan9~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
cycloneiv_lcell_comb \inst|LessThan9~3 (
// Equation(s):
// \inst|LessThan9~3_cout  = CARRY((\inst|posy [1] & ((\inst|y [1]) # (!\inst|LessThan9~1_cout ))) # (!\inst|posy [1] & (\inst|y [1] & !\inst|LessThan9~1_cout )))

	.dataa(\inst|posy [1]),
	.datab(\inst|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan9~1_cout ),
	.combout(),
	.cout(\inst|LessThan9~3_cout ));
// synopsys translate_off
defparam \inst|LessThan9~3 .lut_mask = 16'h008E;
defparam \inst|LessThan9~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneiv_lcell_comb \inst|LessThan9~5 (
// Equation(s):
// \inst|LessThan9~5_cout  = CARRY((\inst|Add12~0_combout  & ((!\inst|LessThan9~3_cout ) # (!\inst|posy [2]))) # (!\inst|Add12~0_combout  & (!\inst|posy [2] & !\inst|LessThan9~3_cout )))

	.dataa(\inst|Add12~0_combout ),
	.datab(\inst|posy [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan9~3_cout ),
	.combout(),
	.cout(\inst|LessThan9~5_cout ));
// synopsys translate_off
defparam \inst|LessThan9~5 .lut_mask = 16'h002B;
defparam \inst|LessThan9~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
cycloneiv_lcell_comb \inst|LessThan9~7 (
// Equation(s):
// \inst|LessThan9~7_cout  = CARRY((\inst|Add12~2_combout  & (\inst|posy [3] & !\inst|LessThan9~5_cout )) # (!\inst|Add12~2_combout  & ((\inst|posy [3]) # (!\inst|LessThan9~5_cout ))))

	.dataa(\inst|Add12~2_combout ),
	.datab(\inst|posy [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan9~5_cout ),
	.combout(),
	.cout(\inst|LessThan9~7_cout ));
// synopsys translate_off
defparam \inst|LessThan9~7 .lut_mask = 16'h004D;
defparam \inst|LessThan9~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneiv_lcell_comb \inst|LessThan9~9 (
// Equation(s):
// \inst|LessThan9~9_cout  = CARRY((\inst|Add12~4_combout  & ((!\inst|LessThan9~7_cout ) # (!\inst|posy [4]))) # (!\inst|Add12~4_combout  & (!\inst|posy [4] & !\inst|LessThan9~7_cout )))

	.dataa(\inst|Add12~4_combout ),
	.datab(\inst|posy [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan9~7_cout ),
	.combout(),
	.cout(\inst|LessThan9~9_cout ));
// synopsys translate_off
defparam \inst|LessThan9~9 .lut_mask = 16'h002B;
defparam \inst|LessThan9~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneiv_lcell_comb \inst|LessThan9~11 (
// Equation(s):
// \inst|LessThan9~11_cout  = CARRY((\inst|posy [5] & ((!\inst|LessThan9~9_cout ) # (!\inst|Add12~6_combout ))) # (!\inst|posy [5] & (!\inst|Add12~6_combout  & !\inst|LessThan9~9_cout )))

	.dataa(\inst|posy [5]),
	.datab(\inst|Add12~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan9~9_cout ),
	.combout(),
	.cout(\inst|LessThan9~11_cout ));
// synopsys translate_off
defparam \inst|LessThan9~11 .lut_mask = 16'h002B;
defparam \inst|LessThan9~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
cycloneiv_lcell_comb \inst|LessThan9~13 (
// Equation(s):
// \inst|LessThan9~13_cout  = CARRY((\inst|posy [6] & (\inst|Add12~8_combout  & !\inst|LessThan9~11_cout )) # (!\inst|posy [6] & ((\inst|Add12~8_combout ) # (!\inst|LessThan9~11_cout ))))

	.dataa(\inst|posy [6]),
	.datab(\inst|Add12~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan9~11_cout ),
	.combout(),
	.cout(\inst|LessThan9~13_cout ));
// synopsys translate_off
defparam \inst|LessThan9~13 .lut_mask = 16'h004D;
defparam \inst|LessThan9~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
cycloneiv_lcell_comb \inst|LessThan9~15 (
// Equation(s):
// \inst|LessThan9~15_cout  = CARRY((\inst|posy [7] & ((!\inst|LessThan9~13_cout ) # (!\inst|Add12~10_combout ))) # (!\inst|posy [7] & (!\inst|Add12~10_combout  & !\inst|LessThan9~13_cout )))

	.dataa(\inst|posy [7]),
	.datab(\inst|Add12~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan9~13_cout ),
	.combout(),
	.cout(\inst|LessThan9~15_cout ));
// synopsys translate_off
defparam \inst|LessThan9~15 .lut_mask = 16'h002B;
defparam \inst|LessThan9~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
cycloneiv_lcell_comb \inst|LessThan9~17 (
// Equation(s):
// \inst|LessThan9~17_cout  = CARRY((\inst|posy [8] & (\inst|Add12~12_combout  & !\inst|LessThan9~15_cout )) # (!\inst|posy [8] & ((\inst|Add12~12_combout ) # (!\inst|LessThan9~15_cout ))))

	.dataa(\inst|posy [8]),
	.datab(\inst|Add12~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan9~15_cout ),
	.combout(),
	.cout(\inst|LessThan9~17_cout ));
// synopsys translate_off
defparam \inst|LessThan9~17 .lut_mask = 16'h004D;
defparam \inst|LessThan9~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
cycloneiv_lcell_comb \inst|LessThan9~18 (
// Equation(s):
// \inst|LessThan9~18_combout  = (\inst|posy [9] & (\inst|LessThan9~17_cout  & \inst|Add12~14_combout )) # (!\inst|posy [9] & ((\inst|LessThan9~17_cout ) # (\inst|Add12~14_combout )))

	.dataa(\inst|posy [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Add12~14_combout ),
	.cin(\inst|LessThan9~17_cout ),
	.combout(\inst|LessThan9~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan9~18 .lut_mask = 16'hF550;
defparam \inst|LessThan9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
cycloneiv_lcell_comb \inst|LessThan9~20 (
// Equation(s):
// \inst|LessThan9~20_combout  = (\inst|Add12~18_combout ) # ((\inst|Add12~16_combout ) # ((\inst|LessThan9~18_combout ) # (\inst|Add12~20_combout )))

	.dataa(\inst|Add12~18_combout ),
	.datab(\inst|Add12~16_combout ),
	.datac(\inst|LessThan9~18_combout ),
	.datad(\inst|Add12~20_combout ),
	.cin(gnd),
	.combout(\inst|LessThan9~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan9~20 .lut_mask = 16'hFFFE;
defparam \inst|LessThan9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
cycloneiv_lcell_comb \inst|LessThan9~21 (
// Equation(s):
// \inst|LessThan9~21_combout  = (\inst|Add12~26_combout ) # ((\inst|Add12~24_combout ) # ((\inst|Add12~22_combout ) # (\inst|LessThan9~20_combout )))

	.dataa(\inst|Add12~26_combout ),
	.datab(\inst|Add12~24_combout ),
	.datac(\inst|Add12~22_combout ),
	.datad(\inst|LessThan9~20_combout ),
	.cin(gnd),
	.combout(\inst|LessThan9~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan9~21 .lut_mask = 16'hFFFE;
defparam \inst|LessThan9~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
cycloneiv_lcell_comb \inst|LessThan9~22 (
// Equation(s):
// \inst|LessThan9~22_combout  = (\inst|Add12~28_combout ) # ((\inst|Add12~32_combout ) # ((\inst|Add12~30_combout ) # (\inst|LessThan9~21_combout )))

	.dataa(\inst|Add12~28_combout ),
	.datab(\inst|Add12~32_combout ),
	.datac(\inst|Add12~30_combout ),
	.datad(\inst|LessThan9~21_combout ),
	.cin(gnd),
	.combout(\inst|LessThan9~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan9~22 .lut_mask = 16'hFFFE;
defparam \inst|LessThan9~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
cycloneiv_lcell_comb \inst|LessThan9~23 (
// Equation(s):
// \inst|LessThan9~23_combout  = (\inst|Add12~34_combout ) # ((\inst|Add12~36_combout ) # ((\inst|Add12~38_combout ) # (\inst|LessThan9~22_combout )))

	.dataa(\inst|Add12~34_combout ),
	.datab(\inst|Add12~36_combout ),
	.datac(\inst|Add12~38_combout ),
	.datad(\inst|LessThan9~22_combout ),
	.cin(gnd),
	.combout(\inst|LessThan9~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan9~23 .lut_mask = 16'hFFFE;
defparam \inst|LessThan9~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
cycloneiv_lcell_comb \inst|LessThan9~24 (
// Equation(s):
// \inst|LessThan9~24_combout  = (\inst|Add12~42_combout ) # ((\inst|Add12~44_combout ) # ((\inst|Add12~40_combout ) # (\inst|LessThan9~23_combout )))

	.dataa(\inst|Add12~42_combout ),
	.datab(\inst|Add12~44_combout ),
	.datac(\inst|Add12~40_combout ),
	.datad(\inst|LessThan9~23_combout ),
	.cin(gnd),
	.combout(\inst|LessThan9~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan9~24 .lut_mask = 16'hFFFE;
defparam \inst|LessThan9~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N20
cycloneiv_lcell_comb \inst|data~1 (
// Equation(s):
// \inst|data~1_combout  = (\inst|data~0_combout  & (\inst|LessThan7~27_combout  & ((\inst|LessThan9~26_combout ) # (\inst|LessThan9~24_combout ))))

	.dataa(\inst|LessThan9~26_combout ),
	.datab(\inst|data~0_combout ),
	.datac(\inst|LessThan7~27_combout ),
	.datad(\inst|LessThan9~24_combout ),
	.cin(gnd),
	.combout(\inst|data~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|data~1 .lut_mask = 16'hC080;
defparam \inst|data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N21
dffeas \inst|data[6] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data[6] .is_wysiwyg = "true";
defparam \inst|data[6] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneiv_clkctrl \inst|swap~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|swap~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|swap~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|swap~clkctrl .clock_type = "global clock";
defparam \inst|swap~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N14
cycloneiv_lcell_comb \inst18|data_1[6] (
// Equation(s):
// \inst18|data_1 [6] = (GLOBAL(\inst|swap~clkctrl_outclk ) & ((\inst|data [6]))) # (!GLOBAL(\inst|swap~clkctrl_outclk ) & (\inst18|data_1 [6]))

	.dataa(gnd),
	.datab(\inst18|data_1 [6]),
	.datac(\inst|data [6]),
	.datad(\inst|swap~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|data_1 [6]),
	.cout());
// synopsys translate_off
defparam \inst18|data_1[6] .lut_mask = 16'hF0CC;
defparam \inst18|data_1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N30
cycloneiv_lcell_comb \inst18|addr_1[0]~6 (
// Equation(s):
// \inst18|addr_1[0]~6_combout  = (\inst|swap~q  & (\inst|posx [0])) # (!\inst|swap~q  & ((\inst7|posx [0])))

	.dataa(\inst|posx [0]),
	.datab(\inst7|posx [0]),
	.datac(gnd),
	.datad(\inst|swap~q ),
	.cin(gnd),
	.combout(\inst18|addr_1[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[0]~6 .lut_mask = 16'hAACC;
defparam \inst18|addr_1[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N26
cycloneiv_lcell_comb \inst18|addr_1[1]~7 (
// Equation(s):
// \inst18|addr_1[1]~7_combout  = (\inst|swap~q  & (\inst|posx [1])) # (!\inst|swap~q  & ((\inst7|posx [1])))

	.dataa(\inst|swap~q ),
	.datab(\inst|posx [1]),
	.datac(\inst7|posx [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_1[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[1]~7 .lut_mask = 16'hD8D8;
defparam \inst18|addr_1[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N10
cycloneiv_lcell_comb \inst18|addr_1[2]~8 (
// Equation(s):
// \inst18|addr_1[2]~8_combout  = (\inst|swap~q  & (\inst|posx [2])) # (!\inst|swap~q  & ((\inst7|posx [2])))

	.dataa(\inst|swap~q ),
	.datab(\inst|posx [2]),
	.datac(\inst7|posx [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_1[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[2]~8 .lut_mask = 16'hD8D8;
defparam \inst18|addr_1[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N26
cycloneiv_lcell_comb \inst18|addr_1[3]~9 (
// Equation(s):
// \inst18|addr_1[3]~9_combout  = (\inst|swap~q  & (\inst|posx [3])) # (!\inst|swap~q  & ((\inst7|posx [3])))

	.dataa(\inst|swap~q ),
	.datab(\inst|posx [3]),
	.datac(\inst7|posx [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_1[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[3]~9 .lut_mask = 16'hD8D8;
defparam \inst18|addr_1[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N2
cycloneiv_lcell_comb \inst18|addr_1[4]~10 (
// Equation(s):
// \inst18|addr_1[4]~10_combout  = (\inst|swap~q  & (\inst|posx [4])) # (!\inst|swap~q  & ((\inst7|posx [4])))

	.dataa(\inst|posx [4]),
	.datab(\inst7|posx [4]),
	.datac(\inst|swap~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_1[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[4]~10 .lut_mask = 16'hACAC;
defparam \inst18|addr_1[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N4
cycloneiv_lcell_comb \inst18|addr_1[5]~11 (
// Equation(s):
// \inst18|addr_1[5]~11_combout  = (\inst|swap~q  & (\inst|posx [5])) # (!\inst|swap~q  & ((\inst7|posx [5])))

	.dataa(\inst|posx [5]),
	.datab(\inst7|posx [5]),
	.datac(\inst|swap~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_1[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[5]~11 .lut_mask = 16'hACAC;
defparam \inst18|addr_1[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N20
cycloneiv_lcell_comb \inst18|addr_1[6]~12 (
// Equation(s):
// \inst18|addr_1[6]~12_combout  = (\inst|swap~q  & (\inst|posx [6])) # (!\inst|swap~q  & ((\inst7|posx [6])))

	.dataa(\inst|posx [6]),
	.datab(\inst7|posx [6]),
	.datac(\inst|swap~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_1[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[6]~12 .lut_mask = 16'hACAC;
defparam \inst18|addr_1[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N20
cycloneiv_lcell_comb \inst18|addr_1[7]~13 (
// Equation(s):
// \inst18|addr_1[7]~13_combout  = (\inst|swap~q  & (\inst|posy [0] $ (((\inst|posx [7]))))) # (!\inst|swap~q  & (((\inst12|Add1~0_combout ))))

	.dataa(\inst|posy [0]),
	.datab(\inst12|Add1~0_combout ),
	.datac(\inst|posx [7]),
	.datad(\inst|swap~q ),
	.cin(gnd),
	.combout(\inst18|addr_1[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[7]~13 .lut_mask = 16'h5ACC;
defparam \inst18|addr_1[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N16
cycloneiv_lcell_comb \inst18|addr_1[8]~14 (
// Equation(s):
// \inst18|addr_1[8]~14_combout  = (\inst|swap~q  & (\inst|Add1~2_combout )) # (!\inst|swap~q  & ((\inst12|Add1~2_combout )))

	.dataa(\inst|swap~q ),
	.datab(gnd),
	.datac(\inst|Add1~2_combout ),
	.datad(\inst12|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst18|addr_1[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[8]~14 .lut_mask = 16'hF5A0;
defparam \inst18|addr_1[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N18
cycloneiv_lcell_comb \inst18|addr_1[9]~15 (
// Equation(s):
// \inst18|addr_1[9]~15_combout  = (\inst|swap~q  & ((\inst|Add1~4_combout ))) # (!\inst|swap~q  & (\inst12|Add1~4_combout ))

	.dataa(\inst|swap~q ),
	.datab(\inst12|Add1~4_combout ),
	.datac(\inst|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_1[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[9]~15 .lut_mask = 16'hE4E4;
defparam \inst18|addr_1[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N2
cycloneiv_lcell_comb \inst18|addr_1[10]~16 (
// Equation(s):
// \inst18|addr_1[10]~16_combout  = (\inst|swap~q  & ((\inst|Add1~6_combout ))) # (!\inst|swap~q  & (\inst12|Add1~6_combout ))

	.dataa(\inst12|Add1~6_combout ),
	.datab(gnd),
	.datac(\inst|swap~q ),
	.datad(\inst|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst18|addr_1[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[10]~16 .lut_mask = 16'hFA0A;
defparam \inst18|addr_1[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N4
cycloneiv_lcell_comb \inst18|addr_1[11]~17 (
// Equation(s):
// \inst18|addr_1[11]~17_combout  = (\inst|swap~q  & ((\inst|Add1~8_combout ))) # (!\inst|swap~q  & (\inst12|Add1~8_combout ))

	.dataa(gnd),
	.datab(\inst|swap~q ),
	.datac(\inst12|Add1~8_combout ),
	.datad(\inst|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst18|addr_1[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[11]~17 .lut_mask = 16'hFC30;
defparam \inst18|addr_1[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N8
cycloneiv_lcell_comb \inst18|addr_1[12]~18 (
// Equation(s):
// \inst18|addr_1[12]~18_combout  = (\inst|swap~q  & (\inst|Add1~10_combout )) # (!\inst|swap~q  & ((\inst12|Add1~10_combout )))

	.dataa(\inst|Add1~10_combout ),
	.datab(\inst12|Add1~10_combout ),
	.datac(\inst|swap~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_1[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_1[12]~18 .lut_mask = 16'hACAC;
defparam \inst18|addr_1[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y26_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5732w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5732w [3] = (!\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[15]~0_combout  & (\inst18|addr_1[13]~1_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst18|addr_1[15]~0_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5732w[3] .lut_mask = 16'h4000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5732w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6493w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3] = (!\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w[1]~0_combout ))

	.dataa(gnd),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w[1]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6493w[3] .lut_mask = 16'h3000;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6493w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y30_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X57_Y47_N17
dffeas \inst17|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|addr_1[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N23
dffeas \inst17|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst17|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N6
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5722w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5722w [3] = (!\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[13]~1_combout  & (\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst18|addr_1[13]~1_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5722w[3] .lut_mask = 16'h1000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5722w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N30
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w[1] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [1] = (\inst18|addr_1[18]~5_combout ) # ((\inst18|addr_1[16]~4_combout ) # ((\inst18|addr_1[17]~3_combout ) # (\inst18|addr_1[13]~1_combout )))

	.dataa(\inst18|addr_1[18]~5_combout ),
	.datab(\inst18|addr_1[16]~4_combout ),
	.datac(\inst18|addr_1[17]~3_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [1]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w[1] .lut_mask = 16'hFFFE;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y44_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6483w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3] = (!\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[15]~0_combout  & !\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [1]))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(gnd),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6483w[3] .lut_mask = 16'h0050;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6483w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y44_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N2
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5742w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5742w [3] = (\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[15]~0_combout  & (!\inst18|addr_1[13]~1_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst18|addr_1[15]~0_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5742w[3] .lut_mask = 16'h0800;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5742w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3] = (\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[15]~0_combout  & !\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [1]))

	.dataa(gnd),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w[3] .lut_mask = 16'h00C0;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y10_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \inst18|addr_1[14]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst18|addr_1[14]~2_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N19
dffeas \inst17|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst17|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = \inst17|altsyncram_component|auto_generated|address_reg_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N21
dffeas \inst17|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \inst17|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~6_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a42~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hFC0A;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~7_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~6_combout  & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # (!\inst17|altsyncram_component|auto_generated|mux2|_~6_combout  & ((\inst17|altsyncram_component|auto_generated|ram_block1a51~portadataout ))))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~6_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hAFC0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5692w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5692w [3] = (\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout )))

	.dataa(\inst18|addr_1[13]~1_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5692w[3] .lut_mask = 16'h0200;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5692w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6453w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3] = (!\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w[1]~0_combout ))

	.dataa(gnd),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w[1]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6453w[3] .lut_mask = 16'h0300;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6453w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y33_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5712w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5712w [3] = (\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[15]~0_combout  & (\inst18|addr_1[13]~1_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst18|addr_1[15]~0_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5712w[3] .lut_mask = 16'h2000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5712w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N28
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6473w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3] = (\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w[1]~0_combout ))

	.dataa(gnd),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w[1]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6473w[3] .lut_mask = 16'h0C00;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6473w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y27_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N6
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5675w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5675w [3] = (!\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout )))

	.dataa(\inst18|addr_1[13]~1_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5675w[3] .lut_mask = 16'h0100;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5675w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N28
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6436w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3] = (!\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[15]~0_combout  & !\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [1]))

	.dataa(gnd),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6436w[3] .lut_mask = 16'h0003;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6436w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y37_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X33_Y41_N28
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5702w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5702w [3] = (\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst18|addr_1[13]~1_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5702w[3] .lut_mask = 16'h0200;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5702w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y44_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6463w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3] = (\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[15]~0_combout  & !\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [1]))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(gnd),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6463w[3] .lut_mask = 16'h000A;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6463w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y44_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~4_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hFC0A;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~5_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~4_combout  & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~4_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~4_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hCFA0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N2
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~10_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~8_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~7_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~9_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~5_combout )))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// (\inst17|altsyncram_component|auto_generated|mux2|_~9_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~5_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hECA0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout  = (!\inst|Add1~20_combout  & (\inst|Add1~18_combout  & (!\inst|Add1~22_combout  & \inst|swap~q )))

	.dataa(\inst|Add1~20_combout ),
	.datab(\inst|Add1~18_combout ),
	.datac(\inst|Add1~22_combout ),
	.datad(\inst|swap~q ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0 .lut_mask = 16'h0400;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5826w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5826w [3] = (\inst18|addr_1[15]~0_combout  & (\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[14]~2_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[13]~1_combout ),
	.datac(\inst18|addr_1[14]~2_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5826w[3] .lut_mask = 16'h0800;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5826w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N10
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout  = (!\inst18|addr_1[18]~5_combout  & (!\inst18|addr_1[17]~3_combout  & \inst18|addr_1[16]~4_combout ))

	.dataa(gnd),
	.datab(\inst18|addr_1[18]~5_combout ),
	.datac(\inst18|addr_1[17]~3_combout ),
	.datad(\inst18|addr_1[16]~4_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2 .lut_mask = 16'h0300;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6588w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3] = (\inst18|addr_1[15]~0_combout  & (!\inst18|addr_1[14]~2_combout  & (\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout  & 
// \inst18|addr_1[13]~1_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6588w[3] .lut_mask = 16'h2000;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6588w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y11_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N8
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5846w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5846w [3] = (\inst18|addr_1[14]~2_combout  & (\inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout  & (\inst18|addr_1[15]~0_combout  & \inst18|addr_1[13]~1_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5846w[3] .lut_mask = 16'h8000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5846w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N10
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6608w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3] = (\inst18|addr_1[15]~0_combout  & (\inst18|addr_1[14]~2_combout  & (\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout  & \inst18|addr_1[13]~1_combout 
// )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6608w[3] .lut_mask = 16'h8000;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6608w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y33_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N8
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~21_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a141~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a123~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hE020;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5806w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5806w [3] = (\inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout  & (\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[15]~0_combout  & \inst18|addr_1[13]~1_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5806w[3] .lut_mask = 16'h0800;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5806w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6568w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3] = (!\inst18|addr_1[15]~0_combout  & (\inst18|addr_1[14]~2_combout  & (\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout  & 
// \inst18|addr_1[13]~1_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6568w[3] .lut_mask = 16'h4000;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6568w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y10_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N4
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5796w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5796w [3] = (\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst18|addr_1[13]~1_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5796w[3] .lut_mask = 16'h0200;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5796w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6558w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3] = (!\inst18|addr_1[15]~0_combout  & (\inst18|addr_1[14]~2_combout  & (\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout  & 
// !\inst18|addr_1[13]~1_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6558w[3] .lut_mask = 16'h0040;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6558w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y10_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~17_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a105~portadataout )) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a96~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hB800;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N0
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5775w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5775w [3] = (!\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst18|addr_1[13]~1_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5775w[3] .lut_mask = 16'h0100;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5775w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N26
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6537w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3] = (!\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[15]~0_combout  & 
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst18|addr_1[13]~1_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6537w[3] .lut_mask = 16'h0100;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6537w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y42_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N6
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5786w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5786w [3] = (\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[15]~0_combout  & (!\inst18|addr_1[14]~2_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout )))

	.dataa(\inst18|addr_1[13]~1_combout ),
	.datab(\inst18|addr_1[15]~0_combout ),
	.datac(\inst18|addr_1[14]~2_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5786w[3] .lut_mask = 16'h0200;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5786w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N0
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6548w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3] = (!\inst18|addr_1[15]~0_combout  & (!\inst18|addr_1[14]~2_combout  & (\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout  & 
// \inst18|addr_1[13]~1_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6548w[3] .lut_mask = 16'h1000;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6548w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y22_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~18_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a78~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'h3210;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~19_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~17_combout ) # 
// (\inst17|altsyncram_component|auto_generated|mux2|_~18_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'h5550;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N8
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5836w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5836w [3] = (\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[13]~1_combout  & (\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst18|addr_1[13]~1_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5836w[3] .lut_mask = 16'h2000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5836w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N30
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6598w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3] = (\inst18|addr_1[15]~0_combout  & (\inst18|addr_1[14]~2_combout  & (\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout  & 
// !\inst18|addr_1[13]~1_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6598w[3] .lut_mask = 16'h0080;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6598w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y14_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5816w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5816w [3] = (\inst18|addr_1[15]~0_combout  & (!\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[14]~2_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[13]~1_combout ),
	.datac(\inst18|addr_1[14]~2_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5816w[3] .lut_mask = 16'h0200;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5816w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y20_N26
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6578w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3] = (\inst18|addr_1[15]~0_combout  & (!\inst18|addr_1[14]~2_combout  & (\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout  & 
// !\inst18|addr_1[13]~1_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6578w[3] .lut_mask = 16'h0020;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6578w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y6_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N28
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~20_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a132~portadataout )) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a114~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'h5140;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N10
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~22_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~19_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~21_combout ) # (\inst17|altsyncram_component|auto_generated|mux2|_~20_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hFAF8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N20
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~11_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [3] & \inst17|altsyncram_component|auto_generated|out_address_reg_a [5])

	.dataa(gnd),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'h3030;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y47_N8
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout  = (!\inst|Add1~18_combout  & (\inst|Add1~22_combout  & (\inst|swap~q  & !\inst|Add1~20_combout )))

	.dataa(\inst|Add1~18_combout ),
	.datab(\inst|Add1~22_combout ),
	.datac(\inst|swap~q ),
	.datad(\inst|Add1~20_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0 .lut_mask = 16'h0040;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N4
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode6075w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode6075w [3] = (!\inst18|addr_1[15]~0_combout  & (\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[13]~1_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6075w[3] .lut_mask = 16'h0400;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6075w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout  = (!\inst18|addr_1[16]~4_combout  & (!\inst18|addr_1[17]~3_combout  & \inst18|addr_1[18]~5_combout ))

	.dataa(gnd),
	.datab(\inst18|addr_1[16]~4_combout ),
	.datac(\inst18|addr_1[17]~3_combout ),
	.datad(\inst18|addr_1[18]~5_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0 .lut_mask = 16'h0300;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y28_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6840w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3] = (\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout  & (!\inst18|addr_1[15]~0_combout  & (\inst18|addr_1[14]~2_combout  & 
// !\inst18|addr_1[13]~1_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout ),
	.datab(\inst18|addr_1[15]~0_combout ),
	.datac(\inst18|addr_1[14]~2_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6840w[3] .lut_mask = 16'h0020;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6840w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y44_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a312 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a312 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N6
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode6054w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode6054w [3] = (\inst17|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout  & (!\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[15]~0_combout  & !\inst18|addr_1[13]~1_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6054w[3] .lut_mask = 16'h0002;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6054w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y28_N26
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6819w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3] = (\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout  & (!\inst18|addr_1[15]~0_combout  & (!\inst18|addr_1[14]~2_combout  & 
// !\inst18|addr_1[13]~1_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout ),
	.datab(\inst18|addr_1[15]~0_combout ),
	.datac(\inst18|addr_1[14]~2_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6819w[3] .lut_mask = 16'h0002;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6819w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y29_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a294 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a294 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N26
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~14_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a312~portadataout ) # 
// ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst17|altsyncram_component|auto_generated|ram_block1a294~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a312~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a294~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hADA8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode6065w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode6065w [3] = (!\inst18|addr_1[15]~0_combout  & (!\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[13]~1_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6065w[3] .lut_mask = 16'h1000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6065w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y28_N8
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6830w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3] = (\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout  & (!\inst18|addr_1[15]~0_combout  & (!\inst18|addr_1[14]~2_combout  & 
// \inst18|addr_1[13]~1_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout ),
	.datab(\inst18|addr_1[15]~0_combout ),
	.datac(\inst18|addr_1[14]~2_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6830w[3] .lut_mask = 16'h0200;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6830w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y6_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a303 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a303 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N8
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode6085w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode6085w [3] = (!\inst18|addr_1[15]~0_combout  & (\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[13]~1_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6085w[3] .lut_mask = 16'h4000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6085w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y28_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6850w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3] = (\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout  & (!\inst18|addr_1[15]~0_combout  & (\inst18|addr_1[14]~2_combout  & 
// \inst18|addr_1[13]~1_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout ),
	.datab(\inst18|addr_1[15]~0_combout ),
	.datac(\inst18|addr_1[14]~2_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6850w[3] .lut_mask = 16'h2000;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6850w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y33_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a321 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a321_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a321 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N8
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~15_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~14_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a321~portadataout ) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~14_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a303~portadataout  & 
// (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a303~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a321~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hEA4A;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode6105w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode6105w [3] = (\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[14]~2_combout  & (\inst17|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout  & \inst18|addr_1[15]~0_combout )))

	.dataa(\inst18|addr_1[13]~1_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout ),
	.datad(\inst18|addr_1[15]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode6105w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6105w[3] .lut_mask = 16'h2000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6105w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N30
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6870w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6870w [3] = (\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[14]~2_combout  & (\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout  & 
// \inst18|addr_1[15]~0_combout )))

	.dataa(\inst18|addr_1[13]~1_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout ),
	.datad(\inst18|addr_1[15]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6870w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6870w[3] .lut_mask = 16'h2000;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6870w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y33_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a339 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6105w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6870w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6],\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,\inst18|addr_1[4]~10_combout ,
\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a339_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .port_a_address_width = 12;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .port_a_data_width = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .port_a_last_address = 4095;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .port_b_address_width = 12;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .port_b_data_width = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a339 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N30
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~12_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & !\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'h00AA;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N2
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode6095w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode6095w [3] = (!\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[14]~2_combout  & (\inst17|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout  & \inst18|addr_1[15]~0_combout )))

	.dataa(\inst18|addr_1[13]~1_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout ),
	.datad(\inst18|addr_1[15]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6095w[3] .lut_mask = 16'h1000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6095w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6860w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3] = (!\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[14]~2_combout  & (\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout  & 
// \inst18|addr_1[15]~0_combout )))

	.dataa(\inst18|addr_1[13]~1_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout ),
	.datad(\inst18|addr_1[15]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6860w[3] .lut_mask = 16'h1000;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6860w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y40_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a330 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a330_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a330 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~13_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a339~portadataout )) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a330~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a339~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a330~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hB080;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~16_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~11_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~13_combout ) # 
// ((!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & \inst17|altsyncram_component|auto_generated|mux2|_~15_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hCC40;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~24_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~10_combout ) # ((\inst17|altsyncram_component|auto_generated|mux2|_~16_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~23_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~22_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hFFEC;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y72_N22
cycloneiv_lcell_comb \inst7|LessThan4~2 (
// Equation(s):
// \inst7|LessThan4~2_combout  = ((\inst7|LessThan4~1_combout  & ((!\inst4|count [0]) # (!\inst7|LessThan1~0_combout )))) # (!\inst4|count [7])

	.dataa(\inst7|LessThan1~0_combout ),
	.datab(\inst4|count [7]),
	.datac(\inst4|count [0]),
	.datad(\inst7|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\inst7|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan4~2 .lut_mask = 16'h7F33;
defparam \inst7|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y72_N2
cycloneiv_lcell_comb \inst7|always1~0 (
// Equation(s):
// \inst7|always1~0_combout  = (!\inst7|LessThan1~2_combout  & (!\inst7|always0~2_combout  & ((!\inst7|LessThan4~0_combout ) # (!\inst7|LessThan4~2_combout ))))

	.dataa(\inst7|LessThan4~2_combout ),
	.datab(\inst7|LessThan1~2_combout ),
	.datac(\inst7|LessThan4~0_combout ),
	.datad(\inst7|always0~2_combout ),
	.cin(gnd),
	.combout(\inst7|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|always1~0 .lut_mask = 16'h0013;
defparam \inst7|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y72_N3
dffeas \inst7|ready (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|ready .is_wysiwyg = "true";
defparam \inst7|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N12
cycloneiv_lcell_comb \inst18|addr_2[15]~0 (
// Equation(s):
// \inst18|addr_2[15]~0_combout  = (\inst|swap~q  & (\inst12|Add1~16_combout )) # (!\inst|swap~q  & ((\inst|Add1~16_combout )))

	.dataa(\inst|swap~q ),
	.datab(\inst12|Add1~16_combout ),
	.datac(\inst|Add1~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_2[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[15]~0 .lut_mask = 16'hD8D8;
defparam \inst18|addr_2[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N14
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = \inst18|addr_2[15]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst18|addr_2[15]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \inst11|altsyncram_component|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y66_N15
dffeas \inst11|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y66_N15
dffeas \inst11|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N26
cycloneiv_lcell_comb \inst18|addr_2[14]~2 (
// Equation(s):
// \inst18|addr_2[14]~2_combout  = (\inst|swap~q  & (\inst12|Add1~14_combout )) # (!\inst|swap~q  & ((\inst|Add1~14_combout )))

	.dataa(\inst12|Add1~14_combout ),
	.datab(\inst|Add1~14_combout ),
	.datac(\inst|swap~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_2[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[14]~2 .lut_mask = 16'hACAC;
defparam \inst18|addr_2[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \inst18|addr_2[14]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst18|addr_2[14]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst11|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y66_N29
dffeas \inst11|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y66_N6
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = \inst11|altsyncram_component|auto_generated|address_reg_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \inst11|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y66_N7
dffeas \inst11|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N22
cycloneiv_lcell_comb \inst18|addr_2[13]~1 (
// Equation(s):
// \inst18|addr_2[13]~1_combout  = (\inst|swap~q  & (\inst12|Add1~12_combout )) # (!\inst|swap~q  & ((\inst|Add1~12_combout )))

	.dataa(\inst12|Add1~12_combout ),
	.datab(gnd),
	.datac(\inst|Add1~12_combout ),
	.datad(\inst|swap~q ),
	.cin(gnd),
	.combout(\inst18|addr_2[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[13]~1 .lut_mask = 16'hAAF0;
defparam \inst18|addr_2[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N23
dffeas \inst11|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|addr_2[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y54_N23
dffeas \inst11|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N26
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout  = (!\inst|Add1~22_combout  & (\inst|Add1~18_combout  & (!\inst|swap~q  & !\inst|Add1~20_combout )))

	.dataa(\inst|Add1~22_combout ),
	.datab(\inst|Add1~18_combout ),
	.datac(\inst|swap~q ),
	.datad(\inst|Add1~20_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0 .lut_mask = 16'h0004;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y69_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5786w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5786w [3] = (!\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[13]~1_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout  & !\inst18|addr_2[15]~0_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[13]~1_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ),
	.datad(\inst18|addr_2[15]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5786w[3] .lut_mask = 16'h0040;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5786w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N20
cycloneiv_lcell_comb \inst18|addr_2[16]~4 (
// Equation(s):
// \inst18|addr_2[16]~4_combout  = (\inst|swap~q  & ((\inst12|Add1~18_combout ))) # (!\inst|swap~q  & (\inst|Add1~18_combout ))

	.dataa(gnd),
	.datab(\inst|Add1~18_combout ),
	.datac(\inst12|Add1~18_combout ),
	.datad(\inst|swap~q ),
	.cin(gnd),
	.combout(\inst18|addr_2[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[16]~4 .lut_mask = 16'hF0CC;
defparam \inst18|addr_2[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N8
cycloneiv_lcell_comb \inst18|addr_2[18]~5 (
// Equation(s):
// \inst18|addr_2[18]~5_combout  = (\inst|swap~q  & ((\inst12|Add1~22_combout ))) # (!\inst|swap~q  & (\inst|Add1~22_combout ))

	.dataa(gnd),
	.datab(\inst|Add1~22_combout ),
	.datac(\inst12|Add1~22_combout ),
	.datad(\inst|swap~q ),
	.cin(gnd),
	.combout(\inst18|addr_2[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[18]~5 .lut_mask = 16'hF0CC;
defparam \inst18|addr_2[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N4
cycloneiv_lcell_comb \inst18|addr_2[17]~3 (
// Equation(s):
// \inst18|addr_2[17]~3_combout  = (\inst|swap~q  & ((\inst12|Add1~20_combout ))) # (!\inst|swap~q  & (\inst|Add1~20_combout ))

	.dataa(\inst|Add1~20_combout ),
	.datab(gnd),
	.datac(\inst12|Add1~20_combout ),
	.datad(\inst|swap~q ),
	.cin(gnd),
	.combout(\inst18|addr_2[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[17]~3 .lut_mask = 16'hF0AA;
defparam \inst18|addr_2[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout  = (\inst18|addr_2[16]~4_combout  & (!\inst18|addr_2[18]~5_combout  & !\inst18|addr_2[17]~3_combout ))

	.dataa(\inst18|addr_2[16]~4_combout ),
	.datab(gnd),
	.datac(\inst18|addr_2[18]~5_combout ),
	.datad(\inst18|addr_2[17]~3_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2 .lut_mask = 16'h000A;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y74_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6548w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3] = (!\inst18|addr_2[15]~0_combout  & (!\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout  & 
// \inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6548w[3] .lut_mask = 16'h1000;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6548w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N8
cycloneiv_lcell_comb \inst18|data_2[6] (
// Equation(s):
// \inst18|data_2 [6] = (GLOBAL(\inst|swap~clkctrl_outclk ) & (\inst18|data_2 [6])) # (!GLOBAL(\inst|swap~clkctrl_outclk ) & ((\inst|data [6])))

	.dataa(gnd),
	.datab(\inst18|data_2 [6]),
	.datac(\inst|data [6]),
	.datad(\inst|swap~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|data_2 [6]),
	.cout());
// synopsys translate_off
defparam \inst18|data_2[6] .lut_mask = 16'hCCF0;
defparam \inst18|data_2[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N28
cycloneiv_lcell_comb \inst18|addr_2[0]~6 (
// Equation(s):
// \inst18|addr_2[0]~6_combout  = (\inst|swap~q  & ((\inst7|posx [0]))) # (!\inst|swap~q  & (\inst|posx [0]))

	.dataa(\inst|posx [0]),
	.datab(\inst7|posx [0]),
	.datac(gnd),
	.datad(\inst|swap~q ),
	.cin(gnd),
	.combout(\inst18|addr_2[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[0]~6 .lut_mask = 16'hCCAA;
defparam \inst18|addr_2[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N6
cycloneiv_lcell_comb \inst18|addr_2[1]~7 (
// Equation(s):
// \inst18|addr_2[1]~7_combout  = (\inst|swap~q  & ((\inst7|posx [1]))) # (!\inst|swap~q  & (\inst|posx [1]))

	.dataa(\inst|swap~q ),
	.datab(\inst|posx [1]),
	.datac(\inst7|posx [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_2[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[1]~7 .lut_mask = 16'hE4E4;
defparam \inst18|addr_2[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N30
cycloneiv_lcell_comb \inst18|addr_2[2]~8 (
// Equation(s):
// \inst18|addr_2[2]~8_combout  = (\inst|swap~q  & ((\inst7|posx [2]))) # (!\inst|swap~q  & (\inst|posx [2]))

	.dataa(\inst|swap~q ),
	.datab(\inst|posx [2]),
	.datac(\inst7|posx [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_2[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[2]~8 .lut_mask = 16'hE4E4;
defparam \inst18|addr_2[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N14
cycloneiv_lcell_comb \inst18|addr_2[3]~9 (
// Equation(s):
// \inst18|addr_2[3]~9_combout  = (\inst|swap~q  & ((\inst7|posx [3]))) # (!\inst|swap~q  & (\inst|posx [3]))

	.dataa(\inst|swap~q ),
	.datab(\inst|posx [3]),
	.datac(\inst7|posx [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_2[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[3]~9 .lut_mask = 16'hE4E4;
defparam \inst18|addr_2[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N0
cycloneiv_lcell_comb \inst18|addr_2[4]~10 (
// Equation(s):
// \inst18|addr_2[4]~10_combout  = (\inst|swap~q  & ((\inst7|posx [4]))) # (!\inst|swap~q  & (\inst|posx [4]))

	.dataa(\inst|posx [4]),
	.datab(\inst7|posx [4]),
	.datac(\inst|swap~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_2[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[4]~10 .lut_mask = 16'hCACA;
defparam \inst18|addr_2[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N6
cycloneiv_lcell_comb \inst18|addr_2[5]~11 (
// Equation(s):
// \inst18|addr_2[5]~11_combout  = (\inst|swap~q  & ((\inst7|posx [5]))) # (!\inst|swap~q  & (\inst|posx [5]))

	.dataa(\inst|posx [5]),
	.datab(\inst7|posx [5]),
	.datac(\inst|swap~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_2[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[5]~11 .lut_mask = 16'hCACA;
defparam \inst18|addr_2[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N24
cycloneiv_lcell_comb \inst18|addr_2[6]~12 (
// Equation(s):
// \inst18|addr_2[6]~12_combout  = (\inst|swap~q  & ((\inst7|posx [6]))) # (!\inst|swap~q  & (\inst|posx [6]))

	.dataa(\inst|posx [6]),
	.datab(\inst7|posx [6]),
	.datac(\inst|swap~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_2[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[6]~12 .lut_mask = 16'hCACA;
defparam \inst18|addr_2[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N0
cycloneiv_lcell_comb \inst18|addr_2[7]~13 (
// Equation(s):
// \inst18|addr_2[7]~13_combout  = (\inst|swap~q  & (((\inst12|Add1~0_combout )))) # (!\inst|swap~q  & (\inst|posy [0] $ ((\inst|posx [7]))))

	.dataa(\inst|posy [0]),
	.datab(\inst|swap~q ),
	.datac(\inst|posx [7]),
	.datad(\inst12|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst18|addr_2[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[7]~13 .lut_mask = 16'hDE12;
defparam \inst18|addr_2[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N12
cycloneiv_lcell_comb \inst18|addr_2[8]~14 (
// Equation(s):
// \inst18|addr_2[8]~14_combout  = (\inst|swap~q  & ((\inst12|Add1~2_combout ))) # (!\inst|swap~q  & (\inst|Add1~2_combout ))

	.dataa(\inst|swap~q ),
	.datab(gnd),
	.datac(\inst|Add1~2_combout ),
	.datad(\inst12|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst18|addr_2[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[8]~14 .lut_mask = 16'hFA50;
defparam \inst18|addr_2[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N0
cycloneiv_lcell_comb \inst18|addr_2[9]~15 (
// Equation(s):
// \inst18|addr_2[9]~15_combout  = (\inst|swap~q  & (\inst12|Add1~4_combout )) # (!\inst|swap~q  & ((\inst|Add1~4_combout )))

	.dataa(\inst|swap~q ),
	.datab(\inst12|Add1~4_combout ),
	.datac(\inst|Add1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_2[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[9]~15 .lut_mask = 16'hD8D8;
defparam \inst18|addr_2[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N28
cycloneiv_lcell_comb \inst18|addr_2[10]~16 (
// Equation(s):
// \inst18|addr_2[10]~16_combout  = (\inst|swap~q  & (\inst12|Add1~6_combout )) # (!\inst|swap~q  & ((\inst|Add1~6_combout )))

	.dataa(\inst12|Add1~6_combout ),
	.datab(gnd),
	.datac(\inst|swap~q ),
	.datad(\inst|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst18|addr_2[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[10]~16 .lut_mask = 16'hAFA0;
defparam \inst18|addr_2[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N2
cycloneiv_lcell_comb \inst18|addr_2[11]~17 (
// Equation(s):
// \inst18|addr_2[11]~17_combout  = (\inst|swap~q  & (\inst12|Add1~8_combout )) # (!\inst|swap~q  & ((\inst|Add1~8_combout )))

	.dataa(gnd),
	.datab(\inst|swap~q ),
	.datac(\inst12|Add1~8_combout ),
	.datad(\inst|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst18|addr_2[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[11]~17 .lut_mask = 16'hF3C0;
defparam \inst18|addr_2[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N28
cycloneiv_lcell_comb \inst18|addr_2[12]~18 (
// Equation(s):
// \inst18|addr_2[12]~18_combout  = (\inst|swap~q  & ((\inst12|Add1~10_combout ))) # (!\inst|swap~q  & (\inst|Add1~10_combout ))

	.dataa(\inst|Add1~10_combout ),
	.datab(\inst12|Add1~10_combout ),
	.datac(\inst|swap~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|addr_2[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|addr_2[12]~18 .lut_mask = 16'hCACA;
defparam \inst18|addr_2[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y88_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X78_Y69_N22
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5775w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5775w [3] = (!\inst18|addr_2[15]~0_combout  & (!\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout  & !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5775w[3] .lut_mask = 16'h0010;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5775w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y69_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6537w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3] = (!\inst18|addr_2[15]~0_combout  & (!\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout  & 
// !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6537w[3] .lut_mask = 16'h0010;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6537w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y89_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y78_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~18_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a87~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a78~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'h5140;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y69_N14
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5796w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5796w [3] = (!\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout  & !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5796w[3] .lut_mask = 16'h0040;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5796w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y69_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6558w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3] = (!\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout  & 
// !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6558w[3] .lut_mask = 16'h0040;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6558w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y82_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X78_Y69_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5806w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5806w [3] = (!\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout  & \inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5806w[3] .lut_mask = 16'h4000;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5806w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y74_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6568w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3] = (!\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout  & 
// \inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6568w[3] .lut_mask = 16'h4000;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6568w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y85_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y78_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~17_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a105~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a96~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hE200;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y78_N24
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~19_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst11|altsyncram_component|auto_generated|mux2|_~18_combout ) # 
// (\inst11|altsyncram_component|auto_generated|mux2|_~17_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.datac(gnd),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'h5544;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y69_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5846w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5846w [3] = (\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[13]~1_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout  & \inst18|addr_2[15]~0_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[13]~1_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ),
	.datad(\inst18|addr_2[15]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5846w[3] .lut_mask = 16'h8000;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5846w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y69_N2
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6608w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3] = (\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout  & \inst18|addr_2[13]~1_combout 
// )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6608w[3] .lut_mask = 16'h8000;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6608w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y81_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X78_Y69_N26
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5826w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5826w [3] = (\inst18|addr_2[15]~0_combout  & (!\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout  & \inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5826w[3] .lut_mask = 16'h2000;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5826w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y74_N30
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6588w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3] = (\inst18|addr_2[15]~0_combout  & (!\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout  & 
// \inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6588w[3] .lut_mask = 16'h2000;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6588w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y89_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y78_N26
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~21_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a141~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a123~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hC480;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y69_N6
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5836w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5836w [3] = (\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[13]~1_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout  & \inst18|addr_2[15]~0_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[13]~1_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ),
	.datad(\inst18|addr_2[15]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5836w[3] .lut_mask = 16'h2000;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5836w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y74_N24
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6598w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3] = (\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout  & 
// !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6598w[3] .lut_mask = 16'h0080;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6598w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y74_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X78_Y69_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5816w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5816w [3] = (\inst18|addr_2[15]~0_combout  & (!\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout  & !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5764w[3]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5816w[3] .lut_mask = 16'h0020;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5816w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y66_N12
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6578w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3] = (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout  & (!\inst18|addr_2[13]~1_combout  & (!\inst18|addr_2[14]~2_combout  & 
// \inst18|addr_2[15]~0_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~2_combout ),
	.datab(\inst18|addr_2[13]~1_combout ),
	.datac(\inst18|addr_2[14]~2_combout ),
	.datad(\inst18|addr_2[15]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6578w[3] .lut_mask = 16'h0200;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6578w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y79_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y78_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~20_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a132~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a114~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'h3120;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y78_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~22_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~19_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~21_combout ) # (\inst11|altsyncram_component|auto_generated|mux2|_~20_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hEEEC;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|address_reg_a[3]~feeder (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout  = \inst18|addr_2[16]~4_combout 

	.dataa(\inst18|addr_2[16]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|address_reg_a[3]~feeder .lut_mask = 16'hAAAA;
defparam \inst11|altsyncram_component|auto_generated|address_reg_a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N21
dffeas \inst11|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N22
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout  = \inst11|altsyncram_component|auto_generated|address_reg_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder .lut_mask = 16'hFF00;
defparam \inst11|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N23
dffeas \inst11|altsyncram_component|auto_generated|out_address_reg_a[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|out_address_reg_a[3] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|out_address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y47_N9
dffeas \inst11|altsyncram_component|auto_generated|address_reg_a[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|addr_2[18]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|address_reg_a[5] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N30
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout  = \inst11|altsyncram_component|auto_generated|address_reg_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|altsyncram_component|auto_generated|address_reg_a [5]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder .lut_mask = 16'hFF00;
defparam \inst11|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N31
dffeas \inst11|altsyncram_component|auto_generated|out_address_reg_a[5] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|out_address_reg_a[5] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|out_address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N24
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~11_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & \inst11|altsyncram_component|auto_generated|out_address_reg_a [5])

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'h5500;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N30
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout  = (\inst|Add1~22_combout  & (!\inst|Add1~18_combout  & (!\inst|swap~q  & !\inst|Add1~20_combout )))

	.dataa(\inst|Add1~22_combout ),
	.datab(\inst|Add1~18_combout ),
	.datac(\inst|swap~q ),
	.datad(\inst|Add1~20_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0 .lut_mask = 16'h0002;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N30
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode6105w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode6105w [3] = (\inst18|addr_2[15]~0_combout  & (!\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[13]~1_combout  & \inst11|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[13]~1_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode6105w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6105w[3] .lut_mask = 16'h2000;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6105w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N24
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout  = (!\inst18|addr_2[16]~4_combout  & (\inst18|addr_2[18]~5_combout  & !\inst18|addr_2[17]~3_combout ))

	.dataa(\inst18|addr_2[16]~4_combout ),
	.datab(gnd),
	.datac(\inst18|addr_2[18]~5_combout ),
	.datad(\inst18|addr_2[17]~3_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0 .lut_mask = 16'h0050;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6870w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6870w [3] = (\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[13]~1_combout  & (!\inst18|addr_2[14]~2_combout  & 
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[13]~1_combout ),
	.datac(\inst18|addr_2[14]~2_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6870w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6870w[3] .lut_mask = 16'h0800;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6870w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y59_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a339 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6105w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6870w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6],\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,\inst18|addr_2[4]~10_combout ,
\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a339_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .port_a_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .port_a_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .port_b_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a339 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N30
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~12_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & \inst11|altsyncram_component|auto_generated|out_address_reg_a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'h0F00;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N26
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode6095w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode6095w [3] = (\inst18|addr_2[15]~0_combout  & (!\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[13]~1_combout  & \inst11|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[13]~1_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6095w[3] .lut_mask = 16'h0200;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6095w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6860w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3] = (\inst18|addr_2[15]~0_combout  & (!\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[13]~1_combout  & 
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[13]~1_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6860w[3] .lut_mask = 16'h0200;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6860w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y55_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a330 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a330_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a330 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N0
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~13_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a339~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a330~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a339~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a330~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hB080;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N12
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode6075w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode6075w [3] = (!\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[13]~1_combout  & \inst11|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[13]~1_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6075w[3] .lut_mask = 16'h0400;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6075w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6840w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3] = (!\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[13]~1_combout  & 
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[13]~1_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6840w[3] .lut_mask = 16'h0400;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6840w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y61_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a312 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a312 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N6
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode6054w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode6054w [3] = (!\inst18|addr_2[15]~0_combout  & (!\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[13]~1_combout  & \inst11|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[13]~1_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6054w[3] .lut_mask = 16'h0100;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6054w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N14
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6819w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3] = (!\inst18|addr_2[15]~0_combout  & (!\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[13]~1_combout  & 
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[13]~1_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6819w[3] .lut_mask = 16'h0100;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6819w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y62_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a294 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a294 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N0
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~14_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a312~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a294~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a312~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a294~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hD9C8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode6085w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode6085w [3] = (!\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[13]~1_combout  & \inst11|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[13]~1_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6085w[3] .lut_mask = 16'h4000;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6085w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y60_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6850w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3] = (!\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[13]~1_combout  & 
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[13]~1_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6850w[3] .lut_mask = 16'h4000;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6850w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y52_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a321 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a321_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a321 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode6065w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode6065w [3] = (!\inst18|addr_2[15]~0_combout  & (!\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[13]~1_combout  & \inst11|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[13]~1_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|decode3|w_anode6043w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6065w[3] .lut_mask = 16'h1000;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6065w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y49_N2
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6830w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3] = (!\inst18|addr_2[15]~0_combout  & (!\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[13]~1_combout  & 
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[13]~1_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6807w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6830w[3] .lut_mask = 16'h1000;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6830w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y49_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a303 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a303 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~15_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~14_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a321~portadataout ) # 
// ((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~14_combout  & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst11|altsyncram_component|auto_generated|ram_block1a303~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a321~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a303~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hDA8A;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N8
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~16_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~11_combout  & ((\inst11|altsyncram_component|auto_generated|mux2|_~13_combout ) # 
// ((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & \inst11|altsyncram_component|auto_generated|mux2|_~15_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'h8A88;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N6
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~23_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & !\inst11|altsyncram_component|auto_generated|out_address_reg_a [5])

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'h00AA;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N2
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~8_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & (\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// !\inst11|altsyncram_component|auto_generated|out_address_reg_a [5]))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(gnd),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'h0050;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout  = (\inst|Add1~22_combout ) # ((\inst|Add1~18_combout ) # ((\inst|swap~q ) # (\inst|Add1~20_combout )))

	.dataa(\inst|Add1~22_combout ),
	.datab(\inst|Add1~18_combout ),
	.datac(\inst|swap~q ),
	.datad(\inst|Add1~20_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0 .lut_mask = 16'hFFFE;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5722w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5722w [3] = (!\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[15]~0_combout  & (!\inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout  & !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[15]~0_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5722w[3] .lut_mask = 16'h0004;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5722w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N14
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w[1] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [1] = (\inst18|addr_2[16]~4_combout ) # ((\inst18|addr_2[17]~3_combout ) # ((\inst18|addr_2[18]~5_combout ) # (\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[16]~4_combout ),
	.datab(\inst18|addr_2[17]~3_combout ),
	.datac(\inst18|addr_2[18]~5_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [1]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w[1] .lut_mask = 16'hFFFE;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6483w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3] = (!\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[15]~0_combout  & !\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [1]))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(gnd),
	.datac(\inst18|addr_2[15]~0_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6483w[3] .lut_mask = 16'h0050;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6483w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y67_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X78_Y69_N0
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5742w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5742w [3] = (!\inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout  & (\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[13]~1_combout  & \inst18|addr_2[15]~0_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[13]~1_combout ),
	.datad(\inst18|addr_2[15]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5742w[3] .lut_mask = 16'h0400;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5742w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N0
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6503w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3] = (\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[15]~0_combout  & !\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [1]))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(gnd),
	.datac(\inst18|addr_2[15]~0_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6503w[3] .lut_mask = 16'h00A0;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6503w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y70_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N14
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~6_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\inst11|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a42~portadataout  & 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hCEC2;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y55_N12
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5732w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5732w [3] = (\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[13]~1_combout  & (!\inst18|addr_2[14]~2_combout  & !\inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[13]~1_combout ),
	.datac(\inst18|addr_2[14]~2_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5732w[3] .lut_mask = 16'h0008;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5732w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w[1]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w[1]~0_combout  = (!\inst18|addr_2[17]~3_combout  & (!\inst18|addr_2[16]~4_combout  & (!\inst18|addr_2[18]~5_combout  & \inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[17]~3_combout ),
	.datab(\inst18|addr_2[16]~4_combout ),
	.datac(\inst18|addr_2[18]~5_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w[1]~0 .lut_mask = 16'h0100;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N26
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6493w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3] = (\inst18|addr_2[15]~0_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w[1]~0_combout  & !\inst18|addr_2[14]~2_combout ))

	.dataa(gnd),
	.datab(\inst18|addr_2[15]~0_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w[1]~0_combout ),
	.datad(\inst18|addr_2[14]~2_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6493w[3] .lut_mask = 16'h00C0;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6493w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y50_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y55_N26
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5752w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5752w [3] = (\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[13]~1_combout  & (\inst18|addr_2[14]~2_combout  & !\inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[13]~1_combout ),
	.datac(\inst18|addr_2[14]~2_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5752w[3] .lut_mask = 16'h0080;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5752w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y55_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6513w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3] = (\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w[1]~0_combout  & \inst18|addr_2[15]~0_combout ))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(gnd),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w[1]~0_combout ),
	.datad(\inst18|addr_2[15]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6513w[3] .lut_mask = 16'hA000;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6513w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y57_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N8
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~7_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~6_combout  & (((\inst11|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~6_combout  & (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a51~portadataout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hEA62;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~9_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// !\inst11|altsyncram_component|auto_generated|out_address_reg_a [5]))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(gnd),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'h0005;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y49_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5712w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5712w [3] = (\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[13]~1_combout  & (!\inst18|addr_2[15]~0_combout  & !\inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[13]~1_combout ),
	.datac(\inst18|addr_2[15]~0_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5712w[3] .lut_mask = 16'h0008;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5712w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N0
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6473w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3] = (!\inst18|addr_2[15]~0_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w[1]~0_combout  & \inst18|addr_2[14]~2_combout ))

	.dataa(gnd),
	.datab(\inst18|addr_2[15]~0_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w[1]~0_combout ),
	.datad(\inst18|addr_2[14]~2_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6473w[3] .lut_mask = 16'h3000;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6473w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y48_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5702w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5702w [3] = (!\inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout  & (!\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[14]~2_combout  & !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ),
	.datab(\inst18|addr_2[15]~0_combout ),
	.datac(\inst18|addr_2[14]~2_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5702w[3] .lut_mask = 16'h0010;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5702w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N24
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6463w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3] = (\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[15]~0_combout  & !\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [1]))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(gnd),
	.datac(\inst18|addr_2[15]~0_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6463w[3] .lut_mask = 16'h000A;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6463w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y77_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N8
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5675w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5675w [3] = (!\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[15]~0_combout  & (!\inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout  & !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[15]~0_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5675w[3] .lut_mask = 16'h0001;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5675w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y66_N6
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3] = (!\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[15]~0_combout  & !\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [1]))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(gnd),
	.datac(\inst18|addr_2[15]~0_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w[3] .lut_mask = 16'h0005;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y73_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y73_N24
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~4_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hE5E0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y55_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5692w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5692w [3] = (!\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[13]~1_combout  & (!\inst18|addr_2[14]~2_combout  & !\inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[13]~1_combout ),
	.datac(\inst18|addr_2[14]~2_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|decode3|w_anode5658w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5692w[3] .lut_mask = 16'h0004;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5692w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y55_N14
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3] = (!\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w[1]~0_combout  & !\inst18|addr_2[15]~0_combout ))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(gnd),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w[1]~0_combout ),
	.datad(\inst18|addr_2[15]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w[3] .lut_mask = 16'h0050;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y59_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N12
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~5_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~4_combout  & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # (!\inst11|altsyncram_component|auto_generated|mux2|_~4_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~4_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hBCB0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~10_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~8_combout  & ((\inst11|altsyncram_component|auto_generated|mux2|_~7_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~9_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~5_combout )))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// (((\inst11|altsyncram_component|auto_generated|mux2|_~9_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~5_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hF888;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N30
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~24_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~16_combout ) # ((\inst11|altsyncram_component|auto_generated|mux2|_~10_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~22_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~23_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hFFEC;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N20
cycloneiv_lcell_comb \inst18|select_data[6]~0 (
// Equation(s):
// \inst18|select_data[6]~0_combout  = (!\inst|swap~q  & (\inst17|altsyncram_component|auto_generated|out_address_reg_a [4] & !\inst17|altsyncram_component|auto_generated|out_address_reg_a [5]))

	.dataa(\inst|swap~q ),
	.datab(gnd),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.cin(gnd),
	.combout(\inst18|select_data[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~0 .lut_mask = 16'h0050;
defparam \inst18|select_data[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N20
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout  = (!\inst|Add1~18_combout  & (!\inst|Add1~22_combout  & (\inst|Add1~20_combout  & \inst|swap~q )))

	.dataa(\inst|Add1~18_combout ),
	.datab(\inst|Add1~22_combout ),
	.datac(\inst|Add1~20_combout ),
	.datad(\inst|swap~q ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0 .lut_mask = 16'h1000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5899w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5899w [3] = (\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst18|addr_1[13]~1_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5899w[3] .lut_mask = 16'h0800;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5899w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout  = (!\inst18|addr_1[16]~4_combout  & (\inst18|addr_1[17]~3_combout  & !\inst18|addr_1[18]~5_combout ))

	.dataa(gnd),
	.datab(\inst18|addr_1[16]~4_combout ),
	.datac(\inst18|addr_1[17]~3_combout ),
	.datad(\inst18|addr_1[18]~5_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0 .lut_mask = 16'h0030;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6662w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3] = (\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[15]~0_combout  & 
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst18|addr_1[13]~1_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6662w[3] .lut_mask = 16'h0800;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6662w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y10_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5879w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5879w [3] = (\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout )))

	.dataa(\inst18|addr_1[13]~1_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5879w[3] .lut_mask = 16'h0200;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5879w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6642w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3] = (!\inst18|addr_1[15]~0_combout  & (!\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[13]~1_combout  & 
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6642w[3] .lut_mask = 16'h1000;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6642w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y17_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5868w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5868w [3] = (!\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout )))

	.dataa(\inst18|addr_1[13]~1_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5868w[3] .lut_mask = 16'h0100;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5868w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6631w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3] = (!\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[15]~0_combout  & 
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst18|addr_1[13]~1_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6631w[3] .lut_mask = 16'h0100;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6631w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y20_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5889w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5889w [3] = (!\inst18|addr_1[13]~1_combout  & (\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout )))

	.dataa(\inst18|addr_1[13]~1_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5889w[3] .lut_mask = 16'h0400;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5889w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6652w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3] = (!\inst18|addr_1[15]~0_combout  & (\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[13]~1_combout  & 
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6652w[3] .lut_mask = 16'h0400;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6652w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y16_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~2_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\inst17|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a150~portadataout  & 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hCEC2;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~3_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~2_combout  & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a177~portadataout )) # (!\inst17|altsyncram_component|auto_generated|mux2|_~2_combout  & ((\inst17|altsyncram_component|auto_generated|ram_block1a159~portadataout ))))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~2_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hBBC0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5909w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5909w [3] = (!\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout )))

	.dataa(\inst18|addr_1[13]~1_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5909w[3] .lut_mask = 16'h1000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5909w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6672w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3] = (\inst18|addr_1[15]~0_combout  & (!\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[13]~1_combout  & 
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6672w[3] .lut_mask = 16'h0200;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6672w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y6_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5929w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5929w [3] = (!\inst18|addr_1[13]~1_combout  & (\inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout  & (\inst18|addr_1[15]~0_combout  & \inst18|addr_1[14]~2_combout )))

	.dataa(\inst18|addr_1[13]~1_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst18|addr_1[14]~2_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5929w[3] .lut_mask = 16'h4000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5929w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N28
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6692w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3] = (\inst18|addr_1[15]~0_combout  & (\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[13]~1_combout  & 
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6692w[3] .lut_mask = 16'h0800;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6692w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y30_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~0_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a204~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a186~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hDC98;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5939w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5939w [3] = (\inst18|addr_1[15]~0_combout  & (\inst18|addr_1[14]~2_combout  & (\inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout  & \inst18|addr_1[13]~1_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5939w[3] .lut_mask = 16'h8000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5939w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6702w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3] = (\inst18|addr_1[15]~0_combout  & (\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[13]~1_combout  & \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout 
// )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6702w[3] .lut_mask = 16'h8000;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6702w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y26_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5919w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5919w [3] = (\inst18|addr_1[13]~1_combout  & (\inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout  & (\inst18|addr_1[15]~0_combout  & !\inst18|addr_1[14]~2_combout )))

	.dataa(\inst18|addr_1[13]~1_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst18|addr_1[14]~2_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5919w[3] .lut_mask = 16'h0080;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5919w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6682w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3] = (\inst18|addr_1[15]~0_combout  & (!\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[13]~1_combout  & 
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6682w[3] .lut_mask = 16'h2000;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6682w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y36_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N30
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~1_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a213~portadataout )) # (!\inst17|altsyncram_component|auto_generated|mux2|_~0_combout  & ((\inst17|altsyncram_component|auto_generated|ram_block1a195~portadataout ))))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|mux2|_~0_combout ))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hE6C4;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cycloneiv_lcell_comb \inst18|select_data[6]~1 (
// Equation(s):
// \inst18|select_data[6]~1_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~1_combout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst17|altsyncram_component|auto_generated|mux2|_~3_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\inst18|select_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~1 .lut_mask = 16'h5044;
defparam \inst18|select_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y47_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout  = (\inst|Add1~18_combout  & (!\inst|Add1~22_combout  & (\inst|swap~q  & \inst|Add1~20_combout )))

	.dataa(\inst|Add1~18_combout ),
	.datab(\inst|Add1~22_combout ),
	.datac(\inst|swap~q ),
	.datad(\inst|Add1~20_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0 .lut_mask = 16'h2000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N10
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode6012w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode6012w [3] = (\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout )))

	.dataa(\inst18|addr_1[13]~1_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6012w[3] .lut_mask = 16'h2000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6012w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout  = (\inst18|addr_1[16]~4_combout  & (\inst18|addr_1[17]~3_combout  & !\inst18|addr_1[18]~5_combout ))

	.dataa(gnd),
	.datab(\inst18|addr_1[16]~4_combout ),
	.datac(\inst18|addr_1[17]~3_combout ),
	.datad(\inst18|addr_1[18]~5_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1 .lut_mask = 16'h00C0;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6776w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3] = (\inst18|addr_1[15]~0_combout  & (\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout  & (\inst18|addr_1[13]~1_combout  & 
// !\inst18|addr_1[14]~2_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst18|addr_1[14]~2_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6776w[3] .lut_mask = 16'h0080;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6776w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y19_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a267 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a267 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N2
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode6032w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode6032w [3] = (\inst18|addr_1[13]~1_combout  & (\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout )))

	.dataa(\inst18|addr_1[13]~1_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6032w[3] .lut_mask = 16'h8000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6032w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6796w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3] = (\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[13]~1_combout  & (\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout 
// )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst18|addr_1[13]~1_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6796w[3] .lut_mask = 16'h8000;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6796w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y26_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a285 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a285 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y22_N12
cycloneiv_lcell_comb \inst18|select_data[6]~6 (
// Equation(s):
// \inst18|select_data[6]~6_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a285~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a267~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a267~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a285~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~6 .lut_mask = 16'hC840;
defparam \inst18|select_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N30
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5972w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5972w [3] = (!\inst18|addr_1[15]~0_combout  & (!\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[13]~1_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5972w[3] .lut_mask = 16'h1000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5972w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N20
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6736w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3] = (!\inst18|addr_1[15]~0_combout  & (\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout  & (\inst18|addr_1[13]~1_combout  & 
// !\inst18|addr_1[14]~2_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst18|addr_1[14]~2_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6736w[3] .lut_mask = 16'h0040;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6736w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y7_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5961w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5961w [3] = (\inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout  & (!\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[15]~0_combout  & !\inst18|addr_1[13]~1_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5961w[3] .lut_mask = 16'h0002;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5961w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6725w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3] = (!\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[15]~0_combout  & (!\inst18|addr_1[13]~1_combout  & 
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst18|addr_1[15]~0_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6725w[3] .lut_mask = 16'h0100;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6725w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y22_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y22_N20
cycloneiv_lcell_comb \inst18|select_data[6]~3 (
// Equation(s):
// \inst18|select_data[6]~3_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a231~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a222~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~3 .lut_mask = 16'h0B08;
defparam \inst18|select_data[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5992w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5992w [3] = (\inst18|addr_1[13]~1_combout  & (\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout )))

	.dataa(\inst18|addr_1[13]~1_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5992w[3] .lut_mask = 16'h0800;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5992w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N6
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6756w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3] = (\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[15]~0_combout  & (\inst18|addr_1[13]~1_combout  & 
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst18|addr_1[15]~0_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6756w[3] .lut_mask = 16'h2000;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6756w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y18_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N20
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode5982w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode5982w [3] = (!\inst18|addr_1[15]~0_combout  & (\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[13]~1_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout )))

	.dataa(\inst18|addr_1[15]~0_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5982w[3] .lut_mask = 16'h0400;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode5982w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N10
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6746w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3] = (\inst18|addr_1[14]~2_combout  & (!\inst18|addr_1[15]~0_combout  & (!\inst18|addr_1[13]~1_combout  & 
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst18|addr_1[15]~0_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6746w[3] .lut_mask = 16'h0200;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6746w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y11_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y22_N18
cycloneiv_lcell_comb \inst18|select_data[6]~2 (
// Equation(s):
// \inst18|select_data[6]~2_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a249~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a240~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~2 .lut_mask = 16'hA280;
defparam \inst18|select_data[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y22_N24
cycloneiv_lcell_comb \inst18|select_data[6]~4 (
// Equation(s):
// \inst18|select_data[6]~4_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[6]~3_combout ) # (\inst18|select_data[6]~2_combout )))

	.dataa(gnd),
	.datab(\inst18|select_data[6]~3_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst18|select_data[6]~2_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~4 .lut_mask = 16'h0F0C;
defparam \inst18|select_data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode6002w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode6002w [3] = (!\inst18|addr_1[13]~1_combout  & (!\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout )))

	.dataa(\inst18|addr_1[13]~1_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6002w[3] .lut_mask = 16'h1000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6002w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6766w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3] = (!\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[15]~0_combout  & (!\inst18|addr_1[13]~1_combout  & 
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst18|addr_1[15]~0_combout ),
	.datac(\inst18|addr_1[13]~1_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6766w[3] .lut_mask = 16'h0400;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6766w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y25_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a258 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a258 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N28
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|decode3|w_anode6022w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|decode3|w_anode6022w [3] = (!\inst18|addr_1[13]~1_combout  & (\inst18|addr_1[14]~2_combout  & (\inst18|addr_1[15]~0_combout  & \inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout )))

	.dataa(\inst18|addr_1[13]~1_combout ),
	.datab(\inst18|addr_1[14]~2_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6022w[3] .lut_mask = 16'h4000;
defparam \inst17|altsyncram_component|auto_generated|decode3|w_anode6022w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6786w[3] (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3] = (\inst18|addr_1[14]~2_combout  & (\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout  & (\inst18|addr_1[15]~0_combout  & 
// !\inst18|addr_1[13]~1_combout )))

	.dataa(\inst18|addr_1[14]~2_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ),
	.datac(\inst18|addr_1[15]~0_combout ),
	.datad(\inst18|addr_1[13]~1_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6786w[3] .lut_mask = 16'h0080;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode6786w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y21_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a276 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_bit_number = 6;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a276 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N0
cycloneiv_lcell_comb \inst18|select_data[6]~5 (
// Equation(s):
// \inst18|select_data[6]~5_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a276~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a258~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a258~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a276~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~5 .lut_mask = 16'h0E04;
defparam \inst18|select_data[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y22_N10
cycloneiv_lcell_comb \inst18|select_data[6]~7 (
// Equation(s):
// \inst18|select_data[6]~7_combout  = (\inst18|select_data[6]~4_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[6]~6_combout ) # (\inst18|select_data[6]~5_combout ))))

	.dataa(\inst18|select_data[6]~6_combout ),
	.datab(\inst18|select_data[6]~4_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst18|select_data[6]~5_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~7 .lut_mask = 16'hFCEC;
defparam \inst18|select_data[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
cycloneiv_lcell_comb \inst18|select_data[6]~8 (
// Equation(s):
// \inst18|select_data[6]~8_combout  = (\inst18|select_data[6]~0_combout  & ((\inst18|select_data[6]~1_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [3] & \inst18|select_data[6]~7_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\inst18|select_data[6]~0_combout ),
	.datac(\inst18|select_data[6]~1_combout ),
	.datad(\inst18|select_data[6]~7_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~8 .lut_mask = 16'hC8C0;
defparam \inst18|select_data[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N5
dffeas \inst11|altsyncram_component|auto_generated|address_reg_a[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|addr_2[17]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y63_N13
dffeas \inst11|altsyncram_component|auto_generated|out_address_reg_a[4] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|altsyncram_component|auto_generated|address_reg_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|out_address_reg_a[4] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|out_address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N16
cycloneiv_lcell_comb \inst18|select_data[6]~9 (
// Equation(s):
// \inst18|select_data[6]~9_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [4] & (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [5] & \inst|swap~q ))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datac(gnd),
	.datad(\inst|swap~q ),
	.cin(gnd),
	.combout(\inst18|select_data[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~9 .lut_mask = 16'h2200;
defparam \inst18|select_data[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y63_N14
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout  = (!\inst|Add1~22_combout  & (\inst|Add1~20_combout  & (!\inst|swap~q  & \inst|Add1~18_combout )))

	.dataa(\inst|Add1~22_combout ),
	.datab(\inst|Add1~20_combout ),
	.datac(\inst|swap~q ),
	.datad(\inst|Add1~18_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0 .lut_mask = 16'h0400;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y77_N26
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode6022w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode6022w [3] = (\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[15]~0_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout  & !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[15]~0_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6022w[3] .lut_mask = 16'h0080;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6022w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N2
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout  = (\inst18|addr_2[16]~4_combout  & (\inst18|addr_2[17]~3_combout  & !\inst18|addr_2[18]~5_combout ))

	.dataa(gnd),
	.datab(\inst18|addr_2[16]~4_combout ),
	.datac(\inst18|addr_2[17]~3_combout ),
	.datad(\inst18|addr_2[18]~5_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1 .lut_mask = 16'h00C0;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y74_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6786w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3] = (\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[15]~0_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout  & 
// !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[15]~0_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6786w[3] .lut_mask = 16'h0080;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6786w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y68_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a276 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a276 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y77_N30
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode6002w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode6002w [3] = (!\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[15]~0_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout  & !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[15]~0_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6002w[3] .lut_mask = 16'h0040;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6002w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y74_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6766w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3] = (!\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[15]~0_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout  & 
// !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[15]~0_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6766w[3] .lut_mask = 16'h0040;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6766w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y88_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a258 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a258 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y64_N12
cycloneiv_lcell_comb \inst18|select_data[6]~14 (
// Equation(s):
// \inst18|select_data[6]~14_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a276~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a258~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a276~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a258~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst18|select_data[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~14 .lut_mask = 16'h2230;
defparam \inst18|select_data[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y77_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode6032w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode6032w [3] = (\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[15]~0_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout  & \inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[15]~0_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6032w[3] .lut_mask = 16'h8000;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6032w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y74_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6796w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3] = (\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[15]~0_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout  & \inst18|addr_2[13]~1_combout 
// )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[15]~0_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6796w[3] .lut_mask = 16'h8000;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6796w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y80_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a285 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a285 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y77_N2
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode6012w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode6012w [3] = (!\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[15]~0_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout  & \inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[15]~0_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6012w[3] .lut_mask = 16'h4000;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode6012w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y74_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6776w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3] = (!\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[15]~0_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout  & 
// \inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[15]~0_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6776w[3] .lut_mask = 16'h4000;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6776w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y90_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a267 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a267 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y79_N0
cycloneiv_lcell_comb \inst18|select_data[6]~15 (
// Equation(s):
// \inst18|select_data[6]~15_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a285~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a267~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a285~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a267~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~15 .lut_mask = 16'h8C80;
defparam \inst18|select_data[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y77_N22
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5992w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5992w [3] = (\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[15]~0_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout  & \inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[15]~0_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5992w[3] .lut_mask = 16'h2000;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5992w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y74_N8
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6756w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3] = (\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[15]~0_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout  & 
// \inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[15]~0_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6756w[3] .lut_mask = 16'h2000;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6756w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y71_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y77_N24
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5982w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5982w [3] = (\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout  & (!\inst18|addr_2[15]~0_combout  & !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ),
	.datac(\inst18|addr_2[15]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5982w[3] .lut_mask = 16'h0008;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5982w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y65_N26
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6746w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3] = (!\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout  & 
// !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6746w[3] .lut_mask = 16'h0040;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6746w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y84_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y64_N26
cycloneiv_lcell_comb \inst18|select_data[6]~11 (
// Equation(s):
// \inst18|select_data[6]~11_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a249~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a240~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst18|select_data[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~11 .lut_mask = 16'hB800;
defparam \inst18|select_data[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y63_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5972w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5972w [3] = (\inst18|addr_2[13]~1_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout  & (!\inst18|addr_2[15]~0_combout  & !\inst18|addr_2[14]~2_combout )))

	.dataa(\inst18|addr_2[13]~1_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ),
	.datac(\inst18|addr_2[15]~0_combout ),
	.datad(\inst18|addr_2[14]~2_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5972w[3] .lut_mask = 16'h0008;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5972w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y65_N30
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6736w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3] = (!\inst18|addr_2[15]~0_combout  & (!\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout  & 
// \inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6736w[3] .lut_mask = 16'h1000;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6736w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y64_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y77_N0
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5961w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5961w [3] = (!\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout  & (!\inst18|addr_2[15]~0_combout  & !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|decode3|w_anode5950w[3]~0_combout ),
	.datac(\inst18|addr_2[15]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5961w[3] .lut_mask = 16'h0004;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5961w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y74_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6725w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3] = (!\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[15]~0_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout  & 
// !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[15]~0_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~1_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6725w[3] .lut_mask = 16'h0010;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6725w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y72_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y64_N4
cycloneiv_lcell_comb \inst18|select_data[6]~12 (
// Equation(s):
// \inst18|select_data[6]~12_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a231~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a222~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst18|select_data[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~12 .lut_mask = 16'h00B8;
defparam \inst18|select_data[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y64_N24
cycloneiv_lcell_comb \inst18|select_data[6]~13 (
// Equation(s):
// \inst18|select_data[6]~13_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[6]~11_combout ) # (\inst18|select_data[6]~12_combout )))

	.dataa(\inst18|select_data[6]~11_combout ),
	.datab(\inst18|select_data[6]~12_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|select_data[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~13 .lut_mask = 16'h0E0E;
defparam \inst18|select_data[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y64_N14
cycloneiv_lcell_comb \inst18|select_data[6]~16 (
// Equation(s):
// \inst18|select_data[6]~16_combout  = (\inst18|select_data[6]~13_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[6]~14_combout ) # (\inst18|select_data[6]~15_combout ))))

	.dataa(\inst18|select_data[6]~14_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst18|select_data[6]~15_combout ),
	.datad(\inst18|select_data[6]~13_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~16 .lut_mask = 16'hFFC8;
defparam \inst18|select_data[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y65_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout  = (!\inst|Add1~22_combout  & (!\inst|Add1~18_combout  & (!\inst|swap~q  & \inst|Add1~20_combout )))

	.dataa(\inst|Add1~22_combout ),
	.datab(\inst|Add1~18_combout ),
	.datac(\inst|swap~q ),
	.datad(\inst|Add1~20_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0 .lut_mask = 16'h0100;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y48_N22
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5899w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5899w [3] = (\inst18|addr_2[13]~1_combout  & (\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[15]~0_combout  & \inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout )))

	.dataa(\inst18|addr_2[13]~1_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[15]~0_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5899w[3] .lut_mask = 16'h0800;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5899w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N6
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout  = (!\inst18|addr_2[16]~4_combout  & (\inst18|addr_2[17]~3_combout  & !\inst18|addr_2[18]~5_combout ))

	.dataa(gnd),
	.datab(\inst18|addr_2[16]~4_combout ),
	.datac(\inst18|addr_2[17]~3_combout ),
	.datad(\inst18|addr_2[18]~5_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0 .lut_mask = 16'h0030;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y48_N14
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6662w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3] = (\inst18|addr_2[13]~1_combout  & (\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[15]~0_combout  & 
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout )))

	.dataa(\inst18|addr_2[13]~1_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[15]~0_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6662w[3] .lut_mask = 16'h0800;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6662w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y49_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y65_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5879w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5879w [3] = (!\inst18|addr_2[15]~0_combout  & (!\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout  & \inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5879w[3] .lut_mask = 16'h1000;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5879w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y59_N0
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6642w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3] = (!\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[13]~1_combout  & 
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[15]~0_combout ),
	.datac(\inst18|addr_2[13]~1_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6642w[3] .lut_mask = 16'h1000;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6642w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y57_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y65_N22
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5889w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5889w [3] = (!\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout  & !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5889w[3] .lut_mask = 16'h0040;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5889w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y65_N24
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6652w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3] = (!\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout  & 
// !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6652w[3] .lut_mask = 16'h0040;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6652w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y60_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y48_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5868w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5868w [3] = (!\inst18|addr_2[13]~1_combout  & (!\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[15]~0_combout  & \inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout )))

	.dataa(\inst18|addr_2[13]~1_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[15]~0_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5868w[3] .lut_mask = 16'h0100;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5868w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y48_N30
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6631w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3] = (!\inst18|addr_2[13]~1_combout  & (!\inst18|addr_2[14]~2_combout  & (!\inst18|addr_2[15]~0_combout  & 
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout )))

	.dataa(\inst18|addr_2[13]~1_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[15]~0_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6631w[3] .lut_mask = 16'h0100;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6631w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y45_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y56_N12
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~2_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a150~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hB9A8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y56_N8
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~3_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~2_combout  & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a177~portadataout )) # (!\inst11|altsyncram_component|auto_generated|mux2|_~2_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a159~portadataout ))))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~2_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hAFC0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y48_N0
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5919w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5919w [3] = (\inst18|addr_2[13]~1_combout  & (!\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[15]~0_combout  & \inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout )))

	.dataa(\inst18|addr_2[13]~1_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[15]~0_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5919w[3] .lut_mask = 16'h2000;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5919w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y48_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6682w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3] = (\inst18|addr_2[13]~1_combout  & (!\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[15]~0_combout  & 
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout )))

	.dataa(\inst18|addr_2[13]~1_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[15]~0_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6682w[3] .lut_mask = 16'h2000;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6682w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y48_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y48_N24
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5939w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5939w [3] = (\inst18|addr_2[13]~1_combout  & (\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[15]~0_combout  & \inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout )))

	.dataa(\inst18|addr_2[13]~1_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst18|addr_2[15]~0_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5939w[3] .lut_mask = 16'h8000;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5939w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y48_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6702w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3] = (\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout  & \inst18|addr_2[13]~1_combout 
// )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6702w[3] .lut_mask = 16'h8000;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6702w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y48_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y65_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5929w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5929w [3] = (\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout  & !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5929w[3] .lut_mask = 16'h0080;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5929w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y65_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6692w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3] = (\inst18|addr_2[15]~0_combout  & (\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout  & 
// !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6692w[3] .lut_mask = 16'h0080;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6692w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y68_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y65_N14
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|decode3|w_anode5909w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|decode3|w_anode5909w [3] = (\inst18|addr_2[15]~0_combout  & (!\inst18|addr_2[14]~2_combout  & (\inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout  & !\inst18|addr_2[13]~1_combout )))

	.dataa(\inst18|addr_2[15]~0_combout ),
	.datab(\inst18|addr_2[14]~2_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|decode3|w_anode5857w[3]~0_combout ),
	.datad(\inst18|addr_2[13]~1_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5909w[3] .lut_mask = 16'h0020;
defparam \inst11|altsyncram_component|auto_generated|decode3|w_anode5909w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y59_N6
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6672w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3] = (!\inst18|addr_2[14]~2_combout  & (\inst18|addr_2[15]~0_combout  & (!\inst18|addr_2[13]~1_combout  & 
// \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout )))

	.dataa(\inst18|addr_2[14]~2_combout ),
	.datab(\inst18|addr_2[15]~0_combout ),
	.datac(\inst18|addr_2[13]~1_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6525w[2]~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6672w[3] .lut_mask = 16'h0400;
defparam \inst11|altsyncram_component|auto_generated|rden_decode|w_anode6672w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y57_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y64_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~0_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a204~portadataout ) # 
// ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst11|altsyncram_component|auto_generated|ram_block1a186~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hCBC8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y64_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~1_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a213~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~0_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a195~portadataout )))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~0_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hF388;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y64_N0
cycloneiv_lcell_comb \inst18|select_data[6]~10 (
// Equation(s):
// \inst18|select_data[6]~10_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst11|altsyncram_component|auto_generated|mux2|_~1_combout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|mux2|_~3_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~10 .lut_mask = 16'h3202;
defparam \inst18|select_data[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y64_N30
cycloneiv_lcell_comb \inst18|select_data[6]~17 (
// Equation(s):
// \inst18|select_data[6]~17_combout  = (\inst18|select_data[6]~9_combout  & ((\inst18|select_data[6]~10_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & \inst18|select_data[6]~16_combout ))))

	.dataa(\inst18|select_data[6]~9_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\inst18|select_data[6]~16_combout ),
	.datad(\inst18|select_data[6]~10_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~17 .lut_mask = 16'hAA80;
defparam \inst18|select_data[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N12
cycloneiv_lcell_comb \inst18|select_data[6]~18 (
// Equation(s):
// \inst18|select_data[6]~18_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [4] & \inst|swap~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datad(\inst|swap~q ),
	.cin(gnd),
	.combout(\inst18|select_data[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~18 .lut_mask = 16'h0F00;
defparam \inst18|select_data[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N8
cycloneiv_lcell_comb \inst18|select_data[6]~19 (
// Equation(s):
// \inst18|select_data[6]~19_combout  = (\inst18|select_data[6]~8_combout ) # ((\inst18|select_data[6]~17_combout ) # ((\inst11|altsyncram_component|auto_generated|mux2|_~24_combout  & \inst18|select_data[6]~18_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.datab(\inst18|select_data[6]~8_combout ),
	.datac(\inst18|select_data[6]~17_combout ),
	.datad(\inst18|select_data[6]~18_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[6]~19 .lut_mask = 16'hFEFC;
defparam \inst18|select_data[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N14
cycloneiv_lcell_comb \inst12|output_r[0]~0 (
// Equation(s):
// \inst12|output_r[0]~0_combout  = (\inst7|ready~q  & ((\inst18|select_data[6]~19_combout ) # ((\inst18|select_data[6]~20_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~24_combout ))))

	.dataa(\inst18|select_data[6]~20_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.datac(\inst7|ready~q ),
	.datad(\inst18|select_data[6]~19_combout ),
	.cin(gnd),
	.combout(\inst12|output_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|output_r[0]~0 .lut_mask = 16'hF080;
defparam \inst12|output_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y36_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a313 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a313 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y29_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a295 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a295 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N26
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~35_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a313~portadataout ) # 
// ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst17|altsyncram_component|auto_generated|ram_block1a295~portadataout  & 
// !\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a313~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a295~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'hAAD8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y2_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a322 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a322 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y8_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a304 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a304 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N28
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~36 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~36_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~35_combout  & ((\inst17|altsyncram_component|auto_generated|ram_block1a322~portadataout ) # 
// ((!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~35_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a304~portadataout  & 
// \inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a322~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a304~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~36 .lut_mask = 16'hD8AA;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y41_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a331 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a331_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a331 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N28
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~34_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a340 ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a331~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a331~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a340 ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hA808;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N30
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~37 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~37_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~11_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~34_combout ) # 
// ((!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & \inst17|altsyncram_component|auto_generated|mux2|_~36_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~37 .lut_mask = 16'hCC40;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y25_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y23_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y42_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N26
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~29_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a43~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hB9A8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y31_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~30_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~29_combout  & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a70~portadataout )) # (!\inst17|altsyncram_component|auto_generated|mux2|_~29_combout  & ((\inst17|altsyncram_component|auto_generated|ram_block1a52~portadataout ))))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~29_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hBCB0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y34_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y40_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y35_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~31_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a25~portadataout )))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hB9A8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y28_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N20
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~32_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~31_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a34~portadataout ) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~31_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hE2CC;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~33_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~9_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~32_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~8_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~30_combout )))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~9_combout  & 
// (\inst17|altsyncram_component|auto_generated|mux2|_~8_combout  & (\inst17|altsyncram_component|auto_generated|mux2|_~30_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hEAC0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y45_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y22_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N4
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~39 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~39_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a79~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~39 .lut_mask = 16'h3210;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y17_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y2_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~38 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~38_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a106~portadataout )) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a97~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~38 .lut_mask = 16'hD800;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~40 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~40_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~39_combout ) # 
// (\inst17|altsyncram_component|auto_generated|mux2|_~38_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~40 .lut_mask = 16'h5550;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y5_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y4_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N6
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~41 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~41_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a133~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a115~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~41 .lut_mask = 16'h5404;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y17_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y24_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N20
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~42 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~42_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a124~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~42 .lut_mask = 16'hA820;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~43 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~43_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~40_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~41_combout ) # (\inst17|altsyncram_component|auto_generated|mux2|_~42_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~43 .lut_mask = 16'hEEEA;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~44 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~44_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~37_combout ) # ((\inst17|altsyncram_component|auto_generated|mux2|_~33_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~23_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~43_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~44 .lut_mask = 16'hFEFC;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y52_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y67_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y61_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y64_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~25_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a205~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a187~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hEE30;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y53_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y56_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~26_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~25_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a214~portadataout ) # 
// ((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~25_combout  & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst11|altsyncram_component|auto_generated|ram_block1a196~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hBC8C;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y49_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y64_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y45_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y64_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~27_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a169~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a151~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hFA0C;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y64_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y64_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~28_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~27_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a178~portadataout ) # 
// ((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~27_combout  & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst11|altsyncram_component|auto_generated|ram_block1a160~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hBC8C;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y64_N8
cycloneiv_lcell_comb \inst18|select_data[7]~29 (
// Equation(s):
// \inst18|select_data[7]~29_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|mux2|_~26_combout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst11|altsyncram_component|auto_generated|mux2|_~28_combout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[7]~29 .lut_mask = 16'h2320;
defparam \inst18|select_data[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y76_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y83_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X44_Y76_N12
cycloneiv_lcell_comb \inst18|select_data[7]~30 (
// Equation(s):
// \inst18|select_data[7]~30_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a250~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a241~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst18|select_data[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[7]~30 .lut_mask = 16'h88C0;
defparam \inst18|select_data[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y75_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y64_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X44_Y76_N4
cycloneiv_lcell_comb \inst18|select_data[7]~31 (
// Equation(s):
// \inst18|select_data[7]~31_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a232~portadataout ))) 
// # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a223~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[7]~31 .lut_mask = 16'h0E02;
defparam \inst18|select_data[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y76_N10
cycloneiv_lcell_comb \inst18|select_data[7]~32 (
// Equation(s):
// \inst18|select_data[7]~32_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[7]~30_combout ) # (\inst18|select_data[7]~31_combout )))

	.dataa(\inst18|select_data[7]~30_combout ),
	.datab(\inst18|select_data[7]~31_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|select_data[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[7]~32 .lut_mask = 16'h0E0E;
defparam \inst18|select_data[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y75_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a286 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a286 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y90_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a268 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a268 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X44_Y76_N8
cycloneiv_lcell_comb \inst18|select_data[7]~34 (
// Equation(s):
// \inst18|select_data[7]~34_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a286~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a268~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a286~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a268~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst18|select_data[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[7]~34 .lut_mask = 16'hB800;
defparam \inst18|select_data[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y81_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a277 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a277 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y88_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a259 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a259 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X44_Y76_N18
cycloneiv_lcell_comb \inst18|select_data[7]~33 (
// Equation(s):
// \inst18|select_data[7]~33_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a277~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a259~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a277~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a259~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst18|select_data[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[7]~33 .lut_mask = 16'h00B8;
defparam \inst18|select_data[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y76_N30
cycloneiv_lcell_comb \inst18|select_data[7]~35 (
// Equation(s):
// \inst18|select_data[7]~35_combout  = (\inst18|select_data[7]~32_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[7]~34_combout ) # (\inst18|select_data[7]~33_combout ))))

	.dataa(\inst18|select_data[7]~32_combout ),
	.datab(\inst18|select_data[7]~34_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst18|select_data[7]~33_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[7]~35 .lut_mask = 16'hFAEA;
defparam \inst18|select_data[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y66_N4
cycloneiv_lcell_comb \inst18|select_data[7]~36 (
// Equation(s):
// \inst18|select_data[7]~36_combout  = (\inst18|select_data[6]~9_combout  & ((\inst18|select_data[7]~29_combout ) # ((\inst18|select_data[7]~35_combout  & \inst11|altsyncram_component|auto_generated|out_address_reg_a [3]))))

	.dataa(\inst18|select_data[7]~29_combout ),
	.datab(\inst18|select_data[7]~35_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(\inst18|select_data[6]~9_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[7]~36 .lut_mask = 16'hEA00;
defparam \inst18|select_data[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y63_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a313 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a313 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y52_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a295 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a295 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N26
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~35_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a313~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a295~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a313~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a295~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'hE3E0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y48_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a304 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a304 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y60_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a322 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a322 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N14
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~36 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~36_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~35_combout  & (((\inst11|altsyncram_component|auto_generated|ram_block1a322~portadataout ) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~35_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a304~portadataout  & 
// (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a304~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a322~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~36 .lut_mask = 16'hEA4A;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y59_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a331 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a331_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a331 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~34_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a340 )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a331~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a340 ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a331~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'h8A80;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N2
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~37 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~37_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~11_combout  & ((\inst11|altsyncram_component|auto_generated|mux2|_~34_combout ) # 
// ((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & \inst11|altsyncram_component|auto_generated|mux2|_~36_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~37 .lut_mask = 16'hAA20;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y47_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y66_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y68_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N14
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~31_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a25~portadataout ) # 
// ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst11|altsyncram_component|auto_generated|ram_block1a7~portadataout  & 
// !\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hCCB8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y58_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y58_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~32_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~31_combout  & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (!\inst11|altsyncram_component|auto_generated|mux2|_~31_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~31_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hDAD0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y50_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y58_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y65_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y70_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~29_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a43~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hDC98;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~30_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~29_combout  & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a70~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~29_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~29_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hCFA0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~33_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~9_combout  & ((\inst11|altsyncram_component|auto_generated|mux2|_~32_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~8_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~30_combout )))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~9_combout  & 
// (((\inst11|altsyncram_component|auto_generated|mux2|_~8_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~30_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hF888;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y80_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y75_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y79_N22
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~41 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~41_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a133~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a115~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~41 .lut_mask = 16'h5410;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y87_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y86_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y79_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~39 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~39_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a79~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~39 .lut_mask = 16'h0E04;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y82_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y83_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y79_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~38 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~38_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a106~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a97~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~38 .lut_mask = 16'hC840;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y79_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~40 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~40_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst11|altsyncram_component|auto_generated|mux2|_~39_combout ) # 
// (\inst11|altsyncram_component|auto_generated|mux2|_~38_combout )))

	.dataa(gnd),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~40 .lut_mask = 16'h0F0C;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y79_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y90_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y79_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~42 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~42_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a142~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a124~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~42 .lut_mask = 16'hA280;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y79_N12
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~43 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~43_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~40_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~41_combout ) # (\inst11|altsyncram_component|auto_generated|mux2|_~42_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~43 .lut_mask = 16'hFCF8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~44 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~44_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~37_combout ) # ((\inst11|altsyncram_component|auto_generated|mux2|_~33_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~23_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~43_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~44 .lut_mask = 16'hFEEE;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y34_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a268 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a268 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y31_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a286 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a286 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N22
cycloneiv_lcell_comb \inst18|select_data[7]~26 (
// Equation(s):
// \inst18|select_data[7]~26_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a286~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a268~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a268~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a286~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst18|select_data[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[7]~26 .lut_mask = 16'hC0A0;
defparam \inst18|select_data[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y38_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a259 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a259 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y35_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a277 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a277 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N20
cycloneiv_lcell_comb \inst18|select_data[7]~25 (
// Equation(s):
// \inst18|select_data[7]~25_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a277~portadataout ))) 
// # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a259~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a259~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a277~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst18|select_data[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[7]~25 .lut_mask = 16'h0C0A;
defparam \inst18|select_data[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y44_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y16_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N12
cycloneiv_lcell_comb \inst18|select_data[7]~22 (
// Equation(s):
// \inst18|select_data[7]~22_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a250~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a241~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[7]~22 .lut_mask = 16'hC480;
defparam \inst18|select_data[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y28_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y42_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N24
cycloneiv_lcell_comb \inst18|select_data[7]~23 (
// Equation(s):
// \inst18|select_data[7]~23_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a232~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a223~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst18|select_data[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[7]~23 .lut_mask = 16'h00D8;
defparam \inst18|select_data[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N4
cycloneiv_lcell_comb \inst18|select_data[7]~24 (
// Equation(s):
// \inst18|select_data[7]~24_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[7]~22_combout ) # (\inst18|select_data[7]~23_combout )))

	.dataa(\inst18|select_data[7]~22_combout ),
	.datab(\inst18|select_data[7]~23_combout ),
	.datac(gnd),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\inst18|select_data[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[7]~24 .lut_mask = 16'h00EE;
defparam \inst18|select_data[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N30
cycloneiv_lcell_comb \inst18|select_data[7]~27 (
// Equation(s):
// \inst18|select_data[7]~27_combout  = (\inst18|select_data[7]~24_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[7]~26_combout ) # (\inst18|select_data[7]~25_combout ))))

	.dataa(\inst18|select_data[7]~26_combout ),
	.datab(\inst18|select_data[7]~25_combout ),
	.datac(\inst18|select_data[7]~24_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\inst18|select_data[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[7]~27 .lut_mask = 16'hFEF0;
defparam \inst18|select_data[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y18_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y22_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~27_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a169~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a151~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hE5E0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y8_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y16_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~28_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~27_combout  & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a178~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~27_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a160~portadataout )))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|mux2|_~27_combout ))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hEC64;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y39_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y25_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y3_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y31_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 7;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N20
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~25_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\inst17|altsyncram_component|auto_generated|ram_block1a205~portadataout )))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a187~portadataout  & 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hCEC2;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N26
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~26_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~25_combout  & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a214~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~25_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a196~portadataout )))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~25_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hF588;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N28
cycloneiv_lcell_comb \inst18|select_data[7]~21 (
// Equation(s):
// \inst18|select_data[7]~21_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~26_combout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst17|altsyncram_component|auto_generated|mux2|_~28_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\inst18|select_data[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[7]~21 .lut_mask = 16'h3022;
defparam \inst18|select_data[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneiv_lcell_comb \inst18|select_data[7]~28 (
// Equation(s):
// \inst18|select_data[7]~28_combout  = (\inst18|select_data[6]~0_combout  & ((\inst18|select_data[7]~21_combout ) # ((\inst18|select_data[7]~27_combout  & \inst17|altsyncram_component|auto_generated|out_address_reg_a [3]))))

	.dataa(\inst18|select_data[7]~27_combout ),
	.datab(\inst18|select_data[6]~0_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(\inst18|select_data[7]~21_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[7]~28 .lut_mask = 16'hCC80;
defparam \inst18|select_data[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N10
cycloneiv_lcell_comb \inst18|select_data[7]~37 (
// Equation(s):
// \inst18|select_data[7]~37_combout  = (\inst18|select_data[7]~36_combout ) # ((\inst18|select_data[7]~28_combout ) # ((\inst18|select_data[6]~18_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~44_combout )))

	.dataa(\inst18|select_data[7]~36_combout ),
	.datab(\inst18|select_data[6]~18_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.datad(\inst18|select_data[7]~28_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[7]~37 .lut_mask = 16'hFFEA;
defparam \inst18|select_data[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N0
cycloneiv_lcell_comb \inst12|output_r[1]~1 (
// Equation(s):
// \inst12|output_r[1]~1_combout  = (\inst7|ready~q  & ((\inst18|select_data[7]~37_combout ) # ((\inst18|select_data[6]~20_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~44_combout ))))

	.dataa(\inst18|select_data[6]~20_combout ),
	.datab(\inst7|ready~q ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.datad(\inst18|select_data[7]~37_combout ),
	.cin(gnd),
	.combout(\inst12|output_r[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|output_r[1]~1 .lut_mask = 16'hCC80;
defparam \inst12|output_r[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y5_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y19_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N26
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~61 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~61_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a134~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a116~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~61 .lut_mask = 16'h3210;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y8_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y19_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N8
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~62 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~62_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a143~portadataout )) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a125~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~62 .lut_mask = 16'hC480;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y44_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y21_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N30
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~59 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~59_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a80~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~59 .lut_mask = 16'h0E04;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y3_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y11_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~58 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~58_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a107~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a98~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~58 .lut_mask = 16'hA820;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N28
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~60 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~60_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~59_combout ) # 
// (\inst17|altsyncram_component|auto_generated|mux2|_~58_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~60 .lut_mask = 16'h3322;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N0
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~63 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~63_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~60_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~61_combout ) # (\inst17|altsyncram_component|auto_generated|mux2|_~62_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~63 .lut_mask = 16'hFFC8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y39_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y38_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~51 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~51_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~51 .lut_mask = 16'hB9A8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y36_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y28_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N28
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~52 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~52_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~51_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~51_combout  & (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a17~portadataout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~52 .lut_mask = 16'hEA62;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y32_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y24_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y9_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y43_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~49 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~49_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a44~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~49 .lut_mask = 16'hB9A8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N6
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~50 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~50_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~49_combout  & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a71~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~49_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~49_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~50 .lut_mask = 16'hF388;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N30
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~53 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~53_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~9_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~52_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~8_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~50_combout )))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~9_combout  & 
// (((\inst17|altsyncram_component|auto_generated|mux2|_~8_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~50_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~53 .lut_mask = 16'hF888;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y13_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a296 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a296 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y43_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a314 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a314 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N10
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~55 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~55_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst17|altsyncram_component|auto_generated|ram_block1a314~portadataout ) # 
// (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a296~portadataout  & 
// ((!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a296~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a314~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~55 .lut_mask = 16'hAAE4;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y19_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a305 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a305 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y34_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a323 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a323_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a323 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~56 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~56_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~55_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a323~portadataout ) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~55_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a305~portadataout  & 
// ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a305~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a323~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~56 .lut_mask = 16'hE4AA;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N16
cycloneiv_lcell_comb \inst|data~2 (
// Equation(s):
// \inst|data~2_combout  = (\inst|color~q ) # (!\inst|always5~14_combout )

	.dataa(gnd),
	.datab(\inst|color~q ),
	.datac(gnd),
	.datad(\inst|always5~14_combout ),
	.cin(gnd),
	.combout(\inst|data~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|data~2 .lut_mask = 16'hCCFF;
defparam \inst|data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N28
cycloneiv_lcell_comb \inst|data~3 (
// Equation(s):
// \inst|data~3_combout  = (!\inst|data~2_combout  & (\inst|LessThan7~27_combout  & ((\inst|LessThan9~26_combout ) # (\inst|LessThan9~24_combout ))))

	.dataa(\inst|LessThan9~26_combout ),
	.datab(\inst|data~2_combout ),
	.datac(\inst|LessThan7~27_combout ),
	.datad(\inst|LessThan9~24_combout ),
	.cin(gnd),
	.combout(\inst|data~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|data~3 .lut_mask = 16'h3020;
defparam \inst|data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N29
dffeas \inst|data[3] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data[3] .is_wysiwyg = "true";
defparam \inst|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N6
cycloneiv_lcell_comb \inst18|data_1[3] (
// Equation(s):
// \inst18|data_1 [3] = (GLOBAL(\inst|swap~clkctrl_outclk ) & (\inst|data [3])) # (!GLOBAL(\inst|swap~clkctrl_outclk ) & ((\inst18|data_1 [3])))

	.dataa(\inst|data [3]),
	.datab(gnd),
	.datac(\inst18|data_1 [3]),
	.datad(\inst|swap~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|data_1 [3]),
	.cout());
// synopsys translate_off
defparam \inst18|data_1[3] .lut_mask = 16'hAAF0;
defparam \inst18|data_1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y35_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a336 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6105w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6870w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6],\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,\inst18|addr_1[4]~10_combout ,
\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .port_a_address_width = 12;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_width = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .port_a_last_address = 4095;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .port_b_address_width = 12;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .port_b_data_width = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a336 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y37_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a332 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a332_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a332 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~54 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~54_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a341 )) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a332~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a341 ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a332~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~54 .lut_mask = 16'h88A0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N0
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~57 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~57_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~11_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~54_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~56_combout  & !\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~57 .lut_mask = 16'hCC08;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~64 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~64_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~53_combout ) # ((\inst17|altsyncram_component|auto_generated|mux2|_~57_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~63_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~23_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~64 .lut_mask = 16'hFFF8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y36_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a278 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a278 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y37_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a260 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a260 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N16
cycloneiv_lcell_comb \inst18|select_data[8]~42 (
// Equation(s):
// \inst18|select_data[8]~42_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a278~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a260~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a278~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a260~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst18|select_data[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[8]~42 .lut_mask = 16'h4450;
defparam \inst18|select_data[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y30_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a287 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a287 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y33_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a269 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a269 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N26
cycloneiv_lcell_comb \inst18|select_data[8]~43 (
// Equation(s):
// \inst18|select_data[8]~43_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a287~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a269~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a287~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a269~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst18|select_data[8]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[8]~43 .lut_mask = 16'h88A0;
defparam \inst18|select_data[8]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y30_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y41_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N10
cycloneiv_lcell_comb \inst18|select_data[8]~40 (
// Equation(s):
// \inst18|select_data[8]~40_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a233~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a224~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst18|select_data[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[8]~40 .lut_mask = 16'h00AC;
defparam \inst18|select_data[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y45_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y18_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N28
cycloneiv_lcell_comb \inst18|select_data[8]~39 (
// Equation(s):
// \inst18|select_data[8]~39_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a251~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a242~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[8]~39 .lut_mask = 16'h8C80;
defparam \inst18|select_data[8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N18
cycloneiv_lcell_comb \inst18|select_data[8]~41 (
// Equation(s):
// \inst18|select_data[8]~41_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[8]~40_combout ) # (\inst18|select_data[8]~39_combout )))

	.dataa(\inst18|select_data[8]~40_combout ),
	.datab(\inst18|select_data[8]~39_combout ),
	.datac(gnd),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\inst18|select_data[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[8]~41 .lut_mask = 16'h00EE;
defparam \inst18|select_data[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N8
cycloneiv_lcell_comb \inst18|select_data[8]~44 (
// Equation(s):
// \inst18|select_data[8]~44_combout  = (\inst18|select_data[8]~41_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[8]~42_combout ) # (\inst18|select_data[8]~43_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\inst18|select_data[8]~42_combout ),
	.datac(\inst18|select_data[8]~43_combout ),
	.datad(\inst18|select_data[8]~41_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[8]~44 .lut_mask = 16'hFFA8;
defparam \inst18|select_data[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y40_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y2_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y33_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~45 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~45_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a206~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a188~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~45 .lut_mask = 16'hF4A4;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y27_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~46 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~46_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~45_combout  & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a215~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~45_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a197~portadataout )))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~45_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~46 .lut_mask = 16'hF858;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y8_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y18_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y14_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~47 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~47_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst17|altsyncram_component|auto_generated|ram_block1a170~portadataout ) # 
// (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a152~portadataout  & 
// ((!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~47 .lut_mask = 16'hAAE4;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y11_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [6]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 8;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~48 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~48_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~47_combout  & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a179~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~47_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a161~portadataout )))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~47_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~48 .lut_mask = 16'hF858;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cycloneiv_lcell_comb \inst18|select_data[8]~38 (
// Equation(s):
// \inst18|select_data[8]~38_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst17|altsyncram_component|auto_generated|mux2|_~46_combout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~48_combout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\inst18|select_data[8]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[8]~38 .lut_mask = 16'h4450;
defparam \inst18|select_data[8]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneiv_lcell_comb \inst18|select_data[8]~45 (
// Equation(s):
// \inst18|select_data[8]~45_combout  = (\inst18|select_data[6]~0_combout  & ((\inst18|select_data[8]~38_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [3] & \inst18|select_data[8]~44_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\inst18|select_data[6]~0_combout ),
	.datac(\inst18|select_data[8]~44_combout ),
	.datad(\inst18|select_data[8]~38_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[8]~45 .lut_mask = 16'hCC80;
defparam \inst18|select_data[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y74_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y63_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y66_N28
cycloneiv_lcell_comb \inst18|select_data[8]~48 (
// Equation(s):
// \inst18|select_data[8]~48_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a233~portadataout ))) 
// # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a224~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[8]~48 .lut_mask = 16'h5404;
defparam \inst18|select_data[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y66_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y69_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y66_N18
cycloneiv_lcell_comb \inst18|select_data[8]~47 (
// Equation(s):
// \inst18|select_data[8]~47_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a251~portadataout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a242~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst18|select_data[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[8]~47 .lut_mask = 16'hE400;
defparam \inst18|select_data[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y66_N14
cycloneiv_lcell_comb \inst18|select_data[8]~49 (
// Equation(s):
// \inst18|select_data[8]~49_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[8]~48_combout ) # (\inst18|select_data[8]~47_combout )))

	.dataa(gnd),
	.datab(\inst18|select_data[8]~48_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst18|select_data[8]~47_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[8]~49 .lut_mask = 16'h0F0C;
defparam \inst18|select_data[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y75_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a287 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a287 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y89_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a269 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a269 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y73_N14
cycloneiv_lcell_comb \inst18|select_data[8]~51 (
// Equation(s):
// \inst18|select_data[8]~51_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a287~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a269~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a287~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a269~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[8]~51 .lut_mask = 16'hD080;
defparam \inst18|select_data[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y77_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a278 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a278 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y89_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a260 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a260 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y78_N20
cycloneiv_lcell_comb \inst18|select_data[8]~50 (
// Equation(s):
// \inst18|select_data[8]~50_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a278~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a260~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a278~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a260~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst18|select_data[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[8]~50 .lut_mask = 16'h4450;
defparam \inst18|select_data[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y66_N2
cycloneiv_lcell_comb \inst18|select_data[8]~52 (
// Equation(s):
// \inst18|select_data[8]~52_combout  = (\inst18|select_data[8]~49_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[8]~51_combout ) # (\inst18|select_data[8]~50_combout ))))

	.dataa(\inst18|select_data[8]~49_combout ),
	.datab(\inst18|select_data[8]~51_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst18|select_data[8]~50_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[8]~52 .lut_mask = 16'hFAEA;
defparam \inst18|select_data[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y52_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y47_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y58_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y67_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X37_Y63_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~45 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~45_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\inst11|altsyncram_component|auto_generated|ram_block1a206~portadataout )))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a188~portadataout  & 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~45 .lut_mask = 16'hCEC2;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y63_N14
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~46 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~46_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~45_combout  & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a215~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~45_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a197~portadataout )))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~45_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~46 .lut_mask = 16'hCFA0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y61_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y47_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y63_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y66_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~47 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~47_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\inst11|altsyncram_component|auto_generated|ram_block1a170~portadataout )))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a152~portadataout  & 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~47 .lut_mask = 16'hAEA4;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y54_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y66_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~48 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~48_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~47_combout  & (((\inst11|altsyncram_component|auto_generated|ram_block1a179~portadataout ) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~47_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a161~portadataout  & 
// (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~48 .lut_mask = 16'hEC2C;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y66_N10
cycloneiv_lcell_comb \inst18|select_data[8]~46 (
// Equation(s):
// \inst18|select_data[8]~46_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|mux2|_~46_combout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst11|altsyncram_component|auto_generated|mux2|_~48_combout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[8]~46 .lut_mask = 16'h0B08;
defparam \inst18|select_data[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y66_N12
cycloneiv_lcell_comb \inst18|select_data[8]~53 (
// Equation(s):
// \inst18|select_data[8]~53_combout  = (\inst18|select_data[6]~9_combout  & ((\inst18|select_data[8]~46_combout ) # ((\inst18|select_data[8]~52_combout  & \inst11|altsyncram_component|auto_generated|out_address_reg_a [3]))))

	.dataa(\inst18|select_data[6]~9_combout ),
	.datab(\inst18|select_data[8]~52_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(\inst18|select_data[8]~46_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[8]~53 .lut_mask = 16'hAA80;
defparam \inst18|select_data[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y51_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a296 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a296 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y59_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a314 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a314 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N12
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~55 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~55_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a314~portadataout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a296~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a296~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a314~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~55 .lut_mask = 16'hF2C2;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y56_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a323 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a323_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a323 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y48_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a305 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a305 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~56 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~56_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~55_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a323~portadataout ) # 
// ((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~55_combout  & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst11|altsyncram_component|auto_generated|ram_block1a305~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a323~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a305~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~56 .lut_mask = 16'hDA8A;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y57_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a332 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a332_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a332 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N24
cycloneiv_lcell_comb \inst18|data_2[3] (
// Equation(s):
// \inst18|data_2 [3] = (GLOBAL(\inst|swap~clkctrl_outclk ) & (\inst18|data_2 [3])) # (!GLOBAL(\inst|swap~clkctrl_outclk ) & ((\inst|data [3])))

	.dataa(\inst18|data_2 [3]),
	.datab(gnd),
	.datac(\inst|data [3]),
	.datad(\inst|swap~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|data_2 [3]),
	.cout());
// synopsys translate_off
defparam \inst18|data_2[3] .lut_mask = 16'hAAF0;
defparam \inst18|data_2[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y51_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a336 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6105w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6870w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6],\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,\inst18|addr_2[4]~10_combout ,
\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .port_a_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .port_b_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a336 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N22
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~54 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~54_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a341 ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a332~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a332~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a341 ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~54 .lut_mask = 16'hA808;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~57 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~57_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~11_combout  & ((\inst11|altsyncram_component|auto_generated|mux2|_~54_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~56_combout  & !\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~57 .lut_mask = 16'hA0A8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y68_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y68_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y68_N14
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~51 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~51_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a26~portadataout ) # 
// ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst11|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~51 .lut_mask = 16'hCBC8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y49_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y61_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~52 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~52_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~51_combout  & (((\inst11|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~51_combout  & (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a17~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~52 .lut_mask = 16'hE6A2;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y53_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y74_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y73_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y73_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~49 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~49_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a44~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~49 .lut_mask = 16'hDC98;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y54_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~50 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~50_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~49_combout  & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a71~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~49_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~49_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~50 .lut_mask = 16'hF838;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N24
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~53 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~53_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~8_combout  & ((\inst11|altsyncram_component|auto_generated|mux2|_~50_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~52_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~9_combout )))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// (\inst11|altsyncram_component|auto_generated|mux2|_~52_combout  & (\inst11|altsyncram_component|auto_generated|mux2|_~9_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~53 .lut_mask = 16'hEAC0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y76_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y79_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y79_N30
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~61 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~61_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a134~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a116~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~61 .lut_mask = 16'h4540;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y78_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y90_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y78_N22
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~62 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~62_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a143~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a125~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~62 .lut_mask = 16'h88C0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y83_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y90_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y79_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~59 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~59_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a89~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a80~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~59 .lut_mask = 16'h3120;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y87_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y77_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [6]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y79_N24
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~58 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~58_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a107~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a98~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~58 .lut_mask = 16'hC480;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y79_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~60 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~60_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst11|altsyncram_component|auto_generated|mux2|_~59_combout ) # 
// (\inst11|altsyncram_component|auto_generated|mux2|_~58_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.datab(gnd),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~60 .lut_mask = 16'h0F0A;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y79_N8
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~63 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~63_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~60_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~61_combout ) # (\inst11|altsyncram_component|auto_generated|mux2|_~62_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~63 .lut_mask = 16'hFFE0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~64 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~64_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~57_combout ) # ((\inst11|altsyncram_component|auto_generated|mux2|_~53_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~23_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~63_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~64 .lut_mask = 16'hFEFA;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N12
cycloneiv_lcell_comb \inst18|select_data[8]~54 (
// Equation(s):
// \inst18|select_data[8]~54_combout  = (\inst18|select_data[8]~45_combout ) # ((\inst18|select_data[8]~53_combout ) # ((\inst18|select_data[6]~18_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~64_combout )))

	.dataa(\inst18|select_data[8]~45_combout ),
	.datab(\inst18|select_data[6]~18_combout ),
	.datac(\inst18|select_data[8]~53_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[8]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[8]~54 .lut_mask = 16'hFEFA;
defparam \inst18|select_data[8]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N10
cycloneiv_lcell_comb \inst12|output_r[2]~2 (
// Equation(s):
// \inst12|output_r[2]~2_combout  = (\inst7|ready~q  & ((\inst18|select_data[8]~54_combout ) # ((\inst18|select_data[6]~20_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~64_combout ))))

	.dataa(\inst18|select_data[6]~20_combout ),
	.datab(\inst7|ready~q ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.datad(\inst18|select_data[8]~54_combout ),
	.cin(gnd),
	.combout(\inst12|output_r[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|output_r[2]~2 .lut_mask = 16'hCC80;
defparam \inst12|output_r[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N18
cycloneiv_lcell_comb \inst14|Mult0|mult_core|romout[0][2] (
// Equation(s):
// \inst14|Mult0|mult_core|romout[0][2]~combout  = \inst12|output_r[2]~2_combout  $ (\inst12|output_r[0]~0_combout )

	.dataa(\inst12|output_r[2]~2_combout ),
	.datab(gnd),
	.datac(\inst12|output_r[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst14|Mult0|mult_core|romout[0][2]~combout ),
	.cout());
// synopsys translate_off
defparam \inst14|Mult0|mult_core|romout[0][2] .lut_mask = 16'h5A5A;
defparam \inst14|Mult0|mult_core|romout[0][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N8
cycloneiv_lcell_comb \inst14|Mult0|mult_core|romout[0][3]~0 (
// Equation(s):
// \inst14|Mult0|mult_core|romout[0][3]~0_combout  = \inst12|output_r[1]~1_combout  $ (((\inst12|output_r[2]~2_combout  & \inst12|output_r[0]~0_combout )))

	.dataa(\inst12|output_r[2]~2_combout ),
	.datab(gnd),
	.datac(\inst12|output_r[0]~0_combout ),
	.datad(\inst12|output_r[1]~1_combout ),
	.cin(gnd),
	.combout(\inst14|Mult0|mult_core|romout[0][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|Mult0|mult_core|romout[0][3]~0 .lut_mask = 16'h5FA0;
defparam \inst14|Mult0|mult_core|romout[0][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N4
cycloneiv_lcell_comb \inst14|Mult0|mult_core|romout[0][4]~1 (
// Equation(s):
// \inst14|Mult0|mult_core|romout[0][4]~1_combout  = (\inst12|output_r[2]~2_combout  & ((\inst12|output_r[1]~1_combout ) # (!\inst12|output_r[0]~0_combout ))) # (!\inst12|output_r[2]~2_combout  & (\inst12|output_r[0]~0_combout ))

	.dataa(\inst12|output_r[2]~2_combout ),
	.datab(gnd),
	.datac(\inst12|output_r[0]~0_combout ),
	.datad(\inst12|output_r[1]~1_combout ),
	.cin(gnd),
	.combout(\inst14|Mult0|mult_core|romout[0][4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|Mult0|mult_core|romout[0][4]~1 .lut_mask = 16'hFA5A;
defparam \inst14|Mult0|mult_core|romout[0][4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y30_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y23_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y13_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y41_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N6
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~69 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~69_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a57~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a39~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~69 .lut_mask = 16'hFA0C;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N8
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~70 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~70_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~69_combout  & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a66~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~69_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~69_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~70 .lut_mask = 16'hCFA0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y22_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y36_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y43_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N26
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~71 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~71_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~71 .lut_mask = 16'hFC0A;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y32_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~72 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~72_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~71_combout  & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # (!\inst17|altsyncram_component|auto_generated|mux2|_~71_combout  & ((\inst17|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~71_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~72 .lut_mask = 16'hDAD0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N4
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~73 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~73_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~8_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~70_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~9_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~72_combout )))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// (((\inst17|altsyncram_component|auto_generated|mux2|_~9_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~72_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~73 .lut_mask = 16'hF888;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y5_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a300 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a300 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y31_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a318 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a318 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y3_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a309 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a309 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y16_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a291 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a291 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N20
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~75 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~75_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a309~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a291~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a309~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a291~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~75 .lut_mask = 16'hEE30;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N4
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~76 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~76_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~75_combout  & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a318~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~75_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a300~portadataout )))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~75_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a300~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a318~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~76 .lut_mask = 16'hF388;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y40_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a327 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a327_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a327 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N20
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~74 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~74_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a336~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a327~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a327~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a336~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~74 .lut_mask = 16'hA808;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~77 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~77_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~11_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~74_combout ) # 
// ((!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & \inst17|altsyncram_component|auto_generated|mux2|_~76_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~77 .lut_mask = 16'hCC40;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y14_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y37_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N4
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~82 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~82_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a138~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a120~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~82 .lut_mask = 16'hE040;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y18_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y7_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N6
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~81 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~81_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a129~portadataout )) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a111~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~81 .lut_mask = 16'h5140;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y43_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y19_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~79 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~79_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a75~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~79 .lut_mask = 16'h3210;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y2_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y9_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N0
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~78 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~78_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a102~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a93~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~78 .lut_mask = 16'hC808;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~80 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~80_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~79_combout ) # 
// (\inst17|altsyncram_component|auto_generated|mux2|_~78_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~80 .lut_mask = 16'h5550;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N2
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~83 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~83_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~80_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~82_combout ) # (\inst17|altsyncram_component|auto_generated|mux2|_~81_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~82_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~81_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~80_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~83 .lut_mask = 16'hFFA8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~84 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~84_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~73_combout ) # ((\inst17|altsyncram_component|auto_generated|mux2|_~77_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~23_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~83_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~83_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~84 .lut_mask = 16'hFEEE;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y73_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y67_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N26
cycloneiv_lcell_comb \inst18|select_data[3]~65 (
// Equation(s):
// \inst18|select_data[3]~65_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a228~portadataout ))) 
// # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a219~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[3]~65 .lut_mask = 16'h0E04;
defparam \inst18|select_data[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y70_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y66_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N14
cycloneiv_lcell_comb \inst18|select_data[3]~64 (
// Equation(s):
// \inst18|select_data[3]~64_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a246~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a237~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[3]~64 .lut_mask = 16'hD080;
defparam \inst18|select_data[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N10
cycloneiv_lcell_comb \inst18|select_data[3]~66 (
// Equation(s):
// \inst18|select_data[3]~66_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[3]~65_combout ) # (\inst18|select_data[3]~64_combout )))

	.dataa(\inst18|select_data[3]~65_combout ),
	.datab(\inst18|select_data[3]~64_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|select_data[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[3]~66 .lut_mask = 16'h0E0E;
defparam \inst18|select_data[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y82_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a273 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a273 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y87_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y79_N16
cycloneiv_lcell_comb \inst18|select_data[3]~67 (
// Equation(s):
// \inst18|select_data[3]~67_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a273~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a255~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a273~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[3]~67 .lut_mask = 16'h2320;
defparam \inst18|select_data[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y78_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a282 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a282 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y86_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a264 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a264 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y78_N16
cycloneiv_lcell_comb \inst18|select_data[3]~68 (
// Equation(s):
// \inst18|select_data[3]~68_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a282~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a264~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a282~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a264~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst18|select_data[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[3]~68 .lut_mask = 16'h88A0;
defparam \inst18|select_data[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N20
cycloneiv_lcell_comb \inst18|select_data[3]~69 (
// Equation(s):
// \inst18|select_data[3]~69_combout  = (\inst18|select_data[3]~66_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[3]~67_combout ) # (\inst18|select_data[3]~68_combout ))))

	.dataa(\inst18|select_data[3]~66_combout ),
	.datab(\inst18|select_data[3]~67_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst18|select_data[3]~68_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[3]~69 .lut_mask = 16'hFAEA;
defparam \inst18|select_data[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y65_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y46_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N24
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~67 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~67_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a165~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a147~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~67 .lut_mask = 16'hE5E0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y62_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y50_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~68 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~68_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~67_combout  & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a174~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~67_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a156~portadataout )))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|mux2|_~67_combout ))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~68 .lut_mask = 16'hEC64;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y70_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y63_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~65 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~65_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a201~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a183~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~65 .lut_mask = 16'hD9C8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y49_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y56_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~66 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~66_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~65_combout  & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a210~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~65_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a192~portadataout )))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|mux2|_~65_combout ))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~66 .lut_mask = 16'hEC64;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N8
cycloneiv_lcell_comb \inst18|select_data[3]~63 (
// Equation(s):
// \inst18|select_data[3]~63_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst11|altsyncram_component|auto_generated|mux2|_~66_combout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|mux2|_~68_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[3]~63 .lut_mask = 16'h5404;
defparam \inst18|select_data[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N22
cycloneiv_lcell_comb \inst18|select_data[3]~70 (
// Equation(s):
// \inst18|select_data[3]~70_combout  = (\inst18|select_data[6]~9_combout  & ((\inst18|select_data[3]~63_combout ) # ((\inst18|select_data[3]~69_combout  & \inst11|altsyncram_component|auto_generated|out_address_reg_a [3]))))

	.dataa(\inst18|select_data[6]~9_combout ),
	.datab(\inst18|select_data[3]~69_combout ),
	.datac(\inst18|select_data[3]~63_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.cin(gnd),
	.combout(\inst18|select_data[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[3]~70 .lut_mask = 16'hA8A0;
defparam \inst18|select_data[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y31_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y27_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a273 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a273 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y27_N22
cycloneiv_lcell_comb \inst18|select_data[3]~59 (
// Equation(s):
// \inst18|select_data[3]~59_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a273~portadataout ))) 
// # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a255~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a273~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[3]~59 .lut_mask = 16'h0E04;
defparam \inst18|select_data[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y15_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y43_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N16
cycloneiv_lcell_comb \inst18|select_data[3]~56 (
// Equation(s):
// \inst18|select_data[3]~56_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a246~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a237~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst18|select_data[3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[3]~56 .lut_mask = 16'hE200;
defparam \inst18|select_data[3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y39_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y17_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N18
cycloneiv_lcell_comb \inst18|select_data[3]~57 (
// Equation(s):
// \inst18|select_data[3]~57_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a228~portadataout ))) 
// # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a219~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[3]~57 .lut_mask = 16'h5404;
defparam \inst18|select_data[3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N6
cycloneiv_lcell_comb \inst18|select_data[3]~58 (
// Equation(s):
// \inst18|select_data[3]~58_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[3]~56_combout ) # (\inst18|select_data[3]~57_combout )))

	.dataa(gnd),
	.datab(\inst18|select_data[3]~56_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst18|select_data[3]~57_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[3]~58 .lut_mask = 16'h0F0C;
defparam \inst18|select_data[3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y27_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a282 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a282 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y29_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a264 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a264 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N12
cycloneiv_lcell_comb \inst18|select_data[3]~60 (
// Equation(s):
// \inst18|select_data[3]~60_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a282~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a264~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a282~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a264~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst18|select_data[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[3]~60 .lut_mask = 16'h88C0;
defparam \inst18|select_data[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N6
cycloneiv_lcell_comb \inst18|select_data[3]~61 (
// Equation(s):
// \inst18|select_data[3]~61_combout  = (\inst18|select_data[3]~58_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[3]~59_combout ) # (\inst18|select_data[3]~60_combout ))))

	.dataa(\inst18|select_data[3]~59_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst18|select_data[3]~58_combout ),
	.datad(\inst18|select_data[3]~60_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[3]~61 .lut_mask = 16'hFCF8;
defparam \inst18|select_data[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y35_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y1_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N10
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~65 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~65_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a201~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a183~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~65 .lut_mask = 16'hD9C8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y36_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y23_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~66 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~66_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~65_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a210~portadataout ) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~65_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a192~portadataout  & 
// (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~66 .lut_mask = 16'hEA4A;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y7_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y15_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y16_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~67 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~67_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a165~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a147~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~67 .lut_mask = 16'hEE30;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y15_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 3;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~68 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~68_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~67_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a174~portadataout ) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~67_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a156~portadataout  & 
// (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~68 .lut_mask = 16'hEC2C;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N0
cycloneiv_lcell_comb \inst18|select_data[3]~55 (
// Equation(s):
// \inst18|select_data[3]~55_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst17|altsyncram_component|auto_generated|mux2|_~66_combout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~68_combout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\inst18|select_data[3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[3]~55 .lut_mask = 16'h2230;
defparam \inst18|select_data[3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N0
cycloneiv_lcell_comb \inst18|select_data[3]~62 (
// Equation(s):
// \inst18|select_data[3]~62_combout  = (\inst18|select_data[6]~0_combout  & ((\inst18|select_data[3]~55_combout ) # ((\inst18|select_data[3]~61_combout  & \inst17|altsyncram_component|auto_generated|out_address_reg_a [3]))))

	.dataa(\inst18|select_data[3]~61_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\inst18|select_data[6]~0_combout ),
	.datad(\inst18|select_data[3]~55_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[3]~62 .lut_mask = 16'hF080;
defparam \inst18|select_data[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y47_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a300 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a300 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y62_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a309 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a309 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y53_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a291 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a291 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N14
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~75 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~75_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a309~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a291~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a309~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a291~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~75 .lut_mask = 16'hD9C8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y53_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a318 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a318 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~76 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~76_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~75_combout  & (((\inst11|altsyncram_component|auto_generated|ram_block1a318~portadataout ) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~75_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a300~portadataout  & 
// (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a300~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a318~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~76 .lut_mask = 16'hEC2C;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y54_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a327 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a327_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a327 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~74 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~74_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a336~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a327~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a336~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a327~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~74 .lut_mask = 16'h8A80;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N24
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~77 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~77_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~11_combout  & ((\inst11|altsyncram_component|auto_generated|mux2|_~74_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~76_combout  & !\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~77 .lut_mask = 16'hAA08;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y73_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y68_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y66_N26
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~81 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~81_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a129~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a111~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~81 .lut_mask = 16'h0D08;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y66_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y70_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y66_N30
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~79 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~79_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a75~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~79 .lut_mask = 16'h5404;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y72_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y88_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~78 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~78_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a102~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a93~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~78 .lut_mask = 16'hA808;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y66_N22
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~80 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~80_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst11|altsyncram_component|auto_generated|mux2|_~79_combout ) # 
// (\inst11|altsyncram_component|auto_generated|mux2|_~78_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~80 .lut_mask = 16'h3232;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y72_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y72_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~82 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~82_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a138~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a120~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~82 .lut_mask = 16'hD080;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y66_N8
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~83 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~83_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~80_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~81_combout ) # (\inst11|altsyncram_component|auto_generated|mux2|_~82_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~81_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~80_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~82_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~83 .lut_mask = 16'hFCF8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y46_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y75_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y71_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y68_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~71 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~71_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~71 .lut_mask = 16'hD9C8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y60_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~72 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~72_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~71_combout  & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # (!\inst11|altsyncram_component|auto_generated|mux2|_~71_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~71_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~72 .lut_mask = 16'hBCB0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y52_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y65_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y69_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y65_N26
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~69 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~69_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a39~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~69 .lut_mask = 16'hF2C2;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y56_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~70 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~70_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~69_combout  & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a66~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~69_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~69_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~70 .lut_mask = 16'hF838;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y61_N22
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~73 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~73_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~8_combout  & ((\inst11|altsyncram_component|auto_generated|mux2|_~70_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~72_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~9_combout )))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// (\inst11|altsyncram_component|auto_generated|mux2|_~72_combout  & (\inst11|altsyncram_component|auto_generated|mux2|_~9_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~73 .lut_mask = 16'hEAC0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y58_N24
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~84 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~84_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~77_combout ) # ((\inst11|altsyncram_component|auto_generated|mux2|_~73_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~23_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~83_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~83_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~84 .lut_mask = 16'hFFEA;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N0
cycloneiv_lcell_comb \inst18|select_data[3]~71 (
// Equation(s):
// \inst18|select_data[3]~71_combout  = (\inst18|select_data[3]~70_combout ) # ((\inst18|select_data[3]~62_combout ) # ((\inst11|altsyncram_component|auto_generated|mux2|_~84_combout  & \inst18|select_data[6]~18_combout )))

	.dataa(\inst18|select_data[3]~70_combout ),
	.datab(\inst18|select_data[3]~62_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~84_combout ),
	.datad(\inst18|select_data[6]~18_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[3]~71 .lut_mask = 16'hFEEE;
defparam \inst18|select_data[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N22
cycloneiv_lcell_comb \inst12|output_g[0]~0 (
// Equation(s):
// \inst12|output_g[0]~0_combout  = (\inst7|ready~q  & ((\inst18|select_data[3]~71_combout ) # ((\inst18|select_data[6]~20_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~84_combout ))))

	.dataa(\inst18|select_data[6]~20_combout ),
	.datab(\inst7|ready~q ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~84_combout ),
	.datad(\inst18|select_data[3]~71_combout ),
	.cin(gnd),
	.combout(\inst12|output_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|output_g[0]~0 .lut_mask = 16'hCC80;
defparam \inst12|output_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y28_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a301 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a301 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y35_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a319 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a319_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a319 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y42_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a310 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a310 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y17_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a292 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a292 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N28
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~95 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~95_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a310~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a292~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a310~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a292~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~95 .lut_mask = 16'hD9C8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N26
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~96 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~96_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~95_combout  & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a319~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~95_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a301~portadataout )))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~95_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a301~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a319~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~95_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~96 .lut_mask = 16'hF588;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y35_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a337 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6105w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6870w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3],\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,\inst18|addr_1[4]~10_combout ,
\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .port_a_address_width = 12;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_width = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .port_a_last_address = 4095;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .port_b_address_width = 12;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .port_b_data_width = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a337 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y40_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a328 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a328 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~94 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~94_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a337~portadataout )) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a328~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a337~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a328~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~94 .lut_mask = 16'hA0C0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~97 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~97_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~11_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~94_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~96_combout  & !\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~96_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~94_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~97 .lut_mask = 16'hC0C8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y37_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y39_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~91 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~91_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst17|altsyncram_component|auto_generated|ram_block1a22~portadataout ) # 
// (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// ((!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~91 .lut_mask = 16'hAAE4;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y12_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y33_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N4
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~92 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~92_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~91_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~91_combout  & (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~91_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~92 .lut_mask = 16'hE6A2;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y29_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y40_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y12_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N8
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~89 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~89_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst17|altsyncram_component|auto_generated|ram_block1a58~portadataout ) # 
// (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a40~portadataout  & 
// ((!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~89 .lut_mask = 16'hAAE4;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y24_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N2
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~90 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~90_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~89_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a67~portadataout ) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~89_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a49~portadataout  & 
// ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~89_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~90 .lut_mask = 16'hE2CC;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N10
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~93 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~93_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~9_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~92_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~8_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~90_combout )))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~9_combout  & 
// (((\inst17|altsyncram_component|auto_generated|mux2|_~8_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~90_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~92_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~90_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~93 .lut_mask = 16'hF888;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y1_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y6_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N0
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~101 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~101_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a130~portadataout )) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a112~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~101 .lut_mask = 16'h0B08;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y15_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y36_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~102 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~102_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a139~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a121~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~102 .lut_mask = 16'hE020;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y10_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y12_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~98 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~98_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a103~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a94~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~98 .lut_mask = 16'hE040;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y43_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y18_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~99 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~99_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a76~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~99 .lut_mask = 16'h3202;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~100 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~100_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~98_combout ) # 
// (\inst17|altsyncram_component|auto_generated|mux2|_~99_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~98_combout ),
	.datab(gnd),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~99_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~100 .lut_mask = 16'h0F0A;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~103 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~103_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~100_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~101_combout ) # (\inst17|altsyncram_component|auto_generated|mux2|_~102_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~101_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~102_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~100_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~103 .lut_mask = 16'hFFE0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~104 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~104_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~97_combout ) # ((\inst17|altsyncram_component|auto_generated|mux2|_~93_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~23_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~103_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~97_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~93_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~103_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~104 .lut_mask = 16'hFEEE;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y15_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y19_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y19_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~87 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~87_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a166~portadataout ) # 
// ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst17|altsyncram_component|auto_generated|ram_block1a148~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~87 .lut_mask = 16'hADA8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y3_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~88 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~88_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~87_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a175~portadataout ) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~87_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a157~portadataout  & 
// (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~87_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~88 .lut_mask = 16'hEC2C;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y25_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y37_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y2_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y32_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~85 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~85_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a202~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a184~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~85 .lut_mask = 16'hDC98;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~86 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~86_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~85_combout  & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a211~portadataout )) # (!\inst17|altsyncram_component|auto_generated|mux2|_~85_combout  & ((\inst17|altsyncram_component|auto_generated|ram_block1a193~portadataout ))))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~85_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~85_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~86 .lut_mask = 16'hDDA0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cycloneiv_lcell_comb \inst18|select_data[4]~72 (
// Equation(s):
// \inst18|select_data[4]~72_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~86_combout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst17|altsyncram_component|auto_generated|mux2|_~88_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~88_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~86_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\inst18|select_data[4]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[4]~72 .lut_mask = 16'h5044;
defparam \inst18|select_data[4]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y4_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y12_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y12_N10
cycloneiv_lcell_comb \inst18|select_data[4]~73 (
// Equation(s):
// \inst18|select_data[4]~73_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a247~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a238~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[4]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[4]~73 .lut_mask = 16'hC808;
defparam \inst18|select_data[4]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y40_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y7_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N12
cycloneiv_lcell_comb \inst18|select_data[4]~74 (
// Equation(s):
// \inst18|select_data[4]~74_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a229~portadataout ))) 
// # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a220~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[4]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[4]~74 .lut_mask = 16'h5410;
defparam \inst18|select_data[4]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N18
cycloneiv_lcell_comb \inst18|select_data[4]~75 (
// Equation(s):
// \inst18|select_data[4]~75_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[4]~73_combout ) # (\inst18|select_data[4]~74_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\inst18|select_data[4]~73_combout ),
	.datad(\inst18|select_data[4]~74_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[4]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[4]~75 .lut_mask = 16'h5550;
defparam \inst18|select_data[4]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y27_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a256 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a256 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y32_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a274 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a274 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y27_N22
cycloneiv_lcell_comb \inst18|select_data[4]~76 (
// Equation(s):
// \inst18|select_data[4]~76_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a274~portadataout ))) 
// # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a256~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a256~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a274~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst18|select_data[4]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[4]~76 .lut_mask = 16'h00E2;
defparam \inst18|select_data[4]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y32_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a265 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a265 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y31_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a283 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_bit_number = 4;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a283 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N0
cycloneiv_lcell_comb \inst18|select_data[4]~77 (
// Equation(s):
// \inst18|select_data[4]~77_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a283~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a265~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a265~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a283~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[4]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[4]~77 .lut_mask = 16'hE020;
defparam \inst18|select_data[4]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N14
cycloneiv_lcell_comb \inst18|select_data[4]~78 (
// Equation(s):
// \inst18|select_data[4]~78_combout  = (\inst18|select_data[4]~75_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[4]~76_combout ) # (\inst18|select_data[4]~77_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\inst18|select_data[4]~75_combout ),
	.datac(\inst18|select_data[4]~76_combout ),
	.datad(\inst18|select_data[4]~77_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[4]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[4]~78 .lut_mask = 16'hEEEC;
defparam \inst18|select_data[4]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N4
cycloneiv_lcell_comb \inst18|select_data[4]~79 (
// Equation(s):
// \inst18|select_data[4]~79_combout  = (\inst18|select_data[6]~0_combout  & ((\inst18|select_data[4]~72_combout ) # ((\inst18|select_data[4]~78_combout  & \inst17|altsyncram_component|auto_generated|out_address_reg_a [3]))))

	.dataa(\inst18|select_data[6]~0_combout ),
	.datab(\inst18|select_data[4]~72_combout ),
	.datac(\inst18|select_data[4]~78_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.cin(gnd),
	.combout(\inst18|select_data[4]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[4]~79 .lut_mask = 16'hA888;
defparam \inst18|select_data[4]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y63_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y47_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y70_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y86_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~91 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~91_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~91 .lut_mask = 16'hFC0A;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N24
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~92 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~92_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~91_combout  & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~91_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~91_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~91_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~92 .lut_mask = 16'hCFA0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y59_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y63_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y71_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N22
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~89 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~89_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a40~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~89 .lut_mask = 16'hFC22;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y52_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~90 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~90_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~89_combout  & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (!\inst11|altsyncram_component|auto_generated|mux2|_~89_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a49~portadataout ))))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~89_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~89_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~90 .lut_mask = 16'hBCB0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N8
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~93 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~93_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~9_combout  & ((\inst11|altsyncram_component|auto_generated|mux2|_~92_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~8_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~90_combout )))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~9_combout  & 
// (((\inst11|altsyncram_component|auto_generated|mux2|_~8_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~90_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~92_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~90_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~93 .lut_mask = 16'hF888;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y50_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a301 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a301 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y54_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a319 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a319_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a319 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y50_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a292 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a292 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y61_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a310 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a310 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N2
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~95 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~95_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a310~portadataout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a292~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a292~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a310~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~95 .lut_mask = 16'hDC98;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~96 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~96_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~95_combout  & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a319~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~95_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a301~portadataout )))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~95_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a301~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a319~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~95_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~96 .lut_mask = 16'hF588;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y61_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a328 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a328 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y58_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a337 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6105w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6870w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3],\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,\inst18|addr_2[4]~10_combout ,
\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .port_a_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .port_b_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a337 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~94 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~94_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a337~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a328~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a328~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a337~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~94 .lut_mask = 16'hE040;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~97 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~97_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~11_combout  & ((\inst11|altsyncram_component|auto_generated|mux2|_~94_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~96_combout  & !\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~96_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~94_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~97 .lut_mask = 16'hAA08;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y76_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y83_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y76_N8
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~102 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~102_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a139~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a121~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~102 .lut_mask = 16'hB080;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y66_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y73_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~101 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~101_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a130~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a112~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~101 .lut_mask = 16'h0E02;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y69_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y84_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N22
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~99 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~99_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a76~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~99 .lut_mask = 16'h00CA;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y71_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y71_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N30
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~98 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~98_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a103~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a94~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~98 .lut_mask = 16'hC480;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~100 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~100_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst11|altsyncram_component|auto_generated|mux2|_~99_combout ) # 
// (\inst11|altsyncram_component|auto_generated|mux2|_~98_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~99_combout ),
	.datab(gnd),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~98_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~100 .lut_mask = 16'h00FA;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~103 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~103_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~100_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~102_combout ) # (\inst11|altsyncram_component|auto_generated|mux2|_~101_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~102_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~101_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~100_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~103 .lut_mask = 16'hFFC8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N30
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~104 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~104_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~93_combout ) # ((\inst11|altsyncram_component|auto_generated|mux2|_~97_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~23_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~103_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~93_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~97_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~103_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~104 .lut_mask = 16'hFEEE;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y53_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y50_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y66_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y55_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y58_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~85 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~85_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a202~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a184~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~85 .lut_mask = 16'hE5E0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y58_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~86 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~86_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~85_combout  & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a211~portadataout )) # (!\inst11|altsyncram_component|auto_generated|mux2|_~85_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a193~portadataout ))))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~85_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~85_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~86 .lut_mask = 16'hAFC0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y51_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y46_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y58_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y58_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~87 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~87_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a166~portadataout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a148~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~87 .lut_mask = 16'hF4A4;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y59_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y58_N12
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~88 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~88_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~87_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a175~portadataout ) # 
// ((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~87_combout  & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst11|altsyncram_component|auto_generated|ram_block1a157~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~87_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~88 .lut_mask = 16'hBC8C;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y58_N22
cycloneiv_lcell_comb \inst18|select_data[4]~80 (
// Equation(s):
// \inst18|select_data[4]~80_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|mux2|_~86_combout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst11|altsyncram_component|auto_generated|mux2|_~88_combout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~86_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~88_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[4]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[4]~80 .lut_mask = 16'h5140;
defparam \inst18|select_data[4]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y86_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a265 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a265 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y79_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a283 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a283 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X37_Y79_N24
cycloneiv_lcell_comb \inst18|select_data[4]~85 (
// Equation(s):
// \inst18|select_data[4]~85_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a283~portadataout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a265~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a265~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a283~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[4]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[4]~85 .lut_mask = 16'hC808;
defparam \inst18|select_data[4]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y79_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a256 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a256 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y82_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a274 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a274 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X37_Y79_N4
cycloneiv_lcell_comb \inst18|select_data[4]~84 (
// Equation(s):
// \inst18|select_data[4]~84_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a274~portadataout ))) 
// # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a256~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a256~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a274~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[4]~84 .lut_mask = 16'h3202;
defparam \inst18|select_data[4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y76_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y83_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y79_N12
cycloneiv_lcell_comb \inst18|select_data[4]~81 (
// Equation(s):
// \inst18|select_data[4]~81_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a247~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a238~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[4]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[4]~81 .lut_mask = 16'hB080;
defparam \inst18|select_data[4]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y67_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y75_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y78_N0
cycloneiv_lcell_comb \inst18|select_data[4]~82 (
// Equation(s):
// \inst18|select_data[4]~82_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a229~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a220~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[4]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[4]~82 .lut_mask = 16'h0D08;
defparam \inst18|select_data[4]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y79_N2
cycloneiv_lcell_comb \inst18|select_data[4]~83 (
// Equation(s):
// \inst18|select_data[4]~83_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[4]~81_combout ) # (\inst18|select_data[4]~82_combout )))

	.dataa(\inst18|select_data[4]~81_combout ),
	.datab(gnd),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst18|select_data[4]~82_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[4]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[4]~83 .lut_mask = 16'h0F0A;
defparam \inst18|select_data[4]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y79_N26
cycloneiv_lcell_comb \inst18|select_data[4]~86 (
// Equation(s):
// \inst18|select_data[4]~86_combout  = (\inst18|select_data[4]~83_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[4]~85_combout ) # (\inst18|select_data[4]~84_combout ))))

	.dataa(\inst18|select_data[4]~85_combout ),
	.datab(\inst18|select_data[4]~84_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst18|select_data[4]~83_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[4]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[4]~86 .lut_mask = 16'hFFE0;
defparam \inst18|select_data[4]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N24
cycloneiv_lcell_comb \inst18|select_data[4]~87 (
// Equation(s):
// \inst18|select_data[4]~87_combout  = (\inst18|select_data[6]~9_combout  & ((\inst18|select_data[4]~80_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & \inst18|select_data[4]~86_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\inst18|select_data[6]~9_combout ),
	.datac(\inst18|select_data[4]~80_combout ),
	.datad(\inst18|select_data[4]~86_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[4]~87 .lut_mask = 16'hC8C0;
defparam \inst18|select_data[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N22
cycloneiv_lcell_comb \inst18|select_data[4]~88 (
// Equation(s):
// \inst18|select_data[4]~88_combout  = (\inst18|select_data[4]~79_combout ) # ((\inst18|select_data[4]~87_combout ) # ((\inst11|altsyncram_component|auto_generated|mux2|_~104_combout  & \inst18|select_data[6]~18_combout )))

	.dataa(\inst18|select_data[4]~79_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~104_combout ),
	.datac(\inst18|select_data[4]~87_combout ),
	.datad(\inst18|select_data[6]~18_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[4]~88 .lut_mask = 16'hFEFA;
defparam \inst18|select_data[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N16
cycloneiv_lcell_comb \inst12|output_g[1]~1 (
// Equation(s):
// \inst12|output_g[1]~1_combout  = (\inst7|ready~q  & ((\inst18|select_data[4]~88_combout ) # ((\inst18|select_data[6]~20_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~104_combout ))))

	.dataa(\inst18|select_data[6]~20_combout ),
	.datab(\inst7|ready~q ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~104_combout ),
	.datad(\inst18|select_data[4]~88_combout ),
	.cin(gnd),
	.combout(\inst12|output_g[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|output_g[1]~1 .lut_mask = 16'hCC80;
defparam \inst12|output_g[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y29_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y25_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y21_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y41_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N10
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~109 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~109_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a59~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a41~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~109 .lut_mask = 16'hFA0C;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~110 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~110_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~109_combout  & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~109_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~109_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~109_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~110 .lut_mask = 16'hCFA0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y11_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y38_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y41_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N30
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~111 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~111_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~111 .lut_mask = 16'hFC0A;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y31_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N20
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~112 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~112_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~111_combout  & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (!\inst17|altsyncram_component|auto_generated|mux2|_~111_combout  & ((\inst17|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~111_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~111_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~112 .lut_mask = 16'hDAD0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N28
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~113 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~113_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~8_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~110_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~9_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~112_combout )))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// (\inst17|altsyncram_component|auto_generated|mux2|_~9_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~112_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~110_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~112_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~113 .lut_mask = 16'hECA0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y11_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y37_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~122 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~122_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a140~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a122~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~122 .lut_mask = 16'hC0A0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y1_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y9_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N10
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~121 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~121_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a131~portadataout )) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a113~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~121 .lut_mask = 16'h4540;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y12_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y1_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~118 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~118_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a104~portadataout )) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a95~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~118 .lut_mask = 16'hD080;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y42_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y21_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~119 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~119_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a77~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~119 .lut_mask = 16'h3210;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~120 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~120_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~118_combout ) # 
// (\inst17|altsyncram_component|auto_generated|mux2|_~119_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~118_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~119_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~120 .lut_mask = 16'h0E0E;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~123 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~123_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~120_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~122_combout ) # (\inst17|altsyncram_component|auto_generated|mux2|_~121_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~122_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~121_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~120_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~123 .lut_mask = 16'hFFE0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y5_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a302 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a302 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y2_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a320 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a320 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y43_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a311 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a311 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y14_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a293 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a293 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N20
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~115 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~115_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a311~portadataout ) # 
// ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst17|altsyncram_component|auto_generated|ram_block1a293~portadataout  & 
// !\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a311~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a293~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~115 .lut_mask = 16'hCCB8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~116 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~116_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~115_combout  & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a320~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~115_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a302~portadataout )))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~115_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a302~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a320~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~115_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~116 .lut_mask = 16'hF588;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y38_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a329 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a329_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a329 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N4
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~114 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~114_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a338 )) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a329~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a338 ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a329~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~114 .lut_mask = 16'hD080;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~117 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~117_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~11_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~114_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~116_combout  & !\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~116_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~114_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~117 .lut_mask = 16'hC0C8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N8
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~124 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~124_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~113_combout ) # ((\inst17|altsyncram_component|auto_generated|mux2|_~117_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~123_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~23_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~113_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~123_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~117_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~124 .lut_mask = 16'hFFEA;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y72_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y72_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y68_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~111 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~111_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a23~portadataout ) # 
// ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst11|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~111 .lut_mask = 16'hCBC8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y62_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y46_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N8
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~112 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~112_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~111_combout  & (((\inst11|altsyncram_component|auto_generated|ram_block1a32~portadataout ) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~111_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a14~portadataout  & 
// (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~111_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~112 .lut_mask = 16'hEA4A;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y51_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y54_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y86_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y63_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N24
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~109 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~109_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a59~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a41~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~109 .lut_mask = 16'hD9C8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N12
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~110 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~110_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~109_combout  & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~109_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~109_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~109_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~110 .lut_mask = 16'hF588;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N2
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~113 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~113_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~9_combout  & ((\inst11|altsyncram_component|auto_generated|mux2|_~112_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~8_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~110_combout )))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~9_combout  & 
// (((\inst11|altsyncram_component|auto_generated|mux2|_~8_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~110_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~112_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~110_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~113 .lut_mask = 16'hF888;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y58_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a329 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a329_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a329 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~114 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~114_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a338 )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a329~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a338 ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a329~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~114 .lut_mask = 16'hD080;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y52_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a320 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a320 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y56_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a293 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a293 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y58_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a311 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a311 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N8
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~115 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~115_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a311~portadataout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a293~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a293~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a311~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~115 .lut_mask = 16'hDC98;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y46_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a302 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a302 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N0
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~116 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~116_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~115_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a320~portadataout ) # 
// ((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~115_combout  & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst11|altsyncram_component|auto_generated|ram_block1a302~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a320~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~115_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a302~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~116 .lut_mask = 16'hBC8C;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N26
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~117 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~117_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~11_combout  & ((\inst11|altsyncram_component|auto_generated|mux2|_~114_combout ) # 
// ((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & \inst11|altsyncram_component|auto_generated|mux2|_~116_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~114_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~116_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~117 .lut_mask = 16'h8A88;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y78_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y78_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y78_N12
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~121 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~121_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a131~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a113~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~121 .lut_mask = 16'h4540;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y82_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y89_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y78_N8
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~122 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~122_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a140~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a122~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~122 .lut_mask = 16'h8A80;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y89_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y88_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y78_N8
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~119 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~119_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a77~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~119 .lut_mask = 16'h00E2;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y81_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y88_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y78_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~118 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~118_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a95~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~118 .lut_mask = 16'hE040;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y78_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~120 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~120_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst11|altsyncram_component|auto_generated|mux2|_~119_combout ) # 
// (\inst11|altsyncram_component|auto_generated|mux2|_~118_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~119_combout ),
	.datab(gnd),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~118_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~120 .lut_mask = 16'h0F0A;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y78_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~123 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~123_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~120_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~121_combout ) # (\inst11|altsyncram_component|auto_generated|mux2|_~122_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~121_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~122_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~120_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~123 .lut_mask = 16'hFFE0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y58_N8
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~124 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~124_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~113_combout ) # ((\inst11|altsyncram_component|auto_generated|mux2|_~117_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~23_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~123_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~113_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~117_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~123_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~124 .lut_mask = 16'hFEFA;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y21_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a275 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a275 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y26_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a257 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a257 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N30
cycloneiv_lcell_comb \inst18|select_data[5]~93 (
// Equation(s):
// \inst18|select_data[5]~93_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a275~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a257~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a275~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a257~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[5]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[5]~93 .lut_mask = 16'h3120;
defparam \inst18|select_data[5]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y28_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a284 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a284 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y20_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a266 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a266 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y20_N16
cycloneiv_lcell_comb \inst18|select_data[5]~94 (
// Equation(s):
// \inst18|select_data[5]~94_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a284~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a266~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a284~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a266~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[5]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[5]~94 .lut_mask = 16'hA280;
defparam \inst18|select_data[5]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y15_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y23_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N22
cycloneiv_lcell_comb \inst18|select_data[5]~91 (
// Equation(s):
// \inst18|select_data[5]~91_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a230~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a221~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[5]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[5]~91 .lut_mask = 16'h5140;
defparam \inst18|select_data[5]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y12_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y13_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N30
cycloneiv_lcell_comb \inst18|select_data[5]~90 (
// Equation(s):
// \inst18|select_data[5]~90_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a248~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a239~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[5]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[5]~90 .lut_mask = 16'hA280;
defparam \inst18|select_data[5]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N24
cycloneiv_lcell_comb \inst18|select_data[5]~92 (
// Equation(s):
// \inst18|select_data[5]~92_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[5]~91_combout ) # (\inst18|select_data[5]~90_combout )))

	.dataa(gnd),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst18|select_data[5]~91_combout ),
	.datad(\inst18|select_data[5]~90_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[5]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[5]~92 .lut_mask = 16'h3330;
defparam \inst18|select_data[5]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N14
cycloneiv_lcell_comb \inst18|select_data[5]~95 (
// Equation(s):
// \inst18|select_data[5]~95_combout  = (\inst18|select_data[5]~92_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[5]~93_combout ) # (\inst18|select_data[5]~94_combout ))))

	.dataa(\inst18|select_data[5]~93_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst18|select_data[5]~94_combout ),
	.datad(\inst18|select_data[5]~92_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[5]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[5]~95 .lut_mask = 16'hFFC8;
defparam \inst18|select_data[5]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y19_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y18_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~107 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~107_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a167~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a149~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~107 .lut_mask = 16'hFA44;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y5_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y10_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~108 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~108_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~107_combout  & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a176~portadataout )) # (!\inst17|altsyncram_component|auto_generated|mux2|_~107_combout  & ((\inst17|altsyncram_component|auto_generated|ram_block1a158~portadataout ))))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|mux2|_~107_combout ))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~107_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~108 .lut_mask = 16'hE6C4;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y24_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y40_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y1_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y32_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [3]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 5;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N10
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~105 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~105_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst17|altsyncram_component|auto_generated|ram_block1a203~portadataout ) # 
// (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a185~portadataout  & 
// ((!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~105 .lut_mask = 16'hAAE4;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N28
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~106 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~106_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~105_combout  & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a212~portadataout )) # (!\inst17|altsyncram_component|auto_generated|mux2|_~105_combout  & ((\inst17|altsyncram_component|auto_generated|ram_block1a194~portadataout ))))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~105_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~105_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~106 .lut_mask = 16'hBBC0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N18
cycloneiv_lcell_comb \inst18|select_data[5]~89 (
// Equation(s):
// \inst18|select_data[5]~89_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~106_combout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst17|altsyncram_component|auto_generated|mux2|_~108_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~108_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~106_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[5]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[5]~89 .lut_mask = 16'h3202;
defparam \inst18|select_data[5]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N4
cycloneiv_lcell_comb \inst18|select_data[5]~96 (
// Equation(s):
// \inst18|select_data[5]~96_combout  = (\inst18|select_data[6]~0_combout  & ((\inst18|select_data[5]~89_combout ) # ((\inst18|select_data[5]~95_combout  & \inst17|altsyncram_component|auto_generated|out_address_reg_a [3]))))

	.dataa(\inst18|select_data[5]~95_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\inst18|select_data[6]~0_combout ),
	.datad(\inst18|select_data[5]~89_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[5]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[5]~96 .lut_mask = 16'hF080;
defparam \inst18|select_data[5]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y78_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a275 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a275 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y85_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a257 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a257 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y78_N12
cycloneiv_lcell_comb \inst18|select_data[5]~101 (
// Equation(s):
// \inst18|select_data[5]~101_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a275~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a257~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a275~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a257~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst18|select_data[5]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[5]~101 .lut_mask = 16'h0A0C;
defparam \inst18|select_data[5]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y80_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a284 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a284 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y78_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a266 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a266 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y78_N8
cycloneiv_lcell_comb \inst18|select_data[5]~102 (
// Equation(s):
// \inst18|select_data[5]~102_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a284~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a266~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a284~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a266~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst18|select_data[5]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[5]~102 .lut_mask = 16'h88A0;
defparam \inst18|select_data[5]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y62_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y74_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y78_N26
cycloneiv_lcell_comb \inst18|select_data[5]~99 (
// Equation(s):
// \inst18|select_data[5]~99_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a230~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a221~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[5]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[5]~99 .lut_mask = 16'h0D08;
defparam \inst18|select_data[5]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y81_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y76_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y78_N22
cycloneiv_lcell_comb \inst18|select_data[5]~98 (
// Equation(s):
// \inst18|select_data[5]~98_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a248~portadataout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a239~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[5]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[5]~98 .lut_mask = 16'hE040;
defparam \inst18|select_data[5]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y78_N24
cycloneiv_lcell_comb \inst18|select_data[5]~100 (
// Equation(s):
// \inst18|select_data[5]~100_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[5]~99_combout ) # (\inst18|select_data[5]~98_combout )))

	.dataa(\inst18|select_data[5]~99_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst18|select_data[5]~98_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|select_data[5]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[5]~100 .lut_mask = 16'h3232;
defparam \inst18|select_data[5]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y78_N4
cycloneiv_lcell_comb \inst18|select_data[5]~103 (
// Equation(s):
// \inst18|select_data[5]~103_combout  = (\inst18|select_data[5]~100_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[5]~101_combout ) # (\inst18|select_data[5]~102_combout ))))

	.dataa(\inst18|select_data[5]~101_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst18|select_data[5]~102_combout ),
	.datad(\inst18|select_data[5]~100_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[5]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[5]~103 .lut_mask = 16'hFFC8;
defparam \inst18|select_data[5]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y54_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y61_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y47_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y58_N14
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~107 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~107_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a167~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a149~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~107 .lut_mask = 16'hE5E0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y58_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y58_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~108 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~108_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~107_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a176~portadataout ) # 
// ((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~107_combout  & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst11|altsyncram_component|auto_generated|ram_block1a158~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~107_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~108 .lut_mask = 16'hBC8C;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y47_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y55_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y66_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y58_N8
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~105 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~105_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a185~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~105 .lut_mask = 16'hF4A4;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y51_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [3]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y58_N30
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~106 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~106_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~105_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a212~portadataout ) # 
// ((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~105_combout  & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst11|altsyncram_component|auto_generated|ram_block1a194~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~105_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~106 .lut_mask = 16'hBC8C;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y58_N24
cycloneiv_lcell_comb \inst18|select_data[5]~97 (
// Equation(s):
// \inst18|select_data[5]~97_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst11|altsyncram_component|auto_generated|mux2|_~106_combout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|mux2|_~108_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~108_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~106_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\inst18|select_data[5]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[5]~97 .lut_mask = 16'h5044;
defparam \inst18|select_data[5]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N20
cycloneiv_lcell_comb \inst18|select_data[5]~104 (
// Equation(s):
// \inst18|select_data[5]~104_combout  = (\inst18|select_data[6]~9_combout  & ((\inst18|select_data[5]~97_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & \inst18|select_data[5]~103_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\inst18|select_data[6]~9_combout ),
	.datac(\inst18|select_data[5]~103_combout ),
	.datad(\inst18|select_data[5]~97_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[5]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[5]~104 .lut_mask = 16'hCC80;
defparam \inst18|select_data[5]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N18
cycloneiv_lcell_comb \inst18|select_data[5]~105 (
// Equation(s):
// \inst18|select_data[5]~105_combout  = (\inst18|select_data[5]~96_combout ) # ((\inst18|select_data[5]~104_combout ) # ((\inst11|altsyncram_component|auto_generated|mux2|_~124_combout  & \inst18|select_data[6]~18_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~124_combout ),
	.datab(\inst18|select_data[5]~96_combout ),
	.datac(\inst18|select_data[5]~104_combout ),
	.datad(\inst18|select_data[6]~18_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[5]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[5]~105 .lut_mask = 16'hFEFC;
defparam \inst18|select_data[5]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N12
cycloneiv_lcell_comb \inst12|output_g[2]~2 (
// Equation(s):
// \inst12|output_g[2]~2_combout  = (\inst7|ready~q  & ((\inst18|select_data[5]~105_combout ) # ((\inst18|select_data[6]~20_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~124_combout ))))

	.dataa(\inst18|select_data[6]~20_combout ),
	.datab(\inst7|ready~q ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~124_combout ),
	.datad(\inst18|select_data[5]~105_combout ),
	.cin(gnd),
	.combout(\inst12|output_g[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|output_g[2]~2 .lut_mask = 16'hCC80;
defparam \inst12|output_g[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N28
cycloneiv_lcell_comb \inst14|Mult1|mult_core|romout[0][2] (
// Equation(s):
// \inst14|Mult1|mult_core|romout[0][2]~combout  = \inst12|output_g[0]~0_combout  $ (\inst12|output_g[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|output_g[0]~0_combout ),
	.datad(\inst12|output_g[2]~2_combout ),
	.cin(gnd),
	.combout(\inst14|Mult1|mult_core|romout[0][2]~combout ),
	.cout());
// synopsys translate_off
defparam \inst14|Mult1|mult_core|romout[0][2] .lut_mask = 16'h0FF0;
defparam \inst14|Mult1|mult_core|romout[0][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N0
cycloneiv_lcell_comb \inst14|Mult1|mult_core|romout[0][3]~0 (
// Equation(s):
// \inst14|Mult1|mult_core|romout[0][3]~0_combout  = \inst12|output_g[1]~1_combout  $ (((\inst12|output_g[0]~0_combout  & \inst12|output_g[2]~2_combout )))

	.dataa(gnd),
	.datab(\inst12|output_g[1]~1_combout ),
	.datac(\inst12|output_g[0]~0_combout ),
	.datad(\inst12|output_g[2]~2_combout ),
	.cin(gnd),
	.combout(\inst14|Mult1|mult_core|romout[0][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|Mult1|mult_core|romout[0][3]~0 .lut_mask = 16'h3CCC;
defparam \inst14|Mult1|mult_core|romout[0][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N10
cycloneiv_lcell_comb \inst14|Mult1|mult_core|romout[0][4]~1 (
// Equation(s):
// \inst14|Mult1|mult_core|romout[0][4]~1_combout  = (\inst12|output_g[0]~0_combout  & ((\inst12|output_g[1]~1_combout ) # (!\inst12|output_g[2]~2_combout ))) # (!\inst12|output_g[0]~0_combout  & ((\inst12|output_g[2]~2_combout )))

	.dataa(gnd),
	.datab(\inst12|output_g[1]~1_combout ),
	.datac(\inst12|output_g[0]~0_combout ),
	.datad(\inst12|output_g[2]~2_combout ),
	.cin(gnd),
	.combout(\inst14|Mult1|mult_core|romout[0][4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|Mult1|mult_core|romout[0][4]~1 .lut_mask = 16'hCFF0;
defparam \inst14|Mult1|mult_core|romout[0][4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N30
cycloneiv_lcell_comb \inst|always5~15 (
// Equation(s):
// \inst|always5~15_combout  = (\inst|always5~14_combout  & (\inst|LessThan7~27_combout  & ((\inst|LessThan9~26_combout ) # (\inst|LessThan9~24_combout ))))

	.dataa(\inst|LessThan9~26_combout ),
	.datab(\inst|always5~14_combout ),
	.datac(\inst|LessThan7~27_combout ),
	.datad(\inst|LessThan9~24_combout ),
	.cin(gnd),
	.combout(\inst|always5~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|always5~15 .lut_mask = 16'hC080;
defparam \inst|always5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N31
dffeas \inst|data[0] (
	.clk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|always5~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|data[0] .is_wysiwyg = "true";
defparam \inst|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N10
cycloneiv_lcell_comb \inst18|data_2[0] (
// Equation(s):
// \inst18|data_2 [0] = (GLOBAL(\inst|swap~clkctrl_outclk ) & (\inst18|data_2 [0])) # (!GLOBAL(\inst|swap~clkctrl_outclk ) & ((\inst|data [0])))

	.dataa(\inst18|data_2 [0]),
	.datab(gnd),
	.datac(\inst|data [0]),
	.datad(\inst|swap~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|data_2 [0]),
	.cout());
// synopsys translate_off
defparam \inst18|data_2[0] .lut_mask = 16'hAAF0;
defparam \inst18|data_2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y65_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y59_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y59_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~125 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~125_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a198~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a180~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~125 .lut_mask = 16'hE3E0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y51_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y55_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y55_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~126 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~126_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~125_combout  & (((\inst11|altsyncram_component|auto_generated|ram_block1a207~portadataout ) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~125_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a189~portadataout  & 
// (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~125_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~126 .lut_mask = 16'hEA4A;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y60_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y53_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y48_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y60_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~127 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~127_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a162~portadataout )))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a144~portadataout )))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~127 .lut_mask = 16'hBA98;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~128 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~128_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~127_combout  & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a171~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~127_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a153~portadataout )))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~127_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~127_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~128 .lut_mask = 16'hF388;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N4
cycloneiv_lcell_comb \inst18|select_data[0]~114 (
// Equation(s):
// \inst18|select_data[0]~114_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|mux2|_~126_combout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst11|altsyncram_component|auto_generated|mux2|_~128_combout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~126_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~128_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[0]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[0]~114 .lut_mask = 16'h5140;
defparam \inst18|select_data[0]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y76_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a279 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a279 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y87_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a261 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a261 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X44_Y76_N16
cycloneiv_lcell_comb \inst18|select_data[0]~119 (
// Equation(s):
// \inst18|select_data[0]~119_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a279~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a261~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a279~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a261~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[0]~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[0]~119 .lut_mask = 16'h8C80;
defparam \inst18|select_data[0]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y71_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a270 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a270 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y73_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X37_Y68_N28
cycloneiv_lcell_comb \inst18|select_data[0]~118 (
// Equation(s):
// \inst18|select_data[0]~118_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a270~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a252~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a270~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[0]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[0]~118 .lut_mask = 16'h4540;
defparam \inst18|select_data[0]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y65_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y73_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y66_N24
cycloneiv_lcell_comb \inst18|select_data[0]~115 (
// Equation(s):
// \inst18|select_data[0]~115_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a243~portadataout ))) 
// # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a234~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[0]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[0]~115 .lut_mask = 16'hA808;
defparam \inst18|select_data[0]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y71_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y61_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N8
cycloneiv_lcell_comb \inst18|select_data[0]~116 (
// Equation(s):
// \inst18|select_data[0]~116_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a225~portadataout ))) 
// # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a216~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[0]~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[0]~116 .lut_mask = 16'h5410;
defparam \inst18|select_data[0]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N16
cycloneiv_lcell_comb \inst18|select_data[0]~117 (
// Equation(s):
// \inst18|select_data[0]~117_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[0]~115_combout ) # (\inst18|select_data[0]~116_combout )))

	.dataa(\inst18|select_data[0]~115_combout ),
	.datab(\inst18|select_data[0]~116_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|select_data[0]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[0]~117 .lut_mask = 16'h0E0E;
defparam \inst18|select_data[0]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N12
cycloneiv_lcell_comb \inst18|select_data[0]~120 (
// Equation(s):
// \inst18|select_data[0]~120_combout  = (\inst18|select_data[0]~117_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[0]~119_combout ) # (\inst18|select_data[0]~118_combout ))))

	.dataa(\inst18|select_data[0]~119_combout ),
	.datab(\inst18|select_data[0]~118_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst18|select_data[0]~117_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[0]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[0]~120 .lut_mask = 16'hFFE0;
defparam \inst18|select_data[0]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N22
cycloneiv_lcell_comb \inst18|select_data[0]~121 (
// Equation(s):
// \inst18|select_data[0]~121_combout  = (\inst18|select_data[6]~9_combout  & ((\inst18|select_data[0]~114_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & \inst18|select_data[0]~120_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\inst18|select_data[6]~9_combout ),
	.datac(\inst18|select_data[0]~114_combout ),
	.datad(\inst18|select_data[0]~120_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[0]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[0]~121 .lut_mask = 16'hC8C0;
defparam \inst18|select_data[0]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N26
cycloneiv_lcell_comb \inst18|data_1[0] (
// Equation(s):
// \inst18|data_1 [0] = (GLOBAL(\inst|swap~clkctrl_outclk ) & ((\inst|data [0]))) # (!GLOBAL(\inst|swap~clkctrl_outclk ) & (\inst18|data_1 [0]))

	.dataa(\inst18|data_1 [0]),
	.datab(gnd),
	.datac(\inst|data [0]),
	.datad(\inst|swap~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst18|data_1 [0]),
	.cout());
// synopsys translate_off
defparam \inst18|data_1[0] .lut_mask = 16'hF0AA;
defparam \inst18|data_1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y20_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y21_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~127 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~127_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a162~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a144~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~127 .lut_mask = 16'hE5E0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y13_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y4_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~128 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~128_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~127_combout  & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a171~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~127_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a153~portadataout )))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|mux2|_~127_combout ))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~127_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~128 .lut_mask = 16'hEC64;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y9_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y30_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~125 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~125_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a198~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a180~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~125 .lut_mask = 16'hDC98;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y29_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y38_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N8
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~126 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~126_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~125_combout  & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a207~portadataout )) # (!\inst17|altsyncram_component|auto_generated|mux2|_~125_combout  & ((\inst17|altsyncram_component|auto_generated|ram_block1a189~portadataout ))))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|mux2|_~125_combout ))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~125_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~126 .lut_mask = 16'hE6C4;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N8
cycloneiv_lcell_comb \inst18|select_data[0]~106 (
// Equation(s):
// \inst18|select_data[0]~106_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~126_combout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst17|altsyncram_component|auto_generated|mux2|_~128_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~128_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~126_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[0]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[0]~106 .lut_mask = 16'h3202;
defparam \inst18|select_data[0]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y25_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y22_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y22_N28
cycloneiv_lcell_comb \inst18|select_data[0]~108 (
// Equation(s):
// \inst18|select_data[0]~108_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a225~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a216~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[0]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[0]~108 .lut_mask = 16'h5140;
defparam \inst18|select_data[0]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y6_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y13_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y13_N8
cycloneiv_lcell_comb \inst18|select_data[0]~107 (
// Equation(s):
// \inst18|select_data[0]~107_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a243~portadataout ))) 
// # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a234~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[0]~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[0]~107 .lut_mask = 16'hA808;
defparam \inst18|select_data[0]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y22_N0
cycloneiv_lcell_comb \inst18|select_data[0]~109 (
// Equation(s):
// \inst18|select_data[0]~109_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[0]~108_combout ) # (\inst18|select_data[0]~107_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\inst18|select_data[0]~108_combout ),
	.datad(\inst18|select_data[0]~107_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[0]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[0]~109 .lut_mask = 16'h5550;
defparam \inst18|select_data[0]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y36_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a270 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a270 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y38_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N10
cycloneiv_lcell_comb \inst18|select_data[0]~110 (
// Equation(s):
// \inst18|select_data[0]~110_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a270~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a252~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a270~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[0]~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[0]~110 .lut_mask = 16'h3120;
defparam \inst18|select_data[0]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y34_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a261 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a261 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y27_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a279 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a279 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N18
cycloneiv_lcell_comb \inst18|select_data[0]~111 (
// Equation(s):
// \inst18|select_data[0]~111_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a279~portadataout ))) 
// # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a261~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a261~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a279~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[0]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[0]~111 .lut_mask = 16'hE020;
defparam \inst18|select_data[0]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y27_N28
cycloneiv_lcell_comb \inst18|select_data[0]~112 (
// Equation(s):
// \inst18|select_data[0]~112_combout  = (\inst18|select_data[0]~109_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[0]~110_combout ) # (\inst18|select_data[0]~111_combout ))))

	.dataa(\inst18|select_data[0]~109_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst18|select_data[0]~110_combout ),
	.datad(\inst18|select_data[0]~111_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[0]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[0]~112 .lut_mask = 16'hEEEA;
defparam \inst18|select_data[0]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneiv_lcell_comb \inst18|select_data[0]~113 (
// Equation(s):
// \inst18|select_data[0]~113_combout  = (\inst18|select_data[6]~0_combout  & ((\inst18|select_data[0]~106_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [3] & \inst18|select_data[0]~112_combout ))))

	.dataa(\inst18|select_data[0]~106_combout ),
	.datab(\inst18|select_data[6]~0_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(\inst18|select_data[0]~112_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[0]~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[0]~113 .lut_mask = 16'hC888;
defparam \inst18|select_data[0]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y48_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y55_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y85_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y66_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N26
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~131 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~131_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~131 .lut_mask = 16'hEE50;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~132 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~132_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~131_combout  & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a27~portadataout )) # (!\inst11|altsyncram_component|auto_generated|mux2|_~131_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~131_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~131_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~132 .lut_mask = 16'hAFC0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y51_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y55_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y84_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y69_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y68_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~129 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~129_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a36~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~129 .lut_mask = 16'hD9C8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~130 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~130_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~129_combout  & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~129_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~129_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~129_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~130 .lut_mask = 16'hCFA0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y62_N22
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~133 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~133_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~9_combout  & ((\inst11|altsyncram_component|auto_generated|mux2|_~132_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~8_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~130_combout )))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~9_combout  & 
// (((\inst11|altsyncram_component|auto_generated|mux2|_~8_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~130_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~132_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~130_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~133 .lut_mask = 16'hF888;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y86_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y82_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y78_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~142 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~142_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a135~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a117~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~142 .lut_mask = 16'hE400;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y78_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y77_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y78_N14
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~141 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~141_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a126~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a108~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~141 .lut_mask = 16'h00D8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y81_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y81_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y78_N30
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~139 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~139_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a72~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~139 .lut_mask = 16'h00B8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y85_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y80_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y78_N12
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~138 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~138_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a99~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a90~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~138 .lut_mask = 16'hA280;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y78_N6
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~140 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~140_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst11|altsyncram_component|auto_generated|mux2|_~139_combout ) # 
// (\inst11|altsyncram_component|auto_generated|mux2|_~138_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~139_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~138_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~140 .lut_mask = 16'h5550;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y78_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~143 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~143_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~140_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~142_combout ) # (\inst11|altsyncram_component|auto_generated|mux2|_~141_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~142_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~141_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~140_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~143 .lut_mask = 16'hFEF0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y50_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y64_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a306 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a306 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N12
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~135 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~135_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a306~portadataout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a288~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a288~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a306~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~135 .lut_mask = 16'hFA44;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y47_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a297 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a297 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y57_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a315 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a315_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a315 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~136 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~136_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~135_combout  & (((\inst11|altsyncram_component|auto_generated|ram_block1a315~portadataout ) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~135_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a297~portadataout  & 
// (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~135_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a297~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a315~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~136 .lut_mask = 16'hEA4A;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y56_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a324 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a324 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y57_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a333 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6105w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6870w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0],\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,\inst18|addr_2[4]~10_combout ,
\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a333_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .port_a_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .port_a_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .port_b_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a333 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~134 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~134_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a333~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a324~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a324~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a333~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~134 .lut_mask = 16'hE040;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N22
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~137 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~137_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~11_combout  & ((\inst11|altsyncram_component|auto_generated|mux2|_~134_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~136_combout  & !\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~136_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~134_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~137 .lut_mask = 16'hAA08;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y58_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~144 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~144_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~133_combout ) # ((\inst11|altsyncram_component|auto_generated|mux2|_~137_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~23_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~143_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~133_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~143_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~137_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~144 .lut_mask = 16'hFFEA;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N4
cycloneiv_lcell_comb \inst18|select_data[0]~122 (
// Equation(s):
// \inst18|select_data[0]~122_combout  = (\inst18|select_data[0]~121_combout ) # ((\inst18|select_data[0]~113_combout ) # ((\inst11|altsyncram_component|auto_generated|mux2|_~144_combout  & \inst18|select_data[6]~18_combout )))

	.dataa(\inst18|select_data[0]~121_combout ),
	.datab(\inst18|select_data[0]~113_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~144_combout ),
	.datad(\inst18|select_data[6]~18_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[0]~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[0]~122 .lut_mask = 16'hFEEE;
defparam \inst18|select_data[0]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y31_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y45_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y38_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~131 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~131_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~131 .lut_mask = 16'hEE50;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y11_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N8
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~132 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~132_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~131_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a27~portadataout ) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~131_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a9~portadataout  & 
// ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~131_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~132 .lut_mask = 16'hE2CC;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y12_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y42_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~129 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~129_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a36~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~129 .lut_mask = 16'hEE50;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y23_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y29_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N20
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~130 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~130_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~129_combout  & ((\inst17|altsyncram_component|auto_generated|ram_block1a63~portadataout ) # 
// ((!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~129_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a45~portadataout  & 
// \inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~129_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~130 .lut_mask = 16'hD8AA;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N10
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~133 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~133_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~8_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~130_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~132_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~9_combout )))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// (\inst17|altsyncram_component|auto_generated|mux2|_~132_combout  & (\inst17|altsyncram_component|auto_generated|mux2|_~9_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~132_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~130_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~133 .lut_mask = 16'hEAC0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y8_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y13_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y12_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~141 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~141_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a108~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~141 .lut_mask = 16'h5404;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y25_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y13_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~142 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~142_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a135~portadataout )) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a117~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~142 .lut_mask = 16'hC480;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y44_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y17_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N4
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~139 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~139_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~139 .lut_mask = 16'h5410;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y3_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y20_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~138 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~138_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a99~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a90~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~138 .lut_mask = 16'hC808;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~140 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~140_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~139_combout ) # 
// (\inst17|altsyncram_component|auto_generated|mux2|_~138_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~139_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~138_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~140 .lut_mask = 16'h5550;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N2
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~143 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~143_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~140_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~141_combout ) # (\inst17|altsyncram_component|auto_generated|mux2|_~142_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~141_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~142_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~140_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~143 .lut_mask = 16'hFFA8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y42_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a306 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a306 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y14_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y22_N30
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~135 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~135_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a306~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a288~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a306~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a288~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~135 .lut_mask = 16'hE3E0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y10_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a315 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a315_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a315 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y21_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a297 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a297 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y21_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~136 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~136_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~135_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a315~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~135_combout  & (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a297~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~135_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a315~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a297~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~136 .lut_mask = 16'hE6A2;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y39_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a333 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6105w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6870w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0],\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,\inst18|addr_1[4]~10_combout ,
\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a333_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .port_a_address_width = 12;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .port_a_data_width = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .port_a_last_address = 4095;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .port_b_address_width = 12;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .port_b_data_width = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a333 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y39_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a324 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a324 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N10
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~134 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~134_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a333~portadataout )) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a324~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a333~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a324~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~134 .lut_mask = 16'hD080;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~137 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~137_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~11_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~134_combout ) # 
// ((!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & \inst17|altsyncram_component|auto_generated|mux2|_~136_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~136_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~134_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~137 .lut_mask = 16'hCC40;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~144 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~144_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~133_combout ) # ((\inst17|altsyncram_component|auto_generated|mux2|_~137_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~143_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~23_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~133_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~143_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~137_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~144 .lut_mask = 16'hFFEA;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N2
cycloneiv_lcell_comb \inst12|output_b[0]~0 (
// Equation(s):
// \inst12|output_b[0]~0_combout  = (\inst7|ready~q  & ((\inst18|select_data[0]~122_combout ) # ((\inst18|select_data[6]~20_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~144_combout ))))

	.dataa(\inst18|select_data[6]~20_combout ),
	.datab(\inst7|ready~q ),
	.datac(\inst18|select_data[0]~122_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~144_combout ),
	.cin(gnd),
	.combout(\inst12|output_b[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|output_b[0]~0 .lut_mask = 16'hC8C0;
defparam \inst12|output_b[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y42_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y35_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X8_Y35_N4
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~151 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~151_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~151 .lut_mask = 16'hB9A8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y35_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y20_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~152 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~152_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~151_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~151_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a10~portadataout  & 
// ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~151_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~152 .lut_mask = 16'hE4AA;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y26_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y44_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~149 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~149_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a37~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~149 .lut_mask = 16'hB9A8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y22_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y26_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~150 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~150_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~149_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~149_combout  & (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a55~portadataout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~149_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~150 .lut_mask = 16'hEA62;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~153 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~153_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~8_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~150_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~152_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~9_combout )))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// (\inst17|altsyncram_component|auto_generated|mux2|_~152_combout  & (\inst17|altsyncram_component|auto_generated|mux2|_~9_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~152_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~150_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~153 .lut_mask = 16'hEAC0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y3_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a307 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a307 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y15_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y23_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a298 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a298 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y23_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~155 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~155_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a298~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a289~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a289~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a298~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~155 .lut_mask = 16'hF2C2;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y32_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a316 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a316 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y23_N8
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~156 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~156_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~155_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a316~portadataout ) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~155_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a307~portadataout  & 
// ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a307~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~155_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a316~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~156 .lut_mask = 16'hE2CC;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y39_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a325 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a325_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a325 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~154 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~154_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a334 ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a325~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a325~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a334 ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~154 .lut_mask = 16'hC0A0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~157 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~157_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~11_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~154_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~156_combout  & !\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~156_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~154_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~157 .lut_mask = 16'hCC08;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y9_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y16_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N10
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~161 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~161_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a109~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~161_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~161 .lut_mask = 16'h5404;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y18_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y32_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N26
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~162 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~162_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a136~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a118~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~162_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~162 .lut_mask = 16'hE020;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y16_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y16_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~158 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~158_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a100~portadataout )) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a91~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~158 .lut_mask = 16'h8C80;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y41_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y23_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~159 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~159_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~159 .lut_mask = 16'h3210;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~160 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~160_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~158_combout ) # 
// (\inst17|altsyncram_component|auto_generated|mux2|_~159_combout )))

	.dataa(gnd),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~158_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~159_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~160_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~160 .lut_mask = 16'h3330;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N6
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~163 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~163_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~160_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~161_combout ) # (\inst17|altsyncram_component|auto_generated|mux2|_~162_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~161_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~162_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~160_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~163_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~163 .lut_mask = 16'hFFC8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N10
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~164 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~164_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~153_combout ) # ((\inst17|altsyncram_component|auto_generated|mux2|_~157_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~23_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~163_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~153_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~157_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~163_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~164_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~164 .lut_mask = 16'hFEEE;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y56_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y52_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y56_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y65_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y56_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~145 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~145_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a199~portadataout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a181~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~145 .lut_mask = 16'hF2C2;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y56_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~146 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~146_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~145_combout  & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a208~portadataout )) # (!\inst11|altsyncram_component|auto_generated|mux2|_~145_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a190~portadataout ))))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~145_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~145_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~146 .lut_mask = 16'hAFC0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y59_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y46_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y58_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~147 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~147_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a163~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a145~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~147 .lut_mask = 16'hE5E0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y50_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y60_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y58_N26
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~148 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~148_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~147_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a172~portadataout ) # 
// ((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~147_combout  & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst11|altsyncram_component|auto_generated|ram_block1a154~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~147_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~148 .lut_mask = 16'hDA8A;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y58_N28
cycloneiv_lcell_comb \inst18|select_data[1]~131 (
// Equation(s):
// \inst18|select_data[1]~131_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|mux2|_~146_combout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst11|altsyncram_component|auto_generated|mux2|_~148_combout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~146_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~148_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\inst18|select_data[1]~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[1]~131 .lut_mask = 16'h4450;
defparam \inst18|select_data[1]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y77_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a280 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a280 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y84_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a262 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a262 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y70_N22
cycloneiv_lcell_comb \inst18|select_data[1]~136 (
// Equation(s):
// \inst18|select_data[1]~136_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a280~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a262~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a280~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a262~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[1]~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[1]~136 .lut_mask = 16'h8A80;
defparam \inst18|select_data[1]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y74_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y85_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y73_N0
cycloneiv_lcell_comb \inst18|select_data[1]~132 (
// Equation(s):
// \inst18|select_data[1]~132_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a244~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a235~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[1]~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[1]~132 .lut_mask = 16'h8A80;
defparam \inst18|select_data[1]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y68_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y72_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X37_Y68_N8
cycloneiv_lcell_comb \inst18|select_data[1]~133 (
// Equation(s):
// \inst18|select_data[1]~133_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a226~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a217~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[1]~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[1]~133 .lut_mask = 16'h0D08;
defparam \inst18|select_data[1]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y70_N4
cycloneiv_lcell_comb \inst18|select_data[1]~134 (
// Equation(s):
// \inst18|select_data[1]~134_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[1]~132_combout ) # (\inst18|select_data[1]~133_combout )))

	.dataa(\inst18|select_data[1]~132_combout ),
	.datab(gnd),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst18|select_data[1]~133_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[1]~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[1]~134 .lut_mask = 16'h0F0A;
defparam \inst18|select_data[1]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y73_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y80_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a271 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a271 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y73_N4
cycloneiv_lcell_comb \inst18|select_data[1]~135 (
// Equation(s):
// \inst18|select_data[1]~135_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a271~portadataout ))) 
// # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a253~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a271~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[1]~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[1]~135 .lut_mask = 16'h0E04;
defparam \inst18|select_data[1]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y70_N24
cycloneiv_lcell_comb \inst18|select_data[1]~137 (
// Equation(s):
// \inst18|select_data[1]~137_combout  = (\inst18|select_data[1]~134_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[1]~136_combout ) # (\inst18|select_data[1]~135_combout ))))

	.dataa(\inst18|select_data[1]~136_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst18|select_data[1]~134_combout ),
	.datad(\inst18|select_data[1]~135_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[1]~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[1]~137 .lut_mask = 16'hFCF8;
defparam \inst18|select_data[1]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N6
cycloneiv_lcell_comb \inst18|select_data[1]~138 (
// Equation(s):
// \inst18|select_data[1]~138_combout  = (\inst18|select_data[6]~9_combout  & ((\inst18|select_data[1]~131_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & \inst18|select_data[1]~137_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\inst18|select_data[1]~131_combout ),
	.datac(\inst18|select_data[6]~9_combout ),
	.datad(\inst18|select_data[1]~137_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[1]~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[1]~138 .lut_mask = 16'hE0C0;
defparam \inst18|select_data[1]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y80_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y84_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y76_N6
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~162 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~162_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a136~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a118~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~162_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~162 .lut_mask = 16'hA280;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y68_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y77_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y76_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~161 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~161_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a109~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~161_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~161 .lut_mask = 16'h0E02;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y83_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y76_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y76_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~159 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~159_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~159 .lut_mask = 16'h3202;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y87_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y80_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y76_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~158 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~158_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a100~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a91~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~158 .lut_mask = 16'h8C80;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y76_N12
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~160 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~160_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst11|altsyncram_component|auto_generated|mux2|_~159_combout ) # 
// (\inst11|altsyncram_component|auto_generated|mux2|_~158_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~159_combout ),
	.datab(gnd),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~158_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~160_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~160 .lut_mask = 16'h0F0A;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y76_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~163 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~163_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~160_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~162_combout ) # (\inst11|altsyncram_component|auto_generated|mux2|_~161_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~162_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~161_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~160_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~163_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~163 .lut_mask = 16'hFFE0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y85_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y67_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~151 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~151_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~151 .lut_mask = 16'hD9C8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y49_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y64_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N4
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~152 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~152_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~151_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # 
// ((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~151_combout  & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst11|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~151_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~152 .lut_mask = 16'hDA8A;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y56_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y79_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y53_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y65_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N12
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~149 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~149_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a46~portadataout ) # 
// ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|ram_block1a37~portadataout  & 
// !\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~149 .lut_mask = 16'hCCB8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~150 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~150_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|mux2|_~149_combout  & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # (!\inst11|altsyncram_component|auto_generated|mux2|_~149_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a55~portadataout ))))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst11|altsyncram_component|auto_generated|mux2|_~149_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~149_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~150 .lut_mask = 16'hBBC0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N14
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~153 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~153_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~9_combout  & ((\inst11|altsyncram_component|auto_generated|mux2|_~152_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~8_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~150_combout )))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~9_combout  & 
// (((\inst11|altsyncram_component|auto_generated|mux2|_~8_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~150_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~152_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~150_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~153 .lut_mask = 16'hF888;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y55_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a325 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a325_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a325 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y58_N30
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~154 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~154_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a334 ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a325~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a325~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a334 ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~154 .lut_mask = 16'hE040;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y64_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a307 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a307 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y55_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a316 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a316 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y46_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a298 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a298 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y62_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~155 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~155_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a298~portadataout )))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a289~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a298~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a289~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~155 .lut_mask = 16'hB9A8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~156 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~156_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|mux2|_~155_combout  & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a316~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~155_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a307~portadataout )))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst11|altsyncram_component|auto_generated|mux2|_~155_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a307~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a316~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~155_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~156 .lut_mask = 16'hF388;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~157 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~157_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~11_combout  & ((\inst11|altsyncram_component|auto_generated|mux2|_~154_combout ) # 
// ((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & \inst11|altsyncram_component|auto_generated|mux2|_~156_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~154_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~156_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~157 .lut_mask = 16'hB0A0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y62_N12
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~164 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~164_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~153_combout ) # ((\inst11|altsyncram_component|auto_generated|mux2|_~157_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~163_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~23_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~163_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~153_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~157_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~164_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~164 .lut_mask = 16'hFFEC;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y17_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y17_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~147 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~147_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a163~portadataout ) # 
// ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst17|altsyncram_component|auto_generated|ram_block1a145~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~147 .lut_mask = 16'hCBC8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y14_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y9_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~148 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~148_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~147_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a172~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~147_combout  & (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a154~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~147_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~148 .lut_mask = 16'hE6A2;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y27_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y41_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y5_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y34_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N2
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~145 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~145_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a199~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a181~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~145 .lut_mask = 16'hDC98;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N14
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~146 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~146_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~145_combout  & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a208~portadataout )) # (!\inst17|altsyncram_component|auto_generated|mux2|_~145_combout  & ((\inst17|altsyncram_component|auto_generated|ram_block1a190~portadataout ))))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~145_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~145_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~146 .lut_mask = 16'hDDA0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N24
cycloneiv_lcell_comb \inst18|select_data[1]~123 (
// Equation(s):
// \inst18|select_data[1]~123_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~146_combout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst17|altsyncram_component|auto_generated|mux2|_~148_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~148_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~146_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\inst18|select_data[1]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[1]~123 .lut_mask = 16'h3022;
defparam \inst18|select_data[1]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y28_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a262 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a262 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y29_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a280 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a280 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N22
cycloneiv_lcell_comb \inst18|select_data[1]~128 (
// Equation(s):
// \inst18|select_data[1]~128_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a280~portadataout ))) 
// # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a262~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a262~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a280~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[1]~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[1]~128 .lut_mask = 16'hE020;
defparam \inst18|select_data[1]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y24_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a271 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a271 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y25_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N4
cycloneiv_lcell_comb \inst18|select_data[1]~127 (
// Equation(s):
// \inst18|select_data[1]~127_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a271~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a253~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a271~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[1]~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[1]~127 .lut_mask = 16'h0B08;
defparam \inst18|select_data[1]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y24_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y24_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N22
cycloneiv_lcell_comb \inst18|select_data[1]~125 (
// Equation(s):
// \inst18|select_data[1]~125_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a226~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a217~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[1]~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[1]~125 .lut_mask = 16'h2320;
defparam \inst18|select_data[1]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y44_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y4_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N18
cycloneiv_lcell_comb \inst18|select_data[1]~124 (
// Equation(s):
// \inst18|select_data[1]~124_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a244~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a235~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[1]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[1]~124 .lut_mask = 16'hC480;
defparam \inst18|select_data[1]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N28
cycloneiv_lcell_comb \inst18|select_data[1]~126 (
// Equation(s):
// \inst18|select_data[1]~126_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[1]~125_combout ) # (\inst18|select_data[1]~124_combout )))

	.dataa(gnd),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst18|select_data[1]~125_combout ),
	.datad(\inst18|select_data[1]~124_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[1]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[1]~126 .lut_mask = 16'h3330;
defparam \inst18|select_data[1]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N4
cycloneiv_lcell_comb \inst18|select_data[1]~129 (
// Equation(s):
// \inst18|select_data[1]~129_combout  = (\inst18|select_data[1]~126_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[1]~128_combout ) # (\inst18|select_data[1]~127_combout ))))

	.dataa(\inst18|select_data[1]~128_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst18|select_data[1]~127_combout ),
	.datad(\inst18|select_data[1]~126_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[1]~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[1]~129 .lut_mask = 16'hFFC8;
defparam \inst18|select_data[1]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N10
cycloneiv_lcell_comb \inst18|select_data[1]~130 (
// Equation(s):
// \inst18|select_data[1]~130_combout  = (\inst18|select_data[6]~0_combout  & ((\inst18|select_data[1]~123_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [3] & \inst18|select_data[1]~129_combout ))))

	.dataa(\inst18|select_data[1]~123_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\inst18|select_data[6]~0_combout ),
	.datad(\inst18|select_data[1]~129_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[1]~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[1]~130 .lut_mask = 16'hE0A0;
defparam \inst18|select_data[1]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N24
cycloneiv_lcell_comb \inst18|select_data[1]~139 (
// Equation(s):
// \inst18|select_data[1]~139_combout  = (\inst18|select_data[1]~138_combout ) # ((\inst18|select_data[1]~130_combout ) # ((\inst11|altsyncram_component|auto_generated|mux2|_~164_combout  & \inst18|select_data[6]~18_combout )))

	.dataa(\inst18|select_data[1]~138_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~164_combout ),
	.datac(\inst18|select_data[1]~130_combout ),
	.datad(\inst18|select_data[6]~18_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[1]~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[1]~139 .lut_mask = 16'hFEFA;
defparam \inst18|select_data[1]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N8
cycloneiv_lcell_comb \inst12|output_b[1]~1 (
// Equation(s):
// \inst12|output_b[1]~1_combout  = (\inst7|ready~q  & ((\inst18|select_data[1]~139_combout ) # ((\inst18|select_data[6]~20_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~164_combout ))))

	.dataa(\inst18|select_data[6]~20_combout ),
	.datab(\inst7|ready~q ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~164_combout ),
	.datad(\inst18|select_data[1]~139_combout ),
	.cin(gnd),
	.combout(\inst12|output_b[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|output_b[1]~1 .lut_mask = 16'hCC80;
defparam \inst12|output_b[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y34_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y34_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N30
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~171 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~171_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~171_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~171 .lut_mask = 16'hEE30;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y27_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y39_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N28
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~172 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~172_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~171_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~171_combout  & (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~171_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~172_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~172 .lut_mask = 16'hE6A2;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y28_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y24_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y13_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y43_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N26
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~169 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~169_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a38~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~169_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~169 .lut_mask = 16'hEE50;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~170 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~170_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~169_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a65~portadataout ) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~169_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a47~portadataout  & 
// ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~169_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~170_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~170 .lut_mask = 16'hCAF0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N4
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~173 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~173_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~8_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~170_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~172_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~9_combout )))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// (\inst17|altsyncram_component|auto_generated|mux2|_~172_combout  & (\inst17|altsyncram_component|auto_generated|mux2|_~9_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~172_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~170_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~173_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~173 .lut_mask = 16'hEAC0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y34_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a335 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6105w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6870w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,\inst18|addr_1[4]~10_combout ,
\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a335_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .port_a_address_width = 12;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .port_a_data_width = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .port_a_last_address = 4095;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .port_b_address_width = 12;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .port_b_data_width = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a335 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y38_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a326 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a326 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~174 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~174_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a335~portadataout )) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a326~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a335~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a326~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~174_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~174 .lut_mask = 16'hD080;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y41_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a308 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a308 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y20_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a290 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a290 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N10
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~175 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~175_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a308~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a290~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a308~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a290~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~175_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~175 .lut_mask = 16'hEE30;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y9_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a299 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a299 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y23_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a317 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a317_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a317 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~176 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~176_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~175_combout  & (((\inst17|altsyncram_component|auto_generated|ram_block1a317~portadataout ) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~175_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a299~portadataout  & 
// ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~175_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a299~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a317~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~176_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~176 .lut_mask = 16'hE4AA;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y31_N4
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~177 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~177_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~11_combout  & ((\inst17|altsyncram_component|auto_generated|mux2|_~174_combout ) # 
// ((!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & \inst17|altsyncram_component|auto_generated|mux2|_~176_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~174_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~176_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~177_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~177 .lut_mask = 16'h8C88;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y8_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y12_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y12_N4
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~182 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~182_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a137~portadataout )) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a119~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~182_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~182 .lut_mask = 16'hD080;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y15_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y7_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N30
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~178 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~178_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a101~portadataout )) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a92~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~178_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~178 .lut_mask = 16'hC480;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y45_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y20_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N4
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~179 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~179_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a74~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~179_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~179 .lut_mask = 16'h00CA;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N22
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~180 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~180_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~178_combout ) # 
// (\inst17|altsyncram_component|auto_generated|mux2|_~179_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~178_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~179_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~180_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~180 .lut_mask = 16'h3232;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y4_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y11_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y12_N16
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~181 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~181_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a128~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~181_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~181 .lut_mask = 16'h0E04;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~183 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~183_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~180_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~182_combout ) # (\inst17|altsyncram_component|auto_generated|mux2|_~181_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~182_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~180_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~181_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~183_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~183 .lut_mask = 16'hFCF8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N4
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~184 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~184_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~173_combout ) # ((\inst17|altsyncram_component|auto_generated|mux2|_~177_combout ) # 
// ((\inst17|altsyncram_component|auto_generated|mux2|_~23_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~183_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~173_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~177_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~183_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~184_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~184 .lut_mask = 16'hFEFC;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X23_Y70_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y69_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y70_N10
cycloneiv_lcell_comb \inst18|select_data[2]~149 (
// Equation(s):
// \inst18|select_data[2]~149_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a245~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a236~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst18|select_data[2]~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[2]~149 .lut_mask = 16'h88A0;
defparam \inst18|select_data[2]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y69_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y72_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y70_N20
cycloneiv_lcell_comb \inst18|select_data[2]~150 (
// Equation(s):
// \inst18|select_data[2]~150_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a227~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a218~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[2]~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[2]~150 .lut_mask = 16'h0D08;
defparam \inst18|select_data[2]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y70_N12
cycloneiv_lcell_comb \inst18|select_data[2]~151 (
// Equation(s):
// \inst18|select_data[2]~151_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[2]~149_combout ) # (\inst18|select_data[2]~150_combout )))

	.dataa(\inst18|select_data[2]~149_combout ),
	.datab(gnd),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst18|select_data[2]~150_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[2]~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[2]~151 .lut_mask = 16'h0F0A;
defparam \inst18|select_data[2]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y79_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a281 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a281 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y81_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a263 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a263 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y79_N30
cycloneiv_lcell_comb \inst18|select_data[2]~153 (
// Equation(s):
// \inst18|select_data[2]~153_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a281~portadataout )) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a263~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a281~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a263~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[2]~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[2]~153 .lut_mask = 16'h8C80;
defparam \inst18|select_data[2]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y74_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y77_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a272 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a272 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X31_Y70_N18
cycloneiv_lcell_comb \inst18|select_data[2]~152 (
// Equation(s):
// \inst18|select_data[2]~152_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a272~portadataout ))) 
// # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a254~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a272~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[2]~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[2]~152 .lut_mask = 16'h5404;
defparam \inst18|select_data[2]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y70_N28
cycloneiv_lcell_comb \inst18|select_data[2]~154 (
// Equation(s):
// \inst18|select_data[2]~154_combout  = (\inst18|select_data[2]~151_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[2]~153_combout ) # (\inst18|select_data[2]~152_combout ))))

	.dataa(\inst18|select_data[2]~151_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst18|select_data[2]~153_combout ),
	.datad(\inst18|select_data[2]~152_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[2]~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[2]~154 .lut_mask = 16'hEEEA;
defparam \inst18|select_data[2]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y54_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y46_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y62_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y62_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~167 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~167_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|ram_block1a155~portadataout ) # 
// (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a146~portadataout  & 
// ((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~167_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~167 .lut_mask = 16'hAAE4;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y62_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y62_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~168 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~168_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~167_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a173~portadataout ) # 
// ((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~167_combout  & (((\inst11|altsyncram_component|auto_generated|ram_block1a164~portadataout  & 
// \inst11|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~167_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~168_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~168 .lut_mask = 16'hB8CC;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y48_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y63_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X7_Y69_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N30
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~165 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~165_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a200~portadataout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a182~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~165_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~165 .lut_mask = 16'hF4A4;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y57_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~166 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~166_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~165_combout  & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a209~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~165_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a191~portadataout )))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~165_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~165_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~166_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~166 .lut_mask = 16'hF858;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N2
cycloneiv_lcell_comb \inst18|select_data[2]~148 (
// Equation(s):
// \inst18|select_data[2]~148_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst11|altsyncram_component|auto_generated|mux2|_~166_combout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|mux2|_~168_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~168_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~166_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[2]~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[2]~148 .lut_mask = 16'h5410;
defparam \inst18|select_data[2]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y66_N12
cycloneiv_lcell_comb \inst18|select_data[2]~155 (
// Equation(s):
// \inst18|select_data[2]~155_combout  = (\inst18|select_data[6]~9_combout  & ((\inst18|select_data[2]~148_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [3] & \inst18|select_data[2]~154_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\inst18|select_data[2]~154_combout ),
	.datac(\inst18|select_data[6]~9_combout ),
	.datad(\inst18|select_data[2]~148_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[2]~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[2]~155 .lut_mask = 16'hF080;
defparam \inst18|select_data[2]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y21_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5868w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6631w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y7_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5879w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6642w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~167 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~167_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a155~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a146~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~167_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~167 .lut_mask = 16'hFA44;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X7_Y14_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5889w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6652w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X36_Y6_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5899w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6662w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~168 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~168_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|mux2|_~167_combout  & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a173~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~167_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a164~portadataout )))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|mux2|_~167_combout ))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~167_combout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~168_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~168 .lut_mask = 16'hEC64;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y28_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5939w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y37_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5919w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6682w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X23_Y4_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5909w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6672w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y33_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5929w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6692w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N12
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~165 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~165_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a200~portadataout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a182~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~165_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~165 .lut_mask = 16'hDC98;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N18
cycloneiv_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~166 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~166_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~165_combout  & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a209~portadataout )) # (!\inst17|altsyncram_component|auto_generated|mux2|_~165_combout  & ((\inst17|altsyncram_component|auto_generated|ram_block1a191~portadataout ))))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~165_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~165_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~166_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~166 .lut_mask = 16'hDDA0;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N24
cycloneiv_lcell_comb \inst18|select_data[2]~140 (
// Equation(s):
// \inst18|select_data[2]~140_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~166_combout ))) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & (\inst17|altsyncram_component|auto_generated|mux2|_~168_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|mux2|_~168_combout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~166_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[2]~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[2]~140 .lut_mask = 16'h3202;
defparam \inst18|select_data[2]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y26_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6002w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6766w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y20_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a272 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6022w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6786w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a272 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X93_Y22_N4
cycloneiv_lcell_comb \inst18|select_data[2]~144 (
// Equation(s):
// \inst18|select_data[2]~144_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a272~portadataout ))) 
// # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a254~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a272~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[2]~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[2]~144 .lut_mask = 16'h3202;
defparam \inst18|select_data[2]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y22_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5961w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6725w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y30_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5972w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6736w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N22
cycloneiv_lcell_comb \inst18|select_data[2]~142 (
// Equation(s):
// \inst18|select_data[2]~142_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a227~portadataout ))) 
// # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a218~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[2]~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[2]~142 .lut_mask = 16'h3202;
defparam \inst18|select_data[2]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y45_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5992w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6756w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y26_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode5982w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6746w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N18
cycloneiv_lcell_comb \inst18|select_data[2]~141 (
// Equation(s):
// \inst18|select_data[2]~141_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst17|altsyncram_component|auto_generated|ram_block1a245~portadataout )) # 
// (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|ram_block1a236~portadataout )))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[2]~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[2]~141 .lut_mask = 16'hD080;
defparam \inst18|select_data[2]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N12
cycloneiv_lcell_comb \inst18|select_data[2]~143 (
// Equation(s):
// \inst18|select_data[2]~143_combout  = (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[2]~142_combout ) # (\inst18|select_data[2]~141_combout )))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\inst18|select_data[2]~142_combout ),
	.datad(\inst18|select_data[2]~141_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[2]~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[2]~143 .lut_mask = 16'h5550;
defparam \inst18|select_data[2]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X110_Y14_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a263 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6012w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6776w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a263 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y30_N0
cycloneiv_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a281 (
	.portawe(\inst17|altsyncram_component|auto_generated|decode3|w_anode6032w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode6796w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_1 [0]}),
	.portaaddr({\inst18|addr_1[12]~18_combout ,\inst18|addr_1[11]~17_combout ,\inst18|addr_1[10]~16_combout ,\inst18|addr_1[9]~15_combout ,\inst18|addr_1[8]~14_combout ,\inst18|addr_1[7]~13_combout ,\inst18|addr_1[6]~12_combout ,\inst18|addr_1[5]~11_combout ,
\inst18|addr_1[4]~10_combout ,\inst18|addr_1[3]~9_combout ,\inst18|addr_1[2]~8_combout ,\inst18|addr_1[1]~7_combout ,\inst18|addr_1[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .logical_ram_name = "bram2:inst17|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .operation_mode = "single_port";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_bit_number = 2;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 307200;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_width = 9;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a281 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N20
cycloneiv_lcell_comb \inst18|select_data[2]~145 (
// Equation(s):
// \inst18|select_data[2]~145_combout  = (\inst17|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a281~portadataout ))) 
// # (!\inst17|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a263~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a263~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a281~portadataout ),
	.cin(gnd),
	.combout(\inst18|select_data[2]~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[2]~145 .lut_mask = 16'hE020;
defparam \inst18|select_data[2]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N26
cycloneiv_lcell_comb \inst18|select_data[2]~146 (
// Equation(s):
// \inst18|select_data[2]~146_combout  = (\inst18|select_data[2]~143_combout ) # ((\inst17|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst18|select_data[2]~144_combout ) # (\inst18|select_data[2]~145_combout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\inst18|select_data[2]~144_combout ),
	.datac(\inst18|select_data[2]~143_combout ),
	.datad(\inst18|select_data[2]~145_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[2]~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[2]~146 .lut_mask = 16'hFAF8;
defparam \inst18|select_data[2]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N10
cycloneiv_lcell_comb \inst18|select_data[2]~147 (
// Equation(s):
// \inst18|select_data[2]~147_combout  = (\inst18|select_data[6]~0_combout  & ((\inst18|select_data[2]~140_combout ) # ((\inst18|select_data[2]~146_combout  & \inst17|altsyncram_component|auto_generated|out_address_reg_a [3]))))

	.dataa(\inst18|select_data[6]~0_combout ),
	.datab(\inst18|select_data[2]~140_combout ),
	.datac(\inst18|select_data[2]~146_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.cin(gnd),
	.combout(\inst18|select_data[2]~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[2]~147 .lut_mask = 16'hA888;
defparam \inst18|select_data[2]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y54_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a326 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6095w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6860w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a326 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y53_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a335 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6105w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6870w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,\inst18|addr_2[4]~10_combout ,
\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a335_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .port_a_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .port_a_last_address = 4095;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .port_b_data_width = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a335 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y54_N10
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~174 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~174_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a335~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a326~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a326~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a335~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~174_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~174 .lut_mask = 16'hCA00;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y60_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a317 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6085w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6850w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a317_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a317 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y49_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a299 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6065w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6830w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a299 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y51_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a290 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6819w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a290 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y60_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a308 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode6075w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6840w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a308 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N16
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~175 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~175_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a308~portadataout ))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a290~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a290~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a308~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~175_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~175 .lut_mask = 16'hF2C2;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~176 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~176_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~175_combout  & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a317~portadataout )) # (!\inst11|altsyncram_component|auto_generated|mux2|_~175_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a299~portadataout ))))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~175_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a317~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a299~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~175_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~176_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~176 .lut_mask = 16'hAFC0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y59_N6
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~177 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~177_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~11_combout  & ((\inst11|altsyncram_component|auto_generated|mux2|_~174_combout ) # 
// ((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & \inst11|altsyncram_component|auto_generated|mux2|_~176_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~174_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~176_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~177_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~177 .lut_mask = 16'hA2A0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y87_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5702w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6463w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y64_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5675w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6436w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y65_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5692w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6453w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~171 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~171_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|ram_block1a11~portadataout ) # 
// (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a2~portadataout  & 
// ((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~171_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~171 .lut_mask = 16'hCCE2;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y45_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5712w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6473w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N26
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~172 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~172_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~171_combout  & (((\inst11|altsyncram_component|auto_generated|ram_block1a29~portadataout ) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~171_combout  & (\inst11|altsyncram_component|auto_generated|ram_block1a20~portadataout  & 
// ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~171_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~172_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~172 .lut_mask = 16'hE2CC;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y57_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5752w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6513w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X52_Y49_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5732w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6493w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X81_Y74_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5742w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6503w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X110_Y75_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5722w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6483w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N12
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~169 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~169_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # 
// ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \inst11|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~169_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~169 .lut_mask = 16'hCBC8;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N28
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~170 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~170_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|mux2|_~169_combout  & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a65~portadataout )) # (!\inst11|altsyncram_component|auto_generated|mux2|_~169_combout  & ((\inst11|altsyncram_component|auto_generated|ram_block1a47~portadataout ))))) # 
// (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst11|altsyncram_component|auto_generated|mux2|_~169_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~169_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~170_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~170 .lut_mask = 16'hAFC0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y63_N26
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~173 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~173_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~8_combout  & ((\inst11|altsyncram_component|auto_generated|mux2|_~170_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~172_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~9_combout )))) # (!\inst11|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// (\inst11|altsyncram_component|auto_generated|mux2|_~172_combout  & (\inst11|altsyncram_component|auto_generated|mux2|_~9_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~172_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~170_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~173_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~173 .lut_mask = 16'hEAC0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y67_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5816w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6578w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y70_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5836w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6598w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N26
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~181 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~181_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a128~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~181_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~181 .lut_mask = 16'h5404;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y74_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5846w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y75_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5826w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6588w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X80_Y63_N30
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~182 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~182_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a137~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|ram_block1a119~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datab(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst11|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datad(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~182_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~182 .lut_mask = 16'h88C0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y71_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5786w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6548w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X94_Y67_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5775w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6537w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N14
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~179 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~179_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst11|altsyncram_component|auto_generated|ram_block1a83~portadataout )) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|ram_block1a74~portadataout )))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~179_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~179 .lut_mask = 16'h0D08;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y69_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5796w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6558w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X65_Y84_N0
cycloneiv_ram_block \inst11|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\inst11|altsyncram_component|auto_generated|decode3|w_anode5806w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst11|altsyncram_component|auto_generated|rden_decode|w_anode6568w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst18|data_2 [0]}),
	.portaaddr({\inst18|addr_2[12]~18_combout ,\inst18|addr_2[11]~17_combout ,\inst18|addr_2[10]~16_combout ,\inst18|addr_2[9]~15_combout ,\inst18|addr_2[8]~14_combout ,\inst18|addr_2[7]~13_combout ,\inst18|addr_2[6]~12_combout ,\inst18|addr_2[5]~11_combout ,
\inst18|addr_2[4]~10_combout ,\inst18|addr_2[3]~9_combout ,\inst18|addr_2[2]~8_combout ,\inst18|addr_2[1]~7_combout ,\inst18|addr_2[0]~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "bram2:inst11|altsyncram:altsyncram_component|altsyncram_eof1:auto_generated|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 307200;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 9;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N18
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~178 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~178_combout  = (\inst11|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|ram_block1a101~portadataout ))) # (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|ram_block1a92~portadataout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst11|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst11|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~178_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~178 .lut_mask = 16'hE040;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N20
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~180 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~180_combout  = (!\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst11|altsyncram_component|auto_generated|mux2|_~179_combout ) # 
// (\inst11|altsyncram_component|auto_generated|mux2|_~178_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~179_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~178_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~180_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~180 .lut_mask = 16'h5550;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y63_N8
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~183 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~183_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~180_combout ) # ((\inst11|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~181_combout ) # (\inst11|altsyncram_component|auto_generated|mux2|_~182_combout ))))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~181_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~182_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~180_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~183_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~183 .lut_mask = 16'hFFE0;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y59_N12
cycloneiv_lcell_comb \inst11|altsyncram_component|auto_generated|mux2|_~184 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|mux2|_~184_combout  = (\inst11|altsyncram_component|auto_generated|mux2|_~177_combout ) # ((\inst11|altsyncram_component|auto_generated|mux2|_~173_combout ) # 
// ((\inst11|altsyncram_component|auto_generated|mux2|_~23_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~183_combout )))

	.dataa(\inst11|altsyncram_component|auto_generated|mux2|_~177_combout ),
	.datab(\inst11|altsyncram_component|auto_generated|mux2|_~173_combout ),
	.datac(\inst11|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~183_combout ),
	.cin(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mux2|_~184_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mux2|_~184 .lut_mask = 16'hFEEE;
defparam \inst11|altsyncram_component|auto_generated|mux2|_~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N20
cycloneiv_lcell_comb \inst18|select_data[2]~156 (
// Equation(s):
// \inst18|select_data[2]~156_combout  = (\inst18|select_data[2]~155_combout ) # ((\inst18|select_data[2]~147_combout ) # ((\inst18|select_data[6]~18_combout  & \inst11|altsyncram_component|auto_generated|mux2|_~184_combout )))

	.dataa(\inst18|select_data[2]~155_combout ),
	.datab(\inst18|select_data[6]~18_combout ),
	.datac(\inst18|select_data[2]~147_combout ),
	.datad(\inst11|altsyncram_component|auto_generated|mux2|_~184_combout ),
	.cin(gnd),
	.combout(\inst18|select_data[2]~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|select_data[2]~156 .lut_mask = 16'hFEFA;
defparam \inst18|select_data[2]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N18
cycloneiv_lcell_comb \inst12|output_b[2]~2 (
// Equation(s):
// \inst12|output_b[2]~2_combout  = (\inst7|ready~q  & ((\inst18|select_data[2]~156_combout ) # ((\inst18|select_data[6]~20_combout  & \inst17|altsyncram_component|auto_generated|mux2|_~184_combout ))))

	.dataa(\inst18|select_data[6]~20_combout ),
	.datab(\inst7|ready~q ),
	.datac(\inst17|altsyncram_component|auto_generated|mux2|_~184_combout ),
	.datad(\inst18|select_data[2]~156_combout ),
	.cin(gnd),
	.combout(\inst12|output_b[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|output_b[2]~2 .lut_mask = 16'hCC80;
defparam \inst12|output_b[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N4
cycloneiv_lcell_comb \inst14|Mult2|mult_core|romout[0][2] (
// Equation(s):
// \inst14|Mult2|mult_core|romout[0][2]~combout  = \inst12|output_b[0]~0_combout  $ (\inst12|output_b[2]~2_combout )

	.dataa(gnd),
	.datab(\inst12|output_b[0]~0_combout ),
	.datac(gnd),
	.datad(\inst12|output_b[2]~2_combout ),
	.cin(gnd),
	.combout(\inst14|Mult2|mult_core|romout[0][2]~combout ),
	.cout());
// synopsys translate_off
defparam \inst14|Mult2|mult_core|romout[0][2] .lut_mask = 16'h33CC;
defparam \inst14|Mult2|mult_core|romout[0][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N26
cycloneiv_lcell_comb \inst14|Mult2|mult_core|romout[0][3]~0 (
// Equation(s):
// \inst14|Mult2|mult_core|romout[0][3]~0_combout  = \inst12|output_b[1]~1_combout  $ (((\inst12|output_b[0]~0_combout  & \inst12|output_b[2]~2_combout )))

	.dataa(gnd),
	.datab(\inst12|output_b[0]~0_combout ),
	.datac(\inst12|output_b[1]~1_combout ),
	.datad(\inst12|output_b[2]~2_combout ),
	.cin(gnd),
	.combout(\inst14|Mult2|mult_core|romout[0][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|Mult2|mult_core|romout[0][3]~0 .lut_mask = 16'h3CF0;
defparam \inst14|Mult2|mult_core|romout[0][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y58_N24
cycloneiv_lcell_comb \inst14|Mult2|mult_core|romout[0][4]~1 (
// Equation(s):
// \inst14|Mult2|mult_core|romout[0][4]~1_combout  = (\inst12|output_b[0]~0_combout  & ((\inst12|output_b[1]~1_combout ) # (!\inst12|output_b[2]~2_combout ))) # (!\inst12|output_b[0]~0_combout  & ((\inst12|output_b[2]~2_combout )))

	.dataa(gnd),
	.datab(\inst12|output_b[0]~0_combout ),
	.datac(\inst12|output_b[1]~1_combout ),
	.datad(\inst12|output_b[2]~2_combout ),
	.cin(gnd),
	.combout(\inst14|Mult2|mult_core|romout[0][4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|Mult2|mult_core|romout[0][4]~1 .lut_mask = 16'hF3CC;
defparam \inst14|Mult2|mult_core|romout[0][4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
