# Questions

1. When and how would you perform a factory override?


2. Describe the differences between components and objects in UVM.

3. How do you connect a DUT interface to a UVM component?

4. Which UVM phase do you integrate to for phase runs for test cases?

5. How would you reduce the time it takes to initiate a UVM run phase?

6. How do you use simulations to develop functioning components?

7. What approach would you take to run a test case for a digital data storage device?

8. When is it advantageous to implement a class-based testbench?

9. How do you ensure the functionality of util macros within component infrastructure?

10. What steps do you take to create a sequence item?

11. How do you program hierarchical status communication within an object mechanism?

12. How do you initiate new sequence requests within a driver?