
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000038                       # Number of seconds simulated
sim_ticks                                    37914500                       # Number of ticks simulated
final_tick                                   37914500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 166217                       # Simulator instruction rate (inst/s)
host_op_rate                                   175717                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36001445                       # Simulator tick rate (ticks/s)
host_mem_usage                                 679188                       # Number of bytes of host memory used
host_seconds                                     1.05                       # Real time elapsed on the host
sim_insts                                      175044                       # Number of instructions simulated
sim_ops                                        185051                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          21632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              92160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         62528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            10                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 10                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        1011117119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         570546888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          91152461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          30384154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          91152461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          30384154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          89464453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          30384154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          87776444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          30384154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          91152461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          28696145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          97904496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          30384154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst          89464453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          30384154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2430732306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   1011117119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     91152461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     91152461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     89464453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     87776444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     91152461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     97904496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst     89464453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1649184349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16880085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16880085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16880085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       1011117119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        570546888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         91152461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         30384154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         91152461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         30384154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         89464453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         30384154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         87776444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         30384154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         91152461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         28696145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         97904496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         30384154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst         89464453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         30384154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2447612391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1441                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         10                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1441                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       10                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  91136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   92224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      37907000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1441                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   10                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    309.706294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.163254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.989262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          125     43.71%     43.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           52     18.18%     61.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24      8.39%     70.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      4.90%     75.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      5.24%     80.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      3.50%     83.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.10%     86.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.75%     87.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           35     12.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          286                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     32964750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                59664750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7120000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23149.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41899.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2403.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2432.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.01                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1126                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      26124.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1315440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   717750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5826600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21338235                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               145500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               31377765                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            998.060196                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       146000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30265750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   189000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   103125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1084200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             21083445                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               348750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               24842760                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            791.044738                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      1064000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      29894000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9362                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             7133                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              932                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                6501                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   3348                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            51.499769                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    863                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                10                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 202                       # Number of system calls
system.cpu0.numCycles                           75830                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             18146                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         46350                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9362                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              4211                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        22429                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2005                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     5329                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  613                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             41579                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.303759                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.718314                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   32399     77.92%     77.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     698      1.68%     79.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                     845      2.03%     81.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     653      1.57%     83.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     560      1.35%     84.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     524      1.26%     85.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     630      1.52%     87.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     938      2.26%     89.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4332     10.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               41579                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.123460                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.611236                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14579                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                18535                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     6595                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1171                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   699                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 923                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  313                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 47069                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1153                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   699                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   15309                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2342                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         10136                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     6994                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 6099                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 45317                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   599                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   203                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  4998                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              53905                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               213006                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           55622                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                36077                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   17828                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               144                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           142                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     4455                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                7000                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               6183                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              594                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             570                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     42450                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                287                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    35991                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              521                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          13048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        37439                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            77                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        41579                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.865605                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.479809                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              28904     69.52%     69.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3112      7.48%     77.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               1847      4.44%     81.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               1679      4.04%     85.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               6037     14.52%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          41579                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                24057     66.84%     66.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 361      1.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                6275     17.43%     85.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               5295     14.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 35991                       # Type of FU issued
system.cpu0.iq.rate                          0.474627                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          3                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000083                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            114029                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            55811                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        34248                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 35966                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             112                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2734                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1425                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          105                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   699                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1824                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  437                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              42745                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              220                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 7000                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                6183                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               135                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    16                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  411                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            56                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           122                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          552                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 674                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                35167                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 5933                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              824                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            8                       # number of nop insts executed
system.cpu0.iew.exec_refs                       11050                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    5803                       # Number of branches executed
system.cpu0.iew.exec_stores                      5117                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.463761                       # Inst execution rate
system.cpu0.iew.wb_sent                         34546                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        34276                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    19217                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    41344                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.452011                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.464807                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          13059                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            210                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              629                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        39522                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.751202                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.735842                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        29986     75.87%     75.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         3451      8.73%     84.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1485      3.76%     88.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          949      2.40%     90.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1314      3.32%     94.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          832      2.11%     96.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          417      1.06%     97.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          201      0.51%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          887      2.24%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        39522                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               25136                       # Number of instructions committed
system.cpu0.commit.committedOps                 29689                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          9024                       # Number of memory references committed
system.cpu0.commit.loads                         4266                       # Number of loads committed
system.cpu0.commit.membars                        120                       # Number of memory barriers committed
system.cpu0.commit.branches                      4901                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    25356                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 326                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           20314     68.42%     68.42% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            348      1.17%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     69.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.60% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           4266     14.37%     83.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          4758     16.03%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            29689                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  887                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       80940                       # The number of ROB reads
system.cpu0.rob.rob_writes                      87567                       # The number of ROB writes
system.cpu0.timesIdled                            399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          34251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      25136                       # Number of Instructions Simulated
system.cpu0.committedOps                        29689                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.016789                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.016789                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.331478                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.331478                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   41525                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  19222                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   121473                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   22288                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  12216                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               25                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          175.370369                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               8060                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              320                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            25.187500                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   175.370369                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.171260                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.171260                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          295                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.288086                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            20848                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           20848                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         5251                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           5251                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         2710                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          2710                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         7961                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            7961                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         7966                       # number of overall hits
system.cpu0.dcache.overall_hits::total           7966                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          281                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          281                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1897                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1897                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2178                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2178                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2178                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2178                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     16112017                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     16112017                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    103668225                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    103668225                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       166250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       166250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        37499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    119780242                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    119780242                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    119780242                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    119780242                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         5532                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         5532                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         4607                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         4607                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        10139                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        10139                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        10144                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        10144                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.050795                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.050795                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.411765                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.411765                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.214814                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.214814                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.214708                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.214708                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 57338.138790                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57338.138790                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 54648.510807                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54648.510807                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 41562.500000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41562.500000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12499.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12499.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 54995.519743                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54995.519743                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 54995.519743                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54995.519743                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          468                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.200000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu0.dcache.writebacks::total               10                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          120                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1712                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1712                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1832                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1832                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1832                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1832                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          161                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          185                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          185                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          346                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          346                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10300999                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10300999                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     11145001                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11145001                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       153250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       153250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     21446000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     21446000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     21446000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     21446000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.029103                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.029103                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.040156                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040156                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.034126                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.034126                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.034109                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.034109                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 63981.360248                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63981.360248                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 60243.248649                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60243.248649                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 38312.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38312.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 61982.658960                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 61982.658960                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 61982.658960                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 61982.658960                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              223                       # number of replacements
system.cpu0.icache.tags.tagsinuse          247.867257                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               4533                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              599                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.567613                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   247.867257                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.484116                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.484116                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            11257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           11257                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         4533                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           4533                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         4533                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            4533                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         4533                       # number of overall hits
system.cpu0.icache.overall_hits::total           4533                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          796                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          796                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          796                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           796                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          796                       # number of overall misses
system.cpu0.icache.overall_misses::total          796                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     43716000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43716000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     43716000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43716000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     43716000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43716000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         5329                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         5329                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         5329                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         5329                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         5329                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         5329                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.149371                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.149371                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.149371                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.149371                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.149371                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.149371                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54919.597990                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54919.597990                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54919.597990                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54919.597990                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54919.597990                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54919.597990                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          121                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    30.250000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          196                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          196                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          196                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          196                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          196                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          196                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          600                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          600                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          600                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          600                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          600                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          600                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33774000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33774000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33774000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33774000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33774000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33774000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.112591                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.112591                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.112591                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.112591                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.112591                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.112591                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst        56290                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        56290                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst        56290                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        56290                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst        56290                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        56290                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   7949                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             7448                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              140                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                4875                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   3963                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.292308                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    200                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           16086                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2539                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         33680                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       7949                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              4163                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         9143                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    351                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                     1006                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   77                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             11879                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.000758                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.745424                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    6945     58.46%     58.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     157      1.32%     59.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      64      0.54%     60.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     189      1.59%     61.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     136      1.14%     63.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     169      1.42%     64.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     133      1.12%     65.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      81      0.68%     66.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4005     33.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               11879                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.494156                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.093746                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    3016                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 4282                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     1769                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 2664                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   147                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 238                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 33081                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   147                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    3338                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    386                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          2052                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     4081                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 1874                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 32418                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  1626                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                     3                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands              55745                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               157228                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           43753                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                49537                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    6204                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                54                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            54                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     5118                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                4653                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                992                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              358                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             415                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     31792                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 87                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    29706                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              320                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           3742                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        11854                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            12                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        11879                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.500716                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.857931                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3840     32.33%     32.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                518      4.36%     36.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                353      2.97%     39.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                190      1.60%     41.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               6978     58.74%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          11879                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     4    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                24274     81.71%     81.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 196      0.66%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                4476     15.07%     97.44% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                760      2.56%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 29706                       # Type of FU issued
system.cpu1.iq.rate                          1.846699                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          4                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.000135                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             71615                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            35629                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        29382                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 29710                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          611                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          348                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           41                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           58                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   147                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    383                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              31882                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               24                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 4653                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 992                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                40                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            40                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 118                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                29614                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 4441                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts               92                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        5165                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    6723                       # Number of branches executed
system.cpu1.iew.exec_stores                       724                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.840980                       # Inst execution rate
system.cpu1.iew.wb_sent                         29433                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        29382                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    21002                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    42192                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.826557                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.497772                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           3683                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              112                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        11348                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.479468                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.568910                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         4155     36.61%     36.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         1496     13.18%     49.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          218      1.92%     51.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         2074     18.28%     69.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          115      1.01%     71.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2150     18.95%     89.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          134      1.18%     91.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           79      0.70%     91.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          927      8.17%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        11348                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               27175                       # Number of instructions committed
system.cpu1.commit.committedOps                 28137                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          4686                       # Number of memory references committed
system.cpu1.commit.loads                         4042                       # Number of loads committed
system.cpu1.commit.membars                         39                       # Number of memory barriers committed
system.cpu1.commit.branches                      6490                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    21814                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 103                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           23256     82.65%     82.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            195      0.69%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           4042     14.37%     97.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           644      2.29%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            28137                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  927                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       41851                       # The number of ROB reads
system.cpu1.rob.rob_writes                      64240                       # The number of ROB writes
system.cpu1.timesIdled                             37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       59743                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      27175                       # Number of Instructions Simulated
system.cpu1.committedOps                        28137                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.591941                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.591941                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.689357                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.689357                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   39719                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  13006                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   101631                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   38512                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   5653                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    27                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            5.970592                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               4839                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           127.342105                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     5.970592                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.005831                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.005831                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            10001                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           10001                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         4230                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           4230                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          610                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           610                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data         4840                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            4840                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         4842                       # number of overall hits
system.cpu1.dcache.overall_hits::total           4842                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           92                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           25                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            7                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          117                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           117                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          120                       # number of overall misses
system.cpu1.dcache.overall_misses::total          120                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      3384478                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      3384478                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1600750                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1600750                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data       107500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       107500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        38000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        38000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      4985228                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      4985228                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      4985228                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      4985228                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         4322                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         4322                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          635                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          635                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         4957                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         4957                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         4962                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         4962                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.021286                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021286                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.039370                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.039370                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.023603                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.023603                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.024184                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.024184                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 36787.804348                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36787.804348                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data        64030                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total        64030                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 15357.142857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15357.142857                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 12666.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12666.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 42608.786325                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42608.786325                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 41543.566667                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41543.566667                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           42                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           38                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     8.400000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           38                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           53                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           15                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           68                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           68                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           39                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           10                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           49                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           51                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1480004                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1480004                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       533000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       533000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        84000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        84000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        29000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        29000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      2013004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      2013004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      2031504                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      2031504                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.009024                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009024                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.015748                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.015748                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.009885                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009885                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.010278                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.010278                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 37948.820513                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 37948.820513                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data        53300                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        53300                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  9666.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9666.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 41081.714286                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 41081.714286                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 39833.411765                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39833.411765                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            8.254581                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                923                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.092593                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     8.254581                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.016122                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.016122                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             2066                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            2066                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst          923                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            923                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst          923                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             923                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst          923                       # number of overall hits
system.cpu1.icache.overall_hits::total            923                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           83                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           83                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           83                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            83                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           83                       # number of overall misses
system.cpu1.icache.overall_misses::total           83                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      6517250                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6517250                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      6517250                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6517250                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      6517250                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6517250                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         1006                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1006                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         1006                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1006                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         1006                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1006                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.082505                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.082505                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.082505                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.082505                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.082505                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.082505                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 78521.084337                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78521.084337                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 78521.084337                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78521.084337                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 78521.084337                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78521.084337                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    64.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           29                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           29                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           29                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           54                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           54                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      4688250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4688250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      4688250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4688250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      4688250                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4688250                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.053678                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.053678                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.053678                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.053678                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.053678                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.053678                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 86819.444444                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 86819.444444                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 86819.444444                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 86819.444444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 86819.444444                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 86819.444444                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   7233                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             6768                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              137                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                4211                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   3585                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            85.134172                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    184                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           15577                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              2545                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         30698                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       7233                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              3769                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         8000                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    343                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                      939                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   76                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             10738                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.028683                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.754072                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    6248     58.19%     58.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     134      1.25%     59.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      58      0.54%     59.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     171      1.59%     61.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     125      1.16%     62.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     148      1.38%     64.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     125      1.16%     65.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      63      0.59%     65.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    3666     34.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               10738                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.464338                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.970726                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    3038                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 3491                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     1564                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 2501                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   143                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 223                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 30256                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  104                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   143                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    3296                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    418                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1446                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     3779                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 1655                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 29626                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                  1465                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands              50841                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               143646                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           39991                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                45371                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    5466                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                45                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            46                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     4264                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                4276                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                909                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              326                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             390                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     29067                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 74                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    27195                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              296                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           3350                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        10683                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        10738                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.532595                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.845355                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3362     31.31%     31.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                482      4.49%     35.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                346      3.22%     39.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                171      1.59%     40.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               6377     59.39%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          10738                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     6    100.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                22191     81.60%     81.60% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 196      0.72%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.32% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                4124     15.16%     97.48% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                684      2.52%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 27195                       # Type of FU issued
system.cpu2.iq.rate                          1.745843                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          6                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.000221                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             65430                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            32503                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        26885                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 27201                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          562                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          322                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           58                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   143                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    342                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              29144                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               24                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 4276                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 909                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                33                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            36                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 114                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                27108                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 4095                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts               87                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        4750                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    6133                       # Number of branches executed
system.cpu2.iew.exec_stores                       655                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.740258                       # Inst execution rate
system.cpu2.iew.wb_sent                         26931                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        26885                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    19234                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    38515                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.725942                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.499390                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           3291                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              109                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        10252                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     2.515704                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.530171                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         3676     35.86%     35.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         1202     11.72%     47.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          239      2.33%     49.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         2009     19.60%     69.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          148      1.44%     70.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         2007     19.58%     90.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          123      1.20%     91.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           65      0.63%     92.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          783      7.64%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        10252                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               24916                       # Number of instructions committed
system.cpu2.commit.committedOps                 25791                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          4301                       # Number of memory references committed
system.cpu2.commit.loads                         3714                       # Number of loads committed
system.cpu2.commit.membars                         36                       # Number of memory barriers committed
system.cpu2.commit.branches                      5935                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    20008                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  94                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           21295     82.57%     82.57% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            195      0.76%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           3714     14.40%     97.72% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           587      2.28%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            25791                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                  783                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       38200                       # The number of ROB reads
system.cpu2.rob.rob_writes                      58720                       # The number of ROB writes
system.cpu2.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           4839                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       60252                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      24916                       # Number of Instructions Simulated
system.cpu2.committedOps                        25791                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.625181                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.625181                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.599538                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.599538                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   36359                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  11960                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    93075                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   35112                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   5211                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            5.920130                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               4438                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               40                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           110.950000                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     5.920130                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.005781                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.005781                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.039062                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             9199                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            9199                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         3879                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           3879                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          558                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           558                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         4437                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            4437                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         4439                       # number of overall hits
system.cpu2.dcache.overall_hits::total           4439                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          102                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          102                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           23                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          125                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           125                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          128                       # number of overall misses
system.cpu2.dcache.overall_misses::total          128                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      4766743                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      4766743                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1784747                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1784747                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        37000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        37000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      6551490                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      6551490                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      6551490                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      6551490                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         3981                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         3981                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          581                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          581                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         4562                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         4562                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         4567                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         4567                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.025622                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.025622                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.039587                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.039587                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.027400                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.027400                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.028027                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.028027                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 46732.774510                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46732.774510                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 77597.695652                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77597.695652                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 12333.333333                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 12333.333333                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 52411.920000                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 52411.920000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 51183.515625                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 51183.515625                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          169                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     6.800000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          169                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           62                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           76                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           76                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           40                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           49                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           51                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      1560753                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1560753                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       533001                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       533001                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      2093754                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      2093754                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      2112754                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      2112754                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.010048                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010048                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.015491                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.015491                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.010741                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.010741                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.011167                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.011167                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 39018.825000                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39018.825000                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 59222.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 59222.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 42729.673469                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 42729.673469                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 41426.549020                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 41426.549020                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            7.809375                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                853                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            15.796296                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     7.809375                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.015253                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.015253                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             1932                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            1932                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst          853                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            853                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst          853                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             853                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst          853                       # number of overall hits
system.cpu2.icache.overall_hits::total            853                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           86                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           86                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            86                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           86                       # number of overall misses
system.cpu2.icache.overall_misses::total           86                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      7388250                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7388250                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      7388250                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7388250                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      7388250                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7388250                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst          939                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          939                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst          939                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          939                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst          939                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          939                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.091587                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.091587                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.091587                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.091587                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.091587                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.091587                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 85909.883721                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 85909.883721                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 85909.883721                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 85909.883721                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 85909.883721                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 85909.883721                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          159                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          159                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           32                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           32                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           32                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           54                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      5096000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5096000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      5096000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5096000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      5096000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5096000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.057508                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.057508                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.057508                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.057508                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.057508                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.057508                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 94370.370370                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 94370.370370                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 94370.370370                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 94370.370370                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 94370.370370                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 94370.370370                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   6592                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             6085                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              150                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                3657                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   3240                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            88.597211                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    193                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           15007                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              2648                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         28167                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       6592                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              3433                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         7399                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    365                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                      987                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   82                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             10251                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.938933                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.714254                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    6018     58.71%     58.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     172      1.68%     60.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      53      0.52%     60.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     180      1.76%     62.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     120      1.17%     63.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     162      1.58%     65.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     132      1.29%     66.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      85      0.83%     67.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    3329     32.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               10251                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.439262                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.876924                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2908                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 3401                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     1495                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 2291                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   155                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 250                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 27970                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                   96                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   155                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    3122                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    436                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1551                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     3546                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 1440                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 27320                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                  1297                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              46182                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               132310                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           36746                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                40568                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    5606                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                56                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            56                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     3643                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                3982                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                994                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              297                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             406                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     26678                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 76                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    24705                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              322                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           3595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        11287                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            12                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        10251                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.410009                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.871056                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3485     34.00%     34.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                497      4.85%     38.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                349      3.40%     42.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                170      1.66%     43.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               5750     56.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          10251                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     5    100.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                20041     81.12%     81.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 196      0.79%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.91% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                3797     15.37%     97.28% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                671      2.72%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 24705                       # Type of FU issued
system.cpu3.iq.rate                          1.646232                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          5                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.000202                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             59988                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            30361                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        24369                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 24710                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              15                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          617                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          441                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           39                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   155                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    381                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              26757                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               38                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 3982                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 994                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                36                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            36                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           94                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 130                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                24594                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 3760                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              111                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        4397                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    5515                       # Number of branches executed
system.cpu3.iew.exec_stores                       637                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.638835                       # Inst execution rate
system.cpu3.iew.wb_sent                         24422                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        24369                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    17373                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    34738                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.623842                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.500115                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           3582                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              123                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples         9714                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     2.384085                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.526173                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3770     38.81%     38.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         1108     11.41%     50.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          269      2.77%     52.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1767     18.19%     71.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          176      1.81%     72.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1735     17.86%     90.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          104      1.07%     91.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           71      0.73%     92.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          714      7.35%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total         9714                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               22338                       # Number of instructions committed
system.cpu3.commit.committedOps                 23159                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          3918                       # Number of memory references committed
system.cpu3.commit.loads                         3365                       # Number of loads committed
system.cpu3.commit.membars                         34                       # Number of memory barriers committed
system.cpu3.commit.branches                      5297                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    18004                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  88                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           19046     82.24%     82.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            195      0.84%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.08% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           3365     14.53%     97.61% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           553      2.39%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            23159                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                  714                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       35416                       # The number of ROB reads
system.cpu3.rob.rob_writes                      54045                       # The number of ROB writes
system.cpu3.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           4756                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       60822                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      22338                       # Number of Instructions Simulated
system.cpu3.committedOps                        23159                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.671815                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.671815                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.488505                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.488505                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   32886                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  11020                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    84552                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   31368                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   4864                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            5.850388                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4078                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               41                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            99.463415                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     5.850388                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.005713                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.005713                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.040039                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             8486                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            8486                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         3554                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3554                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          520                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           520                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         4074                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            4074                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         4076                       # number of overall hits
system.cpu3.dcache.overall_hits::total           4076                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          102                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          102                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           25                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            3                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            5                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          127                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           127                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          130                       # number of overall misses
system.cpu3.dcache.overall_misses::total          130                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      4668738                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      4668738                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1718248                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1718248                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        69499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        69499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        37500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      6386986                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      6386986                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      6386986                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      6386986                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         3656                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3656                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          545                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          545                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         4201                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         4201                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         4206                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         4206                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.027899                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.027899                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.045872                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.045872                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.030231                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.030231                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.030908                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.030908                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 45771.941176                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45771.941176                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 68729.920000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 68729.920000                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 13899.800000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13899.800000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data        12500                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 50291.228346                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 50291.228346                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 49130.661538                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 49130.661538                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          147                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     3.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          147                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           62                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           15                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           77                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           77                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           40                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           10                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           50                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           52                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1822006                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1822006                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       488001                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       488001                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        53001                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        53001                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      2310007                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      2310007                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      2329007                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      2329007                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.010941                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010941                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.018349                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.018349                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.011902                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011902                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.012363                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.012363                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 45550.150000                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 45550.150000                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 48800.100000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 48800.100000                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 10600.200000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10600.200000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         9500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 46200.140000                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 46200.140000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 44788.596154                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 44788.596154                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            7.364281                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                900                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            16.981132                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     7.364281                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.014383                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.014383                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             2027                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            2027                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst          900                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            900                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst          900                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             900                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst          900                       # number of overall hits
system.cpu3.icache.overall_hits::total            900                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           87                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           87                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            87                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           87                       # number of overall misses
system.cpu3.icache.overall_misses::total           87                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      7163750                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7163750                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      7163750                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7163750                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      7163750                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7163750                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst          987                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          987                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst          987                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          987                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst          987                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          987                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.088146                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.088146                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.088146                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.088146                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.088146                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.088146                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 82341.954023                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 82341.954023                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 82341.954023                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 82341.954023                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 82341.954023                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 82341.954023                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           84                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           84                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           34                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           34                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           34                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      5015000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5015000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      5015000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5015000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      5015000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5015000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.053698                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.053698                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.053698                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.053698                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.053698                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.053698                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 94622.641509                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 94622.641509                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 94622.641509                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 94622.641509                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 94622.641509                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 94622.641509                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   6216                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             5774                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              135                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                3610                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   3042                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            84.265928                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    186                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           14466                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              2379                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         26607                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       6216                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              3228                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                         7046                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    329                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                      883                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   73                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples              9597                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             2.947900                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.715496                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    5594     58.29%     58.29% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                     200      2.08%     60.37% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                      67      0.70%     61.07% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                     141      1.47%     62.54% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                     111      1.16%     63.70% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                     144      1.50%     65.20% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                     124      1.29%     66.49% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                     102      1.06%     67.55% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                    3114     32.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total                9597                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.429697                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.839278                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    2688                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 3218                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                     1471                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                 2082                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   137                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 205                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 26233                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   137                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    2925                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    343                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1478                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                     3292                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                 1421                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 25689                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                  1256                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.RenamedOperands              43663                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups               124544                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups           34677                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps                38349                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    5311                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                40                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                     3734                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                3793                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores                843                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              224                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              97                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     25077                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 69                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    23228                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              279                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           3254                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined        10640                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples         9597                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        2.420340                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.867382                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               3229     33.65%     33.65% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1                482      5.02%     38.67% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2                305      3.18%     41.85% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3                188      1.96%     43.81% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4               5393     56.19%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total           9597                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     2    100.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                18807     80.97%     80.97% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                 196      0.84%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.81% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                3602     15.51%     97.32% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                623      2.68%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 23228                       # Type of FU issued
system.cpu4.iq.rate                          1.605696                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          2                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.000086                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads             56334                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            28409                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        22882                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 23230                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads          612                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          326                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked           38                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   137                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                    342                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              25149                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts               24                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                 3793                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                 843                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                33                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect            30                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 114                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                23103                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                 3554                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              125                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                        4143                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    5168                       # Number of branches executed
system.cpu4.iew.exec_stores                       589                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.597055                       # Inst execution rate
system.cpu4.iew.wb_sent                         22947                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        22882                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                    16327                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    32669                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.581778                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.499770                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           3247                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              108                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples         9117                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     2.401228                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     2.517170                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0         3561     39.06%     39.06% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1          965     10.58%     49.64% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2          202      2.22%     51.86% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3         1730     18.98%     70.83% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4          104      1.14%     71.98% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         1727     18.94%     90.92% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6          142      1.56%     92.48% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7           58      0.64%     93.11% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8          628      6.89%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total         9117                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               21133                       # Number of instructions committed
system.cpu4.commit.committedOps                 21892                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                          3698                       # Number of memory references committed
system.cpu4.commit.loads                         3181                       # Number of loads committed
system.cpu4.commit.membars                         32                       # Number of memory barriers committed
system.cpu4.commit.branches                      5001                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                    17023                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  82                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           17999     82.22%     82.22% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult            195      0.89%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.11% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead           3181     14.53%     97.64% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           517      2.36%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            21892                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                  628                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                       33329                       # The number of ROB reads
system.cpu4.rob.rob_writes                      50776                       # The number of ROB writes
system.cpu4.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           4869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       61363                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      21133                       # Number of Instructions Simulated
system.cpu4.committedOps                        21892                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.684522                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.684522                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.460874                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.460874                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                   31023                       # number of integer regfile reads
system.cpu4.int_regfile_writes                  10329                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                    79509                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   29589                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                   4614                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    24                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse            5.271210                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               3852                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           101.368421                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data     5.271210                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.005148                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.005148                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             8031                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            8031                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data         3370                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total           3370                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          481                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           481                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::cpu4.data         3851                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            3851                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data         3853                       # number of overall hits
system.cpu4.dcache.overall_hits::total           3853                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data           95                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total           95                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           28                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            3                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            6                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data          123                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           123                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data          126                       # number of overall misses
system.cpu4.dcache.overall_misses::total          126                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      3048225                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      3048225                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      1692246                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1692246                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        85498                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        85498                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        37500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      4740471                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      4740471                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      4740471                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      4740471                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data         3465                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total         3465                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          509                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          509                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data         3974                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         3974                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data         3979                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         3979                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.027417                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.027417                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.055010                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.055010                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.030951                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.030951                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.031666                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.031666                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 32086.578947                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 32086.578947                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 60437.357143                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 60437.357143                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 14249.666667                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 14249.666667                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data        12500                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 38540.414634                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 38540.414634                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 37622.785714                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 37622.785714                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     8.200000                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data           57                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           18                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data           75                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data           75                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data           38                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data           10                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            2                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            6                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data           48                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data           50                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      1198754                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      1198754                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       613502                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       613502                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        65502                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        65502                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      1812256                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      1812256                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      1830756                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      1830756                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.010967                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.010967                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.019646                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.019646                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.012079                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.012079                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.012566                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.012566                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 31546.157895                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 31546.157895                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 61350.200000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 61350.200000                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         9250                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data        10917                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10917                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data         9500                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 37755.333333                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 37755.333333                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 36615.120000                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 36615.120000                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse            6.837148                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                803                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            15.442308                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     6.837148                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.013354                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.013354                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             1818                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            1818                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst          803                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total            803                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst          803                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total             803                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst          803                       # number of overall hits
system.cpu4.icache.overall_hits::total            803                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           80                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           80                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           80                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            80                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           80                       # number of overall misses
system.cpu4.icache.overall_misses::total           80                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      6526750                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6526750                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      6526750                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6526750                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      6526750                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6526750                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst          883                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total          883                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst          883                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total          883                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst          883                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total          883                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.090600                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.090600                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.090600                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.090600                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.090600                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.090600                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 81584.375000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 81584.375000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 81584.375000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 81584.375000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 81584.375000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 81584.375000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs           79                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs           79                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           28                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           28                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           28                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           52                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           52                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           52                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      4742500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4742500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      4742500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4742500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      4742500                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4742500                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.058890                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.058890                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.058890                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.058890                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.058890                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.058890                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 91201.923077                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 91201.923077                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 91201.923077                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 91201.923077                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 91201.923077                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 91201.923077                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   5981                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             5542                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              136                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                3341                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   2910                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            87.099671                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    188                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           13988                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              2539                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         25575                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       5981                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              3098                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                         6811                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    329                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                      875                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   74                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples              9522                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             2.861899                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.687758                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    5630     59.13%     59.13% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                     231      2.43%     61.55% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                      62      0.65%     62.20% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                     141      1.48%     63.68% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                     101      1.06%     64.74% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                     135      1.42%     66.16% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                     127      1.33%     67.50% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                     128      1.34%     68.84% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                    2967     31.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total                9522                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.427581                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.828353                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    2620                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 3329                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                     1451                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                 1985                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   136                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 209                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 25311                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   136                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    2836                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    346                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1679                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                     3195                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                 1329                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 24787                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                  1181                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.RenamedOperands              41952                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups               120123                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups           33408                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps                36682                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    5267                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                37                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            37                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                     3517                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                3705                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                864                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              247                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores             109                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     24235                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 65                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    22293                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued              249                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           3314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined        11053                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples         9522                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        2.341210                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.885617                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               3403     35.74%     35.74% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1                472      4.96%     40.70% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2                295      3.10%     43.79% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3                177      1.86%     45.65% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4               5175     54.35%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total           9522                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     2    100.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                17996     80.72%     80.72% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                 196      0.88%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.60% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                3474     15.58%     97.19% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                627      2.81%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 22293                       # Type of FU issued
system.cpu5.iq.rate                          1.593723                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          2                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.000090                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads             54359                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            27619                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        21943                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 22295                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads              13                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads          642                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          354                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   136                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                    346                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              24303                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts               16                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                 3705                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                 864                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                29                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect            29                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 113                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                22159                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                 3421                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              134                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                        4018                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    4936                       # Number of branches executed
system.cpu5.iew.exec_stores                       597                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.584144                       # Inst execution rate
system.cpu5.iew.wb_sent                         22015                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        21943                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                    15627                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    31239                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.568702                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.500240                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           3238                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             58                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              108                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples         9039                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     2.321717                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     2.517793                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0         3701     40.94%     40.94% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1          956     10.58%     51.52% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2          201      2.22%     53.74% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3         1633     18.07%     71.81% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4          104      1.15%     72.96% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         1631     18.04%     91.01% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6          140      1.55%     92.55% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7           66      0.73%     93.28% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8          607      6.72%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total         9039                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               20232                       # Number of instructions committed
system.cpu5.commit.committedOps                 20986                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                          3573                       # Number of memory references committed
system.cpu5.commit.loads                         3063                       # Number of loads committed
system.cpu5.commit.membars                         32                       # Number of memory barriers committed
system.cpu5.commit.branches                      4778                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                    16339                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  81                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           17218     82.05%     82.05% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult            195      0.93%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.97% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead           3063     14.60%     97.57% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           510      2.43%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            20986                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                  607                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                       32357                       # The number of ROB reads
system.cpu5.rob.rob_writes                      49015                       # The number of ROB writes
system.cpu5.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           4466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       61841                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      20232                       # Number of Instructions Simulated
system.cpu5.committedOps                        20986                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.691380                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.691380                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.446383                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.446383                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                   29729                       # number of integer regfile reads
system.cpu5.int_regfile_writes                   9986                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                    76308                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   28160                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                   4510                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse            5.089775                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               3764                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            99.052632                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     5.089775                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.004970                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.004970                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             7797                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            7797                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data         3279                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           3279                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          481                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           481                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::cpu5.data         3760                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            3760                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data         3762                       # number of overall hits
system.cpu5.dcache.overall_hits::total           3762                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data           79                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           23                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            3                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            3                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          102                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           102                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          105                       # number of overall misses
system.cpu5.dcache.overall_misses::total          105                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      2660998                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      2660998                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      1593247                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1593247                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        44500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        44500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        37500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      4254245                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      4254245                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      4254245                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      4254245                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data         3358                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         3358                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          504                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          504                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data         3862                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         3862                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data         3867                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         3867                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.023526                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.023526                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.045635                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.045635                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.026411                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.026411                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.027153                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.027153                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 33683.518987                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 33683.518987                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 69271.608696                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 69271.608696                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 14833.333333                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 14833.333333                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data        12500                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 41708.284314                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 41708.284314                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 40516.619048                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 40516.619048                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data           41                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           14                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data           55                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data           55                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data           38                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            2                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            3                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data           47                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data           49                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      1203500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      1203500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       466251                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       466251                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        35500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        35500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      1669751                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      1669751                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      1688251                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      1688251                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.011316                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011316                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.017857                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.017857                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.012170                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.012170                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.012671                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.012671                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 31671.052632                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 31671.052632                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 51805.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 51805.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         9250                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 11833.333333                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11833.333333                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         9500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 35526.617021                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 35526.617021                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 34454.102041                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 34454.102041                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            6.707191                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                790                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            14.629630                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     6.707191                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.013100                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.013100                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             1804                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            1804                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst          790                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total            790                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst          790                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total             790                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst          790                       # number of overall hits
system.cpu5.icache.overall_hits::total            790                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           85                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           85                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            85                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           85                       # number of overall misses
system.cpu5.icache.overall_misses::total           85                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      7009748                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7009748                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      7009748                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7009748                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      7009748                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7009748                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst          875                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total          875                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst          875                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total          875                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst          875                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total          875                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.097143                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.097143                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.097143                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.097143                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.097143                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.097143                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 82467.623529                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 82467.623529                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 82467.623529                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 82467.623529                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 82467.623529                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 82467.623529                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs          163                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          163                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           31                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           31                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           31                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           54                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           54                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           54                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      5340252                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5340252                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      5340252                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5340252                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      5340252                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5340252                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.061714                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.061714                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.061714                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.061714                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.061714                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.061714                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 98893.555556                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 98893.555556                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 98893.555556                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 98893.555556                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 98893.555556                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 98893.555556                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   5458                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             4967                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              152                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                2821                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   2614                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            92.662177                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    184                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           13503                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              2576                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         23621                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       5458                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              2798                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                         6270                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    357                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                      933                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   88                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples              9051                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             2.812617                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.666998                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    5412     59.79%     59.79% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                     193      2.13%     61.93% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                      63      0.70%     62.62% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                     143      1.58%     64.20% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                     101      1.12%     65.32% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                     149      1.65%     66.96% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                     131      1.45%     68.41% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                      98      1.08%     69.50% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                    2761     30.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total                9051                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.404206                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.749315                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    2518                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 3177                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                     1458                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                 1749                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   148                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 228                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 23520                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  115                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   148                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    2748                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    362                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1630                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                     2957                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                 1205                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 22944                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                  1051                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.RenamedOperands              38090                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups               111126                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups           30865                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps                33005                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    5081                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                39                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                     3275                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                3448                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                961                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              264                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores             246                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     22339                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 72                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    20411                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              284                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           3465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined        11114                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved            14                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples         9051                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        2.255110                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.890481                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               3388     37.43%     37.43% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1                462      5.10%     42.54% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2                340      3.76%     46.29% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3                175      1.93%     48.23% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4               4686     51.77%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total           9051                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     2    100.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                16335     80.03%     80.03% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                 196      0.96%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.99% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                3224     15.80%     96.79% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                656      3.21%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 20411                       # Type of FU issued
system.cpu6.iq.rate                          1.511590                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          2                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.000098                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads             50159                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            25884                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        20039                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 20413                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads              15                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads          659                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          490                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   148                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                    362                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              22414                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts               24                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                 3448                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 961                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                34                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect            29                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           97                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 126                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                20252                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                 3174                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              159                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                        3779                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    4469                       # Number of branches executed
system.cpu6.iew.exec_stores                       605                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.499815                       # Inst execution rate
system.cpu6.iew.wb_sent                         20105                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        20039                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                    14183                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    28295                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.484041                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.501255                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           3406                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             58                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              122                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples         8540                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     2.218501                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     2.515214                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         3601     42.17%     42.17% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1         1060     12.41%     54.58% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2          199      2.33%     56.91% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3         1407     16.48%     73.38% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4          102      1.19%     74.58% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5         1386     16.23%     90.81% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6          138      1.62%     92.42% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7           75      0.88%     93.30% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8          572      6.70%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total         8540                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               18265                       # Number of instructions committed
system.cpu6.commit.committedOps                 18946                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                          3260                       # Number of memory references committed
system.cpu6.commit.loads                         2789                       # Number of loads committed
system.cpu6.commit.membars                         30                       # Number of memory barriers committed
system.cpu6.commit.branches                      4291                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                    14773                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  74                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           15491     81.76%     81.76% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult            195      1.03%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead           2789     14.72%     97.51% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           471      2.49%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            18946                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                  572                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                       30060                       # The number of ROB reads
system.cpu6.rob.rob_writes                      45285                       # The number of ROB writes
system.cpu6.timesIdled                             38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           4452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       62326                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      18265                       # Number of Instructions Simulated
system.cpu6.committedOps                        18946                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.739283                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.739283                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.352662                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.352662                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                   27054                       # number of integer regfile reads
system.cpu6.int_regfile_writes                   9275                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                    69852                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   25198                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                   4261                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    35                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            4.830059                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               3460                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            91.052632                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     4.830059                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.004717                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.004717                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             7207                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            7207                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data         3021                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           3021                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          435                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           435                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.demand_hits::cpu6.data         3456                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            3456                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data         3458                       # number of overall hits
system.cpu6.dcache.overall_hits::total           3458                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data           76                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           25                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            3                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            7                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            4                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          101                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           101                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          104                       # number of overall misses
system.cpu6.dcache.overall_misses::total          104                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      2991496                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      2991496                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      1516000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1516000                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        97499                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        97499                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        37499                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data        20000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total        20000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      4507496                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      4507496                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      4507496                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      4507496                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data         3097                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         3097                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          460                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          460                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data         3557                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         3557                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data         3562                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         3562                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.024540                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.024540                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.054348                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.054348                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.028395                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.028395                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.029197                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.029197                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 39361.789474                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 39361.789474                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data        60640                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        60640                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 13928.428571                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 13928.428571                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data  9374.750000                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  9374.750000                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 44628.673267                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 44628.673267                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 43341.307692                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 43341.307692                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data           38                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total           38                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           15                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data           53                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data           53                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data           38                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           10                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            2                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            7                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            4                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data           48                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data           50                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      1384252                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      1384252                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       465000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       465000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        75501                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        75501                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      1849252                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      1849252                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      1867752                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      1867752                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.012270                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.012270                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.021739                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.021739                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.013495                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.013495                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.014037                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.014037                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 36427.684211                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 36427.684211                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data        46500                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        46500                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         9250                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 10785.857143                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10785.857143                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data  6750.250000                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  6750.250000                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 38526.083333                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 38526.083333                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 37355.040000                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 37355.040000                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse            6.825899                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                845                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               58                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            14.568966                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     6.825899                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.013332                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.013332                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             1924                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            1924                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst          845                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            845                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst          845                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             845                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst          845                       # number of overall hits
system.cpu6.icache.overall_hits::total            845                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           88                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           88                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           88                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            88                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           88                       # number of overall misses
system.cpu6.icache.overall_misses::total           88                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      6457999                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6457999                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      6457999                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6457999                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      6457999                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6457999                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst          933                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          933                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst          933                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          933                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst          933                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          933                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.094319                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.094319                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.094319                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.094319                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.094319                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.094319                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 73386.352273                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 73386.352273                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 73386.352273                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 73386.352273                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 73386.352273                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 73386.352273                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs           54                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs           27                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           30                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           30                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           30                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           58                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           58                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           58                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      4724249                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4724249                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      4724249                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4724249                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      4724249                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4724249                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.062165                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.062165                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.062165                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.062165                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.062165                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.062165                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 81452.568966                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 81452.568966                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 81452.568966                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 81452.568966                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 81452.568966                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 81452.568966                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   4684                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             4267                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              129                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                4408                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   2218                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            50.317604                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    151                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           12656                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              2660                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         20383                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       4684                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              2369                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                         5609                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    313                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                      808                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   72                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples              8433                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             2.592672                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.604265                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    5307     62.93%     62.93% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                     179      2.12%     65.05% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                      62      0.74%     65.79% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                     100      1.19%     66.97% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                      84      1.00%     67.97% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                     117      1.39%     69.36% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                     116      1.38%     70.73% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                     100      1.19%     71.92% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                    2368     28.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total                8433                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.370101                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.610540                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    2470                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 3088                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                     1282                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                 1466                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   126                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 187                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 20042                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  111                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   126                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    2685                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                    261                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1788                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                     2517                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                 1055                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 19563                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                   912                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.RenamedOperands              32670                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups                94812                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups           26420                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps                28530                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    4136                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                37                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            38                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                     2898                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                2963                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                697                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              212                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores             202                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     18979                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 64                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                    17529                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              151                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           2592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined         8406                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples         8433                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        2.078620                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.906958                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               3531     41.87%     41.87% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1                436      5.17%     47.04% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2                302      3.58%     50.62% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3                167      1.98%     52.60% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4               3997     47.40%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total           8433                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     1    100.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                14038     80.08%     80.08% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                 196      1.12%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.20% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                2800     15.97%     97.18% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                495      2.82%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                 17529                       # Type of FU issued
system.cpu7.iq.rate                          1.385035                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          1                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.000057                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads             43643                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            21648                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses        17227                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                 17530                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads          523                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          270                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   126                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                    261                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              19046                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts               64                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                 2963                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 697                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                30                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect            18                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 103                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                17393                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                 2745                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              136                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                        3227                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    3809                       # Number of branches executed
system.cpu7.iew.exec_stores                       482                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.374289                       # Inst execution rate
system.cpu7.iew.wb_sent                         17290                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                        17227                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                    12200                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    24188                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.361173                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.504382                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           2533                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             54                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts               99                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples         8045                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     2.044873                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.476262                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         3735     46.43%     46.43% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1          937     11.65%     58.07% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2          168      2.09%     60.16% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3         1235     15.35%     75.51% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4           69      0.86%     76.37% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5         1230     15.29%     91.66% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6          129      1.60%     93.26% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7           63      0.78%     94.05% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8          479      5.95%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total         8045                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts               15849                       # Number of instructions committed
system.cpu7.commit.committedOps                 16451                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                          2867                       # Number of memory references committed
system.cpu7.commit.loads                         2440                       # Number of loads committed
system.cpu7.commit.membars                         27                       # Number of memory barriers committed
system.cpu7.commit.branches                      3689                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                    12865                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  65                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu           13389     81.39%     81.39% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult            195      1.19%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.57% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead           2440     14.83%     97.40% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           427      2.60%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total            16451                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                  479                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                       26303                       # The number of ROB reads
system.cpu7.rob.rob_writes                      38425                       # The number of ROB writes
system.cpu7.timesIdled                             49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           4223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       63173                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                      15849                       # Number of Instructions Simulated
system.cpu7.committedOps                        16451                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.798536                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.798536                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.252291                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.252291                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                   23338                       # number of integer regfile reads
system.cpu7.int_regfile_writes                   8069                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                    60117                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   21614                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                   3754                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    31                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            5.028044                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               3035                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               42                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            72.261905                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     5.028044                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.004910                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.004910                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           42                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.041016                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             6309                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            6309                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         2632                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           2632                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          392                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           392                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            1                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data         3024                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            3024                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         3026                       # number of overall hits
system.cpu7.dcache.overall_hits::total           3026                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data           62                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           24                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            3                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            7                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            4                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data           86                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            86                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data           89                       # number of overall misses
system.cpu7.dcache.overall_misses::total           89                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      2485500                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      2485500                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      1611500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1611500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        93999                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        93999                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        37500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data        20000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total        20000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      4097000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      4097000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      4097000                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      4097000                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data         2694                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         2694                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          416                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          416                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         3110                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         3110                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         3115                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         3115                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.023014                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.023014                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.057692                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.057692                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.027653                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.027653                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.028571                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.028571                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 40088.709677                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 40088.709677                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 67145.833333                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 67145.833333                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 13428.428571                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 13428.428571                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data         9375                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 47639.534884                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 47639.534884                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 46033.707865                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 46033.707865                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data           25                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data           38                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total           38                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data           38                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total           38                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           37                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           11                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            2                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            7                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            4                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           48                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           50                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      1451750                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      1451750                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       526000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       526000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        72001                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        72001                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      1977750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      1977750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      1995750                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      1995750                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.013734                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.013734                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.026442                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.026442                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.015434                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.015434                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.016051                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.016051                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 39236.486486                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 39236.486486                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 47818.181818                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 47818.181818                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         9000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 10285.857143                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10285.857143                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         7125                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 41203.125000                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 41203.125000                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data        39915                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total        39915                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse            6.119223                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                729                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            13.754717                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     6.119223                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.011952                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.011952                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             1669                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            1669                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst          729                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            729                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst          729                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             729                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst          729                       # number of overall hits
system.cpu7.icache.overall_hits::total            729                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           79                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           79                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           79                       # number of overall misses
system.cpu7.icache.overall_misses::total           79                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      5757500                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5757500                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      5757500                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5757500                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      5757500                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5757500                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst          808                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          808                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst          808                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          808                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst          808                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          808                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.097772                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.097772                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.097772                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.097772                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.097772                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.097772                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 72879.746835                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 72879.746835                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 72879.746835                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 72879.746835                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 72879.746835                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 72879.746835                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           78                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs           78                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           26                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           26                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           26                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           53                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           53                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      4241750                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4241750                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      4241750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4241750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      4241750                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4241750                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.065594                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.065594                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.065594                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.065594                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.065594                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.065594                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 80033.018868                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 80033.018868                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 80033.018868                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 80033.018868                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 80033.018868                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 80033.018868                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1465                       # Transaction distribution
system.membus.trans_dist::ReadResp               1464                       # Transaction distribution
system.membus.trans_dist::Writeback                10                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              39                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               239                       # Transaction distribution
system.membus.trans_dist::ReadExResp              239                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           79                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port           78                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port           77                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port           72                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port           80                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port           79                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        22272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   92800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              296                       # Total snoops (count)
system.membus.snoop_fanout::samples              1755                       # Request fanout histogram
system.membus.snoop_fanout::mean                   15                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                   1755    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              15                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total                1755                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2133998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3183000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1858244                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.9                       # Layer utilization (%)
system.membus.respLayer5.occupancy             289250                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer6.occupancy             302496                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer9.occupancy             292500                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer10.occupancy            279246                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer13.occupancy            287500                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer14.occupancy            294992                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer17.occupancy            279000                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer18.occupancy            288242                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer21.occupancy            290748                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer22.occupancy            266249                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer25.occupancy            309500                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer26.occupancy            297746                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer29.occupancy            286750                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer30.occupancy            287749                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
