\# RV32I Single-Cycle CPU



A Verilog implementation of a RISC-V RV32I single-cycle processor

designed and simulated in Xilinx Vivado.



\## Features

\- 32-bit RV32I core

\- Single-cycle datapath

\- Modular Verilog design

\- Branch (BEQ) support

\- Simulated without FPGA



\## Tools

\- Verilog HDL

\- Xilinx Vivado



\## Status

Single-cycle core implemented and under verification.



