EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A 11000 8500
encoding utf-8
Sheet 1 7
Title "readout_slice"
Date "2021-02-24"
Rev "RevA"
Comp "Boston University EDF"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4500 1000 2000 5500
U 60D04563
F0 "Trenz_Module" 79
F1 "Trenz_Module.sch" 79
F2 "T1_[0,31]" I L 4500 1500 50 
F3 "T2_[0,31]" I L 4500 4500 50 
F4 "ADC_IN_1" O L 4500 3000 50 
F5 "ADC_IN_2" O L 4500 6000 50 
F6 "CITIROC_IN_1" O L 4500 2250 50 
F7 "CITIROC_IN_2" O L 4500 5250 50 
F8 "CLOCK" I R 6500 1450 50 
F9 "TRIGGER" I R 6500 1550 50 
$EndSheet
$Sheet
S 500  1000 1000 5500
U 60C946F3
F0 "Backplane" 50
F1 "Backplane.sch" 50
F2 "B1_[0,31]" O R 1500 1500 50 
F3 "B2_[0,31]" O R 1500 4500 50 
F4 "BIAS1" I R 1500 6150 50 
F5 "BIAS2" I R 1500 6250 50 
F6 "BIAS4" I R 1500 6450 50 
F7 "OUT" O R 1500 6000 50 
F8 "BIAS3" I R 1500 6350 50 
$EndSheet
Wire Bus Line
	1500 1500 2500 1500
Wire Bus Line
	1500 4500 2500 4500
Text Label 1550 1500 0    50   ~ 0
B1_[0,31]
Text Label 1550 4500 0    50   ~ 0
B2_[0,31]
Wire Wire Line
	9950 6150 9900 6150
Connection ~ 9950 6150
Wire Wire Line
	9950 6150 9950 6300
Wire Wire Line
	9900 6050 9950 6050
Wire Wire Line
	9950 6050 9950 6150
Text Label 8850 6150 0    50   ~ 0
LVDS_GPIO_n2
Wire Wire Line
	9400 6050 8850 6050
Wire Wire Line
	8850 6150 9400 6150
$Comp
L power:GNDD #PWR0101
U 1 1 60B06DB5
P 9950 6300
F 0 "#PWR0101" H 9950 6050 50  0001 C CNN
F 1 "GNDD-power" H 9954 6145 50  0000 C CNN
F 2 "" H 9950 6300 50  0001 C CNN
F 3 "" H 9950 6300 50  0001 C CNN
	1    9950 6300
	1    0    0    -1  
$EndComp
Connection ~ 9950 6050
$Comp
L Connector_Generic:Conn_02x12_Counter_Clockwise J?
U 1 1 60B1DFBC
P 9600 5550
F 0 "J?" H 9650 6267 50  0000 C CNN
F 1 "Conn_02x12_Counter_Clockwise" H 9650 6176 50  0000 C CNN
F 2 "" H 9600 5550 50  0001 C CNN
F 3 "~" H 9600 5550 50  0001 C CNN
	1    9600 5550
	1    0    0    -1  
$EndComp
Wire Wire Line
	9400 5550 8950 5550
Wire Wire Line
	8950 5450 9400 5450
Text Label 8950 5550 0    50   ~ 0
3v3_GPIO2
Text Label 8950 5450 0    50   ~ 0
3v3_GPIO1
Wire Wire Line
	9400 5750 8950 5750
Wire Wire Line
	8950 5650 9400 5650
Text Label 8950 5750 0    50   ~ 0
3v3_GPIO4
Text Label 8950 5650 0    50   ~ 0
3v3_GPIO3
Text Label 8850 6050 0    50   ~ 0
LVDS_GPIO_p2
Wire Wire Line
	8850 5950 9400 5950
Wire Wire Line
	9400 5850 8850 5850
Text Label 8850 5950 0    50   ~ 0
LVDS_GPIO_n1
Text Label 8850 5850 0    50   ~ 0
LVDS_GPIO_p1
Wire Wire Line
	9400 5150 8950 5150
Wire Wire Line
	8950 5050 9400 5050
Text Label 8950 5150 0    50   ~ 0
1v8_GPIO2
Text Label 8950 5050 0    50   ~ 0
1v8_GPIO1
Wire Wire Line
	9400 5350 8950 5350
Wire Wire Line
	8950 5250 9400 5250
Text Label 8950 5350 0    50   ~ 0
1v8_GPIO4
Text Label 8950 5250 0    50   ~ 0
1v8_GPIO3
Wire Wire Line
	9950 5150 9950 5250
Connection ~ 9950 5150
Wire Wire Line
	9950 5150 9900 5150
Wire Wire Line
	9950 5250 9950 5350
Connection ~ 9950 5250
Wire Wire Line
	9900 5250 9950 5250
Wire Wire Line
	9950 5350 9950 5450
Connection ~ 9950 5350
Wire Wire Line
	9950 5350 9900 5350
Connection ~ 9950 5450
Wire Wire Line
	9950 5050 9950 5150
Wire Wire Line
	9900 5050 9950 5050
Wire Wire Line
	9950 5550 9950 5650
Connection ~ 9950 5550
Wire Wire Line
	9950 5550 9900 5550
Wire Wire Line
	9950 5650 9950 5750
Connection ~ 9950 5650
Wire Wire Line
	9900 5650 9950 5650
Wire Wire Line
	9950 5750 9950 5850
Connection ~ 9950 5750
Wire Wire Line
	9950 5750 9900 5750
Wire Wire Line
	9950 5850 9950 5950
Connection ~ 9950 5850
Wire Wire Line
	9900 5850 9950 5850
Wire Wire Line
	9950 5950 9950 6050
Connection ~ 9950 5950
Wire Wire Line
	9950 5950 9900 5950
Wire Wire Line
	9950 5450 9950 5550
Wire Wire Line
	9900 5450 9950 5450
Wire Wire Line
	1500 6000 2500 6000
Wire Bus Line
	1700 6750 800  6750
Entry Wire Line
	1600 6150 1700 6250
Entry Wire Line
	1600 6250 1700 6350
Entry Wire Line
	1600 6350 1700 6450
Entry Wire Line
	1600 6450 1700 6550
Entry Wire Line
	800  6950 900  7050
Entry Wire Line
	800  7050 900  7150
Entry Wire Line
	800  7150 900  7250
Entry Wire Line
	800  7250 900  7350
Wire Wire Line
	1600 6150 1500 6150
Wire Wire Line
	1600 6250 1500 6250
Wire Wire Line
	1600 6350 1500 6350
Wire Wire Line
	1600 6450 1500 6450
Wire Wire Line
	900  7050 1000 7050
Wire Wire Line
	900  7150 1000 7150
Wire Wire Line
	900  7250 1000 7250
Wire Wire Line
	900  7350 1000 7350
Wire Bus Line
	3500 1500 4500 1500
Wire Bus Line
	3500 4500 4500 4500
Wire Bus Line
	3500 6000 4500 6000
Wire Bus Line
	3500 3000 4500 3000
Wire Bus Line
	3500 2250 4500 2250
Wire Bus Line
	3500 5250 4500 5250
$Sheet
S 7500 1000 1000 1000
U 60C74A7C
F0 "CLK_TRIG" 50
F1 "CLK_TRIG.sch" 50
F2 "CLOCK" O L 7500 1450 50 
F3 "TRIGGER" O L 7500 1550 50 
$EndSheet
Wire Wire Line
	7500 1450 6500 1450
Wire Wire Line
	7500 1550 6500 1550
$Sheet
S 1000 7000 5000 1000
U 62251D77
F0 "POWER" 50
F1 "POWER.sch" 50
F2 "BIAS1" O L 1000 7050 50 
F3 "BIAS2" O L 1000 7150 50 
F4 "BIAS3" O L 1000 7250 50 
F5 "BIAS4" O L 1000 7350 50 
$EndSheet
$Sheet
S 2500 4000 1000 2500
U 60BB4C00
F0 "CITIROC_2" 50
F1 "CITIROC_2.sch" 50
F2 "B2_[0,31]" I L 2500 4500 50 
F3 "OUT" I L 2500 6000 50 
F4 "T2_[0,31]" O R 3500 4500 50 
F5 "ADC_IN_2" I R 3500 6000 50 
F6 "CITIROC_IN_2" I R 3500 5250 50 
$EndSheet
Wire Bus Line
	800  6750 800  7250
Wire Bus Line
	1700 6250 1700 6750
$Sheet
S 2500 1000 1000 2500
U 60BB4A14
F0 "CITIROC_1" 50
F1 "CITIROC_1.sch" 50
F2 "B1_[0,31]" I L 2500 1500 50 
F3 "T1_[0,31]" O R 3500 1500 50 
F4 "ADC_IN_1" I R 3500 3000 50 
F5 "CITIROC_IN_1" I R 3500 2250 50 
$EndSheet
$EndSCHEMATC
