
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.068193                       # Number of seconds simulated
sim_ticks                                 68192670000                       # Number of ticks simulated
final_tick                                68192670000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 110813                       # Simulator instruction rate (inst/s)
host_op_rate                                   210954                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              402931459                       # Simulator tick rate (ticks/s)
host_mem_usage                                 735656                       # Number of bytes of host memory used
host_seconds                                   169.24                       # Real time elapsed on the host
sim_insts                                    18754067                       # Number of instructions simulated
sim_ops                                      35702216                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  68192670000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         159936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       38984064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39144000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       159936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        159936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12414144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12414144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          609126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              611625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       193971                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             193971                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2345355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         571675284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             574020639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2345355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2345355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182045138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182045138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182045138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2345355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        571675284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            756065777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    193971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    608204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001619336500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11960                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11960                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1409623                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             182179                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      611625                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     193971                       # Number of write requests accepted
system.mem_ctrls.readBursts                    611625                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   193971                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               39084992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   59008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12412800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39144000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12414144                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    922                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             37750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             38051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             38349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             38056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             38019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             38177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             38253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            38146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            38721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            37495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            37750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11759                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   68192518000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                611625                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               193971                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  586112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       640869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     80.350100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    73.378392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    64.070398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       535705     83.59%     83.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        97850     15.27%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3958      0.62%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          795      0.12%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          280      0.04%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          171      0.03%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          164      0.03%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          272      0.04%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1674      0.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       640869                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.233863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.867371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.862765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11947     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11960                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.216555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.204312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.653876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10693     89.41%     89.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              159      1.33%     90.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              897      7.50%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              207      1.73%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11960                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       159936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     38925056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12412800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2345354.713343824260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 570809971.218314290047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182025428.832746982574                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       609126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       193971                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     87309500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  30925294500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 654954651250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34937.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50769.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3376559.65                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                  19561922750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             31012604000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3053515000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32031.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50781.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       573.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    574.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.70                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    86401                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   77368                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                39.89                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      84648.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    20.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2280266100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1211959815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2172145080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              500316120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5282216160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           8284799520                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            117005760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     21721399260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       315396480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        317059200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            42202621785                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            618.873286                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          49716683000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     50441500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2234440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1263426750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    821984750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   16190879250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  47631497750                       # Time in different power states
system.mem_ctrls_1.actEnergy               2295645660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1220138040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2188274340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              512102880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5282216160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8287910010                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            121104480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     21750062850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       284505600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        318185580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            42260145600                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            619.716835                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          49704024000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     54963250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2234440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1263650000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    741246500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   16199195250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  47699175000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  68192670000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4501363                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4501363                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            100679                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3058414                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  426326                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2451                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3058414                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2076503                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           981911                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        14465                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  68192670000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5457919                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2952824                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        433001                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         99415                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  68192670000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  68192670000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2502058                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           502                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    69                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     68192670000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        136385341                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2575928                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       25014853                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     4501363                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2502829                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     133514827                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  202102                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  251                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1178                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           55                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2501863                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 29876                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          136193368                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.357648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.561564                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                128369896     94.26%     94.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   245007      0.18%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   693152      0.51%     94.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   921085      0.68%     95.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   486472      0.36%     95.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   168485      0.12%     96.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   322701      0.24%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   302319      0.22%     96.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  4684251      3.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            136193368                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.033005                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.183413                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1706476                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             127892938                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   4373865                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2119038                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 101051                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               47255781                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 101051                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2392098                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               110247791                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          21748                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   5151229                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              18279451                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               46740170                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                332794                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1868109                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  21712                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               15007892                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              584                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            65682758                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             123093784                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         85633865                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            216515                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              50141119                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 15541639                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1042                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1026                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  12738761                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5672928                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3142889                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            438510                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           211992                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   45844031                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1706                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  42448842                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             10651                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10143520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     12825026                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            845                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     136193368                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.311681                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.150702                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           122691905     90.09%     90.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4408005      3.24%     93.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1952960      1.43%     94.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1923182      1.41%     96.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1799213      1.32%     97.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1252757      0.92%     98.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              809852      0.59%     99.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              798330      0.59%     99.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              557164      0.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       136193368                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  291261     92.34%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    10      0.00%     92.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     92.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     92.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     92.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     92.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     92.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     92.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     92.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    141      0.04%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    246      0.08%     92.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     9      0.00%     92.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     92.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     92.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   33      0.01%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     92.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  12857      4.08%     96.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9890      3.14%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               719      0.23%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              237      0.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            610087      1.44%      1.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              29689798     69.94%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               156857      0.37%     71.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               3445266      8.12%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5622      0.01%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1395      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8212      0.02%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18256      0.04%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                17236      0.04%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8538      0.02%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2824      0.01%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               6      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              5474818     12.90%     92.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2962178      6.98%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           33425      0.08%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14319      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               42448842                       # Type of FU issued
system.cpu.iq.rate                           0.311242                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      315406                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007430                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          221193056                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          55795625                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     42097973                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              224053                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             193870                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       102770                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               42041874                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  112287                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1883338                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1270297                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        20222                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          251                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       743005                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           37                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           437                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 101051                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3132585                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              11216928                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            45845737                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1937                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5672928                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              3142889                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1233                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  12195                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              11137822                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            251                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          48362                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        60408                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               108770                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              42287211                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5458884                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            161631                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      8411697                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3745963                       # Number of branches executed
system.cpu.iew.exec_stores                    2952813                       # Number of stores executed
system.cpu.iew.exec_rate                     0.310057                       # Inst execution rate
system.cpu.iew.wb_sent                       42224527                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      42200743                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  31551673                       # num instructions producing a value
system.cpu.iew.wb_consumers                  63453213                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.309423                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.497243                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        10143695                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             861                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            100858                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    134866224                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.264723                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.251123                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    125668405     93.18%     93.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3316508      2.46%     95.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1030631      0.76%     96.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1223615      0.91%     97.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       298264      0.22%     97.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       296248      0.22%     97.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        30992      0.02%     97.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       219135      0.16%     97.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2782426      2.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    134866224                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             18754067                       # Number of instructions committed
system.cpu.commit.committedOps               35702216                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6802515                       # Number of memory references committed
system.cpu.commit.loads                       4402631                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.branches                    3345099                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      77116                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  35112019                       # Number of committed integer instructions.
system.cpu.commit.function_calls               271656                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       553894      1.55%      1.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         25213594     70.62%     72.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          132984      0.37%     72.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          2955403      8.28%     80.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2920      0.01%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1344      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6570      0.02%     80.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11764      0.03%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12846      0.04%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6958      0.02%     80.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1418      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            3      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            1      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4382498     12.28%     93.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2387497      6.69%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20133      0.06%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12387      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          35702216                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2782426                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    177929709                       # The number of ROB reads
system.cpu.rob.rob_writes                    93021470                       # The number of ROB writes
system.cpu.timesIdled                            1621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          191973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    18754067                       # Number of Instructions Simulated
system.cpu.committedOps                      35702216                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.272307                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.272307                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.137508                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.137508                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 75162280                       # number of integer regfile reads
system.cpu.int_regfile_writes                42470695                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    143594                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    81260                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  17927165                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 15417415                       # number of cc regfile writes
system.cpu.misc_regfile_reads                14689038                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    756                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68192670000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.101881                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5896512                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            767281                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.684945                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.101881                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          739                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          195                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          24662053                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         24662053                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  68192670000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      2872933                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2872933                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2256290                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2256290                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5129223                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5129223                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5129223                       # number of overall hits
system.cpu.dcache.overall_hits::total         5129223                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       700872                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        700872                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       143598                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       143598                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       844470                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         844470                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       844470                       # number of overall misses
system.cpu.dcache.overall_misses::total        844470                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  56408432000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  56408432000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13311714998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13311714998                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  69720146998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  69720146998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  69720146998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  69720146998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3573805                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3573805                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2399888                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2399888                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5973693                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5973693                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5973693                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5973693                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.196114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.196114                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059835                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059835                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.141365                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.141365                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.141365                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.141365                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80483.215195                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80483.215195                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92701.256271                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92701.256271                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82560.833420                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82560.833420                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82560.833420                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82560.833420                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        34541                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          938                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               524                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.917939                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    78.166667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       265871                       # number of writebacks
system.cpu.dcache.writebacks::total            265871                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        77177                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        77177                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        77185                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        77185                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        77185                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        77185                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       623695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       623695                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       143590                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       143590                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       767285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       767285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       767285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       767285                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  51979231500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  51979231500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13167765998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13167765998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  65146997498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  65146997498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  65146997498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  65146997498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.174518                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.174518                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.059832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.128444                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.128444                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.128444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.128444                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83340.785961                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83340.785961                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91703.920872                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91703.920872                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84905.866136                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84905.866136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84905.866136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84905.866136                       # average overall mshr miss latency
system.cpu.dcache.replacements                 766257                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  68192670000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  68192670000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  68192670000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.373977                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2500959                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2997                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            834.487487                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.373977                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          251                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          166                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5006717                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5006717                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  68192670000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2497962                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2497962                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2497962                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2497962                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2497962                       # number of overall hits
system.cpu.icache.overall_hits::total         2497962                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3898                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3898                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3898                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3898                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3898                       # number of overall misses
system.cpu.icache.overall_misses::total          3898                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    278216499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    278216499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    278216499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    278216499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    278216499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    278216499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2501860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2501860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      2501860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2501860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2501860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2501860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001558                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001558                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001558                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001558                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001558                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001558                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71374.165983                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71374.165983                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71374.165983                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71374.165983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71374.165983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71374.165983                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          904                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.176471                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2484                       # number of writebacks
system.cpu.icache.writebacks::total              2484                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          901                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          901                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          901                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          901                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          901                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          901                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2997                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2997                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2997                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2997                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2997                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    224957000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    224957000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    224957000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    224957000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    224957000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    224957000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001198                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001198                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001198                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001198                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75060.727394                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75060.727394                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75060.727394                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75060.727394                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75060.727394                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75060.727394                       # average overall mshr miss latency
system.cpu.icache.replacements                   2484                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  68192670000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  68192670000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  68192670000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4088.175771                       # Cycle average of tags in use
system.l2.tags.total_refs                     1538870                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    613407                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.508726                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.324136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         9.456279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4067.395355                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.993016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998090                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1490                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2401                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25237039                       # Number of tag accesses
system.l2.tags.data_accesses                 25237039                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  68192670000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       265871                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           265871                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         2466                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2466                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data             19474                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19474                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            493                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                493                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        138681                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            138681                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  493                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               158155                       # number of demand (read+write) hits
system.l2.demand_hits::total                   158648                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 493                       # number of overall hits
system.l2.overall_hits::.cpu.data              158155                       # number of overall hits
system.l2.overall_hits::total                  158648                       # number of overall hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::.cpu.data          124112                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              124112                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         2500                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2500                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       485014                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          485014                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               2500                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             609126                       # number of demand (read+write) misses
system.l2.demand_misses::total                 611626                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2500                       # number of overall misses
system.l2.overall_misses::.cpu.data            609126                       # number of overall misses
system.l2.overall_misses::total                611626                       # number of overall misses
system.l2.UpgradeReq_miss_latency::.cpu.data       115000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       115000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.data  12695618500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12695618500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    215188000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    215188000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data  49586785500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  49586785500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    215188000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  62282404000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      62497592000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    215188000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  62282404000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     62497592000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       265871                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       265871                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         2466                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2466                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        143586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            143586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       623695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        623695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2993                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           767281                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               770274                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2993                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          767281                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              770274                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.864374                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.864374                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.835282                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.835282                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.777646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.777646                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.835282                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.793876                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.794037                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.835282                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.793876                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.794037                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        28750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        28750                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102291.627723                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102291.627723                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86075.200000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86075.200000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102237.843650                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102237.843650                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86075.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102248.802382                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102182.693345                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86075.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102248.802382                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102182.693345                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              193971                       # number of writebacks
system.l2.writebacks::total                    193971                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks          106                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           106                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data       124112                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         124112                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2499                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       485014                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       485014                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          2499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        609126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            611625                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       609126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           611625                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        75000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        75000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11454498500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11454498500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    190184500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    190184500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  44736645500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  44736645500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    190184500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  56191144000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56381328500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    190184500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  56191144000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56381328500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.864374                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.864374                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.834948                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.834948                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.777646                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.777646                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.834948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.793876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.794036                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.834948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.793876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.794036                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        18750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18750                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 92291.627723                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92291.627723                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76104.241697                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76104.241697                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92237.843650                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92237.843650                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76104.241697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92248.802382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92182.838340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76104.241697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92248.802382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92182.838340                       # average overall mshr miss latency
system.l2.replacements                         609311                       # number of replacements
system.membus.snoop_filter.tot_requests       1218989                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       607371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  68192670000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             487513                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       193971                       # Transaction distribution
system.membus.trans_dist::CleanEvict           413389                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            124112                       # Transaction distribution
system.membus.trans_dist::ReadExResp           124112                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        487513                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1830614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1830614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1830614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     51558144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     51558144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                51558144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            611629                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  611629    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              611629                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2224634500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3425751000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1539023                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       768753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           47                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2061                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2060                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  68192670000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            626692                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       459842                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2484                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          915726                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           143586                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          143586                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2997                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       623695                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2300827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2309301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       350528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     66121728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               66472256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          609315                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12414400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1379593                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001535                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039161                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1377477     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2115      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1379593                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1037866500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4496498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1150923500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
