verilog xil_defaultlib --include "../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/ec67/hdl" --include "../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/8c62/hdl" --include "../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ip/SP_OV_processing_system7_0_0" --include "../../../../TOP_OVERLAY.srcs/sources_1/bd/SP_OV/ipshared/c923" \
"../../../bd/SP_OV/ip/SP_OV_processing_system7_0_0/sim/SP_OV_processing_system7_0_0.v" \
"../../../bd/SP_OV/ip/SP_OV_xbar_0/sim/SP_OV_xbar_0.v" \
"../../../bd/SP_OV/ip/SP_OV_clk_wiz_0_0/SP_OV_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/SP_OV/ip/SP_OV_clk_wiz_0_0/SP_OV_clk_wiz_0_0.v" \
"../../../bd/SP_OV/ip/SP_OV_TIMER_CLK_0/SP_OV_TIMER_CLK_0_clk_wiz.v" \
"../../../bd/SP_OV/ip/SP_OV_TIMER_CLK_0/SP_OV_TIMER_CLK_0.v" \
"../../../bd/SP_OV/ip/SP_OV_util_vector_logic_0_0/sim/SP_OV_util_vector_logic_0_0.v" \
"../../../bd/SP_OV/ip/SP_OV_util_vector_logic_0_1/sim/SP_OV_util_vector_logic_0_1.v" \
"../../../bd/SP_OV/ip/SP_OV_ST_AXI_PERIPH_wrapper_0_0/src/ST_AXI_PERIPH_SCH_IA_wrapper_0_0/src/SCH_IA_util_vector_logic_1_0/sim/SCH_IA_util_vector_logic_1_0.v" \
"../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_util_vector_logic_0_0/sim/P_COUNTER_util_vector_logic_0_0.v" \
"../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_util_vector_logic_1_0/sim/P_COUNTER_util_vector_logic_1_0.v" \
"../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_util_vector_logic_2_0/sim/P_COUNTER_util_vector_logic_2_0.v" \
"../../../bd/SP_OV/ip/SP_OV_P_COUNTER_wrapper_0_0/src/P_COUNTER_util_vector_logic_3_0/sim/P_COUNTER_util_vector_logic_3_0.v" \
"../../../bd/SP_OV/ip/SP_OV_tier2_xbar_0_0/sim/SP_OV_tier2_xbar_0_0.v" \
"../../../bd/SP_OV/ip/SP_OV_tier2_xbar_1_0/sim/SP_OV_tier2_xbar_1_0.v" \
"../../../bd/SP_OV/ip/SP_OV_tier2_xbar_2_0/sim/SP_OV_tier2_xbar_2_0.v" \
"../../../bd/SP_OV/ip/SP_OV_auto_pc_0/sim/SP_OV_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
