# Reading pref.tcl
# do Up_Down_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/ua/LSD/P/aula7/Up_Down/Up_Down.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:26 on Apr 11,2023
# vcom -reportprogress 300 -93 -work work C:/ua/LSD/P/aula7/Up_Down/Up_Down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Up_Down
# -- Compiling architecture b of Up_Down
# End time: 11:22:26 on Apr 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/ua/LSD/P/aula7/Up_Down/Up_Down.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:42 on Apr 11,2023
# vcom -reportprogress 300 -work work C:/ua/LSD/P/aula7/Up_Down/Up_Down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Up_Down
# -- Compiling architecture b of Up_Down
# End time: 11:22:42 on Apr 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua/LSD/P/aula7/Up_Down/Up_Down_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:44 on Apr 11,2023
# vcom -reportprogress 300 -work work C:/ua/LSD/P/aula7/Up_Down/Up_Down_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Up_Down_Tb
# -- Compiling architecture Stimulus of Up_Down_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity Up_Down
# End time: 11:22:44 on Apr 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.up_down_tb
# vsim work.up_down_tb 
# Start time: 11:22:50 on Apr 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.up_down_tb(stimulus)
# Loading work.up_down(b)
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:C:/mtitcl/vsim/qstructure.tc_:2478: ::QStructure::sort .main_pane.structure 0 descending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 0 descending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 0 descending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 0 descending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
add wave -position end  sim:/up_down_tb/s_enable
add wave -position end  sim:/up_down_tb/s_clk
add wave -position end  sim:/up_down_tb/s_reset
add wave -position end  sim:/up_down_tb/s_up
add wave -position end  sim:/up_down_tb/s_outputs
run
vcom -reportprogress 300 -work work C:/ua/LSD/P/aula7/Up_Down/Up_Down_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:24:19 on Apr 11,2023
# vcom -reportprogress 300 -work work C:/ua/LSD/P/aula7/Up_Down/Up_Down_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Up_Down_Tb
# -- Compiling architecture Stimulus of Up_Down_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity Up_Down
# End time: 11:24:19 on Apr 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.up_down_tb(stimulus)
 restart -f
run
vcom -reportprogress 300 -work work C:/ua/LSD/P/aula7/Up_Down/Up_Down_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:26:09 on Apr 11,2023
# vcom -reportprogress 300 -work work C:/ua/LSD/P/aula7/Up_Down/Up_Down_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Up_Down_Tb
# -- Compiling architecture Stimulus of Up_Down_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity Up_Down
# End time: 11:26:10 on Apr 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# Loading work.up_down_tb(stimulus)
run
# End time: 11:30:17 on Apr 11,2023, Elapsed time: 0:07:27
# Errors: 0, Warnings: 0
