Analysis & Synthesis report for PongGame
Mon Nov 24 18:35:37 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |ball_display|MOUSE:inst2|mouse_state
 11. State Machine - |ball_display|control_unit:inst1|NS
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for ball:inst|char_rom:CHAR_1|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 19. Source assignments for ball:inst|char_rom:CHAR_2|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 20. Source assignments for ball:inst|char_rom:CHAR_3|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 21. Parameter Settings for User Entity Instance: clock_div:inst8|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: ball:inst
 23. Parameter Settings for User Entity Instance: ball:inst|char_rom:CHAR_1|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: ball:inst|char_rom:CHAR_2|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: ball:inst|char_rom:CHAR_3|altsyncram:altsyncram_component
 26. Parameter Settings for Inferred Entity Instance: ball:inst|lpm_mult:Mult1
 27. Parameter Settings for Inferred Entity Instance: ball:inst|lpm_mult:Mult0
 28. Parameter Settings for Inferred Entity Instance: ball:inst|lpm_mult:Mult3
 29. Parameter Settings for Inferred Entity Instance: ball:inst|lpm_mult:Mult2
 30. Parameter Settings for Inferred Entity Instance: ball:inst|lpm_mult:Mult5
 31. Parameter Settings for Inferred Entity Instance: ball:inst|lpm_mult:Mult4
 32. altpll Parameter Settings by Entity Instance
 33. altsyncram Parameter Settings by Entity Instance
 34. lpm_mult Parameter Settings by Entity Instance
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 24 18:35:36 2025        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; PongGame                                     ;
; Top-level Entity Name              ; ball_display                                 ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 1,229                                        ;
;     Total combinational functions  ; 1,116                                        ;
;     Dedicated logic registers      ; 411                                          ;
; Total registers                    ; 411                                          ;
; Total pins                         ; 29                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 12,288                                       ;
; Embedded Multiplier 9-bit elements ; 12                                           ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; ball_display       ; PongGame           ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; backup/ball.vhd                  ; yes             ; User VHDL File                     ; Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+VGA_乒乓球Pong game+SNAKE+射擊/CS255A-22_Pong game/FinalProject - Pong game/backup/ball.vhd         ;
; backup/ball_display.bdf          ; yes             ; User Block Diagram/Schematic File  ; Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+VGA_乒乓球Pong game+SNAKE+射擊/CS255A-22_Pong game/FinalProject - Pong game/backup/ball_display.bdf ;
; backup/char_rom.vhd              ; yes             ; User VHDL File                     ; Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+VGA_乒乓球Pong game+SNAKE+射擊/CS255A-22_Pong game/FinalProject - Pong game/backup/char_rom.vhd     ;
; backup/clock_div.vhd             ; yes             ; User Wizard-Generated File         ; Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+VGA_乒乓球Pong game+SNAKE+射擊/CS255A-22_Pong game/FinalProject - Pong game/backup/clock_div.vhd    ;
; backup/control_unit.vhd          ; yes             ; User VHDL File                     ; Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+VGA_乒乓球Pong game+SNAKE+射擊/CS255A-22_Pong game/FinalProject - Pong game/backup/control_unit.vhd ;
; backup/dec_7seg.vhd              ; yes             ; User VHDL File                     ; Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+VGA_乒乓球Pong game+SNAKE+射擊/CS255A-22_Pong game/FinalProject - Pong game/backup/dec_7seg.vhd     ;
; backup/mouse.vhd                 ; yes             ; User VHDL File                     ; Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+VGA_乒乓球Pong game+SNAKE+射擊/CS255A-22_Pong game/FinalProject - Pong game/backup/mouse.vhd        ;
; backup/vga_sync.vhd              ; yes             ; User VHDL File                     ; Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+VGA_乒乓球Pong game+SNAKE+射擊/CS255A-22_Pong game/FinalProject - Pong game/backup/vga_sync.vhd     ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf                                                                                       ;
; db/clock_div_altpll.v            ; yes             ; Auto-Generated Megafunction        ; Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+VGA_乒乓球Pong game+SNAKE+射擊/CS255A-22_Pong game/FinalProject - Pong game/db/clock_div_altpll.v   ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf                                                                                   ;
; db/altsyncram_kt91.tdf           ; yes             ; Auto-Generated Megafunction        ; Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+VGA_乒乓球Pong game+SNAKE+射擊/CS255A-22_Pong game/FinalProject - Pong game/db/altsyncram_kt91.tdf  ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                     ;
; db/mult_g4t.tdf                  ; yes             ; Auto-Generated Megafunction        ; Z:/! 計畫_實踐 DSL1112遊戲專案 NAS_1119/SW+B+VGA_乒乓球Pong game+SNAKE+射擊/CS255A-22_Pong game/FinalProject - Pong game/db/mult_g4t.tdf         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,229                                                                                    ;
;                                             ;                                                                                          ;
; Total combinational functions               ; 1116                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                          ;
;     -- 4 input functions                    ; 447                                                                                      ;
;     -- 3 input functions                    ; 432                                                                                      ;
;     -- <=2 input functions                  ; 237                                                                                      ;
;                                             ;                                                                                          ;
; Logic elements by mode                      ;                                                                                          ;
;     -- normal mode                          ; 707                                                                                      ;
;     -- arithmetic mode                      ; 409                                                                                      ;
;                                             ;                                                                                          ;
; Total registers                             ; 411                                                                                      ;
;     -- Dedicated logic registers            ; 411                                                                                      ;
;     -- I/O registers                        ; 0                                                                                        ;
;                                             ;                                                                                          ;
; I/O pins                                    ; 29                                                                                       ;
; Total memory bits                           ; 12288                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 12                                                                                       ;
; Total PLLs                                  ; 1                                                                                        ;
; Maximum fan-out node                        ; clock_div:inst8|altpll:altpll_component|clock_div_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 184                                                                                      ;
; Total fan-out                               ; 5138                                                                                     ;
; Average fan-out                             ; 3.16                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; |ball_display                                ; 1116 (1)          ; 411 (0)      ; 12288       ; 12           ; 0       ; 6         ; 29   ; 0            ; |ball_display                                                                                          ; work         ;
;    |MOUSE:inst2|                             ; 108 (108)         ; 119 (119)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ball_display|MOUSE:inst2                                                                              ;              ;
;    |ball:inst|                               ; 961 (902)         ; 282 (235)    ; 12288       ; 12           ; 0       ; 6         ; 0    ; 0            ; |ball_display|ball:inst                                                                                ;              ;
;       |VGA_SYNC:SYNC|                        ; 47 (47)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ball_display|ball:inst|VGA_SYNC:SYNC                                                                  ;              ;
;       |char_rom:CHAR_1|                      ; 4 (4)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ball_display|ball:inst|char_rom:CHAR_1                                                                ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ball_display|ball:inst|char_rom:CHAR_1|altsyncram:altsyncram_component                                ;              ;
;             |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ball_display|ball:inst|char_rom:CHAR_1|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;              ;
;       |char_rom:CHAR_2|                      ; 4 (4)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ball_display|ball:inst|char_rom:CHAR_2                                                                ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ball_display|ball:inst|char_rom:CHAR_2|altsyncram:altsyncram_component                                ;              ;
;             |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ball_display|ball:inst|char_rom:CHAR_2|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;              ;
;       |char_rom:CHAR_3|                      ; 4 (4)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ball_display|ball:inst|char_rom:CHAR_3                                                                ;              ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ball_display|ball:inst|char_rom:CHAR_3|altsyncram:altsyncram_component                                ;              ;
;             |altsyncram_kt91:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ball_display|ball:inst|char_rom:CHAR_3|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;              ;
;       |lpm_mult:Mult0|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ball_display|ball:inst|lpm_mult:Mult0                                                                 ;              ;
;          |mult_g4t:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ball_display|ball:inst|lpm_mult:Mult0|mult_g4t:auto_generated                                         ;              ;
;       |lpm_mult:Mult1|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ball_display|ball:inst|lpm_mult:Mult1                                                                 ;              ;
;          |mult_g4t:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ball_display|ball:inst|lpm_mult:Mult1|mult_g4t:auto_generated                                         ;              ;
;       |lpm_mult:Mult2|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ball_display|ball:inst|lpm_mult:Mult2                                                                 ;              ;
;          |mult_g4t:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ball_display|ball:inst|lpm_mult:Mult2|mult_g4t:auto_generated                                         ;              ;
;       |lpm_mult:Mult3|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ball_display|ball:inst|lpm_mult:Mult3                                                                 ;              ;
;          |mult_g4t:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ball_display|ball:inst|lpm_mult:Mult3|mult_g4t:auto_generated                                         ;              ;
;       |lpm_mult:Mult4|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ball_display|ball:inst|lpm_mult:Mult4                                                                 ;              ;
;          |mult_g4t:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ball_display|ball:inst|lpm_mult:Mult4|mult_g4t:auto_generated                                         ;              ;
;       |lpm_mult:Mult5|                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ball_display|ball:inst|lpm_mult:Mult5                                                                 ;              ;
;          |mult_g4t:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ball_display|ball:inst|lpm_mult:Mult5|mult_g4t:auto_generated                                         ;              ;
;    |clock_div:inst8|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ball_display|clock_div:inst8                                                                          ;              ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ball_display|clock_div:inst8|altpll:altpll_component                                                  ;              ;
;          |clock_div_altpll:auto_generated|   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ball_display|clock_div:inst8|altpll:altpll_component|clock_div_altpll:auto_generated                  ;              ;
;    |control_unit:inst1|                      ; 32 (32)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ball_display|control_unit:inst1                                                                       ;              ;
;    |dec_7seg:inst3|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ball_display|dec_7seg:inst3                                                                           ;              ;
;    |dec_7seg:inst4|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ball_display|dec_7seg:inst4                                                                           ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+-----------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; ball:inst|char_rom:CHAR_1|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; ball:inst|char_rom:CHAR_2|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; ball:inst|char_rom:CHAR_3|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
+-----------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 6           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ball_display|MOUSE:inst2|mouse_state                                                                                                                                                   ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; Name                          ; mouse_state.INPUT_PACKETS ; mouse_state.WAIT_CMD_ACK ; mouse_state.WAIT_OUTPUT_READY ; mouse_state.LOAD_COMMAND2 ; mouse_state.LOAD_COMMAND ; mouse_state.INHIBIT_TRANS ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; mouse_state.INHIBIT_TRANS     ; 0                         ; 0                        ; 0                             ; 0                         ; 0                        ; 0                         ;
; mouse_state.LOAD_COMMAND      ; 0                         ; 0                        ; 0                             ; 0                         ; 1                        ; 1                         ;
; mouse_state.LOAD_COMMAND2     ; 0                         ; 0                        ; 0                             ; 1                         ; 0                        ; 1                         ;
; mouse_state.WAIT_OUTPUT_READY ; 0                         ; 0                        ; 1                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.WAIT_CMD_ACK      ; 0                         ; 1                        ; 0                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.INPUT_PACKETS     ; 1                         ; 0                        ; 0                             ; 0                         ; 0                        ; 1                         ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |ball_display|control_unit:inst1|NS                                                      ;
+------------------+--------------+------------------+------------+------------+------------+--------------+
; Name             ; NS.Game_Over ; NS.Training_Mode ; NS.Level_3 ; NS.Level_2 ; NS.Level_1 ; NS.Main_Menu ;
+------------------+--------------+------------------+------------+------------+------------+--------------+
; NS.Main_Menu     ; 0            ; 0                ; 0          ; 0          ; 0          ; 0            ;
; NS.Level_1       ; 0            ; 0                ; 0          ; 0          ; 1          ; 1            ;
; NS.Level_2       ; 0            ; 0                ; 0          ; 1          ; 0          ; 1            ;
; NS.Level_3       ; 0            ; 0                ; 1          ; 0          ; 0          ; 1            ;
; NS.Training_Mode ; 0            ; 1                ; 0          ; 0          ; 0          ; 1            ;
; NS.Game_Over     ; 1            ; 0                ; 0          ; 0          ; 0          ; 1            ;
+------------------+--------------+------------------+------------+------------+------------+--------------+


+------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                  ;
+-----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal   ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------+------------------------+
; ball:inst|Paddle_X_pos[9]                           ; ball:inst|counter[20] ; yes                    ;
; ball:inst|Paddle_X_pos[8]                           ; ball:inst|counter[20] ; yes                    ;
; ball:inst|Paddle_X_pos[7]                           ; ball:inst|counter[20] ; yes                    ;
; ball:inst|Paddle_X_pos[6]                           ; ball:inst|counter[20] ; yes                    ;
; ball:inst|Paddle_Size[5]                            ; GND                   ; yes                    ;
; ball:inst|Paddle_X_pos[5]                           ; ball:inst|counter[20] ; yes                    ;
; ball:inst|Paddle_Size[4]                            ; GND                   ; yes                    ;
; ball:inst|Paddle_X_pos[4]                           ; ball:inst|counter[20] ; yes                    ;
; ball:inst|Paddle_Size[3]                            ; GND                   ; yes                    ;
; ball:inst|Paddle_X_pos[3]                           ; ball:inst|counter[20] ; yes                    ;
; ball:inst|Paddle_Size[2]                            ; GND                   ; yes                    ;
; ball:inst|Paddle_X_pos[2]                           ; ball:inst|counter[20] ; yes                    ;
; ball:inst|Paddle_X_pos[1]                           ; ball:inst|counter[20] ; yes                    ;
; ball:inst|Paddle_X_pos[0]                           ; ball:inst|counter[20] ; yes                    ;
; ball:inst|Level[0]                                  ; GND                   ; yes                    ;
; ball:inst|Level[1]                                  ; GND                   ; yes                    ;
; ball:inst|Speed[0]                                  ; GND                   ; yes                    ;
; ball:inst|Speed[1]                                  ; GND                   ; yes                    ;
; ball:inst|Speed[2]                                  ; GND                   ; yes                    ;
; Number of user-specified and inferred latches = 19  ;                       ;                        ;
+-----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+----------------------------------------+------------------------------------------+
; Register name                          ; Reason for Removal                       ;
+----------------------------------------+------------------------------------------+
; ball:inst|count[9..10]                 ; Stuck at GND due to stuck port data_in   ;
; ball:inst|count_2[9..10]               ; Stuck at GND due to stuck port data_in   ;
; ball:inst|count_3[9..10]               ; Stuck at GND due to stuck port data_in   ;
; ball:inst|countA[9..10]                ; Stuck at GND due to stuck port data_in   ;
; ball:inst|countB[9..10]                ; Stuck at GND due to stuck port data_in   ;
; MOUSE:inst2|CHAROUT[4..7]              ; Stuck at VCC due to stuck port data_in   ;
; MOUSE:inst2|CHAROUT[3]                 ; Stuck at GND due to stuck port data_in   ;
; MOUSE:inst2|CHAROUT[2]                 ; Stuck at VCC due to stuck port data_in   ;
; MOUSE:inst2|CHAROUT[0..1]              ; Stuck at GND due to stuck port data_in   ;
; MOUSE:inst2|SHIFTOUT[10]               ; Stuck at VCC due to stuck port data_in   ;
; ball:inst|X_pos_3[10]                  ; Stuck at GND due to stuck port data_in   ;
; ball:inst|X_Pos_2[10]                  ; Stuck at GND due to stuck port data_in   ;
; ball:inst|X_pos[10]                    ; Stuck at GND due to stuck port data_in   ;
; ball:inst|SPEED1[3..10]                ; Stuck at GND due to stuck port data_in   ;
; ball:inst|VGA_SYNC:SYNC|red_out        ; Stuck at GND due to stuck port data_in   ;
; ball:inst|X_pos_3[9]                   ; Stuck at GND due to stuck port data_in   ;
; ball:inst|X_Pos_2[9]                   ; Stuck at GND due to stuck port data_in   ;
; ball:inst|X_pos[9]                     ; Stuck at GND due to stuck port data_in   ;
; ball:inst|Ball_X_motion_3[4..10]       ; Merged with ball:inst|Ball_X_motion_3[3] ;
; ball:inst|Ball_Y_motion_3[4..9]        ; Merged with ball:inst|Ball_Y_motion_3[3] ;
; ball:inst|Ball_X_motion_2[4..10]       ; Merged with ball:inst|Ball_X_motion_2[3] ;
; ball:inst|Ball_Y_motion_2[4..9]        ; Merged with ball:inst|Ball_Y_motion_2[3] ;
; ball:inst|Ball_X_motion[4..10]         ; Merged with ball:inst|Ball_X_motion[3]   ;
; ball:inst|Ball_Y_motion[4..9]          ; Merged with ball:inst|Ball_Y_motion[3]   ;
; MOUSE:inst2|cursor_row[9]              ; Stuck at GND due to stuck port data_in   ;
; ball:inst|SPEED1[2]                    ; Stuck at GND due to stuck port data_in   ;
; ball:inst|VGA_SYNC:SYNC|pixel_row[9]   ; Stuck at GND due to stuck port data_in   ;
; ball:inst|Ball_X_motion[3]             ; Merged with ball:inst|Ball_X_motion[2]   ;
; Total Number of Removed Registers = 77 ;                                          ;
+----------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                  ;
+---------------------+---------------------------+--------------------------------------------+
; Register name       ; Reason for Removal        ; Registers Removed due to This Register     ;
+---------------------+---------------------------+--------------------------------------------+
; ball:inst|count[10] ; Stuck at GND              ; ball:inst|countA[10], ball:inst|countB[10] ;
;                     ; due to stuck port data_in ;                                            ;
; ball:inst|count[9]  ; Stuck at GND              ; ball:inst|countA[9], ball:inst|countB[9]   ;
;                     ; due to stuck port data_in ;                                            ;
+---------------------+---------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 411   ;
; Number of registers using Synchronous Clear  ; 43    ;
; Number of registers using Synchronous Load   ; 50    ;
; Number of registers using Asynchronous Clear ; 16    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 295   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; ball:inst|timer1[2]                     ; 2       ;
; ball:inst|timer1[0]                     ; 2       ;
; ball:inst|sec_tens[0]                   ; 2       ;
; ball:inst|sec_ones[0]                   ; 2       ;
; ball:inst|sec_tens[2]                   ; 2       ;
; ball:inst|sec_ones[3]                   ; 2       ;
; ball:inst|score_ones[4]                 ; 3       ;
; ball:inst|sec_tens[4]                   ; 4       ;
; ball:inst|score_tens[4]                 ; 2       ;
; ball:inst|sec_ones[4]                   ; 6       ;
; ball:inst|score_ones[5]                 ; 3       ;
; ball:inst|sec_tens[5]                   ; 4       ;
; ball:inst|score_tens[5]                 ; 2       ;
; ball:inst|sec_ones[5]                   ; 6       ;
; MOUSE:inst2|send_char                   ; 3       ;
; ball:inst|SPEED1[1]                     ; 3       ;
; ball:inst|count_2[3]                    ; 8       ;
; ball:inst|count_2[4]                    ; 3       ;
; ball:inst|count_2[2]                    ; 3       ;
; ball:inst|count_2[8]                    ; 4       ;
; ball:inst|count_2[7]                    ; 4       ;
; ball:inst|count_3[5]                    ; 3       ;
; ball:inst|count_3[4]                    ; 3       ;
; ball:inst|count_3[2]                    ; 3       ;
; ball:inst|count_3[1]                    ; 3       ;
; ball:inst|count_3[6]                    ; 4       ;
; MOUSE:inst2|SHIFTOUT[3]                 ; 1       ;
; ball:inst|count[5]                      ; 2       ;
; ball:inst|count[1]                      ; 2       ;
; ball:inst|count[3]                      ; 3       ;
; ball:inst|count[8]                      ; 2       ;
; MOUSE:inst2|SHIFTOUT[5]                 ; 1       ;
; MOUSE:inst2|SHIFTOUT[6]                 ; 1       ;
; MOUSE:inst2|SHIFTOUT[7]                 ; 1       ;
; MOUSE:inst2|SHIFTOUT[8]                 ; 1       ;
; Total number of inverted registers = 35 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ball_display|MOUSE:inst2|new_cursor_row[8] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ball_display|ball:inst|Ball_Y_motion[1]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ball_display|ball:inst|Ball_Y_motion_2[2]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ball_display|ball:inst|Ball_Y_motion_3[2]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ball_display|ball:inst|Ball_X_motion[2]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ball_display|ball:inst|Ball_X_motion_2[2]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ball_display|ball:inst|Ball_X_motion_3[2]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ball_display|ball:inst|Ball_Y_pos[8]       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |ball_display|ball:inst|Ball_X_pos[6]       ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |ball_display|ball:inst|Ball_X_pos_2[9]     ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |ball_display|ball:inst|Ball_X_pos_2[2]     ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |ball_display|ball:inst|Ball_Y_pos_3[0]     ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |ball_display|ball:inst|Ball_X_pos_3[1]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |ball_display|ball:inst|SPEED1[0]           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |ball_display|MOUSE:inst2|cursor_column[9]  ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |ball_display|MOUSE:inst2|cursor_row[3]     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ball_display|ball:inst|sec_tens[1]         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ball_display|ball:inst|sec_ones[2]         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ball_display|ball:inst|timer1[6]           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ball_display|ball:inst|full_score1[4]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ball_display|ball:inst|score_ones[1]       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |ball_display|ball:inst|score_tens[2]       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ball_display|ball:inst|sec_tens[5]         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |ball_display|ball:inst|sec_ones[5]         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ball_display|ball:inst|timer1[0]           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |ball_display|ball:inst|score_ones[4]       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ball_display|ball:inst|score_tens[4]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for ball:inst|char_rom:CHAR_1|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for ball:inst|char_rom:CHAR_2|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for ball:inst|char_rom:CHAR_3|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_div:inst8|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------+
; Parameter Name                ; Value             ; Type                             ;
+-------------------------------+-------------------+----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                          ;
; PLL_TYPE                      ; AUTO              ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                          ;
; SCAN_CHAIN                    ; LONG              ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                          ;
; LOCK_HIGH                     ; 1                 ; Untyped                          ;
; LOCK_LOW                      ; 1                 ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                          ;
; SKIP_VCO                      ; OFF               ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                          ;
; BANDWIDTH                     ; 0                 ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                          ;
; DOWN_SPREAD                   ; 0                 ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                          ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                          ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                          ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                          ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                          ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                          ;
; DPA_DIVIDER                   ; 0                 ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                          ;
; VCO_MIN                       ; 0                 ; Untyped                          ;
; VCO_MAX                       ; 0                 ; Untyped                          ;
; VCO_CENTER                    ; 0                 ; Untyped                          ;
; PFD_MIN                       ; 0                 ; Untyped                          ;
; PFD_MAX                       ; 0                 ; Untyped                          ;
; M_INITIAL                     ; 0                 ; Untyped                          ;
; M                             ; 0                 ; Untyped                          ;
; N                             ; 1                 ; Untyped                          ;
; M2                            ; 1                 ; Untyped                          ;
; N2                            ; 1                 ; Untyped                          ;
; SS                            ; 1                 ; Untyped                          ;
; C0_HIGH                       ; 0                 ; Untyped                          ;
; C1_HIGH                       ; 0                 ; Untyped                          ;
; C2_HIGH                       ; 0                 ; Untyped                          ;
; C3_HIGH                       ; 0                 ; Untyped                          ;
; C4_HIGH                       ; 0                 ; Untyped                          ;
; C5_HIGH                       ; 0                 ; Untyped                          ;
; C6_HIGH                       ; 0                 ; Untyped                          ;
; C7_HIGH                       ; 0                 ; Untyped                          ;
; C8_HIGH                       ; 0                 ; Untyped                          ;
; C9_HIGH                       ; 0                 ; Untyped                          ;
; C0_LOW                        ; 0                 ; Untyped                          ;
; C1_LOW                        ; 0                 ; Untyped                          ;
; C2_LOW                        ; 0                 ; Untyped                          ;
; C3_LOW                        ; 0                 ; Untyped                          ;
; C4_LOW                        ; 0                 ; Untyped                          ;
; C5_LOW                        ; 0                 ; Untyped                          ;
; C6_LOW                        ; 0                 ; Untyped                          ;
; C7_LOW                        ; 0                 ; Untyped                          ;
; C8_LOW                        ; 0                 ; Untyped                          ;
; C9_LOW                        ; 0                 ; Untyped                          ;
; C0_INITIAL                    ; 0                 ; Untyped                          ;
; C1_INITIAL                    ; 0                 ; Untyped                          ;
; C2_INITIAL                    ; 0                 ; Untyped                          ;
; C3_INITIAL                    ; 0                 ; Untyped                          ;
; C4_INITIAL                    ; 0                 ; Untyped                          ;
; C5_INITIAL                    ; 0                 ; Untyped                          ;
; C6_INITIAL                    ; 0                 ; Untyped                          ;
; C7_INITIAL                    ; 0                 ; Untyped                          ;
; C8_INITIAL                    ; 0                 ; Untyped                          ;
; C9_INITIAL                    ; 0                 ; Untyped                          ;
; C0_MODE                       ; BYPASS            ; Untyped                          ;
; C1_MODE                       ; BYPASS            ; Untyped                          ;
; C2_MODE                       ; BYPASS            ; Untyped                          ;
; C3_MODE                       ; BYPASS            ; Untyped                          ;
; C4_MODE                       ; BYPASS            ; Untyped                          ;
; C5_MODE                       ; BYPASS            ; Untyped                          ;
; C6_MODE                       ; BYPASS            ; Untyped                          ;
; C7_MODE                       ; BYPASS            ; Untyped                          ;
; C8_MODE                       ; BYPASS            ; Untyped                          ;
; C9_MODE                       ; BYPASS            ; Untyped                          ;
; C0_PH                         ; 0                 ; Untyped                          ;
; C1_PH                         ; 0                 ; Untyped                          ;
; C2_PH                         ; 0                 ; Untyped                          ;
; C3_PH                         ; 0                 ; Untyped                          ;
; C4_PH                         ; 0                 ; Untyped                          ;
; C5_PH                         ; 0                 ; Untyped                          ;
; C6_PH                         ; 0                 ; Untyped                          ;
; C7_PH                         ; 0                 ; Untyped                          ;
; C8_PH                         ; 0                 ; Untyped                          ;
; C9_PH                         ; 0                 ; Untyped                          ;
; L0_HIGH                       ; 1                 ; Untyped                          ;
; L1_HIGH                       ; 1                 ; Untyped                          ;
; G0_HIGH                       ; 1                 ; Untyped                          ;
; G1_HIGH                       ; 1                 ; Untyped                          ;
; G2_HIGH                       ; 1                 ; Untyped                          ;
; G3_HIGH                       ; 1                 ; Untyped                          ;
; E0_HIGH                       ; 1                 ; Untyped                          ;
; E1_HIGH                       ; 1                 ; Untyped                          ;
; E2_HIGH                       ; 1                 ; Untyped                          ;
; E3_HIGH                       ; 1                 ; Untyped                          ;
; L0_LOW                        ; 1                 ; Untyped                          ;
; L1_LOW                        ; 1                 ; Untyped                          ;
; G0_LOW                        ; 1                 ; Untyped                          ;
; G1_LOW                        ; 1                 ; Untyped                          ;
; G2_LOW                        ; 1                 ; Untyped                          ;
; G3_LOW                        ; 1                 ; Untyped                          ;
; E0_LOW                        ; 1                 ; Untyped                          ;
; E1_LOW                        ; 1                 ; Untyped                          ;
; E2_LOW                        ; 1                 ; Untyped                          ;
; E3_LOW                        ; 1                 ; Untyped                          ;
; L0_INITIAL                    ; 1                 ; Untyped                          ;
; L1_INITIAL                    ; 1                 ; Untyped                          ;
; G0_INITIAL                    ; 1                 ; Untyped                          ;
; G1_INITIAL                    ; 1                 ; Untyped                          ;
; G2_INITIAL                    ; 1                 ; Untyped                          ;
; G3_INITIAL                    ; 1                 ; Untyped                          ;
; E0_INITIAL                    ; 1                 ; Untyped                          ;
; E1_INITIAL                    ; 1                 ; Untyped                          ;
; E2_INITIAL                    ; 1                 ; Untyped                          ;
; E3_INITIAL                    ; 1                 ; Untyped                          ;
; L0_MODE                       ; BYPASS            ; Untyped                          ;
; L1_MODE                       ; BYPASS            ; Untyped                          ;
; G0_MODE                       ; BYPASS            ; Untyped                          ;
; G1_MODE                       ; BYPASS            ; Untyped                          ;
; G2_MODE                       ; BYPASS            ; Untyped                          ;
; G3_MODE                       ; BYPASS            ; Untyped                          ;
; E0_MODE                       ; BYPASS            ; Untyped                          ;
; E1_MODE                       ; BYPASS            ; Untyped                          ;
; E2_MODE                       ; BYPASS            ; Untyped                          ;
; E3_MODE                       ; BYPASS            ; Untyped                          ;
; L0_PH                         ; 0                 ; Untyped                          ;
; L1_PH                         ; 0                 ; Untyped                          ;
; G0_PH                         ; 0                 ; Untyped                          ;
; G1_PH                         ; 0                 ; Untyped                          ;
; G2_PH                         ; 0                 ; Untyped                          ;
; G3_PH                         ; 0                 ; Untyped                          ;
; E0_PH                         ; 0                 ; Untyped                          ;
; E1_PH                         ; 0                 ; Untyped                          ;
; E2_PH                         ; 0                 ; Untyped                          ;
; E3_PH                         ; 0                 ; Untyped                          ;
; M_PH                          ; 0                 ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                          ;
; CLK0_COUNTER                  ; G0                ; Untyped                          ;
; CLK1_COUNTER                  ; G0                ; Untyped                          ;
; CLK2_COUNTER                  ; G0                ; Untyped                          ;
; CLK3_COUNTER                  ; G0                ; Untyped                          ;
; CLK4_COUNTER                  ; G0                ; Untyped                          ;
; CLK5_COUNTER                  ; G0                ; Untyped                          ;
; CLK6_COUNTER                  ; E0                ; Untyped                          ;
; CLK7_COUNTER                  ; E1                ; Untyped                          ;
; CLK8_COUNTER                  ; E2                ; Untyped                          ;
; CLK9_COUNTER                  ; E3                ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                          ;
; M_TIME_DELAY                  ; 0                 ; Untyped                          ;
; N_TIME_DELAY                  ; 0                 ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                          ;
; VCO_POST_SCALE                ; 0                 ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                          ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                          ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                          ;
; CBXI_PARAMETER                ; clock_div_altpll  ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                   ;
+-------------------------------+-------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball:inst ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; addr_width     ; 12    ; Signed Integer                ;
; data_width     ; 1     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball:inst|char_rom:CHAR_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball:inst|char_rom:CHAR_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball:inst|char_rom:CHAR_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ball:inst|lpm_mult:Mult1          ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11          ; Untyped             ;
; LPM_WIDTHB                                     ; 11          ; Untyped             ;
; LPM_WIDTHP                                     ; 22          ; Untyped             ;
; LPM_WIDTHR                                     ; 22          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_g4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ball:inst|lpm_mult:Mult0          ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11          ; Untyped             ;
; LPM_WIDTHB                                     ; 11          ; Untyped             ;
; LPM_WIDTHP                                     ; 22          ; Untyped             ;
; LPM_WIDTHR                                     ; 22          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_g4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ball:inst|lpm_mult:Mult3          ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11          ; Untyped             ;
; LPM_WIDTHB                                     ; 11          ; Untyped             ;
; LPM_WIDTHP                                     ; 22          ; Untyped             ;
; LPM_WIDTHR                                     ; 22          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_g4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ball:inst|lpm_mult:Mult2          ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11          ; Untyped             ;
; LPM_WIDTHB                                     ; 11          ; Untyped             ;
; LPM_WIDTHP                                     ; 22          ; Untyped             ;
; LPM_WIDTHR                                     ; 22          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_g4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ball:inst|lpm_mult:Mult5          ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11          ; Untyped             ;
; LPM_WIDTHB                                     ; 11          ; Untyped             ;
; LPM_WIDTHP                                     ; 22          ; Untyped             ;
; LPM_WIDTHR                                     ; 22          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_g4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ball:inst|lpm_mult:Mult4          ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11          ; Untyped             ;
; LPM_WIDTHB                                     ; 11          ; Untyped             ;
; LPM_WIDTHP                                     ; 22          ; Untyped             ;
; LPM_WIDTHR                                     ; 22          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_g4t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; clock_div:inst8|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 3                                                         ;
; Entity Instance                           ; ball:inst|char_rom:CHAR_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                       ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 512                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; ball:inst|char_rom:CHAR_2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                       ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 512                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; ball:inst|char_rom:CHAR_3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                       ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 512                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 6                        ;
; Entity Instance                       ; ball:inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 11                       ;
;     -- LPM_WIDTHB                     ; 11                       ;
;     -- LPM_WIDTHP                     ; 22                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; ball:inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                       ;
;     -- LPM_WIDTHB                     ; 11                       ;
;     -- LPM_WIDTHP                     ; 22                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; ball:inst|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 11                       ;
;     -- LPM_WIDTHB                     ; 11                       ;
;     -- LPM_WIDTHP                     ; 22                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; ball:inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 11                       ;
;     -- LPM_WIDTHB                     ; 11                       ;
;     -- LPM_WIDTHP                     ; 22                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; ball:inst|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 11                       ;
;     -- LPM_WIDTHB                     ; 11                       ;
;     -- LPM_WIDTHP                     ; 22                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; ball:inst|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 11                       ;
;     -- LPM_WIDTHB                     ; 11                       ;
;     -- LPM_WIDTHP                     ; 22                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Nov 24 18:35:05 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PongGame -c PongGame
Info: Found 3 design units, including 1 entities, in source file backup/ball.vhd
    Info: Found design unit 1: de0core
    Info: Found design unit 2: ball-behavior
    Info: Found entity 1: ball
Info: Found 1 design units, including 1 entities, in source file backup/ball_display.bdf
    Info: Found entity 1: ball_display
Info: Found 2 design units, including 1 entities, in source file backup/char_rom.vhd
    Info: Found design unit 1: char_rom-SYN
    Info: Found entity 1: char_rom
Info: Found 2 design units, including 1 entities, in source file backup/clock_div.vhd
    Info: Found design unit 1: clock_div-SYN
    Info: Found entity 1: clock_div
Info: Found 2 design units, including 1 entities, in source file backup/control_unit.vhd
    Info: Found design unit 1: control_unit-behavior
    Info: Found entity 1: control_unit
Info: Found 2 design units, including 1 entities, in source file backup/dec_7seg.vhd
    Info: Found design unit 1: dec_7seg-behaviour
    Info: Found entity 1: dec_7seg
Info: Found 2 design units, including 1 entities, in source file backup/game_text.vhd
    Info: Found design unit 1: game_text-behavior
    Info: Found entity 1: game_text
Info: Found 2 design units, including 1 entities, in source file backup/mouse.vhd
    Info: Found design unit 1: MOUSE-behavior
    Info: Found entity 1: MOUSE
Info: Found 1 design units, including 1 entities, in source file backup/mouse_movement.bdf
    Info: Found entity 1: mouse_movement
Info: Found 1 design units, including 1 entities, in source file backup/text_display.bdf
    Info: Found entity 1: text_display
Info: Found 2 design units, including 1 entities, in source file backup/vga_sync.vhd
    Info: Found design unit 1: VGA_SYNC-a
    Info: Found entity 1: VGA_SYNC
Info: Elaborating entity "ball_display" for the top level hierarchy
Info: Elaborating entity "clock_div" for hierarchy "clock_div:inst8"
Info: Elaborating entity "altpll" for hierarchy "clock_div:inst8|altpll:altpll_component"
Info: Elaborated megafunction instantiation "clock_div:inst8|altpll:altpll_component"
Info: Instantiated megafunction "clock_div:inst8|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock_div"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/clock_div_altpll.v
    Info: Found entity 1: clock_div_altpll
Info: Elaborating entity "clock_div_altpll" for hierarchy "clock_div:inst8|altpll:altpll_component|clock_div_altpll:auto_generated"
Info: Elaborating entity "ball" for hierarchy "ball:inst"
Warning (10541): VHDL Signal Declaration warning at ball.vhd(42): used implicit default value for signal "Red_Data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at ball.vhd(56): used explicit default value for signal "Paddle_Y_pos" because signal was never assigned a value
Info (10041): Inferred latch for "Paddle_X_pos[0]" at ball.vhd(665)
Info (10041): Inferred latch for "Paddle_X_pos[1]" at ball.vhd(665)
Info (10041): Inferred latch for "Paddle_X_pos[2]" at ball.vhd(665)
Info (10041): Inferred latch for "Paddle_X_pos[3]" at ball.vhd(665)
Info (10041): Inferred latch for "Paddle_X_pos[4]" at ball.vhd(665)
Info (10041): Inferred latch for "Paddle_X_pos[5]" at ball.vhd(665)
Info (10041): Inferred latch for "Paddle_X_pos[6]" at ball.vhd(665)
Info (10041): Inferred latch for "Paddle_X_pos[7]" at ball.vhd(665)
Info (10041): Inferred latch for "Paddle_X_pos[8]" at ball.vhd(665)
Info (10041): Inferred latch for "Paddle_X_pos[9]" at ball.vhd(665)
Info (10041): Inferred latch for "Paddle_X_pos[10]" at ball.vhd(665)
Info (10041): Inferred latch for "Speed[0]" at ball.vhd(441)
Info (10041): Inferred latch for "Speed[1]" at ball.vhd(441)
Info (10041): Inferred latch for "Speed[2]" at ball.vhd(441)
Info (10041): Inferred latch for "Speed[3]" at ball.vhd(441)
Info (10041): Inferred latch for "Paddle_Size[0]" at ball.vhd(437)
Info (10041): Inferred latch for "Paddle_Size[1]" at ball.vhd(437)
Info (10041): Inferred latch for "Paddle_Size[2]" at ball.vhd(437)
Info (10041): Inferred latch for "Paddle_Size[3]" at ball.vhd(437)
Info (10041): Inferred latch for "Paddle_Size[4]" at ball.vhd(437)
Info (10041): Inferred latch for "Paddle_Size[5]" at ball.vhd(437)
Info (10041): Inferred latch for "Paddle_Size[6]" at ball.vhd(437)
Info (10041): Inferred latch for "Paddle_Size[7]" at ball.vhd(437)
Info (10041): Inferred latch for "Paddle_Size[8]" at ball.vhd(437)
Info (10041): Inferred latch for "Paddle_Size[9]" at ball.vhd(437)
Info (10041): Inferred latch for "Level[0]" at ball.vhd(433)
Info (10041): Inferred latch for "Level[1]" at ball.vhd(433)
Info (10041): Inferred latch for "Level[2]" at ball.vhd(433)
Info (10041): Inferred latch for "Level[3]" at ball.vhd(433)
Info (10041): Inferred latch for "Level[4]" at ball.vhd(433)
Info (10041): Inferred latch for "Level[5]" at ball.vhd(433)
Info: Elaborating entity "char_rom" for hierarchy "ball:inst|char_rom:CHAR_1"
Info: Elaborating entity "altsyncram" for hierarchy "ball:inst|char_rom:CHAR_1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ball:inst|char_rom:CHAR_1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ball:inst|char_rom:CHAR_1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "tcgrom.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf
    Info: Found entity 1: altsyncram_kt91
Info: Elaborating entity "altsyncram_kt91" for hierarchy "ball:inst|char_rom:CHAR_1|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated"
Info: Elaborating entity "VGA_SYNC" for hierarchy "ball:inst|VGA_SYNC:SYNC"
Info: Elaborating entity "control_unit" for hierarchy "control_unit:inst1"
Info: Elaborating entity "MOUSE" for hierarchy "MOUSE:inst2"
Warning (10036): Verilog HDL or VHDL warning at mouse.vhd(22): object "CHARIN" assigned a value but never read
Info: Elaborating entity "dec_7seg" for hierarchy "dec_7seg:inst4"
Info: Inferred 6 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ball:inst|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ball:inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ball:inst|Mult3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ball:inst|Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ball:inst|Mult5"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ball:inst|Mult4"
Info: Elaborated megafunction instantiation "ball:inst|lpm_mult:Mult1"
Info: Instantiated megafunction "ball:inst|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "11"
    Info: Parameter "LPM_WIDTHB" = "11"
    Info: Parameter "LPM_WIDTHP" = "22"
    Info: Parameter "LPM_WIDTHR" = "22"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Found 1 design units, including 1 entities, in source file db/mult_g4t.tdf
    Info: Found entity 1: mult_g4t
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "red_out" is stuck at GND
Info: Timing-Driven Synthesis is running
Warning: Ignored assignments for entity "PongGame" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity PongGame -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity PongGame -section_id "Root Region" was ignored
Info: Implemented 1302 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 22 output pins
    Info: Implemented 2 bidirectional pins
    Info: Implemented 1236 logic cells
    Info: Implemented 24 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 12 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 273 megabytes
    Info: Processing ended: Mon Nov 24 18:35:39 2025
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:05


