<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0">
  <channel>
    <title>GitHub SystemVerilog Monthly Trending</title>
    <description>Monthly Trending of SystemVerilog in GitHub</description>
    <pubDate>Wed, 13 Aug 2025 01:59:33 GMT</pubDate>
    <link>http://mshibanami.github.io/GitHubTrendingRSS</link>
    
    <item>
      <title>lowRISC/opentitan</title>
      <link>https://github.com/lowRISC/opentitan</link>
      <description>&lt;p&gt;OpenTitan: Open source silicon root of trust&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>pulp-platform/common_cells</title>
      <link>https://github.com/pulp-platform/common_cells</link>
      <description>&lt;p&gt;Common SystemVerilog components&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>pulp-platform/axi</title>
      <link>https://github.com/pulp-platform/axi</link>
      <description>&lt;p&gt;AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>openhwgroup/cvfpu</title>
      <link>https://github.com/openhwgroup/cvfpu</link>
      <description>&lt;p&gt;Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>lowRISC/ibex</title>
      <link>https://github.com/lowRISC/ibex</link>
      <description>&lt;p&gt;Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>chipsalliance/caliptra-rtl</title>
      <link>https://github.com/chipsalliance/caliptra-rtl</link>
      <description>&lt;p&gt;HW Design Collateral for Caliptra RoT IP&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
  </channel>
</rss>
