// Seed: 1659134221
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input wand id_2,
    input supply1 id_3
);
  wire [-1 : -1] id_5;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input wor id_2,
    output wire id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri1 id_6,
    input tri0 id_7,
    output supply1 id_8,
    output uwire id_9,
    input tri1 id_10,
    inout supply1 id_11,
    output tri1 id_12,
    output supply0 id_13,
    output supply1 id_14,
    input wand id_15
);
  parameter id_17 = -1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_2,
      id_0
  );
  generate
    if (1) begin : LABEL_0
      logic id_18;
      ;
    end
  endgenerate
  assign id_8 = id_10 - id_0;
endmodule
