INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tfowler6/riscv32/src/fpu_src/float_to_int.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_int
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tfowler6/riscv32/src/fpu_src/FPU/FPU.srcs/sim_1/new/float_to_int_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_int_sim
