Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 10 13:19:31 2024
| Host         : arthur running 64-bit major release  (build 9200)
| Command      : report_utilization -file C:/Users/arthu/TheGits/mprvs/hw/reports/1_1/utilisation.rpt
| Design       : MPRISCV_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 15172 |     0 |          0 |    230400 |  6.59 |
|   LUT as Logic             |  4262 |     0 |          0 |    230400 |  1.85 |
|   LUT as Memory            | 10910 |     0 |          0 |    101760 | 10.72 |
|     LUT as Distributed RAM | 10840 |     0 |            |           |       |
|     LUT as Shift Register  |    70 |     0 |            |           |       |
| CLB Registers              |  3848 |     0 |          0 |    460800 |  0.84 |
|   Register as Flip Flop    |  3848 |     0 |          0 |    460800 |  0.84 |
|   Register as Latch        |     0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                     |    96 |     0 |          0 |     28800 |  0.33 |
| F7 Muxes                   |  5739 |     0 |          0 |    115200 |  4.98 |
| F8 Muxes                   |  2816 |     0 |          0 |     57600 |  4.89 |
| F9 Muxes                   |     0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 1     |          Yes |           - |          Set |
| 1172  |          Yes |           - |        Reset |
| 62    |          Yes |         Set |            - |
| 2613  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2414 |     0 |          0 |     28800 |  8.38 |
|   CLBL                                     |   610 |     0 |            |           |       |
|   CLBM                                     |  1804 |     0 |            |           |       |
| LUT as Logic                               |  4262 |     0 |          0 |    230400 |  1.85 |
|   using O5 output only                     |    50 |       |            |           |       |
|   using O6 output only                     |  3358 |       |            |           |       |
|   using O5 and O6                          |   854 |       |            |           |       |
| LUT as Memory                              | 10910 |     0 |          0 |    101760 | 10.72 |
|   LUT as Distributed RAM                   | 10840 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   | 10800 |       |            |           |       |
|     using O5 and O6                        |    40 |       |            |           |       |
|   LUT as Shift Register                    |    70 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    62 |       |            |           |       |
|     using O5 and O6                        |     8 |       |            |           |       |
| CLB Registers                              |  3848 |     0 |          0 |    460800 |  0.84 |
|   Register driven from within the CLB      |  1814 |       |            |           |       |
|   Register driven from outside the CLB     |  2034 |       |            |           |       |
|     LUT in front of the register is unused |  1224 |       |            |           |       |
|     LUT in front of the register is used   |   810 |       |            |           |       |
| Unique Control Sets                        |   378 |       |          0 |     57600 |  0.66 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    8 |     0 |          0 |       312 |  2.56 |
|   RAMB36/FIFO*    |    8 |     0 |          0 |       312 |  2.56 |
|     RAMB36E2 only |    8 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       624 |  0.00 |
| URAM              |    0 |     0 |          0 |        96 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   10 |     0 |          0 |      1728 |  0.58 |
|   DSP48E2 only |   10 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       360 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |       144 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       544 |  0.37 |
|   BUFGCE             |    1 |     0 |          0 |       208 |  0.48 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       144 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| RAMD64E  | 10800 |                 CLB |
| MUXF7    |  5739 |                 CLB |
| MUXF8    |  2816 |                 CLB |
| FDRE     |  2613 |            Register |
| LUT6     |  2293 |                 CLB |
| FDCE     |  1172 |            Register |
| LUT4     |   827 |                 CLB |
| LUT3     |   660 |                 CLB |
| LUT2     |   617 |                 CLB |
| LUT5     |   562 |                 CLB |
| LUT1     |   157 |                 CLB |
| CARRY8   |    96 |                 CLB |
| RAMD32   |    68 |                 CLB |
| FDSE     |    62 |            Register |
| SRLC32E  |    51 |                 CLB |
| SRL16E   |    27 |                 CLB |
| RAMS32   |    12 |                 CLB |
| DSP48E2  |    10 |          Arithmetic |
| RAMB36E2 |     8 |            BLOCKRAM |
| PS8      |     1 |            Advanced |
| FDPE     |     1 |            Register |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------+------+
|           Ref Name          | Used |
+-----------------------------+------+
| MPRISCV_zynq_0              |    1 |
| MPRISCV_xbar_0              |    1 |
| MPRISCV_tile_1_1_0          |    1 |
| MPRISCV_rst_zynq_96M_0      |    1 |
| MPRISCV_riscv2arm_wrapper_0 |    1 |
| MPRISCV_auto_pc_0           |    1 |
| MPRISCV_arm2riscv_wrapper_0 |    1 |
+-----------------------------+------+


