
<html><head><title>Voiding and Connectivity</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-06-13" />
<meta name="CreateTime" content="1686648438" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso RF Solution that enables to create package layouts in Virtuoso Studio" />
<meta name="DocTitle" content="Virtuoso RF Solution Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Voiding and Connectivity" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vrf" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-06-13" />
<meta name="ModifiedTime" content="1686648438" />
<meta name="NextFile" content="chap2.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap1_ct_vrf_pkg_routing.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso RF Solution Guide -- Voiding and Connectivity" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Virtuoso RF Solution" />
<meta name="prod_subfeature" content="Voiding" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vrfIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vrfTOC.html">Contents</a></li><li><a class="prev" href="chap1_ct_vrf_pkg_routing.html" title="Routing Concerns">Routing Concerns</a></li><li style="float: right;"><a class="viewPrint" href="vrf.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap2.html" title="Import Libraries and ICs">Import Libraries and ICs </a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso RF Solution Guide<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_vrf_pkg_void_conn" title="Voiding and Connectivity"></a><h3>
<a id="pgfId-925498"></a><a id="75209"></a>Voiding and Connectivity</h3>

<p>
<a id="pgfId-925544"></a>Voiding helps designers route on the ground/power planes by insulating signal nets automatically. You need to specify the ground/power planes to provide reference planes for transmission lines. In addition, it reduces the impedance of the power/ground supply network and EM noise.</p>
<p>
<a id="pgfId-925540"></a>The signals going through ground/power planes are also required to route between signal layers separated by the planes.</p>

<h4>
<a id="pgfId-924565"></a>Die-to-Component Interconnect</h4>

<p>
<a id="pgfId-924566"></a>Die-to-Component interconnect involves fanning out all of the die-to-component interconnections and routing to the destination component pin. Depending on the technology being implemented, this routing may take on different forms: </p>
<ul><li>
<a id="pgfId-924567"></a>Routing patterns for Quad Flat Packs (QFP) and Pin Grid Arrays (PGA) are typically a triangular fanout pattern from the bond wire pads coupled with an &#8220;any angle&#8221; connection to the component pin. </li><li>
<a id="pgfId-924568"></a>Routing patterns for Ball Grid Arrays (BGA) are typically an intricate weaving of traces through the flip-chip pin locations to an edge pattern of vias coupled with an intricate pattern into BGA ball locations.</li><li>
<a id="pgfId-924569"></a>Routing patterns are a result of an optimized usage of routing real estate, resulting in the minimum number of routing layers. </li></ul>


<p>
<a id="pgfId-924570"></a>Interactive routing is more suited for intricate routing patterns. </p>
<p>
<a id="pgfId-924571"></a>ECAD systems offer a host of interactive routing capabilities that you can use to semi-automatically build fanout patterns and then complete with &#8220;any angle&#8221; routing. </p>
<p>
<a id="pgfId-924572"></a>Through graphical representations of connectivity lines and online design rule checking, routing efficiency is easily realized as manufacturing concerns are minimized.</p>

<h4>
<a id="pgfId-924573"></a>Die to Die Interconnect</h4>

<p>
<a id="pgfId-924574"></a>When routing among dies, you must identify critical signals (clock, high speed buses) and route them first. Once you have routed critical signals, you can run signal analysis. Then, model the actual routed traces. You can use the new interconnect delays to verify that the timing budget has been met. Finally, you can edit the routed traces to reach the desired level of signal integrity for the critical signals.</p>
<p>
<a id="pgfId-924579"></a>You must specify manufacturing rules prior to routing. These rules include:</p>
<ul><li>
<a id="pgfId-924580"></a>Spacing (by layer, if applicable)</li><li>
<a id="pgfId-924581"></a>Line widths</li><li>
<a id="pgfId-924582"></a>Line impedance</li><li>
<a id="pgfId-924583"></a>Legal via selection</li><li>
<a id="pgfId-924584"></a>Blind and buried via spacing</li><li>
<a id="pgfId-924585"></a>Min/Max stagger size</li></ul>






<h4>
<a id="pgfId-924586"></a>Power and Ground Vias</h4>

<p>
<a id="pgfId-924587"></a>You must also route <em>power</em> and <em>ground</em> via connections. Depending on the type of design, you may route them before or after you route the signals. You must consider the via type (blind, buried, through) and the specific plane to which they attach.</p>

<h4><em>
<a id="pgfId-934814"></a>Related Topics</em></h4>

<p>
<a id="pgfId-934818"></a><a href="chap1_ct_vrf_pkg_const_def.html#22297">Constraint Definition</a></p>
<p>
<a id="pgfId-934822"></a><a href="chap1_ct_vrf_pkg_place.html#50779">Placement</a></p>
<p>
<a id="pgfId-934826"></a><a href="chap1_ct_vrf_pkg_therm_anal.html#56841">Thermal Analysis</a></p>
<p>
<a id="pgfId-934830"></a><a href="chap1_ct_vrf_pkg_die_comp_net.html#22073">Die-to-Component I/O Net Assignment</a></p>
<p>
<a id="pgfId-934834"></a><a href="chap1_ct_vrf_pkg_routing.html#31480">Routing Concerns</a></p>
<p>
<a id="pgfId-925062"></a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap1_ct_vrf_pkg_routing.html" id="prev" title="Routing Concerns">Routing Concerns</a></em></b><b><em><a href="chap2.html" id="nex" title="Import Libraries and ICs">Import Libraries and ICs </a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>