// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _CNN_1D_HH_
#define _CNN_1D_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CNN_1D_entry11.h"
#include "CNN_1D_entry142.h"
#include "Layer1_ReadPadding.h"
#include "CNN_1D_Loop_Loop_Con.h"
#include "Layer12_Maxpool_read.h"
#include "CNN_1D_Loop_2_proc14.h"
#include "Layer23_Maxpool_read.h"
#include "CNN_1D_Block_Layer2_s.h"
#include "CNN_1D_Loop_Loop_Mul.h"
#include "CNN_1D_Block_prehea.h"
#include "Layer4_Dense.h"
#include "CNN_1D_Layer3_Int_V.h"
#include "fifo_w8_d1_A.h"
#include "fifo_w18_d210_A.h"
#include "fifo_w8_d7_A.h"
#include "fifo_w18_d192_A.h"
#include "fifo_w18_d104_A.h"
#include "fifo_w18_d5_A.h"
#include "fifo_w18_d2_A.h"
#include "fifo_w17_d2_A.h"
#include "start_for_CNN_1D_jbC.h"
#include "start_for_Layer12kbM.h"
#include "start_for_Layer23lbW.h"

namespace ap_rtl {

struct CNN_1D : public sc_module {
    // Port declarations 89
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_lv<16> > src_V_address0;
    sc_out< sc_logic > src_V_ce0;
    sc_out< sc_lv<18> > src_V_d0;
    sc_in< sc_lv<18> > src_V_q0;
    sc_out< sc_logic > src_V_we0;
    sc_in< sc_lv<8> > src_V_offset;
    sc_out< sc_lv<32> > saveValueLayer1_V_Addr_A;
    sc_out< sc_logic > saveValueLayer1_V_EN_A;
    sc_out< sc_lv<32> > saveValueLayer1_V_Din_A;
    sc_in< sc_lv<32> > saveValueLayer1_V_Dout_A;
    sc_out< sc_lv<4> > saveValueLayer1_V_WEN_A;
    sc_out< sc_lv<32> > saveValueLayer2_V_Addr_A;
    sc_out< sc_logic > saveValueLayer2_V_EN_A;
    sc_out< sc_lv<32> > saveValueLayer2_V_Din_A;
    sc_in< sc_lv<32> > saveValueLayer2_V_Dout_A;
    sc_out< sc_lv<4> > saveValueLayer2_V_WEN_A;
    sc_out< sc_lv<32> > saveValueLayer3_V_Addr_A;
    sc_out< sc_logic > saveValueLayer3_V_EN_A;
    sc_out< sc_lv<32> > saveValueLayer3_V_Din_A;
    sc_in< sc_lv<32> > saveValueLayer3_V_Dout_A;
    sc_out< sc_lv<4> > saveValueLayer3_V_WEN_A;
    sc_out< sc_lv<32> > Layer1_WeightArray_V_Addr_A;
    sc_out< sc_logic > Layer1_WeightArray_V_EN_A;
    sc_out< sc_lv<32> > Layer1_WeightArray_V_Din_A;
    sc_in< sc_lv<32> > Layer1_WeightArray_V_Dout_A;
    sc_out< sc_lv<4> > Layer1_WeightArray_V_WEN_A;
    sc_out< sc_lv<32> > Layer1_BiasArray_V_Addr_A;
    sc_out< sc_logic > Layer1_BiasArray_V_EN_A;
    sc_out< sc_lv<32> > Layer1_BiasArray_V_Din_A;
    sc_in< sc_lv<32> > Layer1_BiasArray_V_Dout_A;
    sc_out< sc_lv<4> > Layer1_BiasArray_V_WEN_A;
    sc_out< sc_lv<32> > Layer2_WeightMatrix_s_Addr_A;
    sc_out< sc_logic > Layer2_WeightMatrix_s_EN_A;
    sc_out< sc_lv<32> > Layer2_WeightMatrix_s_Din_A;
    sc_in< sc_lv<32> > Layer2_WeightMatrix_s_Dout_A;
    sc_out< sc_lv<4> > Layer2_WeightMatrix_s_WEN_A;
    sc_out< sc_lv<32> > Layer2_BiasArray_V_Addr_A;
    sc_out< sc_logic > Layer2_BiasArray_V_EN_A;
    sc_out< sc_lv<32> > Layer2_BiasArray_V_Din_A;
    sc_in< sc_lv<32> > Layer2_BiasArray_V_Dout_A;
    sc_out< sc_lv<4> > Layer2_BiasArray_V_WEN_A;
    sc_out< sc_lv<32> > Layer3_weightArray_0_Addr_A;
    sc_out< sc_logic > Layer3_weightArray_0_EN_A;
    sc_out< sc_lv<32> > Layer3_weightArray_0_Din_A;
    sc_in< sc_lv<32> > Layer3_weightArray_0_Dout_A;
    sc_out< sc_lv<4> > Layer3_weightArray_0_WEN_A;
    sc_out< sc_lv<32> > Layer3_weightArray_1_Addr_A;
    sc_out< sc_logic > Layer3_weightArray_1_EN_A;
    sc_out< sc_lv<32> > Layer3_weightArray_1_Din_A;
    sc_in< sc_lv<32> > Layer3_weightArray_1_Dout_A;
    sc_out< sc_lv<4> > Layer3_weightArray_1_WEN_A;
    sc_out< sc_lv<32> > Layer3_weightArray_2_Addr_A;
    sc_out< sc_logic > Layer3_weightArray_2_EN_A;
    sc_out< sc_lv<32> > Layer3_weightArray_2_Din_A;
    sc_in< sc_lv<32> > Layer3_weightArray_2_Dout_A;
    sc_out< sc_lv<4> > Layer3_weightArray_2_WEN_A;
    sc_out< sc_lv<32> > Layer3_weightArray_3_Addr_A;
    sc_out< sc_logic > Layer3_weightArray_3_EN_A;
    sc_out< sc_lv<32> > Layer3_weightArray_3_Din_A;
    sc_in< sc_lv<32> > Layer3_weightArray_3_Dout_A;
    sc_out< sc_lv<4> > Layer3_weightArray_3_WEN_A;
    sc_out< sc_lv<32> > Layer3_Bias_V_Addr_A;
    sc_out< sc_logic > Layer3_Bias_V_EN_A;
    sc_out< sc_lv<32> > Layer3_Bias_V_Din_A;
    sc_in< sc_lv<32> > Layer3_Bias_V_Dout_A;
    sc_out< sc_lv<4> > Layer3_Bias_V_WEN_A;
    sc_out< sc_lv<32> > Layer4_weightArray_V_Addr_A;
    sc_out< sc_logic > Layer4_weightArray_V_EN_A;
    sc_out< sc_lv<32> > Layer4_weightArray_V_Din_A;
    sc_in< sc_lv<32> > Layer4_weightArray_V_Dout_A;
    sc_out< sc_lv<4> > Layer4_weightArray_V_WEN_A;
    sc_out< sc_lv<32> > Layer4_Bias_V_Addr_A;
    sc_out< sc_logic > Layer4_Bias_V_EN_A;
    sc_out< sc_lv<32> > Layer4_Bias_V_Din_A;
    sc_in< sc_lv<32> > Layer4_Bias_V_Dout_A;
    sc_out< sc_lv<4> > Layer4_Bias_V_WEN_A;
    sc_out< sc_lv<10> > dst_V_address0;
    sc_out< sc_logic > dst_V_ce0;
    sc_out< sc_lv<16> > dst_V_d0;
    sc_in< sc_lv<16> > dst_V_q0;
    sc_out< sc_logic > dst_V_we0;
    sc_in< sc_logic > src_V_offset_ap_vld;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const2;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<17> > ap_var_for_const1;


    // Module declarations
    CNN_1D(sc_module_name name);
    SC_HAS_PROCESS(CNN_1D);

    ~CNN_1D();

    sc_trace_file* mVcdFile;

    CNN_1D_Layer3_Int_V* Layer3_Int_V_U;
    CNN_1D_entry11* CNN_1D_entry11_U0;
    CNN_1D_entry142* CNN_1D_entry142_U0;
    Layer1_ReadPadding* Layer1_ReadPadding_U0;
    CNN_1D_Loop_Loop_Con* CNN_1D_Loop_Loop_Con_U0;
    Layer12_Maxpool_read* Layer12_Maxpool_read_U0;
    CNN_1D_Loop_2_proc14* CNN_1D_Loop_2_proc14_U0;
    Layer23_Maxpool_read* Layer23_Maxpool_read_U0;
    CNN_1D_Block_Layer2_s* CNN_1D_Block_Layer2_U0;
    CNN_1D_Loop_Loop_Mul* CNN_1D_Loop_Loop_Mul_U0;
    CNN_1D_Block_prehea* CNN_1D_Block_prehea_U0;
    Layer4_Dense* Layer4_Dense_U0;
    fifo_w8_d1_A* src_V_offset_c2_U;
    fifo_w8_d1_A* src_V_offset_c_U;
    fifo_w18_d210_A* intermediate_0_V_V_U;
    fifo_w18_d210_A* intermediate_1_V_V_U;
    fifo_w18_d210_A* intermediate_2_V_V_U;
    fifo_w18_d210_A* intermediate_3_V_V_U;
    fifo_w18_d210_A* intermediate_4_V_V_U;
    fifo_w18_d210_A* intermediate_5_V_V_U;
    fifo_w18_d210_A* intermediate_6_V_V_U;
    fifo_w18_d210_A* intermediate_7_V_V_U;
    fifo_w18_d210_A* intermediate_8_V_V_U;
    fifo_w18_d210_A* intermediate_9_V_V_U;
    fifo_w8_d7_A* src_V_offset_c74_U;
    fifo_w18_d192_A* maxpool_0_V_V_U;
    fifo_w18_d192_A* maxpool_1_V_V_U;
    fifo_w18_d192_A* maxpool_2_V_V_U;
    fifo_w18_d192_A* maxpool_3_V_V_U;
    fifo_w18_d192_A* maxpool_4_V_V_U;
    fifo_w18_d192_A* maxpool_5_V_V_U;
    fifo_w18_d192_A* maxpool_6_V_V_U;
    fifo_w18_d192_A* maxpool_7_V_V_U;
    fifo_w18_d192_A* maxpool_8_V_V_U;
    fifo_w18_d192_A* maxpool_9_V_V_U;
    fifo_w18_d210_A* Layer1_Int_0_0_V_V_U;
    fifo_w18_d210_A* Layer1_Int_0_1_V_V_U;
    fifo_w18_d210_A* Layer1_Int_0_2_V_V_U;
    fifo_w18_d210_A* Layer1_Int_0_3_V_V_U;
    fifo_w18_d210_A* Layer1_Int_0_4_V_V_U;
    fifo_w18_d210_A* Layer1_Int_0_5_V_V_U;
    fifo_w18_d210_A* Layer1_Int_0_6_V_V_U;
    fifo_w18_d210_A* Layer1_Int_0_7_V_V_U;
    fifo_w18_d210_A* Layer1_Int_0_8_V_V_U;
    fifo_w18_d210_A* Layer1_Int_0_9_V_V_U;
    fifo_w18_d210_A* Layer1_Int_1_0_V_V_U;
    fifo_w18_d210_A* Layer1_Int_1_1_V_V_U;
    fifo_w18_d210_A* Layer1_Int_1_2_V_V_U;
    fifo_w18_d210_A* Layer1_Int_1_3_V_V_U;
    fifo_w18_d210_A* Layer1_Int_1_4_V_V_U;
    fifo_w18_d210_A* Layer1_Int_1_5_V_V_U;
    fifo_w18_d210_A* Layer1_Int_1_6_V_V_U;
    fifo_w18_d210_A* Layer1_Int_1_7_V_V_U;
    fifo_w18_d210_A* Layer1_Int_1_8_V_V_U;
    fifo_w18_d210_A* Layer1_Int_1_9_V_V_U;
    fifo_w18_d210_A* Layer1_Int_2_0_V_V_U;
    fifo_w18_d210_A* Layer1_Int_2_1_V_V_U;
    fifo_w18_d210_A* Layer1_Int_2_2_V_V_U;
    fifo_w18_d210_A* Layer1_Int_2_3_V_V_U;
    fifo_w18_d210_A* Layer1_Int_2_4_V_V_U;
    fifo_w18_d210_A* Layer1_Int_2_5_V_V_U;
    fifo_w18_d210_A* Layer1_Int_2_6_V_V_U;
    fifo_w18_d210_A* Layer1_Int_2_7_V_V_U;
    fifo_w18_d210_A* Layer1_Int_2_8_V_V_U;
    fifo_w18_d210_A* Layer1_Int_2_9_V_V_U;
    fifo_w18_d210_A* Layer1_Int_3_0_V_V_U;
    fifo_w18_d210_A* Layer1_Int_3_1_V_V_U;
    fifo_w18_d210_A* Layer1_Int_3_2_V_V_U;
    fifo_w18_d210_A* Layer1_Int_3_3_V_V_U;
    fifo_w18_d210_A* Layer1_Int_3_4_V_V_U;
    fifo_w18_d210_A* Layer1_Int_3_5_V_V_U;
    fifo_w18_d210_A* Layer1_Int_3_6_V_V_U;
    fifo_w18_d210_A* Layer1_Int_3_7_V_V_U;
    fifo_w18_d210_A* Layer1_Int_3_8_V_V_U;
    fifo_w18_d210_A* Layer1_Int_3_9_V_V_U;
    fifo_w18_d210_A* Layer1_Int_4_0_V_V_U;
    fifo_w18_d210_A* Layer1_Int_4_1_V_V_U;
    fifo_w18_d210_A* Layer1_Int_4_2_V_V_U;
    fifo_w18_d210_A* Layer1_Int_4_3_V_V_U;
    fifo_w18_d210_A* Layer1_Int_4_4_V_V_U;
    fifo_w18_d210_A* Layer1_Int_4_5_V_V_U;
    fifo_w18_d210_A* Layer1_Int_4_6_V_V_U;
    fifo_w18_d210_A* Layer1_Int_4_7_V_V_U;
    fifo_w18_d210_A* Layer1_Int_4_8_V_V_U;
    fifo_w18_d210_A* Layer1_Int_4_9_V_V_U;
    fifo_w18_d210_A* Layer1_Int_5_0_V_V_U;
    fifo_w18_d210_A* Layer1_Int_5_1_V_V_U;
    fifo_w18_d210_A* Layer1_Int_5_2_V_V_U;
    fifo_w18_d210_A* Layer1_Int_5_3_V_V_U;
    fifo_w18_d210_A* Layer1_Int_5_4_V_V_U;
    fifo_w18_d210_A* Layer1_Int_5_5_V_V_U;
    fifo_w18_d210_A* Layer1_Int_5_6_V_V_U;
    fifo_w18_d210_A* Layer1_Int_5_7_V_V_U;
    fifo_w18_d210_A* Layer1_Int_5_8_V_V_U;
    fifo_w18_d210_A* Layer1_Int_5_9_V_V_U;
    fifo_w18_d210_A* Layer1_Int_6_0_V_V_U;
    fifo_w18_d210_A* Layer1_Int_6_1_V_V_U;
    fifo_w18_d210_A* Layer1_Int_6_2_V_V_U;
    fifo_w18_d210_A* Layer1_Int_6_3_V_V_U;
    fifo_w18_d210_A* Layer1_Int_6_4_V_V_U;
    fifo_w18_d210_A* Layer1_Int_6_5_V_V_U;
    fifo_w18_d210_A* Layer1_Int_6_6_V_V_U;
    fifo_w18_d210_A* Layer1_Int_6_7_V_V_U;
    fifo_w18_d210_A* Layer1_Int_6_8_V_V_U;
    fifo_w18_d210_A* Layer1_Int_6_9_V_V_U;
    fifo_w18_d210_A* Layer1_Int_7_0_V_V_U;
    fifo_w18_d210_A* Layer1_Int_7_1_V_V_U;
    fifo_w18_d210_A* Layer1_Int_7_2_V_V_U;
    fifo_w18_d210_A* Layer1_Int_7_3_V_V_U;
    fifo_w18_d210_A* Layer1_Int_7_4_V_V_U;
    fifo_w18_d210_A* Layer1_Int_7_5_V_V_U;
    fifo_w18_d210_A* Layer1_Int_7_6_V_V_U;
    fifo_w18_d210_A* Layer1_Int_7_7_V_V_U;
    fifo_w18_d210_A* Layer1_Int_7_8_V_V_U;
    fifo_w18_d210_A* Layer1_Int_7_9_V_V_U;
    fifo_w18_d210_A* Layer1_Int_8_0_V_V_U;
    fifo_w18_d210_A* Layer1_Int_8_1_V_V_U;
    fifo_w18_d210_A* Layer1_Int_8_2_V_V_U;
    fifo_w18_d210_A* Layer1_Int_8_3_V_V_U;
    fifo_w18_d210_A* Layer1_Int_8_4_V_V_U;
    fifo_w18_d210_A* Layer1_Int_8_5_V_V_U;
    fifo_w18_d210_A* Layer1_Int_8_6_V_V_U;
    fifo_w18_d210_A* Layer1_Int_8_7_V_V_U;
    fifo_w18_d210_A* Layer1_Int_8_8_V_V_U;
    fifo_w18_d210_A* Layer1_Int_8_9_V_V_U;
    fifo_w18_d210_A* Layer1_Int_9_0_V_V_U;
    fifo_w18_d210_A* Layer1_Int_9_1_V_V_U;
    fifo_w18_d210_A* Layer1_Int_9_2_V_V_U;
    fifo_w18_d210_A* Layer1_Int_9_3_V_V_U;
    fifo_w18_d210_A* Layer1_Int_9_4_V_V_U;
    fifo_w18_d210_A* Layer1_Int_9_5_V_V_U;
    fifo_w18_d210_A* Layer1_Int_9_6_V_V_U;
    fifo_w18_d210_A* Layer1_Int_9_7_V_V_U;
    fifo_w18_d210_A* Layer1_Int_9_8_V_V_U;
    fifo_w18_d210_A* Layer1_Int_9_9_V_V_U;
    fifo_w18_d104_A* Conv2_Inter_0_V_V_U;
    fifo_w18_d104_A* Conv2_Inter_1_V_V_U;
    fifo_w18_d104_A* Conv2_Inter_2_V_V_U;
    fifo_w18_d104_A* Conv2_Inter_3_V_V_U;
    fifo_w18_d104_A* Conv2_Inter_4_V_V_U;
    fifo_w18_d104_A* Conv2_Inter_5_V_V_U;
    fifo_w18_d104_A* Conv2_Inter_6_V_V_U;
    fifo_w18_d104_A* Conv2_Inter_7_V_V_U;
    fifo_w18_d104_A* Conv2_Inter_8_V_V_U;
    fifo_w18_d104_A* Conv2_Inter_9_V_V_U;
    fifo_w18_d104_A* Layer2_Int_V_U;
    fifo_w18_d5_A* sum_0_V_loc_c_U;
    fifo_w18_d5_A* sum_1_V_loc_c_U;
    fifo_w18_d5_A* sum_2_V_loc_c_U;
    fifo_w18_d5_A* sum_3_V_loc_c_U;
    fifo_w18_d5_A* sum_4_V_loc_c_U;
    fifo_w18_d5_A* sum_5_V_loc_c_U;
    fifo_w18_d5_A* sum_6_V_loc_c_U;
    fifo_w18_d5_A* sum_7_V_loc_c_U;
    fifo_w18_d5_A* sum_8_V_loc_c_U;
    fifo_w18_d5_A* sum_9_V_loc_c_U;
    fifo_w18_d5_A* sum_10_V_loc_c_U;
    fifo_w18_d5_A* sum_11_V_loc_c_U;
    fifo_w18_d5_A* sum_12_V_loc_c_U;
    fifo_w18_d5_A* sum_13_V_loc_c_U;
    fifo_w18_d5_A* sum_14_V_loc_c_U;
    fifo_w18_d5_A* sum_15_V_loc_c_U;
    fifo_w18_d5_A* sum_16_V_loc_c_U;
    fifo_w18_d5_A* sum_17_V_loc_c_U;
    fifo_w18_d5_A* sum_18_V_loc_c_U;
    fifo_w18_d5_A* sum_19_V_loc_c_U;
    fifo_w18_d5_A* sum_20_V_loc_c_U;
    fifo_w18_d5_A* sum_21_V_loc_c_U;
    fifo_w18_d5_A* sum_22_V_loc_c_U;
    fifo_w18_d5_A* sum_23_V_loc_c_U;
    fifo_w18_d5_A* sum_24_V_loc_c_U;
    fifo_w18_d5_A* sum_25_V_loc_c_U;
    fifo_w18_d5_A* sum_26_V_loc_c_U;
    fifo_w18_d5_A* sum_27_V_loc_c_U;
    fifo_w18_d5_A* sum_28_V_loc_c_U;
    fifo_w18_d5_A* sum_29_V_loc_c_U;
    fifo_w18_d5_A* sum_30_V_loc_c_U;
    fifo_w18_d5_A* sum_31_V_loc_c_U;
    fifo_w18_d5_A* sum_32_V_loc_c_U;
    fifo_w18_d5_A* sum_33_V_loc_c_U;
    fifo_w18_d5_A* sum_34_V_loc_c_U;
    fifo_w18_d5_A* sum_35_V_loc_c_U;
    fifo_w18_d5_A* sum_36_V_loc_c_U;
    fifo_w18_d5_A* sum_37_V_loc_c_U;
    fifo_w18_d5_A* sum_38_V_loc_c_U;
    fifo_w18_d5_A* sum_39_V_loc_c_U;
    fifo_w18_d5_A* sum_40_V_loc_c_U;
    fifo_w18_d5_A* sum_41_V_loc_c_U;
    fifo_w18_d5_A* sum_42_V_loc_c_U;
    fifo_w18_d5_A* sum_43_V_loc_c_U;
    fifo_w18_d5_A* sum_44_V_loc_c_U;
    fifo_w18_d5_A* sum_45_V_loc_c_U;
    fifo_w18_d5_A* sum_46_V_loc_c_U;
    fifo_w18_d5_A* sum_47_V_loc_c_U;
    fifo_w18_d5_A* sum_48_V_loc_c_U;
    fifo_w18_d5_A* sum_49_V_loc_c_U;
    fifo_w18_d5_A* sum_50_V_loc_c_U;
    fifo_w18_d5_A* sum_51_V_loc_c_U;
    fifo_w18_d5_A* sum_52_V_loc_c_U;
    fifo_w18_d5_A* sum_53_V_loc_c_U;
    fifo_w18_d5_A* sum_54_V_loc_c_U;
    fifo_w18_d5_A* sum_55_V_loc_c_U;
    fifo_w18_d5_A* sum_56_V_loc_c_U;
    fifo_w18_d5_A* sum_57_V_loc_c_U;
    fifo_w18_d5_A* sum_58_V_loc_c_U;
    fifo_w18_d5_A* sum_59_V_loc_c_U;
    fifo_w18_d2_A* sum_V_59_loc_channel_U;
    fifo_w18_d2_A* sum_V_58_loc_channel_U;
    fifo_w18_d2_A* sum_V_57_loc_channel_U;
    fifo_w18_d2_A* sum_V_56_loc_channel_U;
    fifo_w18_d2_A* sum_V_55_loc_channel_U;
    fifo_w18_d2_A* sum_V_54_loc_channel_U;
    fifo_w18_d2_A* sum_V_53_loc_channel_U;
    fifo_w18_d2_A* sum_V_52_loc_channel_U;
    fifo_w18_d2_A* sum_V_51_loc_channel_U;
    fifo_w18_d2_A* sum_V_50_loc_channel_U;
    fifo_w18_d2_A* sum_V_49_loc_channel_U;
    fifo_w18_d2_A* sum_V_48_loc_channel_U;
    fifo_w18_d2_A* sum_V_47_loc_channel_U;
    fifo_w18_d2_A* sum_V_46_loc_channel_U;
    fifo_w18_d2_A* sum_V_45_loc_channel_U;
    fifo_w18_d2_A* sum_V_44_loc_channel_U;
    fifo_w18_d2_A* sum_V_43_loc_channel_U;
    fifo_w18_d2_A* sum_V_42_loc_channel_U;
    fifo_w18_d2_A* sum_V_41_loc_channel_U;
    fifo_w18_d2_A* sum_V_40_loc_channel_U;
    fifo_w18_d2_A* sum_V_39_loc_channel_U;
    fifo_w18_d2_A* sum_V_38_loc_channel_U;
    fifo_w18_d2_A* sum_V_37_loc_channel_U;
    fifo_w18_d2_A* sum_V_36_loc_channel_U;
    fifo_w18_d2_A* sum_V_35_loc_channel_U;
    fifo_w18_d2_A* sum_V_34_loc_channel_U;
    fifo_w18_d2_A* sum_V_33_loc_channel_U;
    fifo_w18_d2_A* sum_V_32_loc_channel_U;
    fifo_w18_d2_A* sum_V_31_loc_channel_U;
    fifo_w18_d2_A* sum_V_30_loc_channel_U;
    fifo_w18_d2_A* sum_V_29_loc_channel_U;
    fifo_w18_d2_A* sum_V_28_loc_channel_U;
    fifo_w18_d2_A* sum_V_27_loc_channel_U;
    fifo_w18_d2_A* sum_V_26_loc_channel_U;
    fifo_w18_d2_A* sum_V_25_loc_channel_U;
    fifo_w18_d2_A* sum_V_24_loc_channel_U;
    fifo_w18_d2_A* sum_V_23_loc_channel_U;
    fifo_w18_d2_A* sum_V_22_loc_channel_U;
    fifo_w18_d2_A* sum_V_21_loc_channel_U;
    fifo_w18_d2_A* sum_V_20_loc_channel_U;
    fifo_w18_d2_A* sum_V_19_loc_channel_U;
    fifo_w18_d2_A* sum_V_18_loc_channel_U;
    fifo_w18_d2_A* sum_V_17_loc_channel_U;
    fifo_w18_d2_A* sum_V_16_loc_channel_U;
    fifo_w18_d2_A* sum_V_15_loc_channel_U;
    fifo_w18_d2_A* sum_V_14_loc_channel_U;
    fifo_w18_d2_A* sum_V_13_loc_channel_U;
    fifo_w18_d2_A* sum_V_12_loc_channel_U;
    fifo_w18_d2_A* sum_V_11_loc_channel_U;
    fifo_w18_d2_A* sum_V_10_loc_channel_U;
    fifo_w18_d2_A* sum_V_9_loc_channel_U;
    fifo_w18_d2_A* sum_V_8_loc_channel_U;
    fifo_w18_d2_A* sum_V_7_loc_channel_U;
    fifo_w18_d2_A* sum_V_6_loc_channel_U;
    fifo_w18_d2_A* sum_V_5_loc_channel_U;
    fifo_w18_d2_A* sum_V_4_loc_channel_U;
    fifo_w18_d2_A* sum_V_3_loc_channel_U;
    fifo_w18_d2_A* sum_V_2_loc_channel_U;
    fifo_w18_d2_A* sum_V_1_loc_channel_U;
    fifo_w18_d2_A* sum_V_0_loc_channel_U;
    fifo_w17_d2_A* sum_V_0_cast_loc_cha_U;
    fifo_w17_d2_A* sum_V_1_cast_loc_cha_U;
    fifo_w17_d2_A* sum_V_2_cast_loc_cha_U;
    fifo_w17_d2_A* sum_V_3_cast_loc_cha_U;
    fifo_w17_d2_A* sum_V_4_cast_loc_cha_U;
    fifo_w17_d2_A* sum_V_5_cast_loc_cha_U;
    fifo_w17_d2_A* sum_V_6_cast_loc_cha_U;
    fifo_w17_d2_A* sum_V_7_cast_loc_cha_U;
    fifo_w17_d2_A* sum_V_8_cast_loc_cha_U;
    fifo_w17_d2_A* sum_V_9_cast_loc_cha_U;
    fifo_w17_d2_A* sum_V_10_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_11_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_12_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_13_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_14_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_15_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_16_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_17_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_18_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_19_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_20_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_21_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_22_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_23_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_24_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_25_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_26_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_27_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_28_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_29_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_30_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_31_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_32_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_33_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_34_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_35_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_36_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_37_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_38_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_39_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_40_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_41_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_42_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_43_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_44_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_45_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_46_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_47_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_48_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_49_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_50_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_51_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_52_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_53_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_54_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_55_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_56_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_57_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_58_cast_loc_ch_U;
    fifo_w17_d2_A* sum_V_59_cast_loc_ch_U;
    start_for_CNN_1D_jbC* start_for_CNN_1D_jbC_U;
    start_for_Layer12kbM* start_for_Layer12kbM_U;
    start_for_Layer23lbW* start_for_Layer23lbW_U;
    sc_signal< sc_lv<17> > Layer3_Int_V_i_q0;
    sc_signal< sc_lv<17> > Layer3_Int_V_t_q0;
    sc_signal< sc_logic > CNN_1D_entry11_U0_ap_start;
    sc_signal< sc_logic > CNN_1D_entry11_U0_ap_done;
    sc_signal< sc_logic > CNN_1D_entry11_U0_ap_continue;
    sc_signal< sc_logic > CNN_1D_entry11_U0_ap_idle;
    sc_signal< sc_logic > CNN_1D_entry11_U0_ap_ready;
    sc_signal< sc_logic > CNN_1D_entry11_U0_start_out;
    sc_signal< sc_logic > CNN_1D_entry11_U0_start_write;
    sc_signal< sc_lv<8> > CNN_1D_entry11_U0_src_V_offset_out_din;
    sc_signal< sc_logic > CNN_1D_entry11_U0_src_V_offset_out_write;
    sc_signal< sc_logic > CNN_1D_entry142_U0_ap_start;
    sc_signal< sc_logic > CNN_1D_entry142_U0_ap_done;
    sc_signal< sc_logic > CNN_1D_entry142_U0_ap_continue;
    sc_signal< sc_logic > CNN_1D_entry142_U0_ap_idle;
    sc_signal< sc_logic > CNN_1D_entry142_U0_ap_ready;
    sc_signal< sc_logic > CNN_1D_entry142_U0_src_V_offset_read;
    sc_signal< sc_lv<8> > CNN_1D_entry142_U0_src_V_offset_out_din;
    sc_signal< sc_logic > CNN_1D_entry142_U0_src_V_offset_out_write;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_ap_start;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_ap_done;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_ap_continue;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_ap_idle;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_ap_ready;
    sc_signal< sc_lv<16> > Layer1_ReadPadding_U0_src_V_address0;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_src_V_ce0;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_src_V_offset_read;
    sc_signal< sc_lv<18> > Layer1_ReadPadding_U0_dst_0_V_V_din;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_dst_0_V_V_write;
    sc_signal< sc_lv<18> > Layer1_ReadPadding_U0_dst_1_V_V_din;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_dst_1_V_V_write;
    sc_signal< sc_lv<18> > Layer1_ReadPadding_U0_dst_2_V_V_din;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_dst_2_V_V_write;
    sc_signal< sc_lv<18> > Layer1_ReadPadding_U0_dst_3_V_V_din;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_dst_3_V_V_write;
    sc_signal< sc_lv<18> > Layer1_ReadPadding_U0_dst_4_V_V_din;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_dst_4_V_V_write;
    sc_signal< sc_lv<18> > Layer1_ReadPadding_U0_dst_5_V_V_din;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_dst_5_V_V_write;
    sc_signal< sc_lv<18> > Layer1_ReadPadding_U0_dst_6_V_V_din;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_dst_6_V_V_write;
    sc_signal< sc_lv<18> > Layer1_ReadPadding_U0_dst_7_V_V_din;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_dst_7_V_V_write;
    sc_signal< sc_lv<18> > Layer1_ReadPadding_U0_dst_8_V_V_din;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_dst_8_V_V_write;
    sc_signal< sc_lv<18> > Layer1_ReadPadding_U0_dst_9_V_V_din;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_dst_9_V_V_write;
    sc_signal< sc_lv<8> > Layer1_ReadPadding_U0_src_V_offset_out_din;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_src_V_offset_out_write;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_ap_start;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_ap_done;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_ap_continue;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_ap_idle;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_ap_ready;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_start_out;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_start_write;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_intermediate_0_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_intermediate_1_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_intermediate_2_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_intermediate_3_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_intermediate_4_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_intermediate_5_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_intermediate_6_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_intermediate_7_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_intermediate_8_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_intermediate_9_V_V_read;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Con_U0_maxpool_0_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_maxpool_0_V_V_write;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Con_U0_maxpool_1_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_maxpool_1_V_V_write;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Con_U0_maxpool_2_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_maxpool_2_V_V_write;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Con_U0_maxpool_3_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_maxpool_3_V_V_write;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Con_U0_maxpool_4_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_maxpool_4_V_V_write;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Con_U0_maxpool_5_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_maxpool_5_V_V_write;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Con_U0_maxpool_6_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_maxpool_6_V_V_write;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Con_U0_maxpool_7_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_maxpool_7_V_V_write;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Con_U0_maxpool_8_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_maxpool_8_V_V_write;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Con_U0_maxpool_9_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_maxpool_9_V_V_write;
    sc_signal< sc_lv<32> > CNN_1D_Loop_Loop_Con_U0_Layer1_BiasArray_V_Addr_A;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_Layer1_BiasArray_V_EN_A;
    sc_signal< sc_lv<4> > CNN_1D_Loop_Loop_Con_U0_Layer1_BiasArray_V_WEN_A;
    sc_signal< sc_lv<32> > CNN_1D_Loop_Loop_Con_U0_Layer1_BiasArray_V_Din_A;
    sc_signal< sc_lv<32> > CNN_1D_Loop_Loop_Con_U0_Layer1_WeightArray_V_Addr_A;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Con_U0_Layer1_WeightArray_V_EN_A;
    sc_signal< sc_lv<4> > CNN_1D_Loop_Loop_Con_U0_Layer1_WeightArray_V_WEN_A;
    sc_signal< sc_lv<32> > CNN_1D_Loop_Loop_Con_U0_Layer1_WeightArray_V_Din_A;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_ap_start;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_ap_done;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_ap_continue;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_ap_idle;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_ap_ready;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_src_0_V_V_read;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_src_1_V_V_read;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_src_2_V_V_read;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_src_3_V_V_read;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_src_4_V_V_read;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_src_5_V_V_read;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_src_6_V_V_read;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_src_7_V_V_read;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_src_8_V_V_read;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_src_9_V_V_read;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_0_0_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_0_0_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_0_1_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_0_1_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_0_2_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_0_2_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_0_3_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_0_3_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_0_4_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_0_4_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_0_5_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_0_5_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_0_6_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_0_6_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_0_7_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_0_7_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_0_8_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_0_8_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_0_9_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_0_9_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_1_0_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_1_0_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_1_1_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_1_1_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_1_2_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_1_2_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_1_3_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_1_3_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_1_4_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_1_4_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_1_5_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_1_5_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_1_6_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_1_6_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_1_7_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_1_7_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_1_8_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_1_8_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_1_9_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_1_9_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_2_0_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_2_0_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_2_1_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_2_1_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_2_2_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_2_2_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_2_3_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_2_3_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_2_4_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_2_4_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_2_5_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_2_5_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_2_6_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_2_6_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_2_7_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_2_7_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_2_8_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_2_8_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_2_9_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_2_9_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_3_0_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_3_0_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_3_1_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_3_1_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_3_2_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_3_2_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_3_3_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_3_3_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_3_4_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_3_4_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_3_5_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_3_5_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_3_6_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_3_6_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_3_7_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_3_7_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_3_8_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_3_8_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_3_9_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_3_9_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_4_0_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_4_0_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_4_1_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_4_1_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_4_2_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_4_2_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_4_3_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_4_3_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_4_4_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_4_4_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_4_5_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_4_5_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_4_6_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_4_6_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_4_7_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_4_7_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_4_8_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_4_8_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_4_9_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_4_9_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_5_0_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_5_0_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_5_1_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_5_1_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_5_2_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_5_2_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_5_3_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_5_3_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_5_4_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_5_4_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_5_5_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_5_5_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_5_6_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_5_6_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_5_7_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_5_7_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_5_8_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_5_8_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_5_9_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_5_9_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_6_0_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_6_0_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_6_1_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_6_1_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_6_2_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_6_2_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_6_3_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_6_3_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_6_4_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_6_4_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_6_5_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_6_5_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_6_6_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_6_6_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_6_7_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_6_7_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_6_8_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_6_8_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_6_9_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_6_9_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_7_0_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_7_0_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_7_1_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_7_1_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_7_2_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_7_2_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_7_3_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_7_3_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_7_4_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_7_4_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_7_5_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_7_5_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_7_6_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_7_6_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_7_7_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_7_7_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_7_8_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_7_8_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_7_9_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_7_9_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_8_0_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_8_0_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_8_1_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_8_1_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_8_2_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_8_2_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_8_3_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_8_3_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_8_4_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_8_4_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_8_5_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_8_5_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_8_6_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_8_6_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_8_7_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_8_7_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_8_8_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_8_8_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_8_9_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_8_9_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_9_0_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_9_0_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_9_1_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_9_1_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_9_2_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_9_2_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_9_3_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_9_3_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_9_4_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_9_4_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_9_5_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_9_5_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_9_6_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_9_6_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_9_7_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_9_7_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_9_8_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_9_8_V_V_write;
    sc_signal< sc_lv<18> > Layer12_Maxpool_read_U0_dst_9_9_V_V_din;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_dst_9_9_V_V_write;
    sc_signal< sc_lv<32> > Layer12_Maxpool_read_U0_saveValueLayer1_V_Addr_A;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_saveValueLayer1_V_EN_A;
    sc_signal< sc_lv<4> > Layer12_Maxpool_read_U0_saveValueLayer1_V_WEN_A;
    sc_signal< sc_lv<32> > Layer12_Maxpool_read_U0_saveValueLayer1_V_Din_A;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_ap_start;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_ap_done;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_ap_continue;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_ap_idle;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_ap_ready;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_start_out;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_start_write;
    sc_signal< sc_lv<32> > CNN_1D_Loop_2_proc14_U0_Layer2_BiasArray_V_Addr_A;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer2_BiasArray_V_EN_A;
    sc_signal< sc_lv<4> > CNN_1D_Loop_2_proc14_U0_Layer2_BiasArray_V_WEN_A;
    sc_signal< sc_lv<32> > CNN_1D_Loop_2_proc14_U0_Layer2_BiasArray_V_Din_A;
    sc_signal< sc_lv<32> > CNN_1D_Loop_2_proc14_U0_Layer2_WeightMatrix_V_Addr_A;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer2_WeightMatrix_V_EN_A;
    sc_signal< sc_lv<4> > CNN_1D_Loop_2_proc14_U0_Layer2_WeightMatrix_V_WEN_A;
    sc_signal< sc_lv<32> > CNN_1D_Loop_2_proc14_U0_Layer2_WeightMatrix_V_Din_A;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_9_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_8_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_7_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_6_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_5_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_4_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_3_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_2_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_1_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_0_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_0_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_0_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_0_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_0_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_0_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_0_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_0_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_0_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_0_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_1_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_1_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_1_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_1_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_1_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_1_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_1_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_1_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_1_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_2_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_2_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_2_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_2_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_2_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_2_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_2_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_2_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_2_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_3_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_3_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_3_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_3_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_3_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_3_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_3_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_3_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_3_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_4_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_4_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_4_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_4_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_4_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_4_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_4_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_4_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_4_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_5_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_5_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_5_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_5_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_5_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_5_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_5_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_5_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_5_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_6_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_6_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_6_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_6_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_6_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_6_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_6_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_6_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_6_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_7_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_7_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_7_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_7_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_7_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_7_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_7_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_7_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_7_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_8_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_8_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_8_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_8_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_8_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_8_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_8_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_8_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_8_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_9_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_9_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_9_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_9_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_9_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_9_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_9_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_9_V_V_read;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_9_V_V_read;
    sc_signal< sc_lv<18> > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_0_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_0_V_V_write;
    sc_signal< sc_lv<18> > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_1_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_1_V_V_write;
    sc_signal< sc_lv<18> > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_2_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_2_V_V_write;
    sc_signal< sc_lv<18> > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_3_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_3_V_V_write;
    sc_signal< sc_lv<18> > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_4_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_4_V_V_write;
    sc_signal< sc_lv<18> > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_5_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_5_V_V_write;
    sc_signal< sc_lv<18> > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_6_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_6_V_V_write;
    sc_signal< sc_lv<18> > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_7_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_7_V_V_write;
    sc_signal< sc_lv<18> > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_8_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_8_V_V_write;
    sc_signal< sc_lv<18> > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_9_V_V_din;
    sc_signal< sc_logic > CNN_1D_Loop_2_proc14_U0_Conv2_Inter_9_V_V_write;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_ap_start;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_ap_done;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_ap_continue;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_ap_idle;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_ap_ready;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_src_0_V_V_read;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_src_1_V_V_read;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_src_2_V_V_read;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_src_3_V_V_read;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_src_4_V_V_read;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_src_5_V_V_read;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_src_6_V_V_read;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_src_7_V_V_read;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_src_8_V_V_read;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_src_9_V_V_read;
    sc_signal< sc_lv<32> > Layer23_Maxpool_read_U0_saveValueLayer2_V_Addr_A;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_saveValueLayer2_V_EN_A;
    sc_signal< sc_lv<4> > Layer23_Maxpool_read_U0_saveValueLayer2_V_WEN_A;
    sc_signal< sc_lv<32> > Layer23_Maxpool_read_U0_saveValueLayer2_V_Din_A;
    sc_signal< sc_lv<18> > Layer23_Maxpool_read_U0_dst_V_din;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_dst_V_write;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_ap_start;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_ap_done;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_ap_continue;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_ap_idle;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_ap_ready;
    sc_signal< sc_lv<32> > CNN_1D_Block_Layer2_U0_Layer3_Bias_V_Addr_A;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_Layer3_Bias_V_EN_A;
    sc_signal< sc_lv<4> > CNN_1D_Block_Layer2_U0_Layer3_Bias_V_WEN_A;
    sc_signal< sc_lv<32> > CNN_1D_Block_Layer2_U0_Layer3_Bias_V_Din_A;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_0_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_0_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_1_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_1_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_2_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_2_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_3_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_3_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_4_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_4_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_5_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_5_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_6_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_6_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_7_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_7_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_8_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_8_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_9_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_9_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_10_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_10_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_11_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_11_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_12_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_12_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_13_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_13_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_14_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_14_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_15_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_15_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_16_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_16_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_17_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_17_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_18_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_18_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_19_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_19_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_20_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_20_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_21_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_21_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_22_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_22_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_23_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_23_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_24_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_24_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_25_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_25_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_26_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_26_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_27_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_27_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_28_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_28_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_29_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_29_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_30_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_30_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_31_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_31_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_32_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_32_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_33_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_33_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_34_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_34_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_35_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_35_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_36_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_36_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_37_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_37_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_38_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_38_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_39_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_39_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_40_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_40_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_41_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_41_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_42_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_42_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_43_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_43_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_44_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_44_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_45_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_45_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_46_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_46_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_47_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_47_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_48_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_48_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_49_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_49_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_50_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_50_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_51_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_51_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_52_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_52_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_53_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_53_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_54_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_54_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_55_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_55_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_56_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_56_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_57_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_57_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_58_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_58_V_out_out_write;
    sc_signal< sc_lv<18> > CNN_1D_Block_Layer2_U0_sum_59_V_out_out_din;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_sum_59_V_out_out_write;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_ap_start;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_ap_done;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_ap_continue;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_ap_idle;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_ap_ready;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_59_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_58_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_57_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_56_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_55_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_54_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_53_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_52_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_51_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_50_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_49_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_48_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_47_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_46_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_45_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_44_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_43_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_42_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_41_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_40_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_39_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_38_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_37_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_36_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_35_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_34_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_33_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_32_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_31_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_30_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_29_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_28_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_27_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_26_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_25_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_24_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_23_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_22_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_21_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_20_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_19_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_18_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_17_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_16_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_15_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_14_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_13_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_12_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_11_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_10_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_9_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_8_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_7_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_6_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_5_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_4_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_3_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_2_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_1_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_sum_0_V_loc_read;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_Layer2_Int_V_read;
    sc_signal< sc_lv<32> > CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_0_V_Addr_A;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_0_V_EN_A;
    sc_signal< sc_lv<4> > CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_0_V_WEN_A;
    sc_signal< sc_lv<32> > CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_0_V_Din_A;
    sc_signal< sc_lv<32> > CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_1_V_Addr_A;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_1_V_EN_A;
    sc_signal< sc_lv<4> > CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_1_V_WEN_A;
    sc_signal< sc_lv<32> > CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_1_V_Din_A;
    sc_signal< sc_lv<32> > CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_2_V_Addr_A;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_2_V_EN_A;
    sc_signal< sc_lv<4> > CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_2_V_WEN_A;
    sc_signal< sc_lv<32> > CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_2_V_Din_A;
    sc_signal< sc_lv<32> > CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_3_V_Addr_A;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_3_V_EN_A;
    sc_signal< sc_lv<4> > CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_3_V_WEN_A;
    sc_signal< sc_lv<32> > CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_3_V_Din_A;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_0;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_1;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_2;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_3;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_4;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_5;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_6;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_7;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_8;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_9;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_10;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_11;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_12;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_13;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_14;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_15;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_16;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_17;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_18;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_19;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_20;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_21;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_22;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_23;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_24;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_25;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_26;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_27;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_28;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_29;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_30;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_31;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_32;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_33;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_34;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_35;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_36;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_37;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_38;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_39;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_40;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_41;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_42;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_43;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_44;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_45;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_46;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_47;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_48;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_49;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_50;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_51;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_52;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_53;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_54;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_55;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_56;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_57;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_58;
    sc_signal< sc_lv<18> > CNN_1D_Loop_Loop_Mul_U0_ap_return_59;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_60;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_61;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_62;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_63;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_64;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_65;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_66;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_67;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_68;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_69;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_70;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_71;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_72;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_73;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_74;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_75;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_76;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_77;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_78;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_79;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_80;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_81;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_82;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_83;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_84;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_85;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_86;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_87;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_88;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_89;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_90;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_91;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_92;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_93;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_94;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_95;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_96;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_97;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_98;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_99;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_100;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_101;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_102;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_103;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_104;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_105;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_106;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_107;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_108;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_109;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_110;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_111;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_112;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_113;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_114;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_115;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_116;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_117;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_118;
    sc_signal< sc_lv<17> > CNN_1D_Loop_Loop_Mul_U0_ap_return_119;
    sc_signal< sc_logic > ap_channel_done_sum_V_59_cast_loc_ch;
    sc_signal< sc_logic > sum_V_59_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_59_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_59_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_58_cast_loc_ch;
    sc_signal< sc_logic > sum_V_58_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_58_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_58_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_57_cast_loc_ch;
    sc_signal< sc_logic > sum_V_57_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_57_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_57_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_56_cast_loc_ch;
    sc_signal< sc_logic > sum_V_56_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_56_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_56_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_55_cast_loc_ch;
    sc_signal< sc_logic > sum_V_55_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_55_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_55_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_54_cast_loc_ch;
    sc_signal< sc_logic > sum_V_54_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_54_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_54_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_53_cast_loc_ch;
    sc_signal< sc_logic > sum_V_53_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_53_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_53_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_52_cast_loc_ch;
    sc_signal< sc_logic > sum_V_52_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_52_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_52_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_51_cast_loc_ch;
    sc_signal< sc_logic > sum_V_51_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_51_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_51_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_50_cast_loc_ch;
    sc_signal< sc_logic > sum_V_50_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_50_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_50_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_49_cast_loc_ch;
    sc_signal< sc_logic > sum_V_49_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_49_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_49_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_48_cast_loc_ch;
    sc_signal< sc_logic > sum_V_48_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_48_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_48_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_47_cast_loc_ch;
    sc_signal< sc_logic > sum_V_47_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_47_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_47_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_46_cast_loc_ch;
    sc_signal< sc_logic > sum_V_46_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_46_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_46_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_45_cast_loc_ch;
    sc_signal< sc_logic > sum_V_45_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_45_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_45_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_44_cast_loc_ch;
    sc_signal< sc_logic > sum_V_44_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_44_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_44_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_43_cast_loc_ch;
    sc_signal< sc_logic > sum_V_43_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_43_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_43_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_42_cast_loc_ch;
    sc_signal< sc_logic > sum_V_42_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_42_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_42_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_41_cast_loc_ch;
    sc_signal< sc_logic > sum_V_41_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_41_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_41_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_40_cast_loc_ch;
    sc_signal< sc_logic > sum_V_40_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_40_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_40_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_39_cast_loc_ch;
    sc_signal< sc_logic > sum_V_39_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_39_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_39_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_38_cast_loc_ch;
    sc_signal< sc_logic > sum_V_38_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_38_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_38_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_37_cast_loc_ch;
    sc_signal< sc_logic > sum_V_37_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_37_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_37_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_36_cast_loc_ch;
    sc_signal< sc_logic > sum_V_36_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_36_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_36_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_35_cast_loc_ch;
    sc_signal< sc_logic > sum_V_35_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_35_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_35_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_34_cast_loc_ch;
    sc_signal< sc_logic > sum_V_34_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_34_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_34_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_33_cast_loc_ch;
    sc_signal< sc_logic > sum_V_33_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_33_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_33_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_32_cast_loc_ch;
    sc_signal< sc_logic > sum_V_32_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_32_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_32_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_31_cast_loc_ch;
    sc_signal< sc_logic > sum_V_31_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_31_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_31_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_30_cast_loc_ch;
    sc_signal< sc_logic > sum_V_30_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_30_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_30_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_29_cast_loc_ch;
    sc_signal< sc_logic > sum_V_29_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_29_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_29_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_28_cast_loc_ch;
    sc_signal< sc_logic > sum_V_28_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_28_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_28_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_27_cast_loc_ch;
    sc_signal< sc_logic > sum_V_27_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_27_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_27_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_26_cast_loc_ch;
    sc_signal< sc_logic > sum_V_26_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_26_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_26_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_25_cast_loc_ch;
    sc_signal< sc_logic > sum_V_25_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_25_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_25_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_24_cast_loc_ch;
    sc_signal< sc_logic > sum_V_24_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_24_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_24_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_23_cast_loc_ch;
    sc_signal< sc_logic > sum_V_23_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_23_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_23_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_22_cast_loc_ch;
    sc_signal< sc_logic > sum_V_22_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_22_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_22_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_21_cast_loc_ch;
    sc_signal< sc_logic > sum_V_21_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_21_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_21_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_20_cast_loc_ch;
    sc_signal< sc_logic > sum_V_20_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_20_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_20_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_19_cast_loc_ch;
    sc_signal< sc_logic > sum_V_19_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_19_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_19_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_18_cast_loc_ch;
    sc_signal< sc_logic > sum_V_18_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_18_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_18_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_17_cast_loc_ch;
    sc_signal< sc_logic > sum_V_17_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_17_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_17_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_16_cast_loc_ch;
    sc_signal< sc_logic > sum_V_16_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_16_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_16_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_15_cast_loc_ch;
    sc_signal< sc_logic > sum_V_15_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_15_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_15_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_14_cast_loc_ch;
    sc_signal< sc_logic > sum_V_14_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_14_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_14_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_13_cast_loc_ch;
    sc_signal< sc_logic > sum_V_13_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_13_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_13_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_12_cast_loc_ch;
    sc_signal< sc_logic > sum_V_12_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_12_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_12_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_11_cast_loc_ch;
    sc_signal< sc_logic > sum_V_11_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_11_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_11_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_10_cast_loc_ch;
    sc_signal< sc_logic > sum_V_10_cast_loc_ch_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_10_cast_loc_ch;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_10_cast_loc_ch;
    sc_signal< sc_logic > ap_channel_done_sum_V_9_cast_loc_cha;
    sc_signal< sc_logic > sum_V_9_cast_loc_cha_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_9_cast_loc_cha;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_9_cast_loc_cha;
    sc_signal< sc_logic > ap_channel_done_sum_V_8_cast_loc_cha;
    sc_signal< sc_logic > sum_V_8_cast_loc_cha_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_8_cast_loc_cha;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_8_cast_loc_cha;
    sc_signal< sc_logic > ap_channel_done_sum_V_7_cast_loc_cha;
    sc_signal< sc_logic > sum_V_7_cast_loc_cha_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_7_cast_loc_cha;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_7_cast_loc_cha;
    sc_signal< sc_logic > ap_channel_done_sum_V_6_cast_loc_cha;
    sc_signal< sc_logic > sum_V_6_cast_loc_cha_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_6_cast_loc_cha;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_6_cast_loc_cha;
    sc_signal< sc_logic > ap_channel_done_sum_V_5_cast_loc_cha;
    sc_signal< sc_logic > sum_V_5_cast_loc_cha_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_5_cast_loc_cha;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_5_cast_loc_cha;
    sc_signal< sc_logic > ap_channel_done_sum_V_4_cast_loc_cha;
    sc_signal< sc_logic > sum_V_4_cast_loc_cha_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_4_cast_loc_cha;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_4_cast_loc_cha;
    sc_signal< sc_logic > ap_channel_done_sum_V_3_cast_loc_cha;
    sc_signal< sc_logic > sum_V_3_cast_loc_cha_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_3_cast_loc_cha;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_3_cast_loc_cha;
    sc_signal< sc_logic > ap_channel_done_sum_V_2_cast_loc_cha;
    sc_signal< sc_logic > sum_V_2_cast_loc_cha_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_2_cast_loc_cha;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_2_cast_loc_cha;
    sc_signal< sc_logic > ap_channel_done_sum_V_1_cast_loc_cha;
    sc_signal< sc_logic > sum_V_1_cast_loc_cha_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_1_cast_loc_cha;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_1_cast_loc_cha;
    sc_signal< sc_logic > ap_channel_done_sum_V_0_cast_loc_cha;
    sc_signal< sc_logic > sum_V_0_cast_loc_cha_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_0_cast_loc_cha;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_0_cast_loc_cha;
    sc_signal< sc_logic > ap_channel_done_sum_V_0_loc_channel;
    sc_signal< sc_logic > sum_V_0_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_0_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_0_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_1_loc_channel;
    sc_signal< sc_logic > sum_V_1_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_1_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_1_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_2_loc_channel;
    sc_signal< sc_logic > sum_V_2_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_2_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_2_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_3_loc_channel;
    sc_signal< sc_logic > sum_V_3_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_3_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_3_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_4_loc_channel;
    sc_signal< sc_logic > sum_V_4_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_4_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_4_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_5_loc_channel;
    sc_signal< sc_logic > sum_V_5_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_5_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_5_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_6_loc_channel;
    sc_signal< sc_logic > sum_V_6_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_6_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_6_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_7_loc_channel;
    sc_signal< sc_logic > sum_V_7_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_7_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_7_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_8_loc_channel;
    sc_signal< sc_logic > sum_V_8_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_8_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_8_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_9_loc_channel;
    sc_signal< sc_logic > sum_V_9_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_9_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_9_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_10_loc_channel;
    sc_signal< sc_logic > sum_V_10_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_10_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_10_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_11_loc_channel;
    sc_signal< sc_logic > sum_V_11_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_11_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_11_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_12_loc_channel;
    sc_signal< sc_logic > sum_V_12_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_12_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_12_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_13_loc_channel;
    sc_signal< sc_logic > sum_V_13_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_13_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_13_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_14_loc_channel;
    sc_signal< sc_logic > sum_V_14_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_14_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_14_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_15_loc_channel;
    sc_signal< sc_logic > sum_V_15_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_15_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_15_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_16_loc_channel;
    sc_signal< sc_logic > sum_V_16_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_16_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_16_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_17_loc_channel;
    sc_signal< sc_logic > sum_V_17_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_17_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_17_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_18_loc_channel;
    sc_signal< sc_logic > sum_V_18_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_18_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_18_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_19_loc_channel;
    sc_signal< sc_logic > sum_V_19_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_19_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_19_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_20_loc_channel;
    sc_signal< sc_logic > sum_V_20_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_20_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_20_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_21_loc_channel;
    sc_signal< sc_logic > sum_V_21_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_21_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_21_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_22_loc_channel;
    sc_signal< sc_logic > sum_V_22_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_22_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_22_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_23_loc_channel;
    sc_signal< sc_logic > sum_V_23_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_23_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_23_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_24_loc_channel;
    sc_signal< sc_logic > sum_V_24_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_24_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_24_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_25_loc_channel;
    sc_signal< sc_logic > sum_V_25_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_25_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_25_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_26_loc_channel;
    sc_signal< sc_logic > sum_V_26_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_26_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_26_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_27_loc_channel;
    sc_signal< sc_logic > sum_V_27_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_27_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_27_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_28_loc_channel;
    sc_signal< sc_logic > sum_V_28_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_28_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_28_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_29_loc_channel;
    sc_signal< sc_logic > sum_V_29_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_29_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_29_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_30_loc_channel;
    sc_signal< sc_logic > sum_V_30_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_30_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_30_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_31_loc_channel;
    sc_signal< sc_logic > sum_V_31_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_31_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_31_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_32_loc_channel;
    sc_signal< sc_logic > sum_V_32_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_32_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_32_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_33_loc_channel;
    sc_signal< sc_logic > sum_V_33_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_33_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_33_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_34_loc_channel;
    sc_signal< sc_logic > sum_V_34_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_34_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_34_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_35_loc_channel;
    sc_signal< sc_logic > sum_V_35_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_35_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_35_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_36_loc_channel;
    sc_signal< sc_logic > sum_V_36_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_36_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_36_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_37_loc_channel;
    sc_signal< sc_logic > sum_V_37_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_37_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_37_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_38_loc_channel;
    sc_signal< sc_logic > sum_V_38_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_38_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_38_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_39_loc_channel;
    sc_signal< sc_logic > sum_V_39_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_39_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_39_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_40_loc_channel;
    sc_signal< sc_logic > sum_V_40_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_40_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_40_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_41_loc_channel;
    sc_signal< sc_logic > sum_V_41_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_41_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_41_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_42_loc_channel;
    sc_signal< sc_logic > sum_V_42_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_42_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_42_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_43_loc_channel;
    sc_signal< sc_logic > sum_V_43_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_43_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_43_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_44_loc_channel;
    sc_signal< sc_logic > sum_V_44_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_44_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_44_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_45_loc_channel;
    sc_signal< sc_logic > sum_V_45_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_45_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_45_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_46_loc_channel;
    sc_signal< sc_logic > sum_V_46_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_46_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_46_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_47_loc_channel;
    sc_signal< sc_logic > sum_V_47_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_47_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_47_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_48_loc_channel;
    sc_signal< sc_logic > sum_V_48_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_48_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_48_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_49_loc_channel;
    sc_signal< sc_logic > sum_V_49_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_49_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_49_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_50_loc_channel;
    sc_signal< sc_logic > sum_V_50_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_50_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_50_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_51_loc_channel;
    sc_signal< sc_logic > sum_V_51_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_51_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_51_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_52_loc_channel;
    sc_signal< sc_logic > sum_V_52_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_52_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_52_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_53_loc_channel;
    sc_signal< sc_logic > sum_V_53_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_53_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_53_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_54_loc_channel;
    sc_signal< sc_logic > sum_V_54_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_54_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_54_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_55_loc_channel;
    sc_signal< sc_logic > sum_V_55_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_55_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_55_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_56_loc_channel;
    sc_signal< sc_logic > sum_V_56_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_56_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_56_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_57_loc_channel;
    sc_signal< sc_logic > sum_V_57_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_57_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_57_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_58_loc_channel;
    sc_signal< sc_logic > sum_V_58_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_58_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_58_loc_channel;
    sc_signal< sc_logic > ap_channel_done_sum_V_59_loc_channel;
    sc_signal< sc_logic > sum_V_59_loc_channel_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_sum_V_59_loc_channel;
    sc_signal< sc_logic > ap_sync_channel_write_sum_V_59_loc_channel;
    sc_signal< sc_logic > CNN_1D_Block_prehea_U0_ap_start;
    sc_signal< sc_logic > CNN_1D_Block_prehea_U0_ap_done;
    sc_signal< sc_logic > CNN_1D_Block_prehea_U0_ap_continue;
    sc_signal< sc_logic > CNN_1D_Block_prehea_U0_ap_idle;
    sc_signal< sc_logic > CNN_1D_Block_prehea_U0_ap_ready;
    sc_signal< sc_lv<6> > CNN_1D_Block_prehea_U0_Layer3_Int_V_address0;
    sc_signal< sc_logic > CNN_1D_Block_prehea_U0_Layer3_Int_V_ce0;
    sc_signal< sc_logic > CNN_1D_Block_prehea_U0_Layer3_Int_V_we0;
    sc_signal< sc_lv<17> > CNN_1D_Block_prehea_U0_Layer3_Int_V_d0;
    sc_signal< sc_lv<32> > CNN_1D_Block_prehea_U0_saveValueLayer3_V_Addr_A;
    sc_signal< sc_logic > CNN_1D_Block_prehea_U0_saveValueLayer3_V_EN_A;
    sc_signal< sc_lv<4> > CNN_1D_Block_prehea_U0_saveValueLayer3_V_WEN_A;
    sc_signal< sc_lv<32> > CNN_1D_Block_prehea_U0_saveValueLayer3_V_Din_A;
    sc_signal< sc_logic > ap_channel_done_Layer3_Int_V;
    sc_signal< sc_logic > CNN_1D_Block_prehea_U0_Layer3_Int_V_full_n;
    sc_signal< sc_logic > Layer4_Dense_U0_ap_start;
    sc_signal< sc_logic > Layer4_Dense_U0_ap_done;
    sc_signal< sc_logic > Layer4_Dense_U0_ap_continue;
    sc_signal< sc_logic > Layer4_Dense_U0_ap_idle;
    sc_signal< sc_logic > Layer4_Dense_U0_ap_ready;
    sc_signal< sc_lv<6> > Layer4_Dense_U0_src_V_address0;
    sc_signal< sc_logic > Layer4_Dense_U0_src_V_ce0;
    sc_signal< sc_lv<32> > Layer4_Dense_U0_weight_V_Addr_A;
    sc_signal< sc_logic > Layer4_Dense_U0_weight_V_EN_A;
    sc_signal< sc_lv<4> > Layer4_Dense_U0_weight_V_WEN_A;
    sc_signal< sc_lv<32> > Layer4_Dense_U0_weight_V_Din_A;
    sc_signal< sc_lv<32> > Layer4_Dense_U0_Bias_V_Addr_A;
    sc_signal< sc_logic > Layer4_Dense_U0_Bias_V_EN_A;
    sc_signal< sc_lv<4> > Layer4_Dense_U0_Bias_V_WEN_A;
    sc_signal< sc_lv<32> > Layer4_Dense_U0_Bias_V_Din_A;
    sc_signal< sc_lv<10> > Layer4_Dense_U0_dst_V_address0;
    sc_signal< sc_logic > Layer4_Dense_U0_dst_V_ce0;
    sc_signal< sc_logic > Layer4_Dense_U0_dst_V_we0;
    sc_signal< sc_lv<16> > Layer4_Dense_U0_dst_V_d0;
    sc_signal< sc_logic > Layer4_Dense_U0_dst_V_offset_read;
    sc_signal< sc_logic > Layer3_Int_V_i_full_n;
    sc_signal< sc_logic > Layer3_Int_V_t_empty_n;
    sc_signal< sc_logic > src_V_offset_c2_full_n;
    sc_signal< sc_lv<8> > src_V_offset_c2_dout;
    sc_signal< sc_logic > src_V_offset_c2_empty_n;
    sc_signal< sc_logic > src_V_offset_c_full_n;
    sc_signal< sc_lv<8> > src_V_offset_c_dout;
    sc_signal< sc_logic > src_V_offset_c_empty_n;
    sc_signal< sc_logic > intermediate_0_V_V_full_n;
    sc_signal< sc_lv<18> > intermediate_0_V_V_dout;
    sc_signal< sc_logic > intermediate_0_V_V_empty_n;
    sc_signal< sc_logic > intermediate_1_V_V_full_n;
    sc_signal< sc_lv<18> > intermediate_1_V_V_dout;
    sc_signal< sc_logic > intermediate_1_V_V_empty_n;
    sc_signal< sc_logic > intermediate_2_V_V_full_n;
    sc_signal< sc_lv<18> > intermediate_2_V_V_dout;
    sc_signal< sc_logic > intermediate_2_V_V_empty_n;
    sc_signal< sc_logic > intermediate_3_V_V_full_n;
    sc_signal< sc_lv<18> > intermediate_3_V_V_dout;
    sc_signal< sc_logic > intermediate_3_V_V_empty_n;
    sc_signal< sc_logic > intermediate_4_V_V_full_n;
    sc_signal< sc_lv<18> > intermediate_4_V_V_dout;
    sc_signal< sc_logic > intermediate_4_V_V_empty_n;
    sc_signal< sc_logic > intermediate_5_V_V_full_n;
    sc_signal< sc_lv<18> > intermediate_5_V_V_dout;
    sc_signal< sc_logic > intermediate_5_V_V_empty_n;
    sc_signal< sc_logic > intermediate_6_V_V_full_n;
    sc_signal< sc_lv<18> > intermediate_6_V_V_dout;
    sc_signal< sc_logic > intermediate_6_V_V_empty_n;
    sc_signal< sc_logic > intermediate_7_V_V_full_n;
    sc_signal< sc_lv<18> > intermediate_7_V_V_dout;
    sc_signal< sc_logic > intermediate_7_V_V_empty_n;
    sc_signal< sc_logic > intermediate_8_V_V_full_n;
    sc_signal< sc_lv<18> > intermediate_8_V_V_dout;
    sc_signal< sc_logic > intermediate_8_V_V_empty_n;
    sc_signal< sc_logic > intermediate_9_V_V_full_n;
    sc_signal< sc_lv<18> > intermediate_9_V_V_dout;
    sc_signal< sc_logic > intermediate_9_V_V_empty_n;
    sc_signal< sc_logic > src_V_offset_c74_full_n;
    sc_signal< sc_lv<8> > src_V_offset_c74_dout;
    sc_signal< sc_logic > src_V_offset_c74_empty_n;
    sc_signal< sc_logic > maxpool_0_V_V_full_n;
    sc_signal< sc_lv<18> > maxpool_0_V_V_dout;
    sc_signal< sc_logic > maxpool_0_V_V_empty_n;
    sc_signal< sc_logic > maxpool_1_V_V_full_n;
    sc_signal< sc_lv<18> > maxpool_1_V_V_dout;
    sc_signal< sc_logic > maxpool_1_V_V_empty_n;
    sc_signal< sc_logic > maxpool_2_V_V_full_n;
    sc_signal< sc_lv<18> > maxpool_2_V_V_dout;
    sc_signal< sc_logic > maxpool_2_V_V_empty_n;
    sc_signal< sc_logic > maxpool_3_V_V_full_n;
    sc_signal< sc_lv<18> > maxpool_3_V_V_dout;
    sc_signal< sc_logic > maxpool_3_V_V_empty_n;
    sc_signal< sc_logic > maxpool_4_V_V_full_n;
    sc_signal< sc_lv<18> > maxpool_4_V_V_dout;
    sc_signal< sc_logic > maxpool_4_V_V_empty_n;
    sc_signal< sc_logic > maxpool_5_V_V_full_n;
    sc_signal< sc_lv<18> > maxpool_5_V_V_dout;
    sc_signal< sc_logic > maxpool_5_V_V_empty_n;
    sc_signal< sc_logic > maxpool_6_V_V_full_n;
    sc_signal< sc_lv<18> > maxpool_6_V_V_dout;
    sc_signal< sc_logic > maxpool_6_V_V_empty_n;
    sc_signal< sc_logic > maxpool_7_V_V_full_n;
    sc_signal< sc_lv<18> > maxpool_7_V_V_dout;
    sc_signal< sc_logic > maxpool_7_V_V_empty_n;
    sc_signal< sc_logic > maxpool_8_V_V_full_n;
    sc_signal< sc_lv<18> > maxpool_8_V_V_dout;
    sc_signal< sc_logic > maxpool_8_V_V_empty_n;
    sc_signal< sc_logic > maxpool_9_V_V_full_n;
    sc_signal< sc_lv<18> > maxpool_9_V_V_dout;
    sc_signal< sc_logic > maxpool_9_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_0_0_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_0_0_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_0_0_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_0_1_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_0_1_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_0_1_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_0_2_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_0_2_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_0_2_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_0_3_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_0_3_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_0_3_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_0_4_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_0_4_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_0_4_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_0_5_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_0_5_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_0_5_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_0_6_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_0_6_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_0_6_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_0_7_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_0_7_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_0_7_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_0_8_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_0_8_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_0_8_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_0_9_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_0_9_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_0_9_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_1_0_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_1_0_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_1_0_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_1_1_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_1_1_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_1_1_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_1_2_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_1_2_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_1_2_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_1_3_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_1_3_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_1_3_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_1_4_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_1_4_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_1_4_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_1_5_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_1_5_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_1_5_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_1_6_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_1_6_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_1_6_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_1_7_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_1_7_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_1_7_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_1_8_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_1_8_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_1_8_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_1_9_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_1_9_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_1_9_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_2_0_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_2_0_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_2_0_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_2_1_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_2_1_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_2_1_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_2_2_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_2_2_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_2_2_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_2_3_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_2_3_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_2_3_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_2_4_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_2_4_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_2_4_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_2_5_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_2_5_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_2_5_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_2_6_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_2_6_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_2_6_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_2_7_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_2_7_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_2_7_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_2_8_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_2_8_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_2_8_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_2_9_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_2_9_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_2_9_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_3_0_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_3_0_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_3_0_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_3_1_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_3_1_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_3_1_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_3_2_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_3_2_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_3_2_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_3_3_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_3_3_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_3_3_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_3_4_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_3_4_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_3_4_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_3_5_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_3_5_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_3_5_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_3_6_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_3_6_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_3_6_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_3_7_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_3_7_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_3_7_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_3_8_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_3_8_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_3_8_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_3_9_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_3_9_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_3_9_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_4_0_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_4_0_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_4_0_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_4_1_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_4_1_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_4_1_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_4_2_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_4_2_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_4_2_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_4_3_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_4_3_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_4_3_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_4_4_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_4_4_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_4_4_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_4_5_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_4_5_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_4_5_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_4_6_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_4_6_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_4_6_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_4_7_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_4_7_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_4_7_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_4_8_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_4_8_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_4_8_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_4_9_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_4_9_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_4_9_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_5_0_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_5_0_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_5_0_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_5_1_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_5_1_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_5_1_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_5_2_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_5_2_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_5_2_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_5_3_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_5_3_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_5_3_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_5_4_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_5_4_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_5_4_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_5_5_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_5_5_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_5_5_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_5_6_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_5_6_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_5_6_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_5_7_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_5_7_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_5_7_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_5_8_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_5_8_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_5_8_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_5_9_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_5_9_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_5_9_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_6_0_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_6_0_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_6_0_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_6_1_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_6_1_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_6_1_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_6_2_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_6_2_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_6_2_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_6_3_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_6_3_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_6_3_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_6_4_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_6_4_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_6_4_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_6_5_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_6_5_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_6_5_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_6_6_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_6_6_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_6_6_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_6_7_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_6_7_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_6_7_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_6_8_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_6_8_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_6_8_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_6_9_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_6_9_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_6_9_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_7_0_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_7_0_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_7_0_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_7_1_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_7_1_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_7_1_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_7_2_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_7_2_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_7_2_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_7_3_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_7_3_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_7_3_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_7_4_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_7_4_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_7_4_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_7_5_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_7_5_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_7_5_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_7_6_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_7_6_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_7_6_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_7_7_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_7_7_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_7_7_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_7_8_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_7_8_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_7_8_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_7_9_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_7_9_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_7_9_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_8_0_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_8_0_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_8_0_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_8_1_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_8_1_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_8_1_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_8_2_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_8_2_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_8_2_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_8_3_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_8_3_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_8_3_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_8_4_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_8_4_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_8_4_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_8_5_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_8_5_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_8_5_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_8_6_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_8_6_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_8_6_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_8_7_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_8_7_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_8_7_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_8_8_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_8_8_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_8_8_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_8_9_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_8_9_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_8_9_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_9_0_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_9_0_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_9_0_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_9_1_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_9_1_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_9_1_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_9_2_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_9_2_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_9_2_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_9_3_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_9_3_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_9_3_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_9_4_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_9_4_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_9_4_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_9_5_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_9_5_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_9_5_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_9_6_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_9_6_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_9_6_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_9_7_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_9_7_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_9_7_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_9_8_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_9_8_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_9_8_V_V_empty_n;
    sc_signal< sc_logic > Layer1_Int_9_9_V_V_full_n;
    sc_signal< sc_lv<18> > Layer1_Int_9_9_V_V_dout;
    sc_signal< sc_logic > Layer1_Int_9_9_V_V_empty_n;
    sc_signal< sc_logic > Conv2_Inter_0_V_V_full_n;
    sc_signal< sc_lv<18> > Conv2_Inter_0_V_V_dout;
    sc_signal< sc_logic > Conv2_Inter_0_V_V_empty_n;
    sc_signal< sc_logic > Conv2_Inter_1_V_V_full_n;
    sc_signal< sc_lv<18> > Conv2_Inter_1_V_V_dout;
    sc_signal< sc_logic > Conv2_Inter_1_V_V_empty_n;
    sc_signal< sc_logic > Conv2_Inter_2_V_V_full_n;
    sc_signal< sc_lv<18> > Conv2_Inter_2_V_V_dout;
    sc_signal< sc_logic > Conv2_Inter_2_V_V_empty_n;
    sc_signal< sc_logic > Conv2_Inter_3_V_V_full_n;
    sc_signal< sc_lv<18> > Conv2_Inter_3_V_V_dout;
    sc_signal< sc_logic > Conv2_Inter_3_V_V_empty_n;
    sc_signal< sc_logic > Conv2_Inter_4_V_V_full_n;
    sc_signal< sc_lv<18> > Conv2_Inter_4_V_V_dout;
    sc_signal< sc_logic > Conv2_Inter_4_V_V_empty_n;
    sc_signal< sc_logic > Conv2_Inter_5_V_V_full_n;
    sc_signal< sc_lv<18> > Conv2_Inter_5_V_V_dout;
    sc_signal< sc_logic > Conv2_Inter_5_V_V_empty_n;
    sc_signal< sc_logic > Conv2_Inter_6_V_V_full_n;
    sc_signal< sc_lv<18> > Conv2_Inter_6_V_V_dout;
    sc_signal< sc_logic > Conv2_Inter_6_V_V_empty_n;
    sc_signal< sc_logic > Conv2_Inter_7_V_V_full_n;
    sc_signal< sc_lv<18> > Conv2_Inter_7_V_V_dout;
    sc_signal< sc_logic > Conv2_Inter_7_V_V_empty_n;
    sc_signal< sc_logic > Conv2_Inter_8_V_V_full_n;
    sc_signal< sc_lv<18> > Conv2_Inter_8_V_V_dout;
    sc_signal< sc_logic > Conv2_Inter_8_V_V_empty_n;
    sc_signal< sc_logic > Conv2_Inter_9_V_V_full_n;
    sc_signal< sc_lv<18> > Conv2_Inter_9_V_V_dout;
    sc_signal< sc_logic > Conv2_Inter_9_V_V_empty_n;
    sc_signal< sc_logic > Layer2_Int_V_full_n;
    sc_signal< sc_lv<18> > Layer2_Int_V_dout;
    sc_signal< sc_logic > Layer2_Int_V_empty_n;
    sc_signal< sc_logic > sum_0_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_0_V_loc_c_dout;
    sc_signal< sc_logic > sum_0_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_1_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_1_V_loc_c_dout;
    sc_signal< sc_logic > sum_1_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_2_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_2_V_loc_c_dout;
    sc_signal< sc_logic > sum_2_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_3_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_3_V_loc_c_dout;
    sc_signal< sc_logic > sum_3_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_4_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_4_V_loc_c_dout;
    sc_signal< sc_logic > sum_4_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_5_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_5_V_loc_c_dout;
    sc_signal< sc_logic > sum_5_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_6_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_6_V_loc_c_dout;
    sc_signal< sc_logic > sum_6_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_7_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_7_V_loc_c_dout;
    sc_signal< sc_logic > sum_7_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_8_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_8_V_loc_c_dout;
    sc_signal< sc_logic > sum_8_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_9_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_9_V_loc_c_dout;
    sc_signal< sc_logic > sum_9_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_10_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_10_V_loc_c_dout;
    sc_signal< sc_logic > sum_10_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_11_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_11_V_loc_c_dout;
    sc_signal< sc_logic > sum_11_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_12_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_12_V_loc_c_dout;
    sc_signal< sc_logic > sum_12_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_13_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_13_V_loc_c_dout;
    sc_signal< sc_logic > sum_13_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_14_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_14_V_loc_c_dout;
    sc_signal< sc_logic > sum_14_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_15_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_15_V_loc_c_dout;
    sc_signal< sc_logic > sum_15_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_16_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_16_V_loc_c_dout;
    sc_signal< sc_logic > sum_16_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_17_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_17_V_loc_c_dout;
    sc_signal< sc_logic > sum_17_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_18_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_18_V_loc_c_dout;
    sc_signal< sc_logic > sum_18_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_19_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_19_V_loc_c_dout;
    sc_signal< sc_logic > sum_19_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_20_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_20_V_loc_c_dout;
    sc_signal< sc_logic > sum_20_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_21_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_21_V_loc_c_dout;
    sc_signal< sc_logic > sum_21_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_22_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_22_V_loc_c_dout;
    sc_signal< sc_logic > sum_22_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_23_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_23_V_loc_c_dout;
    sc_signal< sc_logic > sum_23_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_24_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_24_V_loc_c_dout;
    sc_signal< sc_logic > sum_24_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_25_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_25_V_loc_c_dout;
    sc_signal< sc_logic > sum_25_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_26_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_26_V_loc_c_dout;
    sc_signal< sc_logic > sum_26_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_27_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_27_V_loc_c_dout;
    sc_signal< sc_logic > sum_27_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_28_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_28_V_loc_c_dout;
    sc_signal< sc_logic > sum_28_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_29_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_29_V_loc_c_dout;
    sc_signal< sc_logic > sum_29_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_30_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_30_V_loc_c_dout;
    sc_signal< sc_logic > sum_30_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_31_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_31_V_loc_c_dout;
    sc_signal< sc_logic > sum_31_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_32_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_32_V_loc_c_dout;
    sc_signal< sc_logic > sum_32_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_33_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_33_V_loc_c_dout;
    sc_signal< sc_logic > sum_33_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_34_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_34_V_loc_c_dout;
    sc_signal< sc_logic > sum_34_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_35_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_35_V_loc_c_dout;
    sc_signal< sc_logic > sum_35_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_36_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_36_V_loc_c_dout;
    sc_signal< sc_logic > sum_36_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_37_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_37_V_loc_c_dout;
    sc_signal< sc_logic > sum_37_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_38_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_38_V_loc_c_dout;
    sc_signal< sc_logic > sum_38_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_39_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_39_V_loc_c_dout;
    sc_signal< sc_logic > sum_39_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_40_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_40_V_loc_c_dout;
    sc_signal< sc_logic > sum_40_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_41_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_41_V_loc_c_dout;
    sc_signal< sc_logic > sum_41_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_42_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_42_V_loc_c_dout;
    sc_signal< sc_logic > sum_42_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_43_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_43_V_loc_c_dout;
    sc_signal< sc_logic > sum_43_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_44_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_44_V_loc_c_dout;
    sc_signal< sc_logic > sum_44_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_45_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_45_V_loc_c_dout;
    sc_signal< sc_logic > sum_45_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_46_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_46_V_loc_c_dout;
    sc_signal< sc_logic > sum_46_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_47_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_47_V_loc_c_dout;
    sc_signal< sc_logic > sum_47_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_48_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_48_V_loc_c_dout;
    sc_signal< sc_logic > sum_48_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_49_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_49_V_loc_c_dout;
    sc_signal< sc_logic > sum_49_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_50_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_50_V_loc_c_dout;
    sc_signal< sc_logic > sum_50_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_51_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_51_V_loc_c_dout;
    sc_signal< sc_logic > sum_51_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_52_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_52_V_loc_c_dout;
    sc_signal< sc_logic > sum_52_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_53_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_53_V_loc_c_dout;
    sc_signal< sc_logic > sum_53_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_54_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_54_V_loc_c_dout;
    sc_signal< sc_logic > sum_54_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_55_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_55_V_loc_c_dout;
    sc_signal< sc_logic > sum_55_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_56_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_56_V_loc_c_dout;
    sc_signal< sc_logic > sum_56_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_57_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_57_V_loc_c_dout;
    sc_signal< sc_logic > sum_57_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_58_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_58_V_loc_c_dout;
    sc_signal< sc_logic > sum_58_V_loc_c_empty_n;
    sc_signal< sc_logic > sum_59_V_loc_c_full_n;
    sc_signal< sc_lv<18> > sum_59_V_loc_c_dout;
    sc_signal< sc_logic > sum_59_V_loc_c_empty_n;
    sc_signal< sc_lv<18> > sum_V_59_loc_channel_dout;
    sc_signal< sc_logic > sum_V_59_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_58_loc_channel_dout;
    sc_signal< sc_logic > sum_V_58_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_57_loc_channel_dout;
    sc_signal< sc_logic > sum_V_57_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_56_loc_channel_dout;
    sc_signal< sc_logic > sum_V_56_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_55_loc_channel_dout;
    sc_signal< sc_logic > sum_V_55_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_54_loc_channel_dout;
    sc_signal< sc_logic > sum_V_54_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_53_loc_channel_dout;
    sc_signal< sc_logic > sum_V_53_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_52_loc_channel_dout;
    sc_signal< sc_logic > sum_V_52_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_51_loc_channel_dout;
    sc_signal< sc_logic > sum_V_51_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_50_loc_channel_dout;
    sc_signal< sc_logic > sum_V_50_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_49_loc_channel_dout;
    sc_signal< sc_logic > sum_V_49_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_48_loc_channel_dout;
    sc_signal< sc_logic > sum_V_48_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_47_loc_channel_dout;
    sc_signal< sc_logic > sum_V_47_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_46_loc_channel_dout;
    sc_signal< sc_logic > sum_V_46_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_45_loc_channel_dout;
    sc_signal< sc_logic > sum_V_45_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_44_loc_channel_dout;
    sc_signal< sc_logic > sum_V_44_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_43_loc_channel_dout;
    sc_signal< sc_logic > sum_V_43_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_42_loc_channel_dout;
    sc_signal< sc_logic > sum_V_42_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_41_loc_channel_dout;
    sc_signal< sc_logic > sum_V_41_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_40_loc_channel_dout;
    sc_signal< sc_logic > sum_V_40_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_39_loc_channel_dout;
    sc_signal< sc_logic > sum_V_39_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_38_loc_channel_dout;
    sc_signal< sc_logic > sum_V_38_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_37_loc_channel_dout;
    sc_signal< sc_logic > sum_V_37_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_36_loc_channel_dout;
    sc_signal< sc_logic > sum_V_36_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_35_loc_channel_dout;
    sc_signal< sc_logic > sum_V_35_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_34_loc_channel_dout;
    sc_signal< sc_logic > sum_V_34_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_33_loc_channel_dout;
    sc_signal< sc_logic > sum_V_33_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_32_loc_channel_dout;
    sc_signal< sc_logic > sum_V_32_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_31_loc_channel_dout;
    sc_signal< sc_logic > sum_V_31_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_30_loc_channel_dout;
    sc_signal< sc_logic > sum_V_30_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_29_loc_channel_dout;
    sc_signal< sc_logic > sum_V_29_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_28_loc_channel_dout;
    sc_signal< sc_logic > sum_V_28_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_27_loc_channel_dout;
    sc_signal< sc_logic > sum_V_27_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_26_loc_channel_dout;
    sc_signal< sc_logic > sum_V_26_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_25_loc_channel_dout;
    sc_signal< sc_logic > sum_V_25_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_24_loc_channel_dout;
    sc_signal< sc_logic > sum_V_24_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_23_loc_channel_dout;
    sc_signal< sc_logic > sum_V_23_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_22_loc_channel_dout;
    sc_signal< sc_logic > sum_V_22_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_21_loc_channel_dout;
    sc_signal< sc_logic > sum_V_21_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_20_loc_channel_dout;
    sc_signal< sc_logic > sum_V_20_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_19_loc_channel_dout;
    sc_signal< sc_logic > sum_V_19_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_18_loc_channel_dout;
    sc_signal< sc_logic > sum_V_18_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_17_loc_channel_dout;
    sc_signal< sc_logic > sum_V_17_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_16_loc_channel_dout;
    sc_signal< sc_logic > sum_V_16_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_15_loc_channel_dout;
    sc_signal< sc_logic > sum_V_15_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_14_loc_channel_dout;
    sc_signal< sc_logic > sum_V_14_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_13_loc_channel_dout;
    sc_signal< sc_logic > sum_V_13_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_12_loc_channel_dout;
    sc_signal< sc_logic > sum_V_12_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_11_loc_channel_dout;
    sc_signal< sc_logic > sum_V_11_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_10_loc_channel_dout;
    sc_signal< sc_logic > sum_V_10_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_9_loc_channel_dout;
    sc_signal< sc_logic > sum_V_9_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_8_loc_channel_dout;
    sc_signal< sc_logic > sum_V_8_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_7_loc_channel_dout;
    sc_signal< sc_logic > sum_V_7_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_6_loc_channel_dout;
    sc_signal< sc_logic > sum_V_6_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_5_loc_channel_dout;
    sc_signal< sc_logic > sum_V_5_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_4_loc_channel_dout;
    sc_signal< sc_logic > sum_V_4_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_3_loc_channel_dout;
    sc_signal< sc_logic > sum_V_3_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_2_loc_channel_dout;
    sc_signal< sc_logic > sum_V_2_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_1_loc_channel_dout;
    sc_signal< sc_logic > sum_V_1_loc_channel_empty_n;
    sc_signal< sc_lv<18> > sum_V_0_loc_channel_dout;
    sc_signal< sc_logic > sum_V_0_loc_channel_empty_n;
    sc_signal< sc_lv<17> > sum_V_0_cast_loc_cha_dout;
    sc_signal< sc_logic > sum_V_0_cast_loc_cha_empty_n;
    sc_signal< sc_lv<17> > sum_V_1_cast_loc_cha_dout;
    sc_signal< sc_logic > sum_V_1_cast_loc_cha_empty_n;
    sc_signal< sc_lv<17> > sum_V_2_cast_loc_cha_dout;
    sc_signal< sc_logic > sum_V_2_cast_loc_cha_empty_n;
    sc_signal< sc_lv<17> > sum_V_3_cast_loc_cha_dout;
    sc_signal< sc_logic > sum_V_3_cast_loc_cha_empty_n;
    sc_signal< sc_lv<17> > sum_V_4_cast_loc_cha_dout;
    sc_signal< sc_logic > sum_V_4_cast_loc_cha_empty_n;
    sc_signal< sc_lv<17> > sum_V_5_cast_loc_cha_dout;
    sc_signal< sc_logic > sum_V_5_cast_loc_cha_empty_n;
    sc_signal< sc_lv<17> > sum_V_6_cast_loc_cha_dout;
    sc_signal< sc_logic > sum_V_6_cast_loc_cha_empty_n;
    sc_signal< sc_lv<17> > sum_V_7_cast_loc_cha_dout;
    sc_signal< sc_logic > sum_V_7_cast_loc_cha_empty_n;
    sc_signal< sc_lv<17> > sum_V_8_cast_loc_cha_dout;
    sc_signal< sc_logic > sum_V_8_cast_loc_cha_empty_n;
    sc_signal< sc_lv<17> > sum_V_9_cast_loc_cha_dout;
    sc_signal< sc_logic > sum_V_9_cast_loc_cha_empty_n;
    sc_signal< sc_lv<17> > sum_V_10_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_10_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_11_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_11_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_12_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_12_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_13_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_13_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_14_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_14_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_15_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_15_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_16_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_16_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_17_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_17_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_18_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_18_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_19_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_19_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_20_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_20_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_21_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_21_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_22_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_22_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_23_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_23_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_24_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_24_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_25_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_25_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_26_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_26_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_27_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_27_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_28_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_28_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_29_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_29_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_30_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_30_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_31_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_31_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_32_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_32_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_33_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_33_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_34_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_34_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_35_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_35_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_36_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_36_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_37_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_37_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_38_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_38_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_39_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_39_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_40_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_40_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_41_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_41_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_42_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_42_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_43_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_43_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_44_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_44_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_45_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_45_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_46_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_46_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_47_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_47_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_48_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_48_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_49_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_49_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_50_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_50_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_51_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_51_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_52_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_52_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_53_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_53_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_54_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_54_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_55_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_55_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_56_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_56_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_57_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_57_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_58_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_58_cast_loc_ch_empty_n;
    sc_signal< sc_lv<17> > sum_V_59_cast_loc_ch_dout;
    sc_signal< sc_logic > sum_V_59_cast_loc_ch_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_Layer1_ReadPadding_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Layer1_ReadPadding_U0_ap_ready;
    sc_signal< sc_lv<2> > Layer1_ReadPadding_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_CNN_1D_entry11_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_CNN_1D_entry11_U0_ap_ready;
    sc_signal< sc_lv<2> > CNN_1D_entry11_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_CNN_1D_Loop_Loop_Con_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_CNN_1D_Loop_Loop_Con_U0_ap_ready;
    sc_signal< sc_lv<2> > CNN_1D_Loop_Loop_Con_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_CNN_1D_Loop_2_proc14_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_CNN_1D_Loop_2_proc14_U0_ap_ready;
    sc_signal< sc_lv<2> > CNN_1D_Loop_2_proc14_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_CNN_1D_Loop_Loop_Mul_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_CNN_1D_Loop_Loop_Mul_U0_ap_ready;
    sc_signal< sc_lv<2> > CNN_1D_Loop_Loop_Mul_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_CNN_1D_Block_Layer2_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_CNN_1D_Block_Layer2_U0_ap_ready;
    sc_signal< sc_lv<2> > CNN_1D_Block_Layer2_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Layer4_Dense_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Layer4_Dense_U0_ap_ready;
    sc_signal< sc_lv<2> > Layer4_Dense_U0_ap_ready_count;
    sc_signal< sc_lv<1> > start_for_CNN_1D_entry142_U0_din;
    sc_signal< sc_logic > start_for_CNN_1D_entry142_U0_full_n;
    sc_signal< sc_lv<1> > start_for_CNN_1D_entry142_U0_dout;
    sc_signal< sc_logic > start_for_CNN_1D_entry142_U0_empty_n;
    sc_signal< sc_logic > CNN_1D_entry142_U0_start_full_n;
    sc_signal< sc_logic > CNN_1D_entry142_U0_start_write;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_start_full_n;
    sc_signal< sc_logic > Layer1_ReadPadding_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Layer12_Maxpool_read_U0_din;
    sc_signal< sc_logic > start_for_Layer12_Maxpool_read_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Layer12_Maxpool_read_U0_dout;
    sc_signal< sc_logic > start_for_Layer12_Maxpool_read_U0_empty_n;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_start_full_n;
    sc_signal< sc_logic > Layer12_Maxpool_read_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Layer23_Maxpool_read_U0_din;
    sc_signal< sc_logic > start_for_Layer23_Maxpool_read_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Layer23_Maxpool_read_U0_dout;
    sc_signal< sc_logic > start_for_Layer23_Maxpool_read_U0_empty_n;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_start_full_n;
    sc_signal< sc_logic > Layer23_Maxpool_read_U0_start_write;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_start_full_n;
    sc_signal< sc_logic > CNN_1D_Block_Layer2_U0_start_write;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_start_full_n;
    sc_signal< sc_logic > CNN_1D_Loop_Loop_Mul_U0_start_write;
    sc_signal< sc_logic > CNN_1D_Block_prehea_U0_start_full_n;
    sc_signal< sc_logic > CNN_1D_Block_prehea_U0_start_write;
    sc_signal< sc_logic > Layer4_Dense_U0_start_full_n;
    sc_signal< sc_logic > Layer4_Dense_U0_start_write;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    // Thread declarations
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_CNN_1D_Block_Layer2_U0_ap_continue();
    void thread_CNN_1D_Block_Layer2_U0_ap_start();
    void thread_CNN_1D_Block_Layer2_U0_start_full_n();
    void thread_CNN_1D_Block_Layer2_U0_start_write();
    void thread_CNN_1D_Block_prehea_U0_Layer3_Int_V_full_n();
    void thread_CNN_1D_Block_prehea_U0_ap_continue();
    void thread_CNN_1D_Block_prehea_U0_ap_start();
    void thread_CNN_1D_Block_prehea_U0_start_full_n();
    void thread_CNN_1D_Block_prehea_U0_start_write();
    void thread_CNN_1D_Loop_2_proc14_U0_ap_continue();
    void thread_CNN_1D_Loop_2_proc14_U0_ap_start();
    void thread_CNN_1D_Loop_Loop_Con_U0_ap_continue();
    void thread_CNN_1D_Loop_Loop_Con_U0_ap_start();
    void thread_CNN_1D_Loop_Loop_Mul_U0_ap_continue();
    void thread_CNN_1D_Loop_Loop_Mul_U0_ap_start();
    void thread_CNN_1D_Loop_Loop_Mul_U0_start_full_n();
    void thread_CNN_1D_Loop_Loop_Mul_U0_start_write();
    void thread_CNN_1D_entry11_U0_ap_continue();
    void thread_CNN_1D_entry11_U0_ap_start();
    void thread_CNN_1D_entry142_U0_ap_continue();
    void thread_CNN_1D_entry142_U0_ap_start();
    void thread_CNN_1D_entry142_U0_start_full_n();
    void thread_CNN_1D_entry142_U0_start_write();
    void thread_Layer12_Maxpool_read_U0_ap_continue();
    void thread_Layer12_Maxpool_read_U0_ap_start();
    void thread_Layer12_Maxpool_read_U0_start_full_n();
    void thread_Layer12_Maxpool_read_U0_start_write();
    void thread_Layer1_BiasArray_V_Addr_A();
    void thread_Layer1_BiasArray_V_Din_A();
    void thread_Layer1_BiasArray_V_EN_A();
    void thread_Layer1_BiasArray_V_WEN_A();
    void thread_Layer1_ReadPadding_U0_ap_continue();
    void thread_Layer1_ReadPadding_U0_ap_start();
    void thread_Layer1_ReadPadding_U0_start_full_n();
    void thread_Layer1_ReadPadding_U0_start_write();
    void thread_Layer1_WeightArray_V_Addr_A();
    void thread_Layer1_WeightArray_V_Din_A();
    void thread_Layer1_WeightArray_V_EN_A();
    void thread_Layer1_WeightArray_V_WEN_A();
    void thread_Layer23_Maxpool_read_U0_ap_continue();
    void thread_Layer23_Maxpool_read_U0_ap_start();
    void thread_Layer23_Maxpool_read_U0_start_full_n();
    void thread_Layer23_Maxpool_read_U0_start_write();
    void thread_Layer2_BiasArray_V_Addr_A();
    void thread_Layer2_BiasArray_V_Din_A();
    void thread_Layer2_BiasArray_V_EN_A();
    void thread_Layer2_BiasArray_V_WEN_A();
    void thread_Layer2_WeightMatrix_s_Addr_A();
    void thread_Layer2_WeightMatrix_s_Din_A();
    void thread_Layer2_WeightMatrix_s_EN_A();
    void thread_Layer2_WeightMatrix_s_WEN_A();
    void thread_Layer3_Bias_V_Addr_A();
    void thread_Layer3_Bias_V_Din_A();
    void thread_Layer3_Bias_V_EN_A();
    void thread_Layer3_Bias_V_WEN_A();
    void thread_Layer3_weightArray_0_Addr_A();
    void thread_Layer3_weightArray_0_Din_A();
    void thread_Layer3_weightArray_0_EN_A();
    void thread_Layer3_weightArray_0_WEN_A();
    void thread_Layer3_weightArray_1_Addr_A();
    void thread_Layer3_weightArray_1_Din_A();
    void thread_Layer3_weightArray_1_EN_A();
    void thread_Layer3_weightArray_1_WEN_A();
    void thread_Layer3_weightArray_2_Addr_A();
    void thread_Layer3_weightArray_2_Din_A();
    void thread_Layer3_weightArray_2_EN_A();
    void thread_Layer3_weightArray_2_WEN_A();
    void thread_Layer3_weightArray_3_Addr_A();
    void thread_Layer3_weightArray_3_Din_A();
    void thread_Layer3_weightArray_3_EN_A();
    void thread_Layer3_weightArray_3_WEN_A();
    void thread_Layer4_Bias_V_Addr_A();
    void thread_Layer4_Bias_V_Din_A();
    void thread_Layer4_Bias_V_EN_A();
    void thread_Layer4_Bias_V_WEN_A();
    void thread_Layer4_Dense_U0_ap_continue();
    void thread_Layer4_Dense_U0_ap_start();
    void thread_Layer4_Dense_U0_start_full_n();
    void thread_Layer4_Dense_U0_start_write();
    void thread_Layer4_weightArray_V_Addr_A();
    void thread_Layer4_weightArray_V_Din_A();
    void thread_Layer4_weightArray_V_EN_A();
    void thread_Layer4_weightArray_V_WEN_A();
    void thread_ap_channel_done_Layer3_Int_V();
    void thread_ap_channel_done_sum_V_0_cast_loc_cha();
    void thread_ap_channel_done_sum_V_0_loc_channel();
    void thread_ap_channel_done_sum_V_10_cast_loc_ch();
    void thread_ap_channel_done_sum_V_10_loc_channel();
    void thread_ap_channel_done_sum_V_11_cast_loc_ch();
    void thread_ap_channel_done_sum_V_11_loc_channel();
    void thread_ap_channel_done_sum_V_12_cast_loc_ch();
    void thread_ap_channel_done_sum_V_12_loc_channel();
    void thread_ap_channel_done_sum_V_13_cast_loc_ch();
    void thread_ap_channel_done_sum_V_13_loc_channel();
    void thread_ap_channel_done_sum_V_14_cast_loc_ch();
    void thread_ap_channel_done_sum_V_14_loc_channel();
    void thread_ap_channel_done_sum_V_15_cast_loc_ch();
    void thread_ap_channel_done_sum_V_15_loc_channel();
    void thread_ap_channel_done_sum_V_16_cast_loc_ch();
    void thread_ap_channel_done_sum_V_16_loc_channel();
    void thread_ap_channel_done_sum_V_17_cast_loc_ch();
    void thread_ap_channel_done_sum_V_17_loc_channel();
    void thread_ap_channel_done_sum_V_18_cast_loc_ch();
    void thread_ap_channel_done_sum_V_18_loc_channel();
    void thread_ap_channel_done_sum_V_19_cast_loc_ch();
    void thread_ap_channel_done_sum_V_19_loc_channel();
    void thread_ap_channel_done_sum_V_1_cast_loc_cha();
    void thread_ap_channel_done_sum_V_1_loc_channel();
    void thread_ap_channel_done_sum_V_20_cast_loc_ch();
    void thread_ap_channel_done_sum_V_20_loc_channel();
    void thread_ap_channel_done_sum_V_21_cast_loc_ch();
    void thread_ap_channel_done_sum_V_21_loc_channel();
    void thread_ap_channel_done_sum_V_22_cast_loc_ch();
    void thread_ap_channel_done_sum_V_22_loc_channel();
    void thread_ap_channel_done_sum_V_23_cast_loc_ch();
    void thread_ap_channel_done_sum_V_23_loc_channel();
    void thread_ap_channel_done_sum_V_24_cast_loc_ch();
    void thread_ap_channel_done_sum_V_24_loc_channel();
    void thread_ap_channel_done_sum_V_25_cast_loc_ch();
    void thread_ap_channel_done_sum_V_25_loc_channel();
    void thread_ap_channel_done_sum_V_26_cast_loc_ch();
    void thread_ap_channel_done_sum_V_26_loc_channel();
    void thread_ap_channel_done_sum_V_27_cast_loc_ch();
    void thread_ap_channel_done_sum_V_27_loc_channel();
    void thread_ap_channel_done_sum_V_28_cast_loc_ch();
    void thread_ap_channel_done_sum_V_28_loc_channel();
    void thread_ap_channel_done_sum_V_29_cast_loc_ch();
    void thread_ap_channel_done_sum_V_29_loc_channel();
    void thread_ap_channel_done_sum_V_2_cast_loc_cha();
    void thread_ap_channel_done_sum_V_2_loc_channel();
    void thread_ap_channel_done_sum_V_30_cast_loc_ch();
    void thread_ap_channel_done_sum_V_30_loc_channel();
    void thread_ap_channel_done_sum_V_31_cast_loc_ch();
    void thread_ap_channel_done_sum_V_31_loc_channel();
    void thread_ap_channel_done_sum_V_32_cast_loc_ch();
    void thread_ap_channel_done_sum_V_32_loc_channel();
    void thread_ap_channel_done_sum_V_33_cast_loc_ch();
    void thread_ap_channel_done_sum_V_33_loc_channel();
    void thread_ap_channel_done_sum_V_34_cast_loc_ch();
    void thread_ap_channel_done_sum_V_34_loc_channel();
    void thread_ap_channel_done_sum_V_35_cast_loc_ch();
    void thread_ap_channel_done_sum_V_35_loc_channel();
    void thread_ap_channel_done_sum_V_36_cast_loc_ch();
    void thread_ap_channel_done_sum_V_36_loc_channel();
    void thread_ap_channel_done_sum_V_37_cast_loc_ch();
    void thread_ap_channel_done_sum_V_37_loc_channel();
    void thread_ap_channel_done_sum_V_38_cast_loc_ch();
    void thread_ap_channel_done_sum_V_38_loc_channel();
    void thread_ap_channel_done_sum_V_39_cast_loc_ch();
    void thread_ap_channel_done_sum_V_39_loc_channel();
    void thread_ap_channel_done_sum_V_3_cast_loc_cha();
    void thread_ap_channel_done_sum_V_3_loc_channel();
    void thread_ap_channel_done_sum_V_40_cast_loc_ch();
    void thread_ap_channel_done_sum_V_40_loc_channel();
    void thread_ap_channel_done_sum_V_41_cast_loc_ch();
    void thread_ap_channel_done_sum_V_41_loc_channel();
    void thread_ap_channel_done_sum_V_42_cast_loc_ch();
    void thread_ap_channel_done_sum_V_42_loc_channel();
    void thread_ap_channel_done_sum_V_43_cast_loc_ch();
    void thread_ap_channel_done_sum_V_43_loc_channel();
    void thread_ap_channel_done_sum_V_44_cast_loc_ch();
    void thread_ap_channel_done_sum_V_44_loc_channel();
    void thread_ap_channel_done_sum_V_45_cast_loc_ch();
    void thread_ap_channel_done_sum_V_45_loc_channel();
    void thread_ap_channel_done_sum_V_46_cast_loc_ch();
    void thread_ap_channel_done_sum_V_46_loc_channel();
    void thread_ap_channel_done_sum_V_47_cast_loc_ch();
    void thread_ap_channel_done_sum_V_47_loc_channel();
    void thread_ap_channel_done_sum_V_48_cast_loc_ch();
    void thread_ap_channel_done_sum_V_48_loc_channel();
    void thread_ap_channel_done_sum_V_49_cast_loc_ch();
    void thread_ap_channel_done_sum_V_49_loc_channel();
    void thread_ap_channel_done_sum_V_4_cast_loc_cha();
    void thread_ap_channel_done_sum_V_4_loc_channel();
    void thread_ap_channel_done_sum_V_50_cast_loc_ch();
    void thread_ap_channel_done_sum_V_50_loc_channel();
    void thread_ap_channel_done_sum_V_51_cast_loc_ch();
    void thread_ap_channel_done_sum_V_51_loc_channel();
    void thread_ap_channel_done_sum_V_52_cast_loc_ch();
    void thread_ap_channel_done_sum_V_52_loc_channel();
    void thread_ap_channel_done_sum_V_53_cast_loc_ch();
    void thread_ap_channel_done_sum_V_53_loc_channel();
    void thread_ap_channel_done_sum_V_54_cast_loc_ch();
    void thread_ap_channel_done_sum_V_54_loc_channel();
    void thread_ap_channel_done_sum_V_55_cast_loc_ch();
    void thread_ap_channel_done_sum_V_55_loc_channel();
    void thread_ap_channel_done_sum_V_56_cast_loc_ch();
    void thread_ap_channel_done_sum_V_56_loc_channel();
    void thread_ap_channel_done_sum_V_57_cast_loc_ch();
    void thread_ap_channel_done_sum_V_57_loc_channel();
    void thread_ap_channel_done_sum_V_58_cast_loc_ch();
    void thread_ap_channel_done_sum_V_58_loc_channel();
    void thread_ap_channel_done_sum_V_59_cast_loc_ch();
    void thread_ap_channel_done_sum_V_59_loc_channel();
    void thread_ap_channel_done_sum_V_5_cast_loc_cha();
    void thread_ap_channel_done_sum_V_5_loc_channel();
    void thread_ap_channel_done_sum_V_6_cast_loc_cha();
    void thread_ap_channel_done_sum_V_6_loc_channel();
    void thread_ap_channel_done_sum_V_7_cast_loc_cha();
    void thread_ap_channel_done_sum_V_7_loc_channel();
    void thread_ap_channel_done_sum_V_8_cast_loc_cha();
    void thread_ap_channel_done_sum_V_8_loc_channel();
    void thread_ap_channel_done_sum_V_9_cast_loc_cha();
    void thread_ap_channel_done_sum_V_9_loc_channel();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_CNN_1D_Block_Layer2_U0_ap_ready();
    void thread_ap_sync_CNN_1D_Loop_2_proc14_U0_ap_ready();
    void thread_ap_sync_CNN_1D_Loop_Loop_Con_U0_ap_ready();
    void thread_ap_sync_CNN_1D_Loop_Loop_Mul_U0_ap_ready();
    void thread_ap_sync_CNN_1D_entry11_U0_ap_ready();
    void thread_ap_sync_Layer1_ReadPadding_U0_ap_ready();
    void thread_ap_sync_Layer4_Dense_U0_ap_ready();
    void thread_ap_sync_channel_write_sum_V_0_cast_loc_cha();
    void thread_ap_sync_channel_write_sum_V_0_loc_channel();
    void thread_ap_sync_channel_write_sum_V_10_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_10_loc_channel();
    void thread_ap_sync_channel_write_sum_V_11_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_11_loc_channel();
    void thread_ap_sync_channel_write_sum_V_12_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_12_loc_channel();
    void thread_ap_sync_channel_write_sum_V_13_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_13_loc_channel();
    void thread_ap_sync_channel_write_sum_V_14_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_14_loc_channel();
    void thread_ap_sync_channel_write_sum_V_15_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_15_loc_channel();
    void thread_ap_sync_channel_write_sum_V_16_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_16_loc_channel();
    void thread_ap_sync_channel_write_sum_V_17_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_17_loc_channel();
    void thread_ap_sync_channel_write_sum_V_18_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_18_loc_channel();
    void thread_ap_sync_channel_write_sum_V_19_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_19_loc_channel();
    void thread_ap_sync_channel_write_sum_V_1_cast_loc_cha();
    void thread_ap_sync_channel_write_sum_V_1_loc_channel();
    void thread_ap_sync_channel_write_sum_V_20_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_20_loc_channel();
    void thread_ap_sync_channel_write_sum_V_21_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_21_loc_channel();
    void thread_ap_sync_channel_write_sum_V_22_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_22_loc_channel();
    void thread_ap_sync_channel_write_sum_V_23_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_23_loc_channel();
    void thread_ap_sync_channel_write_sum_V_24_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_24_loc_channel();
    void thread_ap_sync_channel_write_sum_V_25_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_25_loc_channel();
    void thread_ap_sync_channel_write_sum_V_26_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_26_loc_channel();
    void thread_ap_sync_channel_write_sum_V_27_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_27_loc_channel();
    void thread_ap_sync_channel_write_sum_V_28_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_28_loc_channel();
    void thread_ap_sync_channel_write_sum_V_29_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_29_loc_channel();
    void thread_ap_sync_channel_write_sum_V_2_cast_loc_cha();
    void thread_ap_sync_channel_write_sum_V_2_loc_channel();
    void thread_ap_sync_channel_write_sum_V_30_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_30_loc_channel();
    void thread_ap_sync_channel_write_sum_V_31_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_31_loc_channel();
    void thread_ap_sync_channel_write_sum_V_32_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_32_loc_channel();
    void thread_ap_sync_channel_write_sum_V_33_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_33_loc_channel();
    void thread_ap_sync_channel_write_sum_V_34_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_34_loc_channel();
    void thread_ap_sync_channel_write_sum_V_35_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_35_loc_channel();
    void thread_ap_sync_channel_write_sum_V_36_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_36_loc_channel();
    void thread_ap_sync_channel_write_sum_V_37_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_37_loc_channel();
    void thread_ap_sync_channel_write_sum_V_38_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_38_loc_channel();
    void thread_ap_sync_channel_write_sum_V_39_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_39_loc_channel();
    void thread_ap_sync_channel_write_sum_V_3_cast_loc_cha();
    void thread_ap_sync_channel_write_sum_V_3_loc_channel();
    void thread_ap_sync_channel_write_sum_V_40_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_40_loc_channel();
    void thread_ap_sync_channel_write_sum_V_41_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_41_loc_channel();
    void thread_ap_sync_channel_write_sum_V_42_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_42_loc_channel();
    void thread_ap_sync_channel_write_sum_V_43_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_43_loc_channel();
    void thread_ap_sync_channel_write_sum_V_44_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_44_loc_channel();
    void thread_ap_sync_channel_write_sum_V_45_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_45_loc_channel();
    void thread_ap_sync_channel_write_sum_V_46_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_46_loc_channel();
    void thread_ap_sync_channel_write_sum_V_47_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_47_loc_channel();
    void thread_ap_sync_channel_write_sum_V_48_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_48_loc_channel();
    void thread_ap_sync_channel_write_sum_V_49_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_49_loc_channel();
    void thread_ap_sync_channel_write_sum_V_4_cast_loc_cha();
    void thread_ap_sync_channel_write_sum_V_4_loc_channel();
    void thread_ap_sync_channel_write_sum_V_50_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_50_loc_channel();
    void thread_ap_sync_channel_write_sum_V_51_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_51_loc_channel();
    void thread_ap_sync_channel_write_sum_V_52_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_52_loc_channel();
    void thread_ap_sync_channel_write_sum_V_53_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_53_loc_channel();
    void thread_ap_sync_channel_write_sum_V_54_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_54_loc_channel();
    void thread_ap_sync_channel_write_sum_V_55_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_55_loc_channel();
    void thread_ap_sync_channel_write_sum_V_56_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_56_loc_channel();
    void thread_ap_sync_channel_write_sum_V_57_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_57_loc_channel();
    void thread_ap_sync_channel_write_sum_V_58_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_58_loc_channel();
    void thread_ap_sync_channel_write_sum_V_59_cast_loc_ch();
    void thread_ap_sync_channel_write_sum_V_59_loc_channel();
    void thread_ap_sync_channel_write_sum_V_5_cast_loc_cha();
    void thread_ap_sync_channel_write_sum_V_5_loc_channel();
    void thread_ap_sync_channel_write_sum_V_6_cast_loc_cha();
    void thread_ap_sync_channel_write_sum_V_6_loc_channel();
    void thread_ap_sync_channel_write_sum_V_7_cast_loc_cha();
    void thread_ap_sync_channel_write_sum_V_7_loc_channel();
    void thread_ap_sync_channel_write_sum_V_8_cast_loc_cha();
    void thread_ap_sync_channel_write_sum_V_8_loc_channel();
    void thread_ap_sync_channel_write_sum_V_9_cast_loc_cha();
    void thread_ap_sync_channel_write_sum_V_9_loc_channel();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_dst_V_address0();
    void thread_dst_V_ce0();
    void thread_dst_V_d0();
    void thread_dst_V_we0();
    void thread_saveValueLayer1_V_Addr_A();
    void thread_saveValueLayer1_V_Din_A();
    void thread_saveValueLayer1_V_EN_A();
    void thread_saveValueLayer1_V_WEN_A();
    void thread_saveValueLayer2_V_Addr_A();
    void thread_saveValueLayer2_V_Din_A();
    void thread_saveValueLayer2_V_EN_A();
    void thread_saveValueLayer2_V_WEN_A();
    void thread_saveValueLayer3_V_Addr_A();
    void thread_saveValueLayer3_V_Din_A();
    void thread_saveValueLayer3_V_EN_A();
    void thread_saveValueLayer3_V_WEN_A();
    void thread_src_V_address0();
    void thread_src_V_ce0();
    void thread_src_V_d0();
    void thread_src_V_we0();
    void thread_start_for_CNN_1D_entry142_U0_din();
    void thread_start_for_Layer12_Maxpool_read_U0_din();
    void thread_start_for_Layer23_Maxpool_read_U0_din();
};

}

using namespace ap_rtl;

#endif
