#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x643628539950 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x64362856c3c0_0 .var "CLK", 0 0;
v0x64362856c4d0_0 .var "alu_op", 1 0;
v0x64362856c5e0_0 .net "alu_result", 31 0, v0x64362856a510_0;  1 drivers
v0x64362856c6d0_0 .var "read_addr1", 4 0;
v0x64362856c7e0_0 .var "read_addr2", 4 0;
v0x64362856c940_0 .net "read_data1", 31 0, L_0x64362856ce50;  1 drivers
v0x64362856ca00_0 .net "read_data2", 31 0, L_0x64362856cf50;  1 drivers
v0x64362856caa0_0 .var "reset", 0 0;
v0x64362856cb40_0 .var "write_addr", 4 0;
v0x64362856cc70_0 .var "write_data", 31 0;
v0x64362856cd60_0 .var "write_enable", 0 0;
S_0x643628539ae0 .scope module, "dut" "cpu_core" 2 14, 3 1 0, S_0x643628539950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "write_addr";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "write_enable";
    .port_info 7 /INPUT 2 "alu_op";
    .port_info 8 /OUTPUT 32 "alu_result";
    .port_info 9 /OUTPUT 32 "read_data1";
    .port_info 10 /OUTPUT 32 "read_data2";
L_0x64362856ce50 .functor BUFZ 32, v0x64362856ae30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x64362856cf50 .functor BUFZ 32, v0x64362856af40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x64362856b800_0 .net "CLK", 0 0, v0x64362856c3c0_0;  1 drivers
v0x64362856b8c0_0 .net "alu_op", 1 0, v0x64362856c4d0_0;  1 drivers
v0x64362856b990_0 .net "alu_result", 31 0, v0x64362856a510_0;  alias, 1 drivers
v0x64362856ba90_0 .net "read_addr1", 4 0, v0x64362856c6d0_0;  1 drivers
v0x64362856bb60_0 .net "read_addr2", 4 0, v0x64362856c7e0_0;  1 drivers
v0x64362856bc00_0 .net "read_data1", 31 0, L_0x64362856ce50;  alias, 1 drivers
v0x64362856bca0_0 .net "read_data2", 31 0, L_0x64362856cf50;  alias, 1 drivers
v0x64362856bd80_0 .net "reg_data1", 31 0, v0x64362856ae30_0;  1 drivers
v0x64362856be90_0 .net "reg_data2", 31 0, v0x64362856af40_0;  1 drivers
v0x64362856bf50_0 .net "reset", 0 0, v0x64362856caa0_0;  1 drivers
v0x64362856c010_0 .net "write_addr", 4 0, v0x64362856cb40_0;  1 drivers
v0x64362856c0d0_0 .net "write_data", 31 0, v0x64362856cc70_0;  1 drivers
v0x64362856c170_0 .net "write_enable", 0 0, v0x64362856cd60_0;  1 drivers
S_0x6436284f9490 .scope module, "alu_unit" "alu" 3 30, 4 1 0, S_0x643628539ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 2 "opcode";
    .port_info 3 /OUTPUT 32 "result";
v0x6436284f96e0_0 .net "A", 31 0, v0x64362856ae30_0;  alias, 1 drivers
v0x64362856a370_0 .net "B", 31 0, v0x64362856af40_0;  alias, 1 drivers
v0x64362856a450_0 .net "opcode", 1 0, v0x64362856c4d0_0;  alias, 1 drivers
v0x64362856a510_0 .var "result", 31 0;
E_0x643628537230 .event anyedge, v0x64362856a450_0, v0x6436284f96e0_0, v0x64362856a370_0;
S_0x64362856a670 .scope module, "rf" "register_file" 3 18, 5 1 0, S_0x643628539ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "WE3";
    .port_info 2 /INPUT 5 "A1";
    .port_info 3 /INPUT 5 "A2";
    .port_info 4 /INPUT 5 "A3";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
v0x64362856aad0_0 .net "A1", 4 0, v0x64362856c6d0_0;  alias, 1 drivers
v0x64362856abd0_0 .net "A2", 4 0, v0x64362856c7e0_0;  alias, 1 drivers
v0x64362856acb0_0 .net "A3", 4 0, v0x64362856cb40_0;  alias, 1 drivers
v0x64362856ad70_0 .net "CLK", 0 0, v0x64362856c3c0_0;  alias, 1 drivers
v0x64362856ae30_0 .var "RD1", 31 0;
v0x64362856af40_0 .var "RD2", 31 0;
v0x64362856afe0_0 .net "WD3", 31 0, v0x64362856cc70_0;  alias, 1 drivers
v0x64362856b0a0_0 .net "WE3", 0 0, v0x64362856cd60_0;  alias, 1 drivers
v0x64362856b160_0 .var/i "i", 31 0;
v0x64362856b240 .array "registers", 0 31, 31 0;
v0x64362856b240_0 .array/port v0x64362856b240, 0;
v0x64362856b240_1 .array/port v0x64362856b240, 1;
v0x64362856b240_2 .array/port v0x64362856b240, 2;
E_0x6436285376e0/0 .event anyedge, v0x64362856aad0_0, v0x64362856b240_0, v0x64362856b240_1, v0x64362856b240_2;
v0x64362856b240_3 .array/port v0x64362856b240, 3;
v0x64362856b240_4 .array/port v0x64362856b240, 4;
v0x64362856b240_5 .array/port v0x64362856b240, 5;
v0x64362856b240_6 .array/port v0x64362856b240, 6;
E_0x6436285376e0/1 .event anyedge, v0x64362856b240_3, v0x64362856b240_4, v0x64362856b240_5, v0x64362856b240_6;
v0x64362856b240_7 .array/port v0x64362856b240, 7;
v0x64362856b240_8 .array/port v0x64362856b240, 8;
v0x64362856b240_9 .array/port v0x64362856b240, 9;
v0x64362856b240_10 .array/port v0x64362856b240, 10;
E_0x6436285376e0/2 .event anyedge, v0x64362856b240_7, v0x64362856b240_8, v0x64362856b240_9, v0x64362856b240_10;
v0x64362856b240_11 .array/port v0x64362856b240, 11;
v0x64362856b240_12 .array/port v0x64362856b240, 12;
v0x64362856b240_13 .array/port v0x64362856b240, 13;
v0x64362856b240_14 .array/port v0x64362856b240, 14;
E_0x6436285376e0/3 .event anyedge, v0x64362856b240_11, v0x64362856b240_12, v0x64362856b240_13, v0x64362856b240_14;
v0x64362856b240_15 .array/port v0x64362856b240, 15;
v0x64362856b240_16 .array/port v0x64362856b240, 16;
v0x64362856b240_17 .array/port v0x64362856b240, 17;
v0x64362856b240_18 .array/port v0x64362856b240, 18;
E_0x6436285376e0/4 .event anyedge, v0x64362856b240_15, v0x64362856b240_16, v0x64362856b240_17, v0x64362856b240_18;
v0x64362856b240_19 .array/port v0x64362856b240, 19;
v0x64362856b240_20 .array/port v0x64362856b240, 20;
v0x64362856b240_21 .array/port v0x64362856b240, 21;
v0x64362856b240_22 .array/port v0x64362856b240, 22;
E_0x6436285376e0/5 .event anyedge, v0x64362856b240_19, v0x64362856b240_20, v0x64362856b240_21, v0x64362856b240_22;
v0x64362856b240_23 .array/port v0x64362856b240, 23;
v0x64362856b240_24 .array/port v0x64362856b240, 24;
v0x64362856b240_25 .array/port v0x64362856b240, 25;
v0x64362856b240_26 .array/port v0x64362856b240, 26;
E_0x6436285376e0/6 .event anyedge, v0x64362856b240_23, v0x64362856b240_24, v0x64362856b240_25, v0x64362856b240_26;
v0x64362856b240_27 .array/port v0x64362856b240, 27;
v0x64362856b240_28 .array/port v0x64362856b240, 28;
v0x64362856b240_29 .array/port v0x64362856b240, 29;
v0x64362856b240_30 .array/port v0x64362856b240, 30;
E_0x6436285376e0/7 .event anyedge, v0x64362856b240_27, v0x64362856b240_28, v0x64362856b240_29, v0x64362856b240_30;
v0x64362856b240_31 .array/port v0x64362856b240, 31;
E_0x6436285376e0/8 .event anyedge, v0x64362856b240_31, v0x64362856abd0_0;
E_0x6436285376e0 .event/or E_0x6436285376e0/0, E_0x6436285376e0/1, E_0x6436285376e0/2, E_0x6436285376e0/3, E_0x6436285376e0/4, E_0x6436285376e0/5, E_0x6436285376e0/6, E_0x6436285376e0/7, E_0x6436285376e0/8;
E_0x643628537b50 .event posedge, v0x64362856ad70_0;
    .scope S_0x64362856a670;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x64362856b160_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x64362856b160_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x64362856b160_0;
    %store/vec4a v0x64362856b240, 4, 0;
    %load/vec4 v0x64362856b160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x64362856b160_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x64362856a670;
T_1 ;
    %wait E_0x643628537b50;
    %load/vec4 v0x64362856b0a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x64362856acb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x64362856afe0_0;
    %load/vec4 v0x64362856acb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x64362856b240, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x64362856a670;
T_2 ;
    %wait E_0x6436285376e0;
    %load/vec4 v0x64362856aad0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x64362856ae30_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x64362856aad0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x64362856b240, 4;
    %store/vec4 v0x64362856ae30_0, 0, 32;
T_2.1 ;
    %load/vec4 v0x64362856abd0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x64362856af40_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x64362856abd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x64362856b240, 4;
    %store/vec4 v0x64362856af40_0, 0, 32;
T_2.3 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x6436284f9490;
T_3 ;
    %wait E_0x643628537230;
    %load/vec4 v0x64362856a450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x64362856a510_0, 0, 32;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x6436284f96e0_0;
    %load/vec4 v0x64362856a370_0;
    %add;
    %store/vec4 v0x64362856a510_0, 0, 32;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x6436284f96e0_0;
    %load/vec4 v0x64362856a370_0;
    %sub;
    %store/vec4 v0x64362856a510_0, 0, 32;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x6436284f96e0_0;
    %load/vec4 v0x64362856a370_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x64362856a510_0, 0, 32;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x6436284f96e0_0;
    %load/vec4 v0x64362856a370_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x64362856a510_0, 0, 32;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x643628539950;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64362856c3c0_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x64362856c3c0_0;
    %inv;
    %store/vec4 v0x64362856c3c0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x643628539950;
T_5 ;
    %vpi_call 2 36 "$dumpfile", "cpu_core_tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x643628539950 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64362856caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x64362856c6d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x64362856c7e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x64362856cb40_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x64362856cc70_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x64362856c4d0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64362856caa0_0, 0, 1;
    %vpi_call 2 51 "$display", "=== Test 1: ADD Operation ===" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x64362856cb40_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x64362856cc70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x64362856cb40_0, 0, 5;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x64362856cc70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x64362856c6d0_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x64362856c7e0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x64362856c4d0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 70 "$display", "ADD: %d + %d = %d", v0x64362856c940_0, v0x64362856ca00_0, v0x64362856c5e0_0 {0 0 0};
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x64362856cb40_0, 0, 5;
    %load/vec4 v0x64362856c5e0_0;
    %store/vec4 v0x64362856cc70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %vpi_call 2 79 "$display", "=== Test 2: SUB Operation ===" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x64362856cb40_0, 0, 5;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x64362856cc70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x64362856cb40_0, 0, 5;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x64362856cc70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x64362856c6d0_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x64362856c7e0_0, 0, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x64362856c4d0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 98 "$display", "SUB: %d - %d = %d", v0x64362856c940_0, v0x64362856ca00_0, v0x64362856c5e0_0 {0 0 0};
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x64362856cb40_0, 0, 5;
    %load/vec4 v0x64362856c5e0_0;
    %store/vec4 v0x64362856cc70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %vpi_call 2 107 "$display", "=== Test 3: SHIFTL Operation ===" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x64362856cb40_0, 0, 5;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x64362856cc70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x64362856cb40_0, 0, 5;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x64362856cc70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x64362856c6d0_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x64362856c7e0_0, 0, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x64362856c4d0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 126 "$display", "SHIFTL: %d << %d = %d", v0x64362856c940_0, v0x64362856ca00_0, v0x64362856c5e0_0 {0 0 0};
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x64362856cb40_0, 0, 5;
    %load/vec4 v0x64362856c5e0_0;
    %store/vec4 v0x64362856cc70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %vpi_call 2 135 "$display", "=== Test 4: SHIFTR Operation ===" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x64362856c6d0_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x64362856c7e0_0, 0, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x64362856c4d0_0, 0, 2;
    %delay 10, 0;
    %vpi_call 2 142 "$display", "SHIFTR: %d >> %d = %d", v0x64362856c940_0, v0x64362856ca00_0, v0x64362856c5e0_0 {0 0 0};
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x64362856cb40_0, 0, 5;
    %load/vec4 v0x64362856c5e0_0;
    %store/vec4 v0x64362856cc70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64362856cd60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x64362856c6d0_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 153 "$display", "Final value in register 20: %d", v0x64362856c940_0 {0 0 0};
    %vpi_call 2 155 "$display", "=== All tests completed ===" {0 0 0};
    %delay 50, 0;
    %vpi_call 2 156 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "src/testbench.v";
    "src/cpu_core.v";
    "src/alu.v";
    "src/register_file.v";
