library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity tb_equacao is
end tb_equacao;

architecture teste of tb_equacao is
	component equacao is
		generic (
			W : natural := 4
		);
		port (
			CLOCK : in std_logic;
			RESET : in std_logic;
			
			TeR : in std_logic_vector((2*W)-1 downto 0);
			Kph : in std_logic_vector(W-1 downto 0);		
			Vph : in std_logic_vector(W-1 downto 0);
			Sph : in std_logic_vector(W-1 downto 0);
			
			Te : out std_logic_vector((2*W)-1 downto 0)
		);
  end component;

  signal fio_clock: std_logic := '1';
  signal fio_reset: std_logic;
  signal fio_kph, fio_vph, fio_sph: std_logic_vector(3 downto 0);
  signal fio_ter, fio_te: std_logic_vector(7 downto 0);

begin
	inst_equacao: Equacao port map (
		CLOCK => fio_clock,
		RESET => fio_reset,
		TeR => fio_ter,
		Kph => fio_kph,
		Vph => fio_vph,
		Sph => fio_sph,
		Te => fio_te
  );

	fio_clock <= not fio_clock after 1 ns;
	fio_reset <= '0';

	fio_ter <= "01011100", "01101111" after 10 ns, "00101010" after 20 ns, "10111001" after 30 ns, "11011100" after 40 ns, "01010101" after 50 ns, "11110000" after 60 ns;
	fio_kph <= "1001", "0110" after 10 ns, "1101" after 20 ns, "0011" after 30 ns, "1010" after 40 ns, "0100" after 50 ns, "1111" after 60 ns;
	fio_vph <= "0110", "1011" after 10 nsw, "0101" after 20 ns, "1110" after 30 ns, "0001" after 40 ns, "1101" after 50 ns, "0010" after 60 ns;
	fio_sph <= "1011", "1110" after 10 ns, "0011" after 20 ns, "0101" after 30 ns, "1001" after 40 ns, "0110" after 50 ns, "1100" after 60 ns;

	
	end teste;