{
  "Assertion 1": {
    "clock signal condition": "@(posedge clk)",
    "disable condition": "disable iff (rst)",
    "logical expression": "en |=> out == $past(in,1)",
    "Signals": ["en", "out", "in"],
    "Signal Explanations": {
      "en": "enable signal",
      "out": "output signal of the verilog module",
      "in": "input signal of the verilog module"
    },
    "Logical Operators": ["|=>", "==", "$past"],
    "Logical Operators Explanation": {
      "|=>": "a non-overlapping implication operator meaning that if the condition on the left is met then the condition on the right must hold SINCE NEXT CLOCK CYCLE",
      "==": "equal",
      "$past": "the value of a signal in the previous clock cycle"
    },
    "Assertion Explaination": "if enable signal is active (1), then output signal equals the input signal's value from the previous clock cycle SINCE NEXT CLOCK CYCLE"
  },
  "Assertion 2": {
    "clock signal condition": "@(posedge clk)",
    "disable condition": "disable iff (rst)",
    "logical expression": "!en |=> out == $past(out,1)",
    "Signals": ["en", "out"],
    "Signal Explanations": {
      "en": "enable signal",
      "out": "output signal of the verilog module"
    },
    "Logical Operators": ["!", "|=>", "==", "$past"],
    "Logical Operators Explanation": {
      "!": "the value of a signal is reset (0)",
      "|=>": "a non-overlapping implication operator meaning that if the condition on the left is met then the condition on the right must hold SINCE NEXT CLOCK CYCLE",
      "==": "equal",
      "$past": "the value of a signal in the previous clock cycle"
    },
    "Assertion Explaination": "if enable signal is not active (0), then output signal equals its value from the previous clock cycle SINCE NEXT CLOCK CYCLE"
  }
}