Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu May  8 23:08:18 2025
| Host         : thinkpad-t480 running 64-bit Fedora Linux 41 (Workstation Edition)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             100 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              51 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------+------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | DEB2/outp_reg_3            |                  |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | STOPKYx/min_cnt[5]_i_1_n_0 |                  |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | STOPKYx/sec_cnt[5]_i_1_n_0 |                  |                3 |              6 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | CLK/tick_s_i               |                  |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | ALARMx/minuty[5]_i_1_n_0   |                  |                3 |              6 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | ALARMx/sekundy[5]_i_1_n_0  |                  |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | DEB2/outp_reg_2            |                  |                4 |              6 |         1.50 |
|  CLK100MHZ_IBUF_BUFG | DEB2/outp_reg_0            |                  |                4 |             10 |         2.50 |
|  CLK100MHZ_IBUF_BUFG |                            |                  |               36 |            103 |         2.86 |
+----------------------+----------------------------+------------------+------------------+----------------+--------------+


