<?xml version="1.0" encoding="utf-8"?>
<search>
  <entry>
    <title>Gate-and-switch-level modeling</title>
    <url>/posts/aff089ac/</url>
    <content><![CDATA[<h1 id="Gate-and-switch-level-modeling"><a href="#Gate-and-switch-level-modeling" class="headerlink" title="Gate-and-switch-level modeling"></a><center>Gate-and-switch-level modeling</center></h1><h2 id="1ã€verilog-std-1364-20051"><a href="#1ã€verilog-std-1364-20051" class="headerlink" title="1ã€verilog-std-1364-20051"></a>1ã€verilog-std-1364-2005<a href="#link"><sup>1</sup></a></h2><blockquote><p>There are <code>14 logic gates</code> and <code>12 switches</code> predefined in the Verilog HDL to provide the gate- and switch-level modeling facility. Modeling with logic gates and switches has the following advantages:</p></blockquote><p>â€” Gates provide a much closer one-to-one <code>mapping</code> between the actual circuit and the model.<br>â€” There is no <code>continuous assignment</code> equivalent to the <code>bidirectional transfer gate</code>.</p><p>Verilog1364-2005æ ‡å‡†è§„å®šäº†26ä¸ªåŸºæœ¬åŸä»¶ï¼Œå…¶ä¸­14ä¸ªé—¨çº§åŸä»¶ï¼Œ12ä¸ªå¼€å…³çº§åŸä»¶ã€‚</p><p>å¯¹äºè¿™äº›åŸä»¶ä¸éœ€è¦å®šä¹‰ç›´æ¥è°ƒç”¨ã€‚</p><h2 id="2ã€é—¨çº§å»ºæ¨¡2"><a href="#2ã€é—¨çº§å»ºæ¨¡2" class="headerlink" title="2ã€é—¨çº§å»ºæ¨¡2"></a>2ã€é—¨çº§å»ºæ¨¡<a href="#link"><sup>2</sup></a></h2><p><img src="http://image.beenli.cn/global/20200405/86dMFOGFTOna.png?imageslim" srcset="/img/loading.gif" alt="å†…ç½®é—¨çº§å…ƒä»¶"></p><ol><li><p>å¤šè¾“å…¥é—¨ï¼š</p><pre><code class="verilog">n_input_gate_instance ::= [ name_of_gate_instance ] 
( output_terminal , input_terminal { , input_terminal } ) 

and A1(out1, in1, in2);
or  O1(outa, inb, inc, ind);
xor X1(outx, inx, iny, inz, inw);</code></pre></li><li><p>å¤šè¾“å‡ºé—¨è°ƒç”¨:</p><pre><code class="verilog">n_output_gate_instance ::= [ name_of_gate_instance ] 
( output_terminal { , output_terminal } , input_terminal ) 

buf BUF_1(bufout1, bufout2, bufout3, bufin);
not NOT_1(out1, out2, in);</code></pre></li><li><p>ä¸‰æ€é—¨è°ƒç”¨:</p><pre><code class="verilog">enable_gate_instance ::= [ name_of_gate_instance ] 
( output_terminal , input_terminal , enable_terminal )

bufif1 BF1(data_bus, data, enable);</code></pre></li><li><p>äºŒä¸ªç”µé˜»</p><p>The instance declaration of a pullup or a pulldown source shall begin with one of the following keywords: <code>pullup</code> , <code>pulldown</code></p><pre><code class="verilog">pull_gate_instance ::= [ name_of_gate_instance ] ( output_terminal )  

pullup   (strong1)  p1 (neta), p2 (netb);

In this example, the  p1  instance drives  neta  and the  p2  instance drives netb  with strong strength.</code></pre></li><li><p>æ³¨æ„: é—¨çº§åŸä»¶çš„ç«¯å£åˆ—è¡¨éƒ½å›ºå®šå¥½äº†ï¼Œå¯ä»¥ä¸ç”¨å®šä¹‰ä¸­é—´è¿æ¥ä¿¡å·ç±»å‹(wire)</p><hr></li></ol><h3 id="ç¤ºä¾‹ï¼š"><a href="#ç¤ºä¾‹ï¼š" class="headerlink" title="ç¤ºä¾‹ï¼š"></a>ç¤ºä¾‹ï¼š</h3><pre><code class="verilog">// é—¨çº§å»ºæ¨¡å®ç°æœ€å°é¡¹è¡¨è¾¾å¼
// F(a, b, c) = m1 + m2 + m3 + m6 + m7 = (!a)c + b
module zuixiaoxiang(out, a, b, c);
    input a, b, c;
    output out;
    wire s1, s2;
    not U1(s1, a);
    and U2(s2, s1, c);
    or U3(out, s2, b);
endmodule
</code></pre><img src="http://image.beenli.cn/global/20200405/ADk6SPgKBGVt.jpg?imageslim" srcset="/img/loading.gif" alt="mark" style="zoom:50%"><h2 id="3ã€å¼€å…³çº§å»ºæ¨¡"><a href="#3ã€å¼€å…³çº§å»ºæ¨¡" class="headerlink" title="3ã€å¼€å…³çº§å»ºæ¨¡"></a>3ã€å¼€å…³çº§å»ºæ¨¡</h2><ol><li><p>MOS switches</p><table><thead><tr><th><strong>cmos</strong></th><th><strong>pmos</strong></th><th><strong>nmos</strong></th></tr></thead><tbody><tr><td><strong>rcmos</strong></td><td><strong>rnmos</strong></td><td><strong>rpmos</strong></td></tr></tbody></table><blockquote><p>rmos : ä»£è¡¨æ™¶ä½“ç®¡å¯¼é€šæ—¶æºæ¼æœ‰è¾ƒé«˜çš„é˜»æŠ—(<code>impedance</code>)</p></blockquote><pre><code class="verilog">The following example declares a pmos switch:

pmos  p1 (out, data, control);

The output is  out , the data input is  data , and the control input is 
control.The instance name is  p1 .</code></pre></li><li><p>Bidirectional pass switches(åŒå‘å¼€å…³)</p><table><thead><tr><th><strong>tran</strong></th><th><strong>tranif1</strong></th><th><strong>tranif0</strong></th></tr></thead><tbody><tr><td><strong>rtran</strong></td><td><strong>rtranif1</strong></td><td><strong>rtranif0</strong></td></tr></tbody></table><blockquote><p>The bidirectional pass switches shall not delay signals propagating through them. When tranif0, tranif1,rtranif0, or rtranif1 devices are turned off, they shall block signals; and when they are turned on, they shall pass signals. The tran and rtran devices cannot be turned off, and they shall always pass signals.(åŒå‘å¼€å…³æ²¡æœ‰ä¼ æ’­å»¶æ—¶)</p></blockquote><pre><code class="verilog">The following example declares an instance of tranif1:

tranif1  t1 (inout1,inout2,control);

The bidirectional terminals are  inout1  and  inout2 . The control input is  control . The instance name is t1 .</code></pre><hr><h3 id="ç¤ºä¾‹ï¼š-1"><a href="#ç¤ºä¾‹ï¼š-1" class="headerlink" title="ç¤ºä¾‹ï¼š"></a>ç¤ºä¾‹ï¼š</h3><pre><code class="verilog">// 2è¾“å…¥ä¸é—¨
// time:2020-04-05
module and2_1(out, a, b);
    input a,b;
    output out;
    wire s1, s2;
    supply0 Gnd;
    supply1 Vdd;
    pmos U1(s1, Vdd, a);
    pmos U2(s1, Vdd, b);
    nmos U3(s1, s2, a);
    nmos U4(s2, Gnd, b);
    pmos U5(out, Vdd, s1);
    nmos U6(out, Gnd, s1);
endmodule</code></pre><img src="http://image.beenli.cn/global/20200405/iHaJAtKTeIck.jpg?imageslim" srcset="/img/loading.gif" alt="mark" style="zoom:50%"></li></ol><p>quarter II ç»¼åˆä¸äº†ï¼Œæ²¡åŠæ³•ç›´æ¥çœ‹viewerã€‚åªèƒ½æŠŠä¹¦ä¸Šçš„å›¾æ‰’æ¥äº†ã€‚</p><hr><h4 id="ç»ˆäºæ‰¾åˆ°äº†ä¸€æ¬¾RTLçº§ï¼Œgateçº§ï¼Œå¼€å…³çº§debuggerå’Œviewerçš„è½¯ä»¶"><a href="#ç»ˆäºæ‰¾åˆ°äº†ä¸€æ¬¾RTLçº§ï¼Œgateçº§ï¼Œå¼€å…³çº§debuggerå’Œviewerçš„è½¯ä»¶" class="headerlink" title="ç»ˆäºæ‰¾åˆ°äº†ä¸€æ¬¾RTLçº§ï¼Œgateçº§ï¼Œå¼€å…³çº§debuggerå’Œviewerçš„è½¯ä»¶"></a>ç»ˆäºæ‰¾åˆ°äº†ä¸€æ¬¾RTLçº§ï¼Œgateçº§ï¼Œå¼€å…³çº§debuggerå’Œviewerçš„è½¯ä»¶</h4><p><a href="http://www.concept.de/SpiceVision.html" rel="external nofollow noreferrer">trainsistor-level debugger and viewer</a></p><p>ä½†æ˜¯ç›®å‰ä¸‹è½½ä¸äº†ï¼Œå¾—æ‰¾å®¢æœè”ç³»ã€‚ä¸çŸ¥æœ‰äººæœ‰ç”¨è¿‡è¿™æ¬¾è½¯ä»¶æ²¡æœ‰ã€‚æœ‰çš„è¯è¯·ä½ ä¸€å®šå‘Šè¯‰æˆ‘ã€‚</p><h2 id="Renference"><a href="#Renference" class="headerlink" title="Renference"></a>Renference</h2><div id="link"></div><p>[1] <a href="https://standards.ieee.org/standard/1364-2005.html" rel="external nofollow noreferrer">verilog-std-1364-2005</a></p><p>[2] <a href="">è”¡è§‰å¹³.2015.Verilog HDL æ•°å­—é›†æˆç”µè·¯é«˜çº§ç¨‹åºè®¾è®¡ 31P</a></p><script>
        document.querySelectorAll('.github-emoji')
          .forEach(el => {
            if (!el.dataset.src) { return; }
            const img = document.createElement('img');
            img.style = 'display:none !important;';
            img.src = el.dataset.src;
            img.addEventListener('error', () => {
              img.remove();
              el.style.color = 'inherit';
              el.style.backgroundImage = 'none';
              el.style.background = 'none';
            });
            img.addEventListener('load', () => {
              img.remove();
            });
            document.body.appendChild(img);
          });
      </script>]]></content>
      <categories>
        <category>Digital IC</category>
      </categories>
      <tags>
        <tag>verilog</tag>
      </tags>
  </entry>
  <entry>
    <title>å›¾åºŠ+è¯„è®º</title>
    <url>/posts/7928fb24/</url>
    <content><![CDATA[<h2 id="å›¾åºŠ-è¯„è®º"><a href="#å›¾åºŠ-è¯„è®º" class="headerlink" title="å›¾åºŠ+è¯„è®º"></a><center>å›¾åºŠ+è¯„è®º</center></h2><h2 id="1ã€ä»€ä¹ˆæ˜¯å›¾åºŠ"><a href="#1ã€ä»€ä¹ˆæ˜¯å›¾åºŠ" class="headerlink" title="1ã€ä»€ä¹ˆæ˜¯å›¾åºŠ"></a>1ã€ä»€ä¹ˆæ˜¯å›¾åºŠ</h2><blockquote><p>å›¾åºŠä¸€èˆ¬æ˜¯æŒ‡å‚¨å­˜å›¾ç‰‡çš„æœåŠ¡å™¨ï¼›å°±è·Ÿç™¾åº¦ç½‘ç›˜å·®ä¸å¤šã€‚åªä¸è¿‡å®ƒæ˜¯ä¸“é—¨å­˜å‚¨å›¾ç‰‡çš„ã€‚</p><p>æœ‰çš„ä¹Ÿå¯ä»¥å­˜å‚¨æ–‡ä»¶ã€‚æœ‰å¾ˆå¤šå…è´¹çš„å›¾åºŠã€‚ä¼šèµ é€10Gå­˜å‚¨ç©ºé—´</p></blockquote><h2 id="2ã€ä¸ºä»€ä¹ˆè¦ç”¨å›¾åºŠ"><a href="#2ã€ä¸ºä»€ä¹ˆè¦ç”¨å›¾åºŠ" class="headerlink" title="2ã€ä¸ºä»€ä¹ˆè¦ç”¨å›¾åºŠ"></a>2ã€ä¸ºä»€ä¹ˆè¦ç”¨å›¾åºŠ</h2><ol><li>ç”¨å›¾åºŠå¾ˆæ–¹ä¾¿ã€‚æœåŠ¡å™¨ä¼šç”Ÿæˆä¸€ä¸ªå¤–é“¾ã€‚åœ¨äº’è”ç½‘ä»»ä½•åœ°æ–¹éƒ½èƒ½è®¿é—®åˆ°</li><li>ç”¨å›¾åºŠè®¿é—®é€Ÿåº¦å¾ˆå¿«ã€‚æœåŠ¡å•†ä¼šä½¿ç”¨cdnåŠ é€Ÿ</li><li>ç”¨å›¾åºŠå¯ä»¥èŠ‚çœæœ¬åœ°ç©ºé—´ã€‚</li></ol><h2 id="3ã€ä¸ƒç‰›äº‘å›¾åºŠçš„ä½¿ç”¨"><a href="#3ã€ä¸ƒç‰›äº‘å›¾åºŠçš„ä½¿ç”¨" class="headerlink" title="3ã€ä¸ƒç‰›äº‘å›¾åºŠçš„ä½¿ç”¨"></a>3ã€<a href="https://www.qiniu.com" rel="external nofollow noreferrer">ä¸ƒç‰›äº‘</a>å›¾åºŠçš„ä½¿ç”¨</h2><ol><li>æ³¨å†Œä¸€ä¸ªè´¦å·ï¼ˆéœ€è¦èº«ä»½è®¤è¯ï¼‰</li><li>åˆ›å»ºä¸€ä¸ªå­˜å‚¨ç©ºé—´</li></ol><center><img src="http://image.beenli.cn/img/20200404/vzoF3Gv83OLc.jpg?imageslim" srcset="/img/loading.gif" alt="mark" style="zoom:50%"></center><ol start="3"><li><p>æ³¨æ„ç©ºé—´åç§°æ˜¯å”¯ä¸€ã€‚</p><p><code>è®¿é—®æ§åˆ¶</code>ï¼šé€‰æ‹©ç§æœ‰ï¼šåˆ«äººæ— æ³•è®¿é—®ã€‚å¦‚æœæ˜¯å†™åšå®¢æˆ–è€…å…¬ä¼—å·è¿˜æ˜¯é€‰æ‹©å…¬å¼€å§ï¼</p><p>è¿™æ ·å¤–é“¾åˆ«äººæ˜¯å¯ä»¥çœ‹å¾—åˆ°çš„ã€‚</p></li></ol><center><img src="http://image.beenli.cn/img/20200404/powS6CQubT69.jpg?imageslim" srcset="/img/loading.gif" alt="mark" style="zoom:50%"></center><ol start="4"><li>ç»‘å®šå¤‡æ¡ˆçš„<code>åŸŸå</code></li></ol><p><img src="http://image.beenli.cn/img/20200404/YHkGJVGQk87W.jpg?imageslim" srcset="/img/loading.gif" alt="mark"></p><p>â€‹ å¯ä»¥çœ‹åˆ°ï¼šå¦‚æœä¸ç»‘å®šè‡ªå·±çš„åŸŸåï¼›ç³»ç»Ÿ30å¤©åå›æ”¶å›ã€‚é‚£ä¹ˆä½ ä¹‹å‰çš„å¤–é“¾éƒ½å¤±æ•ˆäº†</p><p>â€‹ æ‰€ä»¥æœ€å¥½ç»‘å®šè‡ªå·±çš„åŸŸåæ‰ä¸Šçº¿ã€‚</p><ol start="5"><li><p>å¦‚æœä½ åªæƒ³è¯•è¯•ï¼Œé‚£ä¹ˆåˆ°è¿™é‡Œä½ å°±å¯ä»¥ç»“æŸäº†ã€‚å¼€å§‹ä½“éªŒå›¾åºŠã€‚</p><p><img src="http://image.beenli.cn/img/20200404/uo7Np1Vojilw.jpg?imageslim" srcset="/img/loading.gif" alt="mark"></p></li><li><hr><p>ä¸Šä¼ å®Œæ–‡ä»¶ï¼Œç„¶åè¿”å›ã€‚ä½ å°±å¯ä»¥ç‚¹å‡»<code>æ“ä½œ</code>â€”&gt;<code>æ›´å¤š</code>â€”â€“&gt;<code>å¤åˆ¶å¤–é“¾</code></p><p>è¿™æ—¶å€™ä½ å°±å¯ä»¥ç›´æ¥ä»æµè§ˆå™¨è¾“å…¥è¿™ä¸ªå¤–é“¾è®¿é—®åˆ°ä½ åˆšåˆšä¸Šä¼ çš„æ–‡ä»¶ã€‚</p></li><li><p>è¿™é‡Œæ¨èä¸€ä¸ªWindowså¹³å°<a href="http://mpic.lzhaofu.cn/" rel="external nofollow noreferrer">å›¾åºŠç¥å™¨</a>ï¼›å¤§æ¦‚é•¿è¿™æ ·ã€‚ç™»é™†ä¸Šä½ ä¹‹å‰æ³¨å†Œçš„ä¸ƒç‰›äº‘è´¦å·å°±å¯ä»¥ä½¿ç”¨äº†ã€‚</p><p><img src="http://image.beenli.cn/img/20200404/TdnAh5RKQ2V8.jpg?imageslim" srcset="/img/loading.gif" alt="mark"></p></li></ol><h4 id="ç”¨å›¾åºŠä¸Šä¼ å›¾ç‰‡é‡åˆ°çš„å‘ï¼š"><a href="#ç”¨å›¾åºŠä¸Šä¼ å›¾ç‰‡é‡åˆ°çš„å‘ï¼š" class="headerlink" title="ç”¨å›¾åºŠä¸Šä¼ å›¾ç‰‡é‡åˆ°çš„å‘ï¼š"></a>ç”¨å›¾åºŠä¸Šä¼ å›¾ç‰‡é‡åˆ°çš„å‘ï¼š</h4><ol><li><p>ç”±äºä¸ƒç‰›äº‘é»˜è®¤ç”Ÿæˆçš„å¤–é“¾çš„æ˜¯httpçš„ï¼Œæœ‰äº›æµè§ˆå™¨ä¼šé˜»å¡è¿™ç§ä¸å®‰å…¨èµ„æºã€‚</p><p>æˆ‘åªå¥½å»ä¿®æ”¹åè®®ã€‚</p></li><li><p>è¿™æ—¶é‡åˆ°ç¬¬äºŒä¸ªå‘ã€‚è¦ä½¿ç”¨httpsåè®®ï¼Œä½ ç»‘å®šçš„åŸŸåå¿…é¡»æœ‰è¯ä¹¦ã€‚</p><p>æˆ‘åœ¨ç½‘ä¸Šåˆ°å¤„æ‰¾ï¼Œä¹°çš„è¯ä¹¦å¤ªè´µï¼Œåˆ’ä¸æ¥ã€‚å…è´¹çš„è¯ä¹¦æˆæƒåˆå¤ªæ…¢ã€‚</p><p>æœ€åç»ˆäºæ‰¾åˆ°äº†ä¸€æ¬¾å…è´¹è¯ä¹¦sslå‘æ”¾æœºæ„ã€‚<a href="https://freessl.cn/" rel="external nofollow noreferrer">freessl</a></p><p>å…¶é—´è¦ä¸‹è½½ä¸€ä¸ªè½¯ä»¶ï¼ˆkeymanager)æœ€åç”Ÿæˆè¯ä¹¦çš„è¿‡ç¨‹å¾ˆå¿«å‡ åˆ†é’Ÿå°±æå®šã€‚</p></li></ol><h2 id="4ã€Valineè¯„è®ºç³»ç»Ÿ"><a href="#4ã€Valineè¯„è®ºç³»ç»Ÿ" class="headerlink" title="4ã€Valineè¯„è®ºç³»ç»Ÿ"></a>4ã€<a href="https://valine.js.org/" rel="external nofollow noreferrer">Valine</a>è¯„è®ºç³»ç»Ÿ</h2><ol><li><p>hexoçš„å¾ˆå¤šä¸»é¢˜éƒ½å†…åµŒäº†è¿™ä¸ªç³»ç»Ÿï¼Œä½ åªéœ€è¦å»<a href="https://www.leancloud.cn/" rel="external nofollow noreferrer">cleancloud</a>æ³¨å†Œä¸ªè´¦å·è·å–idå’Œkeyå¡«å…¥é…ç½®æ–‡ä»¶é‡Œé¢å°±èƒ½ç”¨</p></li><li><p>å¦‚æœä½ æƒ³è¦é‚®ä»¶é€šçŸ¥æˆ–è€…åå°è¯„è®ºç®¡ç†å¯ä»¥ç”¨è¿™ä¸ªæ’ä»¶<a href="https://github.com/panjunwen/Valine-Admin" rel="external nofollow noreferrer">Valine-Admin</a></p></li><li><p>é¡¹ç›®éƒ¨ç½²çš„ä¸€å®šè¦æ³¨æ„smtp_passæ˜¯æˆæƒç æˆ–è€…QQç‹¬ç«‹å¯†ç ï¼Œä¸æ˜¯ç™»é™†å¯†ç ã€‚</p></li><li><p>éƒ¨ç½²å®Œæˆæ•ˆæœå¦‚ä¸‹ã€‚</p><p><img src="http://image.beenli.cn/img/20200404/2DWW9TYEy7ih.png?imageslim" srcset="/img/loading.gif" alt="mark"></p></li></ol><p>â€‹ <img src="https://image.beenli.cn/img/20200405/cvEWEY7hgwMS.png?imageslim" srcset="/img/loading.gif" alt="mark" style="zoom:50%"></p><script>
        document.querySelectorAll('.github-emoji')
          .forEach(el => {
            if (!el.dataset.src) { return; }
            const img = document.createElement('img');
            img.style = 'display:none !important;';
            img.src = el.dataset.src;
            img.addEventListener('error', () => {
              img.remove();
              el.style.color = 'inherit';
              el.style.backgroundImage = 'none';
              el.style.background = 'none';
            });
            img.addEventListener('load', () => {
              img.remove();
            });
            document.body.appendChild(img);
          });
      </script>]]></content>
      <categories>
        <category>Software skills</category>
      </categories>
      <tags>
        <tag>Hexo</tag>
      </tags>
  </entry>
  <entry>
    <title>testbench(1)</title>
    <url>/posts/26241a85/</url>
    <content><![CDATA[<h2 id="Testbench-1"><a href="#Testbench-1" class="headerlink" title="Testbench(1)"></a><center>Testbench(1)</center></h2><h3 id="1ã€testbenchçš„ç»“æ„"><a href="#1ã€testbenchçš„ç»“æ„" class="headerlink" title="1ã€testbenchçš„ç»“æ„"></a>1ã€testbenchçš„ç»“æ„</h3><p><img src="https://image.beenli.cn/img/20200404/5eSun5gqIQrU.png?imageslim" srcset="/img/loading.gif" alt="testbench"></p><ol><li><p>testbenchæ²¡æœ‰<code>è¾“å…¥è¾“å‡º</code>æ¥å£</p></li><li><p>æµ‹è¯•æ¨¡å—åªè´Ÿè´£å¯¹<code>å¾…æµ‹è¯•ç³»ç»Ÿæ¥å£</code>æä¾›<code>æ¿€åŠ±ä¿¡å·</code>;å¹¶ç›‘æ§<code>è¾“å‡º</code></p></li><li><p>testbenchä»£ç <code>ä¸éœ€è¦å¯ç»¼åˆ</code>ï¼Œå³ä¸è¢«å®ç°æˆç”µè·¯</p></li><li><p>äº§ç”Ÿé€‚å½“çš„æ¿€åŠ±å¹¶è¾¾åˆ°<code>è¦†ç›–ç‡</code>è¦æ±‚</p><hr></li></ol><h3 id="2ã€æµ‹è¯•æ¿€åŠ±çš„æè¿°æ–¹å¼"><a href="#2ã€æµ‹è¯•æ¿€åŠ±çš„æè¿°æ–¹å¼" class="headerlink" title="2ã€æµ‹è¯•æ¿€åŠ±çš„æè¿°æ–¹å¼"></a>2ã€æµ‹è¯•æ¿€åŠ±çš„æè¿°æ–¹å¼</h3><ol><li><p><strong>ä¿¡å·çš„åˆå§‹åŒ–</strong></p><pre><code class="verilog">ç¬¬ä¸€ç§: initial åˆå§‹åŒ–
initial a = 0;

ç¬¬äºŒç§: å®šä¹‰ä¿¡å·æ—¶åˆå§‹åŒ–
reg[3:0] cnt = 4'b1010;</code></pre></li><li><p><strong>å»¶è¿Ÿæ§åˆ¶</strong></p><ol><li><p>å»¶è¿Ÿè¯­å¥</p><ul><li><p>å¤–éƒ¨æ—¶é—´æ§åˆ¶</p><pre><code class="verilog">initial #5 a = b;(ç­‰å¾…5tickåè®¡ç®—å³ç«¯çš„å€¼å¹¶èµ‹å€¼ç»™å·¦è¾¹ğŸ‘ˆ)

ç­‰ä»·äº:
initial
begin
    #5;
    a=b;
end</code></pre></li><li><p>å†…éƒ¨æ—¶é—´æ§åˆ¶</p><pre><code class="verilog">initial a = #5 b;(å…ˆè®¡ç®—å³ç«¯çš„å€¼ï¼Œç­‰å¾…5tickåå†æŠŠå€¼èµ‹ç»™å·¦è¾¹ğŸ‘ˆ)

ç­‰ä»·äº
initial
begin
    temp = b;
    #5;
    a = temp;
end</code></pre><blockquote><p>éªŒè¯ç¨‹åºå¦‚ä¸‹ï¼š</p></blockquote><center><img src="http://image.beenli.cn/global/20200404/X3hFItEUrx99.jpg?imageslim" srcset="/img/loading.gif" alt="æµ‹è¯•" style="zoom:33%"></center><center><img src="http://image.beenli.cn/global/20200404/SJSV1lqyRQJe.jpg?imageslim" srcset="/img/loading.gif" alt="2" style="zoom:33%"></center><p>å¯ä»¥æ¸…æ¥šåœ°çœ‹åˆ°ï¼š</p><p>â€‹ ç¬¬ä¸€ç§å»¶æ—¶è¯­å¥ï¼Œåœ¨0-5tickä¹‹é—´åªè¦bå˜åŒ–äº†,é‚£ä¹ˆç¬¬äº”tick</p><p>æ—¶åˆ»aè¢«èµ‹äºˆçš„å€¼å°±æ˜¯bç¬¬äº”æ—¶åˆ»çš„å€¼ã€‚</p><p>â€‹ è€Œç¬¬äºŒç§å»¶æ—¶è¯­å¥ï¼šbçš„å€¼åœ¨0æ—¶åˆ»å·²ç»å®šå¥½äº†ï¼Œä¸ç®¡</p><p>båœ¨è¿™æœŸé—´æ€ä¹ˆå˜åŒ–ï¼Œaæœ€ç»ˆå¾—åˆ°çš„æ˜¯båœ¨0æ—¶åˆ»çš„å€¼ã€‚</p></li></ul></li><li><p>äº‹ä»¶è¯­å¥</p><blockquote><p><strong>@(&lt;äº‹ä»¶è¡¨è¾¾å¼&gt;);</strong></p><p><strong>@(&lt;äº‹ä»¶è¡¨è¾¾å¼&gt;)è¡Œä¸ºè¯­å¥;</strong></p></blockquote><pre><code class="verilog">initial
begin
    # 10
    @(posedge en) in = ~in; //ençš„ğŸ‘†ä¸Šå‡æ²¿åˆ°æ¥æ—¶,inå–å
end</code></pre><p>äº‹ä»¶è¯­å¥<code>@</code>å¿…é¡»ç­‰æŒ‡å®šäº‹ä»¶åˆ°æ¥æ‰æ‰§è¡Œ</p></li><li><p>ç­‰å¾…è¯­å¥</p><blockquote><p><strong>wait(&lt;æ¡ä»¶è¡¨è¾¾å¼&gt;) è¡Œä¸ºè¯­å¥</strong></p></blockquote><pre><code class="verilog">always
    #5 cnt=cnt+1'b1;
initial
    wait(cnt == 4'b1111) 
    $display($time,,,"cnt = %b", cnt);
end</code></pre><p>ç­‰å¾…è¯­å¥åªæœ‰æ¡ä»¶ä¸ºçœŸæ—¶æ‰æ‰§è¡Œã€‚</p><p><img src="http://image.beenli.cn/global/20200404/xTxXL9tRH35N.jpg?imageslim" srcset="/img/loading.gif" alt="mark"></p><blockquote><p>å¯ä»¥çœ‹åˆ°ç¬¬0æ—¶åˆ»cnt = 0</p><p>ç¬¬5æ—¶åˆ»cnt = 1</p><p>ä»¥æ­¤ç±»æ¨ï¼›ç›´åˆ°ç¬¬75æ—¶åˆ» cnt = 15</p><p>å†è¿‡10tick å°±ç»ˆæ­¢ä»¿çœŸäº†ã€‚æ€»è¿‡æ—¶å¸¸85tick</p></blockquote></li></ol></li></ol><script>
        document.querySelectorAll('.github-emoji')
          .forEach(el => {
            if (!el.dataset.src) { return; }
            const img = document.createElement('img');
            img.style = 'display:none !important;';
            img.src = el.dataset.src;
            img.addEventListener('error', () => {
              img.remove();
              el.style.color = 'inherit';
              el.style.backgroundImage = 'none';
              el.style.background = 'none';
            });
            img.addEventListener('load', () => {
              img.remove();
            });
            document.body.appendChild(img);
          });
      </script>]]></content>
      <categories>
        <category>Digital IC</category>
      </categories>
      <tags>
        <tag>verilog</tag>
      </tags>
  </entry>
  <entry>
    <title>å•é“¾è¡¨ç¿»è½¬</title>
    <url>/posts/39c22857/</url>
    <content><![CDATA[<h5 id="å•é“¾è¡¨ç¿»è½¬"><a href="#å•é“¾è¡¨ç¿»è½¬" class="headerlink" title="å•é“¾è¡¨ç¿»è½¬"></a><center>å•é“¾è¡¨ç¿»è½¬</center></h5><h6 id="è§£æ³•ä¸€ã€æ‹†å¸-æ‹¼æ¥"><a href="#è§£æ³•ä¸€ã€æ‹†å¸-æ‹¼æ¥" class="headerlink" title="è§£æ³•ä¸€ã€æ‹†å¸+æ‹¼æ¥"></a><code>è§£æ³•ä¸€</code>ã€æ‹†å¸+æ‹¼æ¥</h6><pre><code class="c">struct ListNode *reverseList(struct ListNode* head){
    struct ListNOde *newHead = NUll;
    struct ListNode *node = NULL;
    while (head != NULL) {
        //1. å¯¹ä¹‹å‰çš„é“¾è¡¨åšå¤´åˆ 
        node = head; // nodeå§‹ç»ˆæŒ‡å‘headçš„å‰é©±
        head = head-&gt;next;

        //2. å¯¹æ–°é“¾è¡¨åšå¤´æ’
        node-&gt;next = newHead;
        newHead = node;
    }
    return newHead;
}</code></pre><a id="more"></a> <img src="/assets/photoes/reverse_linked_list.jpg" srcset="/img/loading.gif" style="zoom:80%"><hr><h6 id="è§£æ³•äºŒã€ä¸‰æŒ‡é’ˆæ³•"><a href="#è§£æ³•äºŒã€ä¸‰æŒ‡é’ˆæ³•" class="headerlink" title="è§£æ³•äºŒã€ä¸‰æŒ‡é’ˆæ³•"></a><code>è§£æ³•äºŒ</code>ã€ä¸‰æŒ‡é’ˆæ³•</h6><pre><code class="c">struct ListNode *reverseList(struct ListNode* head) {
    if (head == NULL) { // å¦‚æœä¸ºNULLï¼Œé‚£ä¹ˆåæŒ‡é’ˆè¶Šç•Œã€‚
        return NULL;
    }
    struct ListNode *p0 = NULL;
    struct ListNode *p1 = head;
    struct ListNode *p2 = head-&gt;next;
    while (p1 != NULL) {
        p1-&gt;next = p0;

        p0 = p1; 
        p1 = p2;
        if (p2 != NULL) {
            p2 = p2-&gt;next;
        }
    }
    return p0;
}</code></pre><img src="/assets/photoes/three_pointer.jpg" srcset="/img/loading.gif" style="zoom:80%"><blockquote><p><a href="https://blog.csdn.net/qq_42351880/article/details/88637387" rel="external nofollow noreferrer">å‚è€ƒåšå®¢</a></p></blockquote><script>
        document.querySelectorAll('.github-emoji')
          .forEach(el => {
            if (!el.dataset.src) { return; }
            const img = document.createElement('img');
            img.style = 'display:none !important;';
            img.src = el.dataset.src;
            img.addEventListener('error', () => {
              img.remove();
              el.style.color = 'inherit';
              el.style.backgroundImage = 'none';
              el.style.background = 'none';
            });
            img.addEventListener('load', () => {
              img.remove();
            });
            document.body.appendChild(img);
          });
      </script>]]></content>
      <categories>
        <category>Data Structure</category>
      </categories>
      <tags>
        <tag>C</tag>
      </tags>
  </entry>
  <entry>
    <title>å¼€å‘å·¥å…·</title>
    <url>/posts/bc753b52/</url>
    <content><![CDATA[<h1 id="vim-iverilog-gtkwave"><a href="#vim-iverilog-gtkwave" class="headerlink" title="vim + iverilog + gtkwave "></a><center>vim + iverilog + gtkwave</center></h1><h3 id="1ã€What-is-Icarus-Verilog"><a href="#1ã€What-is-Icarus-Verilog" class="headerlink" title="1ã€What is Icarus Verilog"></a>1ã€What is Icarus Verilog</h3><blockquote><p><em>Icarus Verilog</em> is a <strong>Verilog simulation and synthesis</strong> tool. It operates as a compiler, compiling source code written in Verilog (IEEE-1364) into some target format. For batch simulation, the compiler can generate an intermediate form called <em>vvp assembly</em>. This intermediate form is executed by the <code>vvp</code>command. For synthesis, the compiler generates netlists in the desired format.<a href="#refer-anchor"><sup>1</sup></a></p></blockquote><p>â€‹ ä»å®˜ç½‘çš„æè¿°æˆ‘ä»¬å¯ä»¥çœ‹åˆ°: å®ƒæ˜¯ä¸€ä¸ª<code>ä»¿çœŸå™¨</code>å’Œ<code>ç»¼åˆå™¨</code>ã€‚</p><p>â€‹ æœ‰è¶£çš„æ˜¯ï¼šå¼€å‘è€…æ˜¯ä¸€åè½¯ä»¶å·¥ç¨‹å¸ˆ</p><p>â€‹ a software engineer specializing in device drivers and embedded systems</p><h3 id="2ã€Why-we-choose-Icarus-Verilog"><a href="#2ã€Why-we-choose-Icarus-Verilog" class="headerlink" title="2ã€Why we choose Icarus Verilog"></a>2ã€Why we choose Icarus Verilog</h3><ol><li>è½¯ä»¶éå¸¸å°ï¼Œæ²¡æœ‰å›¾å½¢ç•Œé¢ã€‚è·‘è·‘å°çš„ç¨‹åºè¶³å¤Ÿäº†</li><li>è½¯ä»¶æ‰©å±•æ€§ç‰¹åˆ«å¥½ã€‚æˆ‘ç°åœ¨è¿˜æ²¡æœ‰å»æ¢ç´¢ã€‚<a href="http://iverilog.icarus.com/page/plug-ins" rel="external nofollow noreferrer">è¯¦æƒ…è§</a></li><li>è½¯ä»¶å®Œå…¨å¼€æºã€‚å¦‚æœæœ‰å…´è¶£å¯ä»¥æ¢ç´¢æ˜¯å¦‚ä½•æŠŠRTLä»£ç è½¬æ¢ä¸ºnetlistçš„</li></ol><h3 id="3ã€How-to-use-it"><a href="#3ã€How-to-use-it" class="headerlink" title="3ã€How to  use it"></a>3ã€How to use it</h3><ol><li><p>åƒåœ¨quarter II æˆ–è€…å…¶ä»–IDEä¸€æ ·ï¼Œä½ å¯ä»¥åœ¨ä»»æ„ä¸€æ¬¾ç¼–è¾‘å™¨ä¸Šç¼–å†™Verilogæºä»£ç </p><p><img src="vim_iverilog.jpg" srcset="/img/loading.gif" alt="Verilog"></p></li><li><p>ç„¶ååœ¨ç¼–è¾‘å™¨é‡Œä¸€é”®è¿è¡Œè„šæœ¬ï¼Œæˆ–è€…åœ¨ç»ˆç«¯è¿è¡Œã€‚</p><blockquote><p>ç»ˆç«¯ä¸»è¦è®°ä½å‡ ä¸ªå‘½ä»¤å³å¯: (<a href="">åé¢å¾ˆä¼šè¯¦ç»†è¯´æ˜</a>)</p></blockquote><pre><code class="c">iverilog -o filename filename.v       // ç¼–è¯‘æºæ–‡ä»¶ ã€-o æŒ‡å®šç”Ÿæˆçš„æ–‡ä»¶åç§°ã€‘
vvp filename                        // ä»¿çœŸtestbench
gtkwave filename.vcd                // æŸ¥çœ‹ä»¿çœŸçš„æ³¢å½¢å›¾</code></pre></li></ol><h3 id="4ã€Instance-case"><a href="#4ã€Instance-case" class="headerlink" title="4ã€Instance case"></a>4ã€Instance case</h3><ol><li><blockquote><p>ç¼–å†™æºä»£ç (æœ€å¥½ç”¨æœ‰é«˜äº®çš„ç¼–è¾‘å™¨notepadã€sublimeã€VScodeã€VIM)</p></blockquote><pre><code class="verilog">// æ¨¡8è®¡æ•°å™¨ã€‚å­˜å‚¨ä¸ºcount8.v
module count8(clk, rst_n, cnt);
   input clk, rst_n;
   output[3:0] cnt;
   reg[3:0] cnt;
   always @ (posedge clk or negedge rst_n)
   begin
   if(!rst_n)
       cnt &lt;= 4'b0000;
   else if(cnt[3])
       cnt &lt;=4'b0000;
   else
       cnt &lt;= cnt + 1'b1;
   end
endmodule</code></pre></li><li><blockquote><p>ç¼–è¯‘ä¸€ä¸‹</p></blockquote><pre><code class="bash"> iverilog  -o counter8 counter8.v</code></pre><p>â€‹ <img src="synthesize.png" srcset="/img/loading.gif" alt="image-20200403162524369"></p><p>â€‹ å¯ä»¥çœ‹åˆ°å·²ç»ç¼–è¯‘æˆåŠŸï¼Œç”Ÿæˆäº†<code>count8</code>æ–‡ä»¶ã€‚å³ä¸Šè¿°å‘½ä»¤-oåé¢æŒ‡å®šçš„ã€‚</p></li><li><blockquote><p>å¦‚æœæƒ³æŸ¥çœ‹ç”µè·¯å›¾ã€‚å¥½åƒåªèƒ½åœ¨quarter IIé‡Œé¢viewerä¸€ä¸‹äº†ã€‚è¿˜æ²¡å‘ç°ä¸“é—¨ä»netlistç”Ÿæˆç”µè·¯å›¾çš„ç¨‹åºã€‚</p></blockquote><p><img src="RTLviewer.png" srcset="/img/loading.gif" alt="image-20200403163232250"></p></li><li><blockquote><p>ç¼–å†™æµ‹è¯•ä»£ç </p></blockquote><pre><code class="verilog">`include "count8.v"
`timescale 1ns/1ns
module count8_tb;
    // æ•°æ®ç»“æ„å£°æ˜
    reg clk;
    reg rst_n;
    wire[3:0] cnt;

    // å®ä¾‹åŒ–å¾…æµ‹è¯•æ¨¡å—
    count8 U1(clk, rst_n, cnt);

    // æµ‹è¯•æ¿€åŠ±ä¿¡å·
    always
    #50 clk = ~ clk;
    initial
    begin
    clk = 1'b0;
    rst_n = 1'b0;
    #20 rst_n = 1'b0;
    #200 rst_n = 1'b1;
    end

    // è¾“å‡ºå“åº”
    initial
    begin
    wait(cnt == 4'b1000)
    $display($time,,,"cnt = %b", cnt);
    $dumpfile("count8_tb.vcd");     // å¾ˆå…³é”®ï¼ŒæŠŠä»¿çœŸçš„æ•°æ®å­˜å‚¨åˆ°æ–‡ä»¶,å¾…ä¼šæ³¢å½¢å›¾è¦ç”¨
    $dumpvars(0, count8_tb);         // è®¾ç½®è¦è§‚å¯Ÿçš„å˜é‡
    end
endmodule
</code></pre></li><li><blockquote><p>ç¼–è¯‘ï¼Œä»¿çœŸï¼Œç”Ÿæˆæ³¢å½¢å›¾</p></blockquote><pre><code class="bash">iverilog -o count8_tb count8_tb.v &amp; vvp count8_tb &amp; gtkwave count8_tb.vcd</code></pre><p><img src="simulate.png" srcset="/img/loading.gif" alt="image-20200403170800780"></p><p>æ³¨æ„:</p><ol><li><p>ç”±äºä»¿çœŸç¨‹åºæ²¡æœ‰è®¾å®šåœæ­¢æ—¶é—´ã€‚ç¨‹åºä¼šä¸€ç›´æ‰§è¡Œã€‚</p></li><li><p>å¦‚æœä½ æƒ³è‡ªåŠ¨åœæ­¢ï¼ˆå¯ä»¥åœ¨testbenchä¸ŠåŠ ä¸Š<code># 500$stop</code>,é‚£ä¹ˆç¨‹åºä»¿çœŸ500ä¸ªtickå°±åœæ­¢)</p></li><li><p>å¦‚æœä½ æ²¡æœ‰åŠ åœæ­¢æŒ‡ä»¤ã€‚åªèƒ½æ‰‹åŠ¨åœæ­¢<code>ctrl+c</code>ç„¶åä½ å¯ä»¥æ‰“å°å½“å‰ä»¿çœŸçš„æ—¶é—´ã€‚å¦‚æœä¸å¤Ÿ</p><p>ä½ å¯ä»¥ç»§ç»­ä»¿çœŸã€‚å¦‚æœå¯ä»¥äº†å°±<code>finish</code></p></li><li><p>æœ€åç”¨<code>gtkwave</code> æŸ¥çœ‹ä½ åˆšåˆšä»¿çœŸç”Ÿæˆçš„<code>count8_tb.vcd</code>æ–‡ä»¶ã€‚</p></li></ol><p><img src="gtkwave.png" srcset="/img/loading.gif" alt="image-20200403171326769"></p></li><li><blockquote><p>å¦‚æœä½ å–œæ¬¢ç”¨<code>modelsim</code>ä¹Ÿå¯ä»¥ã€‚</p></blockquote><p>ä¹Ÿå¾ˆç®€å•ï¼Œåªéœ€è¦å»ºä¸ªé¡¹ç›®ï¼ŒæŠŠä½ å†™çš„æºæ–‡ä»¶æ”¾è¿›å»ç¼–è¯‘ï¼Œä»¿çœŸä¸€ä¸‹å°±å¯ä»¥äº†ã€‚</p><p><a href="https://wenku.baidu.com/view/cd93f34ecf84b9d528ea7a95.html" rel="external nofollow noreferrer">å…·ä½“æ•™ç¨‹è§</a></p><p><img src="modelsim.png" srcset="/img/loading.gif" alt="image-20200403171721915"></p></li></ol><div id="refer-anchor"></div><h2 id="references"><a href="#references" class="headerlink" title="references"></a>references</h2><p>[1] <a href="http://iverilog.icarus.com/" rel="external nofollow noreferrer">iverilog</a></p><script>
        document.querySelectorAll('.github-emoji')
          .forEach(el => {
            if (!el.dataset.src) { return; }
            const img = document.createElement('img');
            img.style = 'display:none !important;';
            img.src = el.dataset.src;
            img.addEventListener('error', () => {
              img.remove();
              el.style.color = 'inherit';
              el.style.backgroundImage = 'none';
              el.style.background = 'none';
            });
            img.addEventListener('load', () => {
              img.remove();
            });
            document.body.appendChild(img);
          });
      </script>]]></content>
      <categories>
        <category>Digital IC</category>
      </categories>
      <tags>
        <tag>verilog</tag>
      </tags>
  </entry>
</search>
