
testcpp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c598  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000029b  0800c7d0  0800c7d0  0000d7d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  0800ca6c  0800ca6c  0000da6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000008  0800ca74  0800ca74  0000da74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000078  20000000  0800ca7c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000053a  20000078  0800caf4  0000e078  2**2
                  ALLOC
  7 ._user_heap_stack 00000606  200005b2  0800caf4  0000e5b2  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  0000e078  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002dc78  00000000  00000000  0000e0ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000052b1  00000000  00000000  0003bd26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000021c8  00000000  00000000  00040fd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00001a26  00000000  00000000  000431a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00038b77  00000000  00000000  00044bc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0002a0d7  00000000  00000000  0007d73d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001432fb  00000000  00000000  000a7814  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001eab0f  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00009a90  00000000  00000000  001eab54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000054  00000000  00000000  001f45e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000078 	.word	0x20000078
 8000254:	00000000 	.word	0x00000000
 8000258:	0800c7b8 	.word	0x0800c7b8

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	2000007c 	.word	0x2000007c
 8000274:	0800c7b8 	.word	0x0800c7b8

08000278 <_ZN4GpioC1EP12GPIO_TypeDeft>:
#include <Gpio.hpp>

Gpio::Gpio(GPIO_TypeDef* _port, uint16_t _pin) {
 8000278:	b480      	push	{r7}
 800027a:	b085      	sub	sp, #20
 800027c:	af00      	add	r7, sp, #0
 800027e:	60f8      	str	r0, [r7, #12]
 8000280:	60b9      	str	r1, [r7, #8]
 8000282:	4613      	mov	r3, r2
 8000284:	80fb      	strh	r3, [r7, #6]
	port = _port;
 8000286:	68fb      	ldr	r3, [r7, #12]
 8000288:	68ba      	ldr	r2, [r7, #8]
 800028a:	601a      	str	r2, [r3, #0]
	pin = _pin;
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	88fa      	ldrh	r2, [r7, #6]
 8000290:	809a      	strh	r2, [r3, #4]
}
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	4618      	mov	r0, r3
 8000296:	3714      	adds	r7, #20
 8000298:	46bd      	mov	sp, r7
 800029a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029e:	4770      	bx	lr

080002a0 <_ZN4Gpio8get_portEv>:

GPIO_TypeDef* Gpio::get_port(){
 80002a0:	b480      	push	{r7}
 80002a2:	b083      	sub	sp, #12
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
	return(port);
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	681b      	ldr	r3, [r3, #0]
}
 80002ac:	4618      	mov	r0, r3
 80002ae:	370c      	adds	r7, #12
 80002b0:	46bd      	mov	sp, r7
 80002b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b6:	4770      	bx	lr

080002b8 <_ZN4Gpio7get_pinEv>:

uint16_t Gpio::get_pin(){
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
	return(pin);
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	889b      	ldrh	r3, [r3, #4]
}
 80002c4:	4618      	mov	r0, r3
 80002c6:	370c      	adds	r7, #12
 80002c8:	46bd      	mov	sp, r7
 80002ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ce:	4770      	bx	lr

080002d0 <_ZN11GpioHandlerC1Ev>:
 */

#include "GpioHandler.hpp"


GpioHandler::GpioHandler(){
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
 80002d8:	4a04      	ldr	r2, [pc, #16]	@ (80002ec <_ZN11GpioHandlerC1Ev+0x1c>)
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	601a      	str	r2, [r3, #0]
}
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	4618      	mov	r0, r3
 80002e2:	370c      	adds	r7, #12
 80002e4:	46bd      	mov	sp, r7
 80002e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ea:	4770      	bx	lr
 80002ec:	0800c904 	.word	0x0800c904

080002f0 <_ZN11GpioHandlerD1Ev>:



GpioHandler::~GpioHandler() {
 80002f0:	b480      	push	{r7}
 80002f2:	b083      	sub	sp, #12
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
 80002f8:	4a04      	ldr	r2, [pc, #16]	@ (800030c <_ZN11GpioHandlerD1Ev+0x1c>)
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	4618      	mov	r0, r3
 8000302:	370c      	adds	r7, #12
 8000304:	46bd      	mov	sp, r7
 8000306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030a:	4770      	bx	lr
 800030c:	0800c904 	.word	0x0800c904

08000310 <_ZN11GpioHandlerD0Ev>:
GpioHandler::~GpioHandler() {
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
}
 8000318:	6878      	ldr	r0, [r7, #4]
 800031a:	f7ff ffe9 	bl	80002f0 <_ZN11GpioHandlerD1Ev>
 800031e:	2108      	movs	r1, #8
 8000320:	6878      	ldr	r0, [r7, #4]
 8000322:	f00b fa8b 	bl	800b83c <_ZdlPvj>
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	4618      	mov	r0, r3
 800032a:	3708      	adds	r7, #8
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <_ZN11GpioHandler12switch_stateE4Gpio13GPIO_PinState>:
          on(gpio);
    }

}

void GpioHandler::switch_state(Gpio gpio, GPIO_PinState state){
 8000330:	b590      	push	{r4, r7, lr}
 8000332:	b085      	sub	sp, #20
 8000334:	af00      	add	r7, sp, #0
 8000336:	60f8      	str	r0, [r7, #12]
 8000338:	1d38      	adds	r0, r7, #4
 800033a:	e880 0006 	stmia.w	r0, {r1, r2}
 800033e:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(gpio.get_port(), gpio.get_pin(), state);
 8000340:	1d3b      	adds	r3, r7, #4
 8000342:	4618      	mov	r0, r3
 8000344:	f7ff ffac 	bl	80002a0 <_ZN4Gpio8get_portEv>
 8000348:	4604      	mov	r4, r0
 800034a:	1d3b      	adds	r3, r7, #4
 800034c:	4618      	mov	r0, r3
 800034e:	f7ff ffb3 	bl	80002b8 <_ZN4Gpio7get_pinEv>
 8000352:	4603      	mov	r3, r0
 8000354:	4619      	mov	r1, r3
 8000356:	78fb      	ldrb	r3, [r7, #3]
 8000358:	461a      	mov	r2, r3
 800035a:	4620      	mov	r0, r4
 800035c:	f005 fa8e 	bl	800587c <HAL_GPIO_WritePin>
}
 8000360:	bf00      	nop
 8000362:	3714      	adds	r7, #20
 8000364:	46bd      	mov	sp, r7
 8000366:	bd90      	pop	{r4, r7, pc}

08000368 <_ZN11GpioHandler2onE4Gpio>:

void GpioHandler::on(Gpio gpio){
 8000368:	b580      	push	{r7, lr}
 800036a:	b084      	sub	sp, #16
 800036c:	af00      	add	r7, sp, #0
 800036e:	60f8      	str	r0, [r7, #12]
 8000370:	1d3b      	adds	r3, r7, #4
 8000372:	e883 0006 	stmia.w	r3, {r1, r2}
	this->switch_state(gpio, GPIO_PIN_SET);
 8000376:	2301      	movs	r3, #1
 8000378:	1d3a      	adds	r2, r7, #4
 800037a:	ca06      	ldmia	r2, {r1, r2}
 800037c:	68f8      	ldr	r0, [r7, #12]
 800037e:	f7ff ffd7 	bl	8000330 <_ZN11GpioHandler12switch_stateE4Gpio13GPIO_PinState>
}
 8000382:	bf00      	nop
 8000384:	3710      	adds	r7, #16
 8000386:	46bd      	mov	sp, r7
 8000388:	bd80      	pop	{r7, pc}

0800038a <_ZN11GpioHandler3offE4Gpio>:

void GpioHandler::off(Gpio gpio){
 800038a:	b580      	push	{r7, lr}
 800038c:	b084      	sub	sp, #16
 800038e:	af00      	add	r7, sp, #0
 8000390:	60f8      	str	r0, [r7, #12]
 8000392:	1d3b      	adds	r3, r7, #4
 8000394:	e883 0006 	stmia.w	r3, {r1, r2}
	this->switch_state(gpio, GPIO_PIN_RESET);
 8000398:	2300      	movs	r3, #0
 800039a:	1d3a      	adds	r2, r7, #4
 800039c:	ca06      	ldmia	r2, {r1, r2}
 800039e:	68f8      	ldr	r0, [r7, #12]
 80003a0:	f7ff ffc6 	bl	8000330 <_ZN11GpioHandler12switch_stateE4Gpio13GPIO_PinState>
}
 80003a4:	bf00      	nop
 80003a6:	3710      	adds	r7, #16
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bd80      	pop	{r7, pc}

080003ac <_ZN6PcbLedC1EP17TIM_HandleTypeDefm>:
 *  Created on: Aug 7, 2024
 *      Author: artur
 */
#include "PcbLed.hpp"

PcbLed::PcbLed(TIM_HandleTypeDef *_timer_handler, uint32_t _timer_channel) {
 80003ac:	b480      	push	{r7}
 80003ae:	b085      	sub	sp, #20
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	60f8      	str	r0, [r7, #12]
 80003b4:	60b9      	str	r1, [r7, #8]
 80003b6:	607a      	str	r2, [r7, #4]

	timer_handler = _timer_handler;
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	68ba      	ldr	r2, [r7, #8]
 80003bc:	601a      	str	r2, [r3, #0]
	timer_channel = _timer_channel;
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	687a      	ldr	r2, [r7, #4]
 80003c2:	605a      	str	r2, [r3, #4]
	datasentflag = false;
 80003c4:	68fb      	ldr	r3, [r7, #12]
 80003c6:	2200      	movs	r2, #0
 80003c8:	721a      	strb	r2, [r3, #8]

}
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	4618      	mov	r0, r3
 80003ce:	3714      	adds	r7, #20
 80003d0:	46bd      	mov	sp, r7
 80003d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d6:	4770      	bx	lr

080003d8 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt>:
void PcbLed::set_data_flag(bool data_sent_flat) {
	datasentflag = data_sent_flat;
}

uint32_t PcbLed::createPwmSequence(Ws2812Color *led, uint8_t led_number,
		uint16_t *pwmData) {
 80003d8:	b580      	push	{r7, lr}
 80003da:	b08a      	sub	sp, #40	@ 0x28
 80003dc:	af00      	add	r7, sp, #0
 80003de:	60f8      	str	r0, [r7, #12]
 80003e0:	60b9      	str	r1, [r7, #8]
 80003e2:	603b      	str	r3, [r7, #0]
 80003e4:	4613      	mov	r3, r2
 80003e6:	71fb      	strb	r3, [r7, #7]
	uint32_t indx = 0;
 80003e8:	2300      	movs	r3, #0
 80003ea:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t color = 0;
 80003ec:	2300      	movs	r3, #0
 80003ee:	617b      	str	r3, [r7, #20]

	for (int i = 0; i < led_number; i++) {
 80003f0:	2300      	movs	r3, #0
 80003f2:	623b      	str	r3, [r7, #32]
 80003f4:	e02c      	b.n	8000450 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x78>
		color = led[i].get_rgb_color();
 80003f6:	6a3b      	ldr	r3, [r7, #32]
 80003f8:	00db      	lsls	r3, r3, #3
 80003fa:	68ba      	ldr	r2, [r7, #8]
 80003fc:	4413      	add	r3, r2
 80003fe:	4618      	mov	r0, r3
 8000400:	f000 f8ff 	bl	8000602 <_ZN11Ws2812Color13get_rgb_colorEv>
 8000404:	6178      	str	r0, [r7, #20]
		for (int j = 23; j >= 0; j--) {
 8000406:	2317      	movs	r3, #23
 8000408:	61fb      	str	r3, [r7, #28]
 800040a:	e01b      	b.n	8000444 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x6c>
			if (color & (1 << j)) {
 800040c:	2201      	movs	r2, #1
 800040e:	69fb      	ldr	r3, [r7, #28]
 8000410:	fa02 f303 	lsl.w	r3, r2, r3
 8000414:	461a      	mov	r2, r3
 8000416:	697b      	ldr	r3, [r7, #20]
 8000418:	4013      	ands	r3, r2
 800041a:	2b00      	cmp	r3, #0
 800041c:	d006      	beq.n	800042c <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x54>
				pwmData[indx] = 27;  // /10/13 of 37 19
 800041e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000420:	005b      	lsls	r3, r3, #1
 8000422:	683a      	ldr	r2, [r7, #0]
 8000424:	4413      	add	r3, r2
 8000426:	221b      	movs	r2, #27
 8000428:	801a      	strh	r2, [r3, #0]
 800042a:	e005      	b.n	8000438 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x60>
			} else
				pwmData[indx] = 13;  // 10/13 of 37 11
 800042c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800042e:	005b      	lsls	r3, r3, #1
 8000430:	683a      	ldr	r2, [r7, #0]
 8000432:	4413      	add	r3, r2
 8000434:	220d      	movs	r2, #13
 8000436:	801a      	strh	r2, [r3, #0]
			indx++;
 8000438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800043a:	3301      	adds	r3, #1
 800043c:	627b      	str	r3, [r7, #36]	@ 0x24
		for (int j = 23; j >= 0; j--) {
 800043e:	69fb      	ldr	r3, [r7, #28]
 8000440:	3b01      	subs	r3, #1
 8000442:	61fb      	str	r3, [r7, #28]
 8000444:	69fb      	ldr	r3, [r7, #28]
 8000446:	2b00      	cmp	r3, #0
 8000448:	dae0      	bge.n	800040c <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x34>
	for (int i = 0; i < led_number; i++) {
 800044a:	6a3b      	ldr	r3, [r7, #32]
 800044c:	3301      	adds	r3, #1
 800044e:	623b      	str	r3, [r7, #32]
 8000450:	79fb      	ldrb	r3, [r7, #7]
 8000452:	6a3a      	ldr	r2, [r7, #32]
 8000454:	429a      	cmp	r2, r3
 8000456:	dbce      	blt.n	80003f6 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x1e>
		}
	}
	for (int i = 0; i < 50; i++) {
 8000458:	2300      	movs	r3, #0
 800045a:	61bb      	str	r3, [r7, #24]
 800045c:	e00b      	b.n	8000476 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x9e>
		pwmData[indx] = 0;
 800045e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000460:	005b      	lsls	r3, r3, #1
 8000462:	683a      	ldr	r2, [r7, #0]
 8000464:	4413      	add	r3, r2
 8000466:	2200      	movs	r2, #0
 8000468:	801a      	strh	r2, [r3, #0]
		indx++;
 800046a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800046c:	3301      	adds	r3, #1
 800046e:	627b      	str	r3, [r7, #36]	@ 0x24
	for (int i = 0; i < 50; i++) {
 8000470:	69bb      	ldr	r3, [r7, #24]
 8000472:	3301      	adds	r3, #1
 8000474:	61bb      	str	r3, [r7, #24]
 8000476:	69bb      	ldr	r3, [r7, #24]
 8000478:	2b31      	cmp	r3, #49	@ 0x31
 800047a:	ddf0      	ble.n	800045e <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt+0x86>
	}
	return (indx);
 800047c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800047e:	4618      	mov	r0, r3
 8000480:	3728      	adds	r7, #40	@ 0x28
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}

08000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>:
	HAL_TIM_PWM_Start_DMA(timer_handler, timer_channel, (uint32_t*) (pwmData),
			indx + 10);
}

void PcbLed::set_and_send_led_color(Ws2812Color *led, uint8_t led_number,
		uint32_t delay, Color color) {
 8000486:	b580      	push	{r7, lr}
 8000488:	b086      	sub	sp, #24
 800048a:	af00      	add	r7, sp, #0
 800048c:	60f8      	str	r0, [r7, #12]
 800048e:	60b9      	str	r1, [r7, #8]
 8000490:	603b      	str	r3, [r7, #0]
 8000492:	4613      	mov	r3, r2
 8000494:	71fb      	strb	r3, [r7, #7]
	uint32_t indx;

	led->off();
 8000496:	68b8      	ldr	r0, [r7, #8]
 8000498:	f000 f882 	bl	80005a0 <_ZN11Ws2812Color3offEv>
	switch (color) {
 800049c:	6a3b      	ldr	r3, [r7, #32]
 800049e:	2b02      	cmp	r3, #2
 80004a0:	d017      	beq.n	80004d2 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x4c>
 80004a2:	6a3b      	ldr	r3, [r7, #32]
 80004a4:	2b02      	cmp	r3, #2
 80004a6:	dc19      	bgt.n	80004dc <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x56>
 80004a8:	6a3b      	ldr	r3, [r7, #32]
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d003      	beq.n	80004b6 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x30>
 80004ae:	6a3b      	ldr	r3, [r7, #32]
 80004b0:	2b01      	cmp	r3, #1
 80004b2:	d005      	beq.n	80004c0 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x3a>
		break;
	case Color::GREEN:
		led->set_green_bright(255);
		break;
	default:
		break;
 80004b4:	e012      	b.n	80004dc <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x56>
		led->set_red_bright(255);
 80004b6:	21ff      	movs	r1, #255	@ 0xff
 80004b8:	68b8      	ldr	r0, [r7, #8]
 80004ba:	f000 f884 	bl	80005c6 <_ZN11Ws2812Color14set_red_brightEh>
		break;
 80004be:	e00e      	b.n	80004de <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x58>
		led->set_green_bright(255);
 80004c0:	21ff      	movs	r1, #255	@ 0xff
 80004c2:	68b8      	ldr	r0, [r7, #8]
 80004c4:	f000 f88e 	bl	80005e4 <_ZN11Ws2812Color16set_green_brightEh>
		led->set_red_bright(255);
 80004c8:	21ff      	movs	r1, #255	@ 0xff
 80004ca:	68b8      	ldr	r0, [r7, #8]
 80004cc:	f000 f87b 	bl	80005c6 <_ZN11Ws2812Color14set_red_brightEh>
		break;
 80004d0:	e005      	b.n	80004de <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x58>
		led->set_green_bright(255);
 80004d2:	21ff      	movs	r1, #255	@ 0xff
 80004d4:	68b8      	ldr	r0, [r7, #8]
 80004d6:	f000 f885 	bl	80005e4 <_ZN11Ws2812Color16set_green_brightEh>
		break;
 80004da:	e000      	b.n	80004de <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color+0x58>
		break;
 80004dc:	bf00      	nop
	}

	memset(pwmData, 0, sizeof(pwmData));
 80004de:	68fb      	ldr	r3, [r7, #12]
 80004e0:	330a      	adds	r3, #10
 80004e2:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 80004e6:	2100      	movs	r1, #0
 80004e8:	4618      	mov	r0, r3
 80004ea:	f00b fb9e 	bl	800bc2a <memset>
	indx = createPwmSequence(led, led_number, pwmData);
 80004ee:	68fb      	ldr	r3, [r7, #12]
 80004f0:	330a      	adds	r3, #10
 80004f2:	79fa      	ldrb	r2, [r7, #7]
 80004f4:	68b9      	ldr	r1, [r7, #8]
 80004f6:	68f8      	ldr	r0, [r7, #12]
 80004f8:	f7ff ff6e 	bl	80003d8 <_ZN6PcbLed17createPwmSequenceEP11Ws2812ColorhPt>
 80004fc:	6178      	str	r0, [r7, #20]
	HAL_TIM_PWM_Start_DMA(timer_handler, timer_channel, (uint32_t*) (pwmData),
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	6818      	ldr	r0, [r3, #0]
 8000502:	68fb      	ldr	r3, [r7, #12]
 8000504:	6859      	ldr	r1, [r3, #4]
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	f103 020a 	add.w	r2, r3, #10
 800050c:	697b      	ldr	r3, [r7, #20]
 800050e:	b29b      	uxth	r3, r3
 8000510:	330a      	adds	r3, #10
 8000512:	b29b      	uxth	r3, r3
 8000514:	f009 fc8a 	bl	8009e2c <HAL_TIM_PWM_Start_DMA>
			indx + 10);

	HAL_Delay(delay);
 8000518:	6838      	ldr	r0, [r7, #0]
 800051a:	f003 ff07 	bl	800432c <HAL_Delay>
}
 800051e:	bf00      	nop
 8000520:	3718      	adds	r7, #24
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}
	...

08000528 <_ZN11Ws2812ColorC1Ev>:
 *  Created on: Aug 7, 2024
 *      Author: ALAN
 */
#include "Ws2812Color.hpp"

Ws2812Color::Ws2812Color() {
 8000528:	b480      	push	{r7}
 800052a:	b083      	sub	sp, #12
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
 8000530:	4a0a      	ldr	r2, [pc, #40]	@ (800055c <_ZN11Ws2812ColorC1Ev+0x34>)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	601a      	str	r2, [r3, #0]
	blue = 0;
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	2200      	movs	r2, #0
 800053a:	719a      	strb	r2, [r3, #6]
	red = 0;
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	2200      	movs	r2, #0
 8000540:	711a      	strb	r2, [r3, #4]
	green = 0;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	2200      	movs	r2, #0
 8000546:	715a      	strb	r2, [r3, #5]
	bright = 0;
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	2200      	movs	r2, #0
 800054c:	71da      	strb	r2, [r3, #7]
}
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	4618      	mov	r0, r3
 8000552:	370c      	adds	r7, #12
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr
 800055c:	0800c914 	.word	0x0800c914

08000560 <_ZN11Ws2812ColorD1Ev>:

Ws2812Color::~Ws2812Color() {
 8000560:	b480      	push	{r7}
 8000562:	b083      	sub	sp, #12
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
 8000568:	4a04      	ldr	r2, [pc, #16]	@ (800057c <_ZN11Ws2812ColorD1Ev+0x1c>)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	601a      	str	r2, [r3, #0]
}
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4618      	mov	r0, r3
 8000572:	370c      	adds	r7, #12
 8000574:	46bd      	mov	sp, r7
 8000576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057a:	4770      	bx	lr
 800057c:	0800c914 	.word	0x0800c914

08000580 <_ZN11Ws2812ColorD0Ev>:
Ws2812Color::~Ws2812Color() {
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
}
 8000588:	6878      	ldr	r0, [r7, #4]
 800058a:	f7ff ffe9 	bl	8000560 <_ZN11Ws2812ColorD1Ev>
 800058e:	2108      	movs	r1, #8
 8000590:	6878      	ldr	r0, [r7, #4]
 8000592:	f00b f953 	bl	800b83c <_ZdlPvj>
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	4618      	mov	r0, r3
 800059a:	3708      	adds	r7, #8
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}

080005a0 <_ZN11Ws2812Color3offEv>:

void Ws2812Color::off()  // 0-45
{
 80005a0:	b480      	push	{r7}
 80005a2:	b083      	sub	sp, #12
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
	blue = 0;
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	2200      	movs	r2, #0
 80005ac:	719a      	strb	r2, [r3, #6]
	red = 0;
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	2200      	movs	r2, #0
 80005b2:	711a      	strb	r2, [r3, #4]
	green = 0;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2200      	movs	r2, #0
 80005b8:	715a      	strb	r2, [r3, #5]
}
 80005ba:	bf00      	nop
 80005bc:	370c      	adds	r7, #12
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr

080005c6 <_ZN11Ws2812Color14set_red_brightEh>:
void  Ws2812Color::orange_on(){
	set_red_bright(236);
	green_on();
}

void Ws2812Color::set_red_bright(uint8_t _bright){
 80005c6:	b480      	push	{r7}
 80005c8:	b083      	sub	sp, #12
 80005ca:	af00      	add	r7, sp, #0
 80005cc:	6078      	str	r0, [r7, #4]
 80005ce:	460b      	mov	r3, r1
 80005d0:	70fb      	strb	r3, [r7, #3]
	red = _bright;
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	78fa      	ldrb	r2, [r7, #3]
 80005d6:	711a      	strb	r2, [r3, #4]
}
 80005d8:	bf00      	nop
 80005da:	370c      	adds	r7, #12
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr

080005e4 <_ZN11Ws2812Color16set_green_brightEh>:

void Ws2812Color::set_blue_bright(uint8_t _bright){
	blue = _bright;
}

void Ws2812Color::set_green_bright(uint8_t _bright){
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
 80005ec:	460b      	mov	r3, r1
 80005ee:	70fb      	strb	r3, [r7, #3]
	green = _bright;
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	78fa      	ldrb	r2, [r7, #3]
 80005f4:	715a      	strb	r2, [r3, #5]
}
 80005f6:	bf00      	nop
 80005f8:	370c      	adds	r7, #12
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr

08000602 <_ZN11Ws2812Color13get_rgb_colorEv>:


uint32_t Ws2812Color::get_rgb_color(){
 8000602:	b480      	push	{r7}
 8000604:	b083      	sub	sp, #12
 8000606:	af00      	add	r7, sp, #0
 8000608:	6078      	str	r0, [r7, #4]
	return ((green << 16) | (red << 8) | (blue));
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	795b      	ldrb	r3, [r3, #5]
 800060e:	041a      	lsls	r2, r3, #16
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	791b      	ldrb	r3, [r3, #4]
 8000614:	021b      	lsls	r3, r3, #8
 8000616:	4313      	orrs	r3, r2
 8000618:	687a      	ldr	r2, [r7, #4]
 800061a:	7992      	ldrb	r2, [r2, #6]
 800061c:	4313      	orrs	r3, r2
}
 800061e:	4618      	mov	r0, r3
 8000620:	370c      	adds	r7, #12
 8000622:	46bd      	mov	sp, r7
 8000624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000628:	4770      	bx	lr

0800062a <_ZN7Bq25155C1E4GpioS0_S0_P19__I2C_HandleTypeDef>:





Bq25155::Bq25155(Gpio rst, Gpio lp, Gpio ce,I2C_HandleTypeDef* _i2c){
 800062a:	b082      	sub	sp, #8
 800062c:	b580      	push	{r7, lr}
 800062e:	b084      	sub	sp, #16
 8000630:	af00      	add	r7, sp, #0
 8000632:	60f8      	str	r0, [r7, #12]
 8000634:	1d38      	adds	r0, r7, #4
 8000636:	e880 0006 	stmia.w	r0, {r1, r2}
 800063a:	61fb      	str	r3, [r7, #28]
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	3308      	adds	r3, #8
 8000640:	2200      	movs	r2, #0
 8000642:	2100      	movs	r1, #0
 8000644:	4618      	mov	r0, r3
 8000646:	f7ff fe17 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	3310      	adds	r3, #16
 800064e:	2200      	movs	r2, #0
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f7ff fe10 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	3318      	adds	r3, #24
 800065c:	2200      	movs	r2, #0
 800065e:	2100      	movs	r1, #0
 8000660:	4618      	mov	r0, r3
 8000662:	f7ff fe09 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	3320      	adds	r3, #32
 800066a:	4618      	mov	r0, r3
 800066c:	f7ff fe30 	bl	80002d0 <_ZN11GpioHandlerC1Ev>
	reset = rst;
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	3308      	adds	r3, #8
 8000674:	1d3a      	adds	r2, r7, #4
 8000676:	6810      	ldr	r0, [r2, #0]
 8000678:	6018      	str	r0, [r3, #0]
 800067a:	8892      	ldrh	r2, [r2, #4]
 800067c:	809a      	strh	r2, [r3, #4]
	low_power = lp;
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	3310      	adds	r3, #16
 8000682:	f107 021c 	add.w	r2, r7, #28
 8000686:	6810      	ldr	r0, [r2, #0]
 8000688:	6018      	str	r0, [r3, #0]
 800068a:	8892      	ldrh	r2, [r2, #4]
 800068c:	809a      	strh	r2, [r3, #4]
	charge_en = ce;
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	3318      	adds	r3, #24
 8000692:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000696:	6810      	ldr	r0, [r2, #0]
 8000698:	6018      	str	r0, [r3, #0]
 800069a:	8892      	ldrh	r2, [r2, #4]
 800069c:	809a      	strh	r2, [r3, #4]
	i2c = _i2c;
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80006a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	4618      	mov	r0, r3
 80006a8:	3710      	adds	r7, #16
 80006aa:	46bd      	mov	sp, r7
 80006ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80006b0:	b002      	add	sp, #8
 80006b2:	4770      	bx	lr

080006b4 <_ZN7Bq251556mr_setEv>:
void Bq25155::mr_set(){
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
	_gpio.on(reset);
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	f103 0020 	add.w	r0, r3, #32
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	3308      	adds	r3, #8
 80006c6:	e893 0006 	ldmia.w	r3, {r1, r2}
 80006ca:	f7ff fe4d 	bl	8000368 <_ZN11GpioHandler2onE4Gpio>
}
 80006ce:	bf00      	nop
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}

080006d6 <_ZN7Bq251558mr_resetEv>:
void Bq25155::mr_reset(){
 80006d6:	b580      	push	{r7, lr}
 80006d8:	b082      	sub	sp, #8
 80006da:	af00      	add	r7, sp, #0
 80006dc:	6078      	str	r0, [r7, #4]
	_gpio.off(reset);
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	f103 0020 	add.w	r0, r3, #32
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	3308      	adds	r3, #8
 80006e8:	e893 0006 	ldmia.w	r3, {r1, r2}
 80006ec:	f7ff fe4d 	bl	800038a <_ZN11GpioHandler3offE4Gpio>
}
 80006f0:	bf00      	nop
 80006f2:	3708      	adds	r7, #8
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <_ZN7Bq2515519manual_read_adc_batEv>:
void Bq25155::manual_read_adc_bat(){
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af02      	add	r7, sp, #8
 80006fe:	6078      	str	r0, [r7, #4]
	this->mr_reset();
 8000700:	6878      	ldr	r0, [r7, #4]
 8000702:	f7ff ffe8 	bl	80006d6 <_ZN7Bq251558mr_resetEv>

	I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL0, 0x00, i2c); //manual read
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800070a:	9300      	str	r3, [sp, #0]
 800070c:	2300      	movs	r3, #0
 800070e:	2240      	movs	r2, #64	@ 0x40
 8000710:	216b      	movs	r1, #107	@ 0x6b
 8000712:	6878      	ldr	r0, [r7, #4]
 8000714:	f000 f877 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	I2C_write(BQ25155_ADDR, BQ25155_ADC_READ_EN, 0x08, i2c); // enable adc_bat
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800071c:	9300      	str	r3, [sp, #0]
 800071e:	2308      	movs	r3, #8
 8000720:	2258      	movs	r2, #88	@ 0x58
 8000722:	216b      	movs	r1, #107	@ 0x6b
 8000724:	6878      	ldr	r0, [r7, #4]
 8000726:	f000 f86e 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL0, 0x20, i2c); //read adc
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800072e:	9300      	str	r3, [sp, #0]
 8000730:	2320      	movs	r3, #32
 8000732:	2240      	movs	r2, #64	@ 0x40
 8000734:	216b      	movs	r1, #107	@ 0x6b
 8000736:	6878      	ldr	r0, [r7, #4]
 8000738:	f000 f865 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>

	this->mr_set();
 800073c:	6878      	ldr	r0, [r7, #4]
 800073e:	f7ff ffb9 	bl	80006b4 <_ZN7Bq251556mr_setEv>
}
 8000742:	bf00      	nop
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}

0800074a <_ZN7Bq2515514register_STAT0Ev>:
		return 1;
	}
}


uint8_t Bq25155::register_STAT0(){
 800074a:	b580      	push	{r7, lr}
 800074c:	b088      	sub	sp, #32
 800074e:	af04      	add	r7, sp, #16
 8000750:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef rw;
	this->mr_reset();
 8000752:	6878      	ldr	r0, [r7, #4]
 8000754:	f7ff ffbf 	bl	80006d6 <_ZN7Bq251558mr_resetEv>
		rw = HAL_I2C_Mem_Read(i2c, (BQ25155_ADDR<<1), BQ25155_STAT0, 1, &data[0], 1, 1000);
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000762:	9202      	str	r2, [sp, #8]
 8000764:	2201      	movs	r2, #1
 8000766:	9201      	str	r2, [sp, #4]
 8000768:	9300      	str	r3, [sp, #0]
 800076a:	2301      	movs	r3, #1
 800076c:	2200      	movs	r2, #0
 800076e:	21d6      	movs	r1, #214	@ 0xd6
 8000770:	f005 fa52 	bl	8005c18 <HAL_I2C_Mem_Read>
 8000774:	4603      	mov	r3, r0
 8000776:	73fb      	strb	r3, [r7, #15]
	this->mr_set();
 8000778:	6878      	ldr	r0, [r7, #4]
 800077a:	f7ff ff9b 	bl	80006b4 <_ZN7Bq251556mr_setEv>
	if(rw == HAL_OK){
 800077e:	7bfb      	ldrb	r3, [r7, #15]
 8000780:	2b00      	cmp	r3, #0
 8000782:	d102      	bne.n	800078a <_ZN7Bq2515514register_STAT0Ev+0x40>
		return (data[0]);
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	e000      	b.n	800078c <_ZN7Bq2515514register_STAT0Ev+0x42>
	}
	else{
		  return 1;
 800078a:	2301      	movs	r3, #1
	  }
}
 800078c:	4618      	mov	r0, r3
 800078e:	3710      	adds	r7, #16
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}

08000794 <_ZN7Bq2515516register_adc_batEv>:

uint16_t Bq25155::register_adc_bat(){
 8000794:	b580      	push	{r7, lr}
 8000796:	b088      	sub	sp, #32
 8000798:	af04      	add	r7, sp, #16
 800079a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef rw;
	this->mr_reset();
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f7ff ff9a 	bl	80006d6 <_ZN7Bq251558mr_resetEv>
	for(uint8_t i=BQ25155_ADCDATA_VBAT_M; i<=BQ25155_ADCDATA_VBAT_L; i++){
 80007a2:	2342      	movs	r3, #66	@ 0x42
 80007a4:	73bb      	strb	r3, [r7, #14]
 80007a6:	e017      	b.n	80007d8 <_ZN7Bq2515516register_adc_batEv+0x44>
		rw = HAL_I2C_Mem_Read(i2c, (BQ25155_ADDR<<1), i, 1, &data[i-BQ25155_ADCDATA_VBAT_M], 1, 1000);
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80007ac:	7bbb      	ldrb	r3, [r7, #14]
 80007ae:	b299      	uxth	r1, r3
 80007b0:	7bbb      	ldrb	r3, [r7, #14]
 80007b2:	3b42      	subs	r3, #66	@ 0x42
 80007b4:	687a      	ldr	r2, [r7, #4]
 80007b6:	4413      	add	r3, r2
 80007b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80007bc:	9202      	str	r2, [sp, #8]
 80007be:	2201      	movs	r2, #1
 80007c0:	9201      	str	r2, [sp, #4]
 80007c2:	9300      	str	r3, [sp, #0]
 80007c4:	2301      	movs	r3, #1
 80007c6:	460a      	mov	r2, r1
 80007c8:	21d6      	movs	r1, #214	@ 0xd6
 80007ca:	f005 fa25 	bl	8005c18 <HAL_I2C_Mem_Read>
 80007ce:	4603      	mov	r3, r0
 80007d0:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=BQ25155_ADCDATA_VBAT_M; i<=BQ25155_ADCDATA_VBAT_L; i++){
 80007d2:	7bbb      	ldrb	r3, [r7, #14]
 80007d4:	3301      	adds	r3, #1
 80007d6:	73bb      	strb	r3, [r7, #14]
 80007d8:	7bbb      	ldrb	r3, [r7, #14]
 80007da:	2b43      	cmp	r3, #67	@ 0x43
 80007dc:	d9e4      	bls.n	80007a8 <_ZN7Bq2515516register_adc_batEv+0x14>
	}
	this->mr_set();
 80007de:	6878      	ldr	r0, [r7, #4]
 80007e0:	f7ff ff68 	bl	80006b4 <_ZN7Bq251556mr_setEv>
	if(rw == HAL_OK){
 80007e4:	7bfb      	ldrb	r3, [r7, #15]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d108      	bne.n	80007fc <_ZN7Bq2515516register_adc_batEv+0x68>
		return (data[0]<<8) + data[1];
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	021b      	lsls	r3, r3, #8
 80007f0:	b29b      	uxth	r3, r3
 80007f2:	687a      	ldr	r2, [r7, #4]
 80007f4:	7852      	ldrb	r2, [r2, #1]
 80007f6:	4413      	add	r3, r2
 80007f8:	b29b      	uxth	r3, r3
 80007fa:	e000      	b.n	80007fe <_ZN7Bq2515516register_adc_batEv+0x6a>
	}
	else{
		  return 1;
 80007fc:	2301      	movs	r3, #1
	  }
}
 80007fe:	4618      	mov	r0, r3
 8000800:	3710      	adds	r7, #16
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}

08000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>:



HAL_StatusTypeDef Bq25155::I2C_write(uint8_t deviceAddress, uint8_t registerAddress, uint8_t registerData, I2C_HandleTypeDef* i2c){
 8000806:	b580      	push	{r7, lr}
 8000808:	b086      	sub	sp, #24
 800080a:	af02      	add	r7, sp, #8
 800080c:	6078      	str	r0, [r7, #4]
 800080e:	4608      	mov	r0, r1
 8000810:	4611      	mov	r1, r2
 8000812:	461a      	mov	r2, r3
 8000814:	4603      	mov	r3, r0
 8000816:	70fb      	strb	r3, [r7, #3]
 8000818:	460b      	mov	r3, r1
 800081a:	70bb      	strb	r3, [r7, #2]
 800081c:	4613      	mov	r3, r2
 800081e:	707b      	strb	r3, [r7, #1]
	  uint8_t buffer[2] = {registerAddress, registerData};
 8000820:	78bb      	ldrb	r3, [r7, #2]
 8000822:	733b      	strb	r3, [r7, #12]
 8000824:	787b      	ldrb	r3, [r7, #1]
 8000826:	737b      	strb	r3, [r7, #13]
	  return HAL_I2C_Master_Transmit(i2c, (uint16_t)(deviceAddress<<1), buffer , 2, 1000);
 8000828:	78fb      	ldrb	r3, [r7, #3]
 800082a:	b29b      	uxth	r3, r3
 800082c:	005b      	lsls	r3, r3, #1
 800082e:	b299      	uxth	r1, r3
 8000830:	f107 020c 	add.w	r2, r7, #12
 8000834:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000838:	9300      	str	r3, [sp, #0]
 800083a:	2302      	movs	r3, #2
 800083c:	69b8      	ldr	r0, [r7, #24]
 800083e:	f005 f8f7 	bl	8005a30 <HAL_I2C_Master_Transmit>
 8000842:	4603      	mov	r3, r0
}
 8000844:	4618      	mov	r0, r3
 8000846:	3710      	adds	r7, #16
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}

0800084c <_ZN7Bq2515519register_init_all_2Ev>:
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_WARM, 0x39, i2c);
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_HOT, 0x29, i2c);
}
*/

void Bq25155::register_init_all_2(){
 800084c:	b580      	push	{r7, lr}
 800084e:	b084      	sub	sp, #16
 8000850:	af02      	add	r7, sp, #8
 8000852:	6078      	str	r0, [r7, #4]
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK0, 0x00, i2c);	//Modificado 0x20
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000858:	9300      	str	r3, [sp, #0]
 800085a:	2300      	movs	r3, #0
 800085c:	2207      	movs	r2, #7
 800085e:	216b      	movs	r1, #107	@ 0x6b
 8000860:	6878      	ldr	r0, [r7, #4]
 8000862:	f7ff ffd0 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK1, 0x00, i2c);
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800086a:	9300      	str	r3, [sp, #0]
 800086c:	2300      	movs	r3, #0
 800086e:	2208      	movs	r2, #8
 8000870:	216b      	movs	r1, #107	@ 0x6b
 8000872:	6878      	ldr	r0, [r7, #4]
 8000874:	f7ff ffc7 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK2, 0x71, i2c);	//Modificado 0x80
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800087c:	9300      	str	r3, [sp, #0]
 800087e:	2371      	movs	r3, #113	@ 0x71
 8000880:	2209      	movs	r2, #9
 8000882:	216b      	movs	r1, #107	@ 0x6b
 8000884:	6878      	ldr	r0, [r7, #4]
 8000886:	f7ff ffbe 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK3, 0x00, i2c);
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800088e:	9300      	str	r3, [sp, #0]
 8000890:	2300      	movs	r3, #0
 8000892:	220a      	movs	r2, #10
 8000894:	216b      	movs	r1, #107	@ 0x6b
 8000896:	6878      	ldr	r0, [r7, #4]
 8000898:	f7ff ffb5 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_VBAT_CTRL, 0x3C, i2c);
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008a0:	9300      	str	r3, [sp, #0]
 80008a2:	233c      	movs	r3, #60	@ 0x3c
 80008a4:	2212      	movs	r2, #18
 80008a6:	216b      	movs	r1, #107	@ 0x6b
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f7ff ffac 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICHG_CTRL, 0xFF, i2c);
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008b2:	9300      	str	r3, [sp, #0]
 80008b4:	23ff      	movs	r3, #255	@ 0xff
 80008b6:	2213      	movs	r2, #19
 80008b8:	216b      	movs	r1, #107	@ 0x6b
 80008ba:	6878      	ldr	r0, [r7, #4]
 80008bc:	f7ff ffa3 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_PCHRGCTRL, 0x9E, i2c);
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008c4:	9300      	str	r3, [sp, #0]
 80008c6:	239e      	movs	r3, #158	@ 0x9e
 80008c8:	2214      	movs	r2, #20
 80008ca:	216b      	movs	r1, #107	@ 0x6b
 80008cc:	6878      	ldr	r0, [r7, #4]
 80008ce:	f7ff ff9a 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TERMCTRL, 0x14, i2c);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008d6:	9300      	str	r3, [sp, #0]
 80008d8:	2314      	movs	r3, #20
 80008da:	2215      	movs	r2, #21
 80008dc:	216b      	movs	r1, #107	@ 0x6b
 80008de:	6878      	ldr	r0, [r7, #4]
 80008e0:	f7ff ff91 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_BUVLO, 0x06, i2c);
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008e8:	9300      	str	r3, [sp, #0]
 80008ea:	2306      	movs	r3, #6
 80008ec:	2216      	movs	r2, #22
 80008ee:	216b      	movs	r1, #107	@ 0x6b
 80008f0:	6878      	ldr	r0, [r7, #4]
 80008f2:	f7ff ff88 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_CHARGERCTRL0, 0x42, i2c); //se dehabilita TS function y se deshabilita charging on HOT/COLD Only
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008fa:	9300      	str	r3, [sp, #0]
 80008fc:	2342      	movs	r3, #66	@ 0x42
 80008fe:	2217      	movs	r2, #23
 8000900:	216b      	movs	r1, #107	@ 0x6b
 8000902:	6878      	ldr	r0, [r7, #4]
 8000904:	f7ff ff7f 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_CHARGERCTRL1, 0xC8, i2c);
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800090c:	9300      	str	r3, [sp, #0]
 800090e:	23c8      	movs	r3, #200	@ 0xc8
 8000910:	2218      	movs	r2, #24
 8000912:	216b      	movs	r1, #107	@ 0x6b
 8000914:	6878      	ldr	r0, [r7, #4]
 8000916:	f7ff ff76 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ILIMCTRL, 0x06, i2c);
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800091e:	9300      	str	r3, [sp, #0]
 8000920:	2306      	movs	r3, #6
 8000922:	2219      	movs	r2, #25
 8000924:	216b      	movs	r1, #107	@ 0x6b
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f7ff ff6d 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_LDOCTRL, 0xB0, i2c);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000930:	9300      	str	r3, [sp, #0]
 8000932:	23b0      	movs	r3, #176	@ 0xb0
 8000934:	221d      	movs	r2, #29
 8000936:	216b      	movs	r1, #107	@ 0x6b
 8000938:	6878      	ldr	r0, [r7, #4]
 800093a:	f7ff ff64 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MRCTRL, 0x2A, i2c);	//Revisar
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000942:	9300      	str	r3, [sp, #0]
 8000944:	232a      	movs	r3, #42	@ 0x2a
 8000946:	2230      	movs	r2, #48	@ 0x30
 8000948:	216b      	movs	r1, #107	@ 0x6b
 800094a:	6878      	ldr	r0, [r7, #4]
 800094c:	f7ff ff5b 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICCTRL0, 0x10, i2c);	//No se habilita mask all interrupts
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000954:	9300      	str	r3, [sp, #0]
 8000956:	2310      	movs	r3, #16
 8000958:	2235      	movs	r2, #53	@ 0x35
 800095a:	216b      	movs	r1, #107	@ 0x6b
 800095c:	6878      	ldr	r0, [r7, #4]
 800095e:	f7ff ff52 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICCTRL1, 0x00, i2c);	//Revisar PIN NTC 0x40
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000966:	9300      	str	r3, [sp, #0]
 8000968:	2300      	movs	r3, #0
 800096a:	2236      	movs	r2, #54	@ 0x36
 800096c:	216b      	movs	r1, #107	@ 0x6b
 800096e:	6878      	ldr	r0, [r7, #4]
 8000970:	f7ff ff49 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICCTRL2, 0x40, i2c);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000978:	9300      	str	r3, [sp, #0]
 800097a:	2340      	movs	r3, #64	@ 0x40
 800097c:	2237      	movs	r2, #55	@ 0x37
 800097e:	216b      	movs	r1, #107	@ 0x6b
 8000980:	6878      	ldr	r0, [r7, #4]
 8000982:	f7ff ff40 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL0, 0x00, i2c); //Se deja en lectura manual de ADC y el comparador 1 se dehabilita
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800098a:	9300      	str	r3, [sp, #0]
 800098c:	2300      	movs	r3, #0
 800098e:	2240      	movs	r2, #64	@ 0x40
 8000990:	216b      	movs	r1, #107	@ 0x6b
 8000992:	6878      	ldr	r0, [r7, #4]
 8000994:	f7ff ff37 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL1, 0x00, i2c);	//Se deshabilita comparador 3 (compara con TS)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800099c:	9300      	str	r3, [sp, #0]
 800099e:	2300      	movs	r3, #0
 80009a0:	2241      	movs	r2, #65	@ 0x41
 80009a2:	216b      	movs	r1, #107	@ 0x6b
 80009a4:	6878      	ldr	r0, [r7, #4]
 80009a6:	f7ff ff2e 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP1_M, 0x23, i2c);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009ae:	9300      	str	r3, [sp, #0]
 80009b0:	2323      	movs	r3, #35	@ 0x23
 80009b2:	2252      	movs	r2, #82	@ 0x52
 80009b4:	216b      	movs	r1, #107	@ 0x6b
 80009b6:	6878      	ldr	r0, [r7, #4]
 80009b8:	f7ff ff25 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP1_L, 0x20, i2c);
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009c0:	9300      	str	r3, [sp, #0]
 80009c2:	2320      	movs	r3, #32
 80009c4:	2253      	movs	r2, #83	@ 0x53
 80009c6:	216b      	movs	r1, #107	@ 0x6b
 80009c8:	6878      	ldr	r0, [r7, #4]
 80009ca:	f7ff ff1c 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP2_M, 0x38, i2c);
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009d2:	9300      	str	r3, [sp, #0]
 80009d4:	2338      	movs	r3, #56	@ 0x38
 80009d6:	2254      	movs	r2, #84	@ 0x54
 80009d8:	216b      	movs	r1, #107	@ 0x6b
 80009da:	6878      	ldr	r0, [r7, #4]
 80009dc:	f7ff ff13 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP2_L, 0x90, i2c);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009e4:	9300      	str	r3, [sp, #0]
 80009e6:	2390      	movs	r3, #144	@ 0x90
 80009e8:	2255      	movs	r2, #85	@ 0x55
 80009ea:	216b      	movs	r1, #107	@ 0x6b
 80009ec:	6878      	ldr	r0, [r7, #4]
 80009ee:	f7ff ff0a 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP3_M, 0x00, i2c);
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009f6:	9300      	str	r3, [sp, #0]
 80009f8:	2300      	movs	r3, #0
 80009fa:	2256      	movs	r2, #86	@ 0x56
 80009fc:	216b      	movs	r1, #107	@ 0x6b
 80009fe:	6878      	ldr	r0, [r7, #4]
 8000a00:	f7ff ff01 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP3_L, 0x00, i2c);
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a08:	9300      	str	r3, [sp, #0]
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	2257      	movs	r2, #87	@ 0x57
 8000a0e:	216b      	movs	r1, #107	@ 0x6b
 8000a10:	6878      	ldr	r0, [r7, #4]
 8000a12:	f7ff fef8 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADC_READ_EN, 0x08, i2c);	//Con todo deshabilitado se puede medir la bateria
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a1a:	9300      	str	r3, [sp, #0]
 8000a1c:	2308      	movs	r3, #8
 8000a1e:	2258      	movs	r2, #88	@ 0x58
 8000a20:	216b      	movs	r1, #107	@ 0x6b
 8000a22:	6878      	ldr	r0, [r7, #4]
 8000a24:	f7ff feef 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_FASTCHGCTRL, 0x34, i2c);	//Los parametros de TS, son para cuando se usa la funcionalidad de TS
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a2c:	9300      	str	r3, [sp, #0]
 8000a2e:	2334      	movs	r3, #52	@ 0x34
 8000a30:	2261      	movs	r2, #97	@ 0x61
 8000a32:	216b      	movs	r1, #107	@ 0x6b
 8000a34:	6878      	ldr	r0, [r7, #4]
 8000a36:	f7ff fee6 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_COLD, 0x7C, i2c);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a3e:	9300      	str	r3, [sp, #0]
 8000a40:	237c      	movs	r3, #124	@ 0x7c
 8000a42:	2262      	movs	r2, #98	@ 0x62
 8000a44:	216b      	movs	r1, #107	@ 0x6b
 8000a46:	6878      	ldr	r0, [r7, #4]
 8000a48:	f7ff fedd 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_COOL, 0x6D, i2c);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	236d      	movs	r3, #109	@ 0x6d
 8000a54:	2263      	movs	r2, #99	@ 0x63
 8000a56:	216b      	movs	r1, #107	@ 0x6b
 8000a58:	6878      	ldr	r0, [r7, #4]
 8000a5a:	f7ff fed4 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_WARM, 0x38, i2c);
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a62:	9300      	str	r3, [sp, #0]
 8000a64:	2338      	movs	r3, #56	@ 0x38
 8000a66:	2264      	movs	r2, #100	@ 0x64
 8000a68:	216b      	movs	r1, #107	@ 0x6b
 8000a6a:	6878      	ldr	r0, [r7, #4]
 8000a6c:	f7ff fecb 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_HOT, 0x27, i2c);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a74:	9300      	str	r3, [sp, #0]
 8000a76:	2327      	movs	r3, #39	@ 0x27
 8000a78:	2265      	movs	r2, #101	@ 0x65
 8000a7a:	216b      	movs	r1, #107	@ 0x6b
 8000a7c:	6878      	ldr	r0, [r7, #4]
 8000a7e:	f7ff fec2 	bl	8000806 <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
}
 8000a82:	bf00      	nop
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
	...

08000a8c <process_first_tag_information>:
	uint16_t pw_desired = pw_resolution * duty_cycle;
	__HAL_TIM_SET_COMPARE(htim, channel, pw_desired);
}


TAG_STATUS_t process_first_tag_information(TAG_t *tag) {
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b08e      	sub	sp, #56	@ 0x38
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
	TAG_STATUS_t status_reg = 0;
 8000a94:	2300      	movs	r3, #0
 8000a96:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	tag->command = TAG_ID_QUERY;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	2213      	movs	r2, #19
 8000a9e:	741a      	strb	r2, [r3, #16]

	start_tag_reception_inmediate(0, 0);
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	2000      	movs	r0, #0
 8000aa4:	f000 f9a8 	bl	8000df8 <start_tag_reception_inmediate>
	status_reg = wait_rx_data();
 8000aa8:	f000 f9be 	bl	8000e28 <wait_rx_data>
 8000aac:	4603      	mov	r3, r0
 8000aae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (status_reg != TAG_RX_CRC_VALID)
 8000ab2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000ab6:	2b03      	cmp	r3, #3
 8000ab8:	d002      	beq.n	8000ac0 <process_first_tag_information+0x34>
		return (status_reg);
 8000aba:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000abe:	e0a3      	b.n	8000c08 <process_first_tag_information+0x17c>

	uint32_t rx_buffer_size = dwt_read32bitreg(RX_FINFO_ID) & FRAME_LEN_MAX_EX;
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	204c      	movs	r0, #76	@ 0x4c
 8000ac4:	f002 f985 	bl	8002dd2 <dwt_read32bitoffsetreg>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000ace:	633b      	str	r3, [r7, #48]	@ 0x30
	if (rx_buffer_size == 0)
 8000ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d101      	bne.n	8000ada <process_first_tag_information+0x4e>
		return (TAG_RX_DATA_ZERO);
 8000ad6:	2305      	movs	r3, #5
 8000ad8:	e096      	b.n	8000c08 <process_first_tag_information+0x17c>

	uint8_t rx_buffer[3]; // TODO Revisar RX Buffer primera recepcion
	dwt_readrxdata(rx_buffer, (uint16_t) rx_buffer_size, 0);
 8000ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000adc:	b299      	uxth	r1, r3
 8000ade:	f107 031c 	add.w	r3, r7, #28
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f002 fdb3 	bl	8003650 <dwt_readrxdata>

	uint8_t received_command = rx_buffer[0];
 8000aea:	7f3b      	ldrb	r3, [r7, #28]
 8000aec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	tag->sniffer_state = rx_buffer[1];
 8000af0:	7f7a      	ldrb	r2, [r7, #29]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	f883 2020 	strb.w	r2, [r3, #32]

	if (tag->command != received_command)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	7c1b      	ldrb	r3, [r3, #16]
 8000afc:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d001      	beq.n	8000b08 <process_first_tag_information+0x7c>
		return (TAG_RX_COMMAND_ERROR);
 8000b04:	2306      	movs	r3, #6
 8000b06:	e07f      	b.n	8000c08 <process_first_tag_information+0x17c>

	tag->poll_rx_timestamp = get_rx_timestamp_u64();
 8000b08:	f003 fa7a 	bl	8004000 <get_rx_timestamp_u64>
 8000b0c:	4602      	mov	r2, r0
 8000b0e:	460b      	mov	r3, r1
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	619a      	str	r2, [r3, #24]
	/** Set send time for response */
	uint32_t resp_tx_time = (uint32_t) ((tag->poll_rx_timestamp
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	699a      	ldr	r2, [r3, #24]
			+ ((POLL_RX_TO_RESP_TX_DLY_UUS_6M8) * UUS_TO_DWT_TIME))
 8000b18:	4b3d      	ldr	r3, [pc, #244]	@ (8000c10 <process_first_tag_information+0x184>)
 8000b1a:	4413      	add	r3, r2
	uint32_t resp_tx_time = (uint32_t) ((tag->poll_rx_timestamp
 8000b1c:	0a1b      	lsrs	r3, r3, #8
 8000b1e:	62bb      	str	r3, [r7, #40]	@ 0x28
			>> RESPONSE_TX_TIME_SHIFT_AMOUNT);
	dwt_setdelayedtrxtime(resp_tx_time);
 8000b20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000b22:	f002 ff69 	bl	80039f8 <dwt_setdelayedtrxtime>

	/** Calculate the response TX timestamp */
	tag->resp_tx_timestamp = (((uint64_t) (resp_tx_time
			& RESPONSE_TX_TIME_MASK_VALUE)) << RESPONSE_TX_TIME_SHIFT_AMOUNT)
 8000b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b28:	021b      	lsls	r3, r3, #8
 8000b2a:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8000b2e:	f023 0301 	bic.w	r3, r3, #1
			+ TX_ANT_DLY_LP;
 8000b32:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8000b36:	3332      	adds	r3, #50	@ 0x32
	tag->resp_tx_timestamp = (((uint64_t) (resp_tx_time
 8000b38:	687a      	ldr	r2, [r7, #4]
 8000b3a:	6153      	str	r3, [r2, #20]

	/** Calculate the size needed for the response message buffer */
	uint8_t tx_buffer_size = TX_BUFFER_SIZE;
 8000b3c:	230f      	movs	r3, #15
 8000b3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t tx_buffer[TX_BUFFER_SIZE] = { 0 };
 8000b42:	2300      	movs	r3, #0
 8000b44:	60fb      	str	r3, [r7, #12]
 8000b46:	f107 0310 	add.w	r3, r7, #16
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	601a      	str	r2, [r3, #0]
 8000b4e:	605a      	str	r2, [r3, #4]
 8000b50:	f8c3 2007 	str.w	r2, [r3, #7]
	int index = 0;
 8000b54:	2300      	movs	r3, #0
 8000b56:	623b      	str	r3, [r7, #32]
	tx_buffer[index++] = tag->command;
 8000b58:	6a3b      	ldr	r3, [r7, #32]
 8000b5a:	1c5a      	adds	r2, r3, #1
 8000b5c:	623a      	str	r2, [r7, #32]
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	7c12      	ldrb	r2, [r2, #16]
 8000b62:	3338      	adds	r3, #56	@ 0x38
 8000b64:	443b      	add	r3, r7
 8000b66:	f803 2c2c 	strb.w	r2, [r3, #-44]
	*(uint32_t*) (tx_buffer + index) = tag->id;
 8000b6a:	6a3b      	ldr	r3, [r7, #32]
 8000b6c:	f107 020c 	add.w	r2, r7, #12
 8000b70:	4413      	add	r3, r2
 8000b72:	687a      	ldr	r2, [r7, #4]
 8000b74:	6812      	ldr	r2, [r2, #0]
 8000b76:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000b78:	6a3b      	ldr	r3, [r7, #32]
 8000b7a:	3304      	adds	r3, #4
 8000b7c:	623b      	str	r3, [r7, #32]
	*(uint32_t*) (tx_buffer + index) = tag->poll_rx_timestamp;
 8000b7e:	6a3b      	ldr	r3, [r7, #32]
 8000b80:	f107 020c 	add.w	r2, r7, #12
 8000b84:	4413      	add	r3, r2
 8000b86:	687a      	ldr	r2, [r7, #4]
 8000b88:	6992      	ldr	r2, [r2, #24]
 8000b8a:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000b8c:	6a3b      	ldr	r3, [r7, #32]
 8000b8e:	3304      	adds	r3, #4
 8000b90:	623b      	str	r3, [r7, #32]
	*(uint32_t*) (tx_buffer + index) = tag->resp_tx_timestamp;
 8000b92:	6a3b      	ldr	r3, [r7, #32]
 8000b94:	f107 020c 	add.w	r2, r7, #12
 8000b98:	4413      	add	r3, r2
 8000b9a:	687a      	ldr	r2, [r7, #4]
 8000b9c:	6952      	ldr	r2, [r2, #20]
 8000b9e:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000ba0:	6a3b      	ldr	r3, [r7, #32]
 8000ba2:	3304      	adds	r3, #4
 8000ba4:	623b      	str	r3, [r7, #32]
	*(uint16_t*) (tx_buffer + index) = tag->Voltaje_Bat;
 8000ba6:	6a3b      	ldr	r3, [r7, #32]
 8000ba8:	f107 020c 	add.w	r2, r7, #12
 8000bac:	4413      	add	r3, r2
 8000bae:	687a      	ldr	r2, [r7, #4]
 8000bb0:	8a52      	ldrh	r2, [r2, #18]
 8000bb2:	801a      	strh	r2, [r3, #0]


	if (dwt_writetxdata(tx_buffer_size, tx_buffer, 0) == DWT_ERROR) /* Zero offset in TX buffer. */ //MODIFICAR TAMAO DE BUFFER
 8000bb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bb8:	b29b      	uxth	r3, r3
 8000bba:	f107 010c 	add.w	r1, r7, #12
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f002 fcbf 	bl	8003544 <dwt_writetxdata>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bcc:	d101      	bne.n	8000bd2 <process_first_tag_information+0x146>
		return (TAG_TX_ERROR);
 8000bce:	2307      	movs	r3, #7
 8000bd0:	e01a      	b.n	8000c08 <process_first_tag_information+0x17c>
	dwt_writetxfctrl(tx_buffer_size + 2, 0, 1);
 8000bd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bd6:	b29b      	uxth	r3, r3
 8000bd8:	3302      	adds	r3, #2
 8000bda:	b29b      	uxth	r3, r3
 8000bdc:	2201      	movs	r2, #1
 8000bde:	2100      	movs	r1, #0
 8000be0:	4618      	mov	r0, r3
 8000be2:	f002 fced 	bl	80035c0 <dwt_writetxfctrl>
	/*DWT_START_TX_DELAYED DWT_START_TX_IMMEDIATE*/
	if (dwt_starttx(DWT_START_TX_DELAYED) == DWT_ERROR){
 8000be6:	2001      	movs	r0, #1
 8000be8:	f002 ff14 	bl	8003a14 <dwt_starttx>
 8000bec:	4603      	mov	r3, r0
 8000bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bf2:	d101      	bne.n	8000bf8 <process_first_tag_information+0x16c>
		return (TAG_TX_ERROR);
 8000bf4:	2307      	movs	r3, #7
 8000bf6:	e007      	b.n	8000c08 <process_first_tag_information+0x17c>
	}
	//return (TAG_WAIT_FOR_FIRST_DETECTION);
	if (tag->sniffer_state == MASTER_ONE_DETECTION){
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d101      	bne.n	8000c06 <process_first_tag_information+0x17a>
		return (TAG_WAIT_SEND_TX);
 8000c02:	230e      	movs	r3, #14
 8000c04:	e000      	b.n	8000c08 <process_first_tag_information+0x17c>
	}
	return (TAG_WAIT_FOR_TIMESTAMPT_QUERY);
 8000c06:	230b      	movs	r3, #11
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3738      	adds	r7, #56	@ 0x38
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	036d8168 	.word	0x036d8168

08000c14 <process_queried_tag_information>:

TAG_STATUS_t process_queried_tag_information(TAG_t *tag) {
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b088      	sub	sp, #32
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
	TAG_STATUS_t status_reg = 0;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	77fb      	strb	r3, [r7, #31]


	start_tag_reception_inmediate(0, 0);
 8000c20:	2100      	movs	r1, #0
 8000c22:	2000      	movs	r0, #0
 8000c24:	f000 f8e8 	bl	8000df8 <start_tag_reception_inmediate>
	status_reg = wait_rx_data();
 8000c28:	f000 f8fe 	bl	8000e28 <wait_rx_data>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	77fb      	strb	r3, [r7, #31]
	if (status_reg != TAG_RX_CRC_VALID)
 8000c30:	7ffb      	ldrb	r3, [r7, #31]
 8000c32:	2b03      	cmp	r3, #3
 8000c34:	d001      	beq.n	8000c3a <process_queried_tag_information+0x26>
		return (status_reg);
 8000c36:	7ffb      	ldrb	r3, [r7, #31]
 8000c38:	e039      	b.n	8000cae <process_queried_tag_information+0x9a>

	uint32_t rx_buffer_size = dwt_read32bitreg(RX_FINFO_ID) & FRAME_LEN_MAX_EX;
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	204c      	movs	r0, #76	@ 0x4c
 8000c3e:	f002 f8c8 	bl	8002dd2 <dwt_read32bitoffsetreg>
 8000c42:	4603      	mov	r3, r0
 8000c44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000c48:	61bb      	str	r3, [r7, #24]
	uint8_t rx_buffer[5];
	if (rx_buffer_size == 0)
 8000c4a:	69bb      	ldr	r3, [r7, #24]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d101      	bne.n	8000c54 <process_queried_tag_information+0x40>
		return (TAG_RX_DATA_ZERO);
 8000c50:	2305      	movs	r3, #5
 8000c52:	e02c      	b.n	8000cae <process_queried_tag_information+0x9a>
	if ((rx_buffer_size < 5)) //Revisar && (tag->command != TAG_SET_SLEEP_MODE)
 8000c54:	69bb      	ldr	r3, [r7, #24]
 8000c56:	2b04      	cmp	r3, #4
 8000c58:	d801      	bhi.n	8000c5e <process_queried_tag_information+0x4a>
		return (TAG_WAIT_FOR_TIMESTAMPT_QUERY);
 8000c5a:	230b      	movs	r3, #11
 8000c5c:	e027      	b.n	8000cae <process_queried_tag_information+0x9a>

	dwt_readrxdata(rx_buffer, (uint16_t) rx_buffer_size, 0);
 8000c5e:	69bb      	ldr	r3, [r7, #24]
 8000c60:	b299      	uxth	r1, r3
 8000c62:	f107 030c 	add.w	r3, r7, #12
 8000c66:	2200      	movs	r2, #0
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f002 fcf1 	bl	8003650 <dwt_readrxdata>

	tag->command = rx_buffer[0];
 8000c6e:	7b3a      	ldrb	r2, [r7, #12]
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	741a      	strb	r2, [r3, #16]
	uint32_t received_id = *(uint32_t*) (rx_buffer + 1);
 8000c74:	f8d7 300d 	ldr.w	r3, [r7, #13]
 8000c78:	617b      	str	r3, [r7, #20]
	if (tag->id != received_id)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	697a      	ldr	r2, [r7, #20]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d001      	beq.n	8000c88 <process_queried_tag_information+0x74>
		return (TAG_RX_COMMAND_ERROR);
 8000c84:	2306      	movs	r3, #6
 8000c86:	e012      	b.n	8000cae <process_queried_tag_information+0x9a>
	if (tag->command == TAG_TIMESTAMP_QUERY)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	7c1b      	ldrb	r3, [r3, #16]
 8000c8c:	2b11      	cmp	r3, #17
 8000c8e:	d104      	bne.n	8000c9a <process_queried_tag_information+0x86>
		return (process_response(tag));
 8000c90:	6878      	ldr	r0, [r7, #4]
 8000c92:	f000 f811 	bl	8000cb8 <process_response>
 8000c96:	4603      	mov	r3, r0
 8000c98:	e009      	b.n	8000cae <process_queried_tag_information+0x9a>
	else if(tag->command == TAG_SET_SLEEP_MODE)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	7c1b      	ldrb	r3, [r3, #16]
 8000c9e:	2b12      	cmp	r3, #18
 8000ca0:	d104      	bne.n	8000cac <process_queried_tag_information+0x98>
		return (process_response(tag));
 8000ca2:	6878      	ldr	r0, [r7, #4]
 8000ca4:	f000 f808 	bl	8000cb8 <process_response>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	e000      	b.n	8000cae <process_queried_tag_information+0x9a>

	return(TAG_RX_COMMAND_ERROR);
 8000cac:	2306      	movs	r3, #6

}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3720      	adds	r7, #32
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
	...

08000cb8 <process_response>:

TAG_STATUS_t process_response(TAG_t *tag) {
 8000cb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000cbc:	b092      	sub	sp, #72	@ 0x48
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	6178      	str	r0, [r7, #20]
	uint8_t tx_buffer_size = TX_BUFFER_SIZE;
 8000cc2:	230f      	movs	r3, #15
 8000cc4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint8_t tx_buffer[TX_BUFFER_SIZE] = { 0 };
 8000cc8:	2300      	movs	r3, #0
 8000cca:	61bb      	str	r3, [r7, #24]
 8000ccc:	f107 031c 	add.w	r3, r7, #28
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	f8c3 2007 	str.w	r2, [r3, #7]
	int index = 0;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	643b      	str	r3, [r7, #64]	@ 0x40
	uint64_t poll_rx_timestamp = get_rx_timestamp_u64();
 8000cde:	f003 f98f 	bl	8004000 <get_rx_timestamp_u64>
 8000ce2:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38

	/** Set send time for response */
	uint32_t resp_tx_time = (uint32_t) ((poll_rx_timestamp
			+ ((POLL_RX_TO_RESP_TX_DLY_UUS_6M8) * UUS_TO_DWT_TIME))
 8000ce6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8000cea:	4942      	ldr	r1, [pc, #264]	@ (8000df4 <process_response+0x13c>)
 8000cec:	eb12 0801 	adds.w	r8, r2, r1
 8000cf0:	f143 0900 	adc.w	r9, r3, #0
			>> RESPONSE_TX_TIME_SHIFT_AMOUNT);
 8000cf4:	f04f 0200 	mov.w	r2, #0
 8000cf8:	f04f 0300 	mov.w	r3, #0
 8000cfc:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8000d00:	ea42 6209 	orr.w	r2, r2, r9, lsl #24
 8000d04:	ea4f 2319 	mov.w	r3, r9, lsr #8
	uint32_t resp_tx_time = (uint32_t) ((poll_rx_timestamp
 8000d08:	4613      	mov	r3, r2
 8000d0a:	637b      	str	r3, [r7, #52]	@ 0x34
	dwt_setdelayedtrxtime(resp_tx_time);
 8000d0c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000d0e:	f002 fe73 	bl	80039f8 <dwt_setdelayedtrxtime>

	/** Calculate the response TX timestamp */
	uint64_t resp_tx_timestamp = (((uint64_t) (resp_tx_time
			& RESPONSE_TX_TIME_MASK_VALUE)) << RESPONSE_TX_TIME_SHIFT_AMOUNT)
 8000d12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d14:	2200      	movs	r2, #0
 8000d16:	60bb      	str	r3, [r7, #8]
 8000d18:	60fa      	str	r2, [r7, #12]
 8000d1a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8000d1e:	460b      	mov	r3, r1
 8000d20:	ea4f 6b13 	mov.w	fp, r3, lsr #24
 8000d24:	460b      	mov	r3, r1
 8000d26:	ea4f 2a03 	mov.w	sl, r3, lsl #8
 8000d2a:	f42a 74ff 	bic.w	r4, sl, #510	@ 0x1fe
 8000d2e:	f024 0401 	bic.w	r4, r4, #1
 8000d32:	f00b 05ff 	and.w	r5, fp, #255	@ 0xff
	uint64_t resp_tx_timestamp = (((uint64_t) (resp_tx_time
 8000d36:	f643 73f2 	movw	r3, #16370	@ 0x3ff2
 8000d3a:	18e3      	adds	r3, r4, r3
 8000d3c:	603b      	str	r3, [r7, #0]
 8000d3e:	f145 0300 	adc.w	r3, r5, #0
 8000d42:	607b      	str	r3, [r7, #4]
 8000d44:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000d48:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
			+ TX_ANT_DLY_LP;
	/** Calculate the size needed for the response message buffer */
	index = 0;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	643b      	str	r3, [r7, #64]	@ 0x40
	tx_buffer[index++] = tag->command;
 8000d50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d52:	1c5a      	adds	r2, r3, #1
 8000d54:	643a      	str	r2, [r7, #64]	@ 0x40
 8000d56:	697a      	ldr	r2, [r7, #20]
 8000d58:	7c12      	ldrb	r2, [r2, #16]
 8000d5a:	3338      	adds	r3, #56	@ 0x38
 8000d5c:	f107 0110 	add.w	r1, r7, #16
 8000d60:	440b      	add	r3, r1
 8000d62:	f803 2c30 	strb.w	r2, [r3, #-48]
	*(uint32_t*) (tx_buffer + index) = poll_rx_timestamp;
 8000d66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d68:	f107 0218 	add.w	r2, r7, #24
 8000d6c:	4413      	add	r3, r2
 8000d6e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000d70:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000d72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d74:	3304      	adds	r3, #4
 8000d76:	643b      	str	r3, [r7, #64]	@ 0x40
	*(uint32_t*) (tx_buffer + index) = resp_tx_timestamp;
 8000d78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d7a:	f107 0218 	add.w	r2, r7, #24
 8000d7e:	4413      	add	r3, r2
 8000d80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d82:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000d84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d86:	3304      	adds	r3, #4
 8000d88:	643b      	str	r3, [r7, #64]	@ 0x40
	*(uint16_t*) (tx_buffer + index) = tag->Voltaje_Bat;
 8000d8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d8c:	f107 0218 	add.w	r2, r7, #24
 8000d90:	4413      	add	r3, r2
 8000d92:	697a      	ldr	r2, [r7, #20]
 8000d94:	8a52      	ldrh	r2, [r2, #18]
 8000d96:	801a      	strh	r2, [r3, #0]

	tag->poll_rx_timestamp = poll_rx_timestamp;
 8000d98:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	619a      	str	r2, [r3, #24]
	tag->resp_tx_timestamp = resp_tx_timestamp;
 8000d9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	615a      	str	r2, [r3, #20]

	if (dwt_writetxdata(tx_buffer_size, tx_buffer, 0) == DWT_ERROR) /* Zero offset in TX buffer. */
 8000da4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000da8:	b29b      	uxth	r3, r3
 8000daa:	f107 0118 	add.w	r1, r7, #24
 8000dae:	2200      	movs	r2, #0
 8000db0:	4618      	mov	r0, r3
 8000db2:	f002 fbc7 	bl	8003544 <dwt_writetxdata>
 8000db6:	4603      	mov	r3, r0
 8000db8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dbc:	d101      	bne.n	8000dc2 <process_response+0x10a>
		return (TAG_TX_ERROR);
 8000dbe:	2307      	movs	r3, #7
 8000dc0:	e013      	b.n	8000dea <process_response+0x132>
	dwt_writetxfctrl(tx_buffer_size + 2, 0, 1);
 8000dc2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000dc6:	b29b      	uxth	r3, r3
 8000dc8:	3302      	adds	r3, #2
 8000dca:	b29b      	uxth	r3, r3
 8000dcc:	2201      	movs	r2, #1
 8000dce:	2100      	movs	r1, #0
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f002 fbf5 	bl	80035c0 <dwt_writetxfctrl>
	/*DWT_START_TX_DELAYED DWT_START_TX_IMMEDIATE*/
	if (dwt_starttx(DWT_START_TX_DELAYED) == DWT_ERROR)
 8000dd6:	2001      	movs	r0, #1
 8000dd8:	f002 fe1c 	bl	8003a14 <dwt_starttx>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000de2:	d101      	bne.n	8000de8 <process_response+0x130>
		return (TAG_TX_ERROR);
 8000de4:	2307      	movs	r3, #7
 8000de6:	e000      	b.n	8000dea <process_response+0x132>

	return (TAG_TX_SUCCESS);
 8000de8:	230c      	movs	r3, #12
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3748      	adds	r7, #72	@ 0x48
 8000dee:	46bd      	mov	sp, r7
 8000df0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000df4:	036d8168 	.word	0x036d8168

08000df8 <start_tag_reception_inmediate>:
	tx->resp_tx_timestamp = resp_tx_timestamp;

	return (tx->buffer_size);
}

void start_tag_reception_inmediate(uint8_t preamble_timeout, uint8_t rx_timeout) {
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	4603      	mov	r3, r0
 8000e00:	460a      	mov	r2, r1
 8000e02:	71fb      	strb	r3, [r7, #7]
 8000e04:	4613      	mov	r3, r2
 8000e06:	71bb      	strb	r3, [r7, #6]

	/* Loop forever responding to ranging requests. */
	dwt_setpreambledetecttimeout(preamble_timeout);
 8000e08:	79fb      	ldrb	r3, [r7, #7]
 8000e0a:	b29b      	uxth	r3, r3
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f002 ff71 	bl	8003cf4 <dwt_setpreambledetecttimeout>
	/* Clear reception timeout to start next ranging process. */
	dwt_setrxtimeout(rx_timeout);
 8000e12:	79bb      	ldrb	r3, [r7, #6]
 8000e14:	4618      	mov	r0, r3
 8000e16:	f002 ff4d 	bl	8003cb4 <dwt_setrxtimeout>
	/* Activate reception immediately. */
	dwt_rxenable(DWT_START_RX_IMMEDIATE);
 8000e1a:	2000      	movs	r0, #0
 8000e1c:	f002 fece 	bl	8003bbc <dwt_rxenable>
	/* Poll for reception of a frame or error/timeout. See NOTE 8 below. */
}
 8000e20:	bf00      	nop
 8000e22:	3708      	adds	r7, #8
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <wait_rx_data>:

#define RX_DATA_TIMEOUT_MS 100 // Timeout in millisecondspas de 1000 a 100 para probar

TAG_STATUS_t wait_rx_data() {
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
	uint32_t status_reg;
	uint32_t start_time = HAL_GetTick(); // Get the current time in milliseconds
 8000e2e:	f003 fa71 	bl	8004314 <HAL_GetTick>
 8000e32:	6078      	str	r0, [r7, #4]
	uint8_t timeout_reached = 0;
 8000e34:	2300      	movs	r3, #0
 8000e36:	72fb      	strb	r3, [r7, #11]

	while (!timeout_reached) {
 8000e38:	e012      	b.n	8000e60 <wait_rx_data+0x38>
		if (((status_reg = dwt_read32bitreg(SYS_STATUS_ID))
 8000e3a:	2100      	movs	r1, #0
 8000e3c:	2044      	movs	r0, #68	@ 0x44
 8000e3e:	f001 ffc8 	bl	8002dd2 <dwt_read32bitoffsetreg>
 8000e42:	60f8      	str	r0, [r7, #12]
				& (SYS_STATUS_RXFCG_BIT_MASK | SYS_STATUS_ALL_RX_TO
 8000e44:	68fa      	ldr	r2, [r7, #12]
 8000e46:	4b23      	ldr	r3, [pc, #140]	@ (8000ed4 <wait_rx_data+0xac>)
 8000e48:	4013      	ands	r3, r2
		if (((status_reg = dwt_read32bitreg(SYS_STATUS_ID))
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d10c      	bne.n	8000e68 <wait_rx_data+0x40>
						| SYS_STATUS_ALL_RX_ERR))) {
			break; // Exit the loop if one of the conditions is met
		}

		// Check for timeout
		if ((HAL_GetTick() - start_time) >= RX_DATA_TIMEOUT_MS) {
 8000e4e:	f003 fa61 	bl	8004314 <HAL_GetTick>
 8000e52:	4602      	mov	r2, r0
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	1ad3      	subs	r3, r2, r3
 8000e58:	2b63      	cmp	r3, #99	@ 0x63
 8000e5a:	d901      	bls.n	8000e60 <wait_rx_data+0x38>
			timeout_reached = 1;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	72fb      	strb	r3, [r7, #11]
	while (!timeout_reached) {
 8000e60:	7afb      	ldrb	r3, [r7, #11]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d0e9      	beq.n	8000e3a <wait_rx_data+0x12>
 8000e66:	e000      	b.n	8000e6a <wait_rx_data+0x42>
			break; // Exit the loop if one of the conditions is met
 8000e68:	bf00      	nop
		}
	}

	if (timeout_reached) {
 8000e6a:	7afb      	ldrb	r3, [r7, #11]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <wait_rx_data+0x4c>
		// Handle timeout
		return TAG_RX_TIMEOUT;
 8000e70:	2302      	movs	r3, #2
 8000e72:	e02b      	b.n	8000ecc <wait_rx_data+0xa4>
	}

	// Check for receive errors
	if ((status_reg & SYS_STATUS_ALL_RX_ERR)) {
 8000e74:	68fa      	ldr	r2, [r7, #12]
 8000e76:	4b18      	ldr	r3, [pc, #96]	@ (8000ed8 <wait_rx_data+0xb0>)
 8000e78:	4013      	ands	r3, r2
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d006      	beq.n	8000e8c <wait_rx_data+0x64>
		dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_ERR);
 8000e7e:	4a16      	ldr	r2, [pc, #88]	@ (8000ed8 <wait_rx_data+0xb0>)
 8000e80:	2100      	movs	r1, #0
 8000e82:	2044      	movs	r0, #68	@ 0x44
 8000e84:	f001 fff7 	bl	8002e76 <dwt_write32bitoffsetreg>
		return TAG_RX_ERROR;
 8000e88:	2304      	movs	r3, #4
 8000e8a:	e01f      	b.n	8000ecc <wait_rx_data+0xa4>
	}

	// Check for receive timeouts
	if ((status_reg & SYS_STATUS_ALL_RX_TO)) {
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	f403 1308 	and.w	r3, r3, #2228224	@ 0x220000
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d007      	beq.n	8000ea6 <wait_rx_data+0x7e>
		dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_TO);
 8000e96:	f44f 1208 	mov.w	r2, #2228224	@ 0x220000
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	2044      	movs	r0, #68	@ 0x44
 8000e9e:	f001 ffea 	bl	8002e76 <dwt_write32bitoffsetreg>
		return TAG_RX_TIMEOUT;
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	e012      	b.n	8000ecc <wait_rx_data+0xa4>
	}

	if ((status_reg & SYS_STATUS_RXFCG_BIT_MASK)) {
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d006      	beq.n	8000ebe <wait_rx_data+0x96>
		// Clear RX error/timeout events in the DW IC status register
		dwt_write32bitreg(SYS_STATUS_ID,
 8000eb0:	4a0a      	ldr	r2, [pc, #40]	@ (8000edc <wait_rx_data+0xb4>)
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	2044      	movs	r0, #68	@ 0x44
 8000eb6:	f001 ffde 	bl	8002e76 <dwt_write32bitoffsetreg>
				SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
		return TAG_RX_CRC_VALID;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	e006      	b.n	8000ecc <wait_rx_data+0xa4>
	}

	// Clear good RX frame event in the DW IC status register
	dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG_BIT_MASK);
 8000ebe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	2044      	movs	r0, #68	@ 0x44
 8000ec6:	f001 ffd6 	bl	8002e76 <dwt_write32bitoffsetreg>


	return TAG_NO_RXCG_DETECTED;
 8000eca:	2301      	movs	r3, #1
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	3710      	adds	r7, #16
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	2427d000 	.word	0x2427d000
 8000ed8:	24059000 	.word	0x24059000
 8000edc:	24279000 	.word	0x24279000

08000ee0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000ee0:	b590      	push	{r4, r7, lr}
 8000ee2:	f2ad 6dd4 	subw	sp, sp, #1748	@ 0x6d4
 8000ee6:	af02      	add	r7, sp, #8

	/* USER CODE BEGIN 1 */
	HAL_DeInit();
 8000ee8:	f003 f942 	bl	8004170 <HAL_DeInit>
	HAL_RCC_DeInit();
 8000eec:	f005 ff3a 	bl	8006d64 <HAL_RCC_DeInit>
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000ef0:	f003 f90e 	bl	8004110 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000ef4:	f000 faf2 	bl	80014dc <_Z18SystemClock_Configv>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000ef8:	f000 fd5e 	bl	80019b8 <_ZL12MX_GPIO_Initv>
	MX_FLASH_Init();
 8000efc:	f000 fb5e 	bl	80015bc <_ZL13MX_FLASH_Initv>
	MX_GPDMA1_Init();
 8000f00:	f000 fb78 	bl	80015f4 <_ZL14MX_GPDMA1_Initv>
	MX_I2C1_Init();
 8000f04:	f000 fb96 	bl	8001634 <_ZL12MX_I2C1_Initv>
	MX_SPI2_Init();
 8000f08:	f000 fc4e 	bl	80017a8 <_ZL12MX_SPI2_Initv>
	MX_LPTIM1_Init();
 8000f0c:	f000 fbe0 	bl	80016d0 <_ZL14MX_LPTIM1_Initv>
	MX_LPTIM3_Init();
 8000f10:	f000 fc14 	bl	800173c <_ZL14MX_LPTIM3_Initv>
	MX_TIM3_Init();
 8000f14:	f000 fcc0 	bl	8001898 <_ZL12MX_TIM3_Initv>
	/* USER CODE BEGIN 2 */

	pins.on(NLP);
 8000f18:	4bbc      	ldr	r3, [pc, #752]	@ (800120c <main+0x32c>)
 8000f1a:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000f1e:	48bc      	ldr	r0, [pc, #752]	@ (8001210 <main+0x330>)
 8000f20:	f7ff fa22 	bl	8000368 <_ZN11GpioHandler2onE4Gpio>
	pins.off(NCE);
 8000f24:	4bbb      	ldr	r3, [pc, #748]	@ (8001214 <main+0x334>)
 8000f26:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000f2a:	48b9      	ldr	r0, [pc, #740]	@ (8001210 <main+0x330>)
 8000f2c:	f7ff fa2d 	bl	800038a <_ZN11GpioHandler3offE4Gpio>

	__HAL_RCC_LPTIM1_CLKAM_ENABLE();
 8000f30:	4bb9      	ldr	r3, [pc, #740]	@ (8001218 <main+0x338>)
 8000f32:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000f36:	4ab8      	ldr	r2, [pc, #736]	@ (8001218 <main+0x338>)
 8000f38:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f3c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
	__HAL_RCC_LPTIM3_CLKAM_ENABLE();
 8000f40:	4bb5      	ldr	r3, [pc, #724]	@ (8001218 <main+0x338>)
 8000f42:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000f46:	4ab4      	ldr	r2, [pc, #720]	@ (8001218 <main+0x338>)
 8000f48:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f4c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8

	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8000f50:	2001      	movs	r0, #1
 8000f52:	f005 fe39 	bl	8006bc8 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN2);
 8000f56:	2002      	movs	r0, #2
 8000f58:	f005 fe36 	bl	8006bc8 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN3);
 8000f5c:	2004      	movs	r0, #4
 8000f5e:	f005 fe33 	bl	8006bc8 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN4);
 8000f62:	2008      	movs	r0, #8
 8000f64:	f005 fe30 	bl	8006bc8 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN5);
 8000f68:	2010      	movs	r0, #16
 8000f6a:	f005 fe2d 	bl	8006bc8 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN6);
 8000f6e:	2020      	movs	r0, #32
 8000f70:	f005 fe2a 	bl	8006bc8 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN7);
 8000f74:	2040      	movs	r0, #64	@ 0x40
 8000f76:	f005 fe27 	bl	8006bc8 <HAL_PWR_DisableWakeUpPin>
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN8);
 8000f7a:	2080      	movs	r0, #128	@ 0x80
 8000f7c:	f005 fe24 	bl	8006bc8 <HAL_PWR_DisableWakeUpPin>

	HAL_PWR_DisablePVD();
 8000f80:	f005 fe12 	bl	8006ba8 <HAL_PWR_DisablePVD>

	//battery_charger.register_init_all();
	battery_charger.register_init_all_2();
 8000f84:	48a5      	ldr	r0, [pc, #660]	@ (800121c <main+0x33c>)
 8000f86:	f7ff fc61 	bl	800084c <_ZN7Bq2515519register_init_all_2Ev>

	//HAL_GPIO_WritePin(GPIOA, DW3000_RST_Pin, GPIO_PIN_SET);
	/*Local device data, can be an array to support multiple DW3000 testing applications/platforms */

	dwt_local_data_t dwt_local_data;
	pdw3000local = &dwt_local_data;
 8000f8a:	4aa5      	ldr	r2, [pc, #660]	@ (8001220 <main+0x340>)
 8000f8c:	f207 637c 	addw	r3, r7, #1660	@ 0x67c
 8000f90:	6013      	str	r3, [r2, #0]
	/* Default communication configuration. We use default non-STS DW mode. */
	dwt_config_t defatult_dwt_config = { 5, /* Channel number. */
 8000f92:	4ba4      	ldr	r3, [pc, #656]	@ (8001224 <main+0x344>)
 8000f94:	f207 646c 	addw	r4, r7, #1644	@ 0x66c
 8000f98:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f9a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	static dwt_txconfig_t defatult_dwt_txconfig = { 0x34, /* PG delay. */
	0xfdfdfdfd, /* TX power. */
	0x0 /*PG count*/
	};

	hw.spi = &hspi2;
 8000f9e:	4ba2      	ldr	r3, [pc, #648]	@ (8001228 <main+0x348>)
 8000fa0:	4aa2      	ldr	r2, [pc, #648]	@ (800122c <main+0x34c>)
 8000fa2:	601a      	str	r2, [r3, #0]
	hw.nrstPin = DW3000_RST_RCV_Pin;
 8000fa4:	4ba0      	ldr	r3, [pc, #640]	@ (8001228 <main+0x348>)
 8000fa6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000faa:	821a      	strh	r2, [r3, #16]
	hw.nrstPort = DW3000_RST_RCV_GPIO_Port;
 8000fac:	4b9e      	ldr	r3, [pc, #632]	@ (8001228 <main+0x348>)
 8000fae:	4aa0      	ldr	r2, [pc, #640]	@ (8001230 <main+0x350>)
 8000fb0:	60da      	str	r2, [r3, #12]
	hw.nssPin = SPI2_CS_Pin;
 8000fb2:	4b9d      	ldr	r3, [pc, #628]	@ (8001228 <main+0x348>)
 8000fb4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000fb8:	811a      	strh	r2, [r3, #8]
	hw.nssPort = SPI2_CS_GPIO_Port;
 8000fba:	4b9b      	ldr	r3, [pc, #620]	@ (8001228 <main+0x348>)
 8000fbc:	4a9d      	ldr	r2, [pc, #628]	@ (8001234 <main+0x354>)
 8000fbe:	605a      	str	r2, [r3, #4]

	HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_RESET);/* Target specific drive of RSTn line into DW IC low for a period. */
 8000fc0:	4b99      	ldr	r3, [pc, #612]	@ (8001228 <main+0x348>)
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	4a98      	ldr	r2, [pc, #608]	@ (8001228 <main+0x348>)
 8000fc6:	8a11      	ldrh	r1, [r2, #16]
 8000fc8:	2200      	movs	r2, #0
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f004 fc56 	bl	800587c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000fd0:	2001      	movs	r0, #1
 8000fd2:	f003 f9ab 	bl	800432c <HAL_Delay>
	HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
 8000fd6:	4b94      	ldr	r3, [pc, #592]	@ (8001228 <main+0x348>)
 8000fd8:	68db      	ldr	r3, [r3, #12]
 8000fda:	4a93      	ldr	r2, [pc, #588]	@ (8001228 <main+0x348>)
 8000fdc:	8a11      	ldrh	r1, [r2, #16]
 8000fde:	2201      	movs	r2, #1
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f004 fc4b 	bl	800587c <HAL_GPIO_WritePin>
	if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig, &dwt_local_data,
 8000fe6:	4b94      	ldr	r3, [pc, #592]	@ (8001238 <main+0x358>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	f207 627c 	addw	r2, r7, #1660	@ 0x67c
 8000fee:	f207 606c 	addw	r0, r7, #1644	@ 0x66c
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	9100      	str	r1, [sp, #0]
 8000ff6:	4991      	ldr	r1, [pc, #580]	@ (800123c <main+0x35c>)
 8000ff8:	f001 fac8 	bl	800258c <tag_init>
 8000ffc:	4603      	mov	r3, r0
			running_device, RATE_6M8) == 1)
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	bf0c      	ite	eq
 8001002:	2301      	moveq	r3, #1
 8001004:	2300      	movne	r3, #0
 8001006:	b2db      	uxtb	r3, r3
	if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig, &dwt_local_data,
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <main+0x130>
		Error_Handler();
 800100c:	f000 fe14 	bl	8001c38 <Error_Handler>

	/* Frames used in the ranging process. See NOTE 2 below. */

	/* Hold copy of status register state here for reference so that it can be examined at a debug breakpoint. */
	tag = (TAG_t*) malloc(sizeof(TAG_t));
 8001010:	2028      	movs	r0, #40	@ 0x28
 8001012:	f00a fc35 	bl	800b880 <malloc>
 8001016:	4603      	mov	r3, r0
 8001018:	461a      	mov	r2, r3
 800101a:	4b89      	ldr	r3, [pc, #548]	@ (8001240 <main+0x360>)
 800101c:	601a      	str	r2, [r3, #0]
	if (tag == NULL)
 800101e:	4b88      	ldr	r3, [pc, #544]	@ (8001240 <main+0x360>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d101      	bne.n	800102a <main+0x14a>
		Error_Handler();
 8001026:	f000 fe07 	bl	8001c38 <Error_Handler>

	Gpio f(LED_C_GPIO_Port, LED_C_Pin);
 800102a:	f207 6364 	addw	r3, r7, #1636	@ 0x664
 800102e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001032:	497f      	ldr	r1, [pc, #508]	@ (8001230 <main+0x350>)
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff f91f 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
	GpioHandler g = GpioHandler();
 800103a:	f207 635c 	addw	r3, r7, #1628	@ 0x65c
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff f946 	bl	80002d0 <_ZN11GpioHandlerC1Ev>
	PcbLed pcb_led = PcbLed(&htim3, TIM_CHANNEL_2);
 8001044:	f107 0310 	add.w	r3, r7, #16
 8001048:	2204      	movs	r2, #4
 800104a:	497e      	ldr	r1, [pc, #504]	@ (8001244 <main+0x364>)
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff f9ad 	bl	80003ac <_ZN6PcbLedC1EP17TIM_HandleTypeDefm>
	Ws2812Color led[1] = { Ws2812Color() };
 8001052:	f107 0308 	add.w	r3, r7, #8
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff fa66 	bl	8000528 <_ZN11Ws2812ColorC1Ev>
	Gpio VddLed(LED_BAT_GPIO_Port, LED_BAT_Pin);
 800105c:	463b      	mov	r3, r7
 800105e:	2204      	movs	r2, #4
 8001060:	4974      	ldr	r1, [pc, #464]	@ (8001234 <main+0x354>)
 8001062:	4618      	mov	r0, r3
 8001064:	f7ff f908 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>

	tag->readings = 0;
 8001068:	4b75      	ldr	r3, [pc, #468]	@ (8001240 <main+0x360>)
 800106a:	6819      	ldr	r1, [r3, #0]
 800106c:	f04f 0200 	mov.w	r2, #0
 8001070:	f04f 0300 	mov.w	r3, #0
 8001074:	e9c1 2302 	strd	r2, r3, [r1, #8]
	tag->id = 0;
 8001078:	4b71      	ldr	r3, [pc, #452]	@ (8001240 <main+0x360>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
	tag->resp_tx_time = 0;
 8001080:	4b6f      	ldr	r3, [pc, #444]	@ (8001240 <main+0x360>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2200      	movs	r2, #0
 8001086:	61da      	str	r2, [r3, #28]
	tag->resp_tx_timestamp = 0;
 8001088:	4b6d      	ldr	r3, [pc, #436]	@ (8001240 <main+0x360>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2200      	movs	r2, #0
 800108e:	615a      	str	r2, [r3, #20]
	tag->poll_rx_timestamp = 0;
 8001090:	4b6b      	ldr	r3, [pc, #428]	@ (8001240 <main+0x360>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	2200      	movs	r2, #0
 8001096:	619a      	str	r2, [r3, #24]
	tag->Voltaje_Bat = 0;
 8001098:	4b69      	ldr	r3, [pc, #420]	@ (8001240 <main+0x360>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2200      	movs	r2, #0
 800109e:	825a      	strh	r2, [r3, #18]
	tag->sniffer_state = MASTER_ONE_DETECTION;
 80010a0:	4b67      	ldr	r3, [pc, #412]	@ (8001240 <main+0x360>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	2200      	movs	r2, #0
 80010a6:	f883 2020 	strb.w	r2, [r3, #32]
	tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 80010aa:	4b67      	ldr	r3, [pc, #412]	@ (8001248 <main+0x368>)
 80010ac:	220a      	movs	r2, #10
 80010ae:	701a      	strb	r2, [r3, #0]
	tag->id = _dwt_otpread(PARTID_ADDRESS);
 80010b0:	4b63      	ldr	r3, [pc, #396]	@ (8001240 <main+0x360>)
 80010b2:	681c      	ldr	r4, [r3, #0]
 80010b4:	2006      	movs	r0, #6
 80010b6:	f002 fb6b 	bl	8003790 <_dwt_otpread>
 80010ba:	4603      	mov	r3, r0
 80010bc:	6023      	str	r3, [r4, #0]
	dwt_configuresleep(DWT_RUNSAR, DWT_WAKE_WUP);
 80010be:	2110      	movs	r1, #16
 80010c0:	2002      	movs	r0, #2
 80010c2:	f002 fba7 	bl	8003814 <dwt_configuresleep>
	dwt_configuresleepcnt(4095);
 80010c6:	f640 70ff 	movw	r0, #4095	@ 0xfff
 80010ca:	f002 fb89 	bl	80037e0 <dwt_configuresleepcnt>

	uint8_t STAT0_Reg = 0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	f887 36c3 	strb.w	r3, [r7, #1731]	@ 0x6c3
	uint8_t charge_done = 0x20;
 80010d4:	2320      	movs	r3, #32
 80010d6:	f887 36c2 	strb.w	r3, [r7, #1730]	@ 0x6c2
	uint8_t charge_const = 0x40;
 80010da:	2340      	movs	r3, #64	@ 0x40
 80010dc:	f887 36c1 	strb.w	r3, [r7, #1729]	@ 0x6c1

	uint32_t query_timeout = 10000;
 80010e0:	f242 7310 	movw	r3, #10000	@ 0x2710
 80010e4:	f8c7 36bc 	str.w	r3, [r7, #1724]	@ 0x6bc

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
//	Power_Good = pins.state(PG);
		if (Power_Good == false) {
 80010e8:	4b58      	ldr	r3, [pc, #352]	@ (800124c <main+0x36c>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d14e      	bne.n	800118e <main+0x2ae>
			battery_charger.register_init_all_2();
 80010f0:	484a      	ldr	r0, [pc, #296]	@ (800121c <main+0x33c>)
 80010f2:	f7ff fbab 	bl	800084c <_ZN7Bq2515519register_init_all_2Ev>
			HAL_Delay(1);
 80010f6:	2001      	movs	r0, #1
 80010f8:	f003 f918 	bl	800432c <HAL_Delay>
			pins.off(NCE);
 80010fc:	4b45      	ldr	r3, [pc, #276]	@ (8001214 <main+0x334>)
 80010fe:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001102:	4843      	ldr	r0, [pc, #268]	@ (8001210 <main+0x330>)
 8001104:	f7ff f941 	bl	800038a <_ZN11GpioHandler3offE4Gpio>
			pins.on(VddLed);
 8001108:	f507 63d9 	add.w	r3, r7, #1736	@ 0x6c8
 800110c:	f5a3 63d9 	sub.w	r3, r3, #1736	@ 0x6c8
 8001110:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001114:	483e      	ldr	r0, [pc, #248]	@ (8001210 <main+0x330>)
 8001116:	f7ff f927 	bl	8000368 <_ZN11GpioHandler2onE4Gpio>
			STAT0_Reg = battery_charger.register_STAT0();
 800111a:	4840      	ldr	r0, [pc, #256]	@ (800121c <main+0x33c>)
 800111c:	f7ff fb15 	bl	800074a <_ZN7Bq2515514register_STAT0Ev>
 8001120:	4603      	mov	r3, r0
 8001122:	f887 36c3 	strb.w	r3, [r7, #1731]	@ 0x6c3

			if (charge_const & STAT0_Reg)
 8001126:	f897 26c1 	ldrb.w	r2, [r7, #1729]	@ 0x6c1
 800112a:	f897 36c3 	ldrb.w	r3, [r7, #1731]	@ 0x6c3
 800112e:	4013      	ands	r3, r2
 8001130:	b2db      	uxtb	r3, r3
 8001132:	2b00      	cmp	r3, #0
 8001134:	d00b      	beq.n	800114e <main+0x26e>
				pcb_led.set_and_send_led_color(led, 1, 1000, Color::YELLOW);
 8001136:	f107 0108 	add.w	r1, r7, #8
 800113a:	f107 0010 	add.w	r0, r7, #16
 800113e:	2301      	movs	r3, #1
 8001140:	9300      	str	r3, [sp, #0]
 8001142:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001146:	2201      	movs	r2, #1
 8001148:	f7ff f99d 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
 800114c:	e7cc      	b.n	80010e8 <main+0x208>
			else if (charge_done & STAT0_Reg)
 800114e:	f897 26c2 	ldrb.w	r2, [r7, #1730]	@ 0x6c2
 8001152:	f897 36c3 	ldrb.w	r3, [r7, #1731]	@ 0x6c3
 8001156:	4013      	ands	r3, r2
 8001158:	b2db      	uxtb	r3, r3
 800115a:	2b00      	cmp	r3, #0
 800115c:	d00b      	beq.n	8001176 <main+0x296>
				pcb_led.set_and_send_led_color(led, 1, 1000, Color::GREEN);
 800115e:	f107 0108 	add.w	r1, r7, #8
 8001162:	f107 0010 	add.w	r0, r7, #16
 8001166:	2302      	movs	r3, #2
 8001168:	9300      	str	r3, [sp, #0]
 800116a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800116e:	2201      	movs	r2, #1
 8001170:	f7ff f989 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
 8001174:	e7b8      	b.n	80010e8 <main+0x208>
			else
				pcb_led.set_and_send_led_color(led, 1, 1000, Color::RED);
 8001176:	f107 0108 	add.w	r1, r7, #8
 800117a:	f107 0010 	add.w	r0, r7, #16
 800117e:	2300      	movs	r3, #0
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001186:	2201      	movs	r2, #1
 8001188:	f7ff f97d 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
 800118c:	e7ac      	b.n	80010e8 <main+0x208>

		}

		else {
			pins.off(VddLed);
 800118e:	f507 63d9 	add.w	r3, r7, #1736	@ 0x6c8
 8001192:	f5a3 63d9 	sub.w	r3, r3, #1736	@ 0x6c8
 8001196:	e893 0006 	ldmia.w	r3, {r1, r2}
 800119a:	481d      	ldr	r0, [pc, #116]	@ (8001210 <main+0x330>)
 800119c:	f7ff f8f5 	bl	800038a <_ZN11GpioHandler3offE4Gpio>
			battery_charger.manual_read_adc_bat(); //manual_read_adc_bat();
 80011a0:	481e      	ldr	r0, [pc, #120]	@ (800121c <main+0x33c>)
 80011a2:	f7ff faa9 	bl	80006f8 <_ZN7Bq2515519manual_read_adc_batEv>
			HAL_Delay(1);
 80011a6:	2001      	movs	r0, #1
 80011a8:	f003 f8c0 	bl	800432c <HAL_Delay>
			tag->Voltaje_Bat = battery_charger.register_adc_bat();
 80011ac:	4b24      	ldr	r3, [pc, #144]	@ (8001240 <main+0x360>)
 80011ae:	681c      	ldr	r4, [r3, #0]
 80011b0:	481a      	ldr	r0, [pc, #104]	@ (800121c <main+0x33c>)
 80011b2:	f7ff faef 	bl	8000794 <_ZN7Bq2515516register_adc_batEv>
 80011b6:	4603      	mov	r3, r0
 80011b8:	8263      	strh	r3, [r4, #18]

			switch (tag_status) {
 80011ba:	4b23      	ldr	r3, [pc, #140]	@ (8001248 <main+0x368>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	2b0e      	cmp	r3, #14
 80011c0:	d01a      	beq.n	80011f8 <main+0x318>
 80011c2:	2b0e      	cmp	r3, #14
 80011c4:	f300 80b3 	bgt.w	800132e <main+0x44e>
 80011c8:	2b0a      	cmp	r3, #10
 80011ca:	d002      	beq.n	80011d2 <main+0x2f2>
 80011cc:	2b0b      	cmp	r3, #11
 80011ce:	d041      	beq.n	8001254 <main+0x374>
 80011d0:	e0ad      	b.n	800132e <main+0x44e>
			case TAG_WAIT_FOR_FIRST_DETECTION:
				tag_status = process_first_tag_information(tag);
 80011d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001240 <main+0x360>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff fc58 	bl	8000a8c <process_first_tag_information>
 80011dc:	4603      	mov	r3, r0
 80011de:	461a      	mov	r2, r3
 80011e0:	4b19      	ldr	r3, [pc, #100]	@ (8001248 <main+0x368>)
 80011e2:	701a      	strb	r2, [r3, #0]
//				HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
//				if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig, &dwt_local_data, running_device, RATE_6M8) == 1){
//					Error_Handler();
//				}
//			}
				if (tag_status == TAG_WAIT_FOR_TIMESTAMPT_QUERY)
 80011e4:	4b18      	ldr	r3, [pc, #96]	@ (8001248 <main+0x368>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	2b0b      	cmp	r3, #11
 80011ea:	f040 8159 	bne.w	80014a0 <main+0x5c0>
					query_ticks = HAL_GetTick();
 80011ee:	f003 f891 	bl	8004314 <HAL_GetTick>
 80011f2:	f8c7 06c4 	str.w	r0, [r7, #1732]	@ 0x6c4
				break;
 80011f6:	e153      	b.n	80014a0 <main+0x5c0>

			case TAG_WAIT_SEND_TX:
				HAL_Delay(1); // TODO implementar lectura de flag por transmision del mdulo (si es sque existe)
 80011f8:	2001      	movs	r0, #1
 80011fa:	f003 f897 	bl	800432c <HAL_Delay>
				tag_status = TAG_SLEEP;
 80011fe:	4b12      	ldr	r3, [pc, #72]	@ (8001248 <main+0x368>)
 8001200:	2208      	movs	r2, #8
 8001202:	701a      	strb	r2, [r3, #0]
				Counter_INT = 0;
 8001204:	4b12      	ldr	r3, [pc, #72]	@ (8001250 <main+0x370>)
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
				break;
 800120a:	e14c      	b.n	80014a6 <main+0x5c6>
 800120c:	20000414 	.word	0x20000414
 8001210:	2000042c 	.word	0x2000042c
 8001214:	2000040c 	.word	0x2000040c
 8001218:	46020c00 	.word	0x46020c00
 800121c:	20000434 	.word	0x20000434
 8001220:	200000ac 	.word	0x200000ac
 8001224:	0800c7d0 	.word	0x0800c7d0
 8001228:	20000098 	.word	0x20000098
 800122c:	20000208 	.word	0x20000208
 8001230:	42021000 	.word	0x42021000
 8001234:	42020c00 	.word	0x42020c00
 8001238:	20000000 	.word	0x20000000
 800123c:	20000004 	.word	0x20000004
 8001240:	20000094 	.word	0x20000094
 8001244:	20000338 	.word	0x20000338
 8001248:	200001b0 	.word	0x200001b0
 800124c:	20000001 	.word	0x20000001
 8001250:	200003fc 	.word	0x200003fc

			case TAG_WAIT_FOR_TIMESTAMPT_QUERY:
				Counter_INT = 0;
 8001254:	4b94      	ldr	r3, [pc, #592]	@ (80014a8 <main+0x5c8>)
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]

				tag_status = process_queried_tag_information(tag);
 800125a:	4b94      	ldr	r3, [pc, #592]	@ (80014ac <main+0x5cc>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff fcd8 	bl	8000c14 <process_queried_tag_information>
 8001264:	4603      	mov	r3, r0
 8001266:	461a      	mov	r2, r3
 8001268:	4b91      	ldr	r3, [pc, #580]	@ (80014b0 <main+0x5d0>)
 800126a:	701a      	strb	r2, [r3, #0]

				if (tag_status == TAG_TX_SUCCESS) {
 800126c:	4b90      	ldr	r3, [pc, #576]	@ (80014b0 <main+0x5d0>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	2b0c      	cmp	r3, #12
 8001272:	d111      	bne.n	8001298 <main+0x3b8>
					if (tag->command == TAG_TIMESTAMP_QUERY)
 8001274:	4b8d      	ldr	r3, [pc, #564]	@ (80014ac <main+0x5cc>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	7c1b      	ldrb	r3, [r3, #16]
 800127a:	2b11      	cmp	r3, #17
 800127c:	d103      	bne.n	8001286 <main+0x3a6>
						tag_status = TAG_WAIT_FOR_TIMESTAMPT_QUERY;
 800127e:	4b8c      	ldr	r3, [pc, #560]	@ (80014b0 <main+0x5d0>)
 8001280:	220b      	movs	r2, #11
 8001282:	701a      	strb	r2, [r3, #0]
 8001284:	e03f      	b.n	8001306 <main+0x426>
					else if (tag->command == TAG_SET_SLEEP_MODE)
 8001286:	4b89      	ldr	r3, [pc, #548]	@ (80014ac <main+0x5cc>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	7c1b      	ldrb	r3, [r3, #16]
 800128c:	2b12      	cmp	r3, #18
 800128e:	d13a      	bne.n	8001306 <main+0x426>
						tag_status = TAG_SLEEP;
 8001290:	4b87      	ldr	r3, [pc, #540]	@ (80014b0 <main+0x5d0>)
 8001292:	2208      	movs	r2, #8
 8001294:	701a      	strb	r2, [r3, #0]
 8001296:	e036      	b.n	8001306 <main+0x426>
				} else if (tag_status == TAG_RX_COMMAND_ERROR) {
 8001298:	4b85      	ldr	r3, [pc, #532]	@ (80014b0 <main+0x5d0>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	2b06      	cmp	r3, #6
 800129e:	d12b      	bne.n	80012f8 <main+0x418>
					HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_RESET);/* Target specific drive of RSTn line into DW IC low for a period. */
 80012a0:	4b84      	ldr	r3, [pc, #528]	@ (80014b4 <main+0x5d4>)
 80012a2:	68db      	ldr	r3, [r3, #12]
 80012a4:	4a83      	ldr	r2, [pc, #524]	@ (80014b4 <main+0x5d4>)
 80012a6:	8a11      	ldrh	r1, [r2, #16]
 80012a8:	2200      	movs	r2, #0
 80012aa:	4618      	mov	r0, r3
 80012ac:	f004 fae6 	bl	800587c <HAL_GPIO_WritePin>
					HAL_Delay(1);
 80012b0:	2001      	movs	r0, #1
 80012b2:	f003 f83b 	bl	800432c <HAL_Delay>
					HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
 80012b6:	4b7f      	ldr	r3, [pc, #508]	@ (80014b4 <main+0x5d4>)
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	4a7e      	ldr	r2, [pc, #504]	@ (80014b4 <main+0x5d4>)
 80012bc:	8a11      	ldrh	r1, [r2, #16]
 80012be:	2201      	movs	r2, #1
 80012c0:	4618      	mov	r0, r3
 80012c2:	f004 fadb 	bl	800587c <HAL_GPIO_WritePin>
					if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 80012c6:	4b7c      	ldr	r3, [pc, #496]	@ (80014b8 <main+0x5d8>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	f207 627c 	addw	r2, r7, #1660	@ 0x67c
 80012ce:	f207 606c 	addw	r0, r7, #1644	@ 0x66c
 80012d2:	2100      	movs	r1, #0
 80012d4:	9100      	str	r1, [sp, #0]
 80012d6:	4979      	ldr	r1, [pc, #484]	@ (80014bc <main+0x5dc>)
 80012d8:	f001 f958 	bl	800258c <tag_init>
 80012dc:	4603      	mov	r3, r0
							&dwt_local_data, running_device, RATE_6M8) == 1)
 80012de:	2b01      	cmp	r3, #1
 80012e0:	bf0c      	ite	eq
 80012e2:	2301      	moveq	r3, #1
 80012e4:	2300      	movne	r3, #0
 80012e6:	b2db      	uxtb	r3, r3
					if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <main+0x410>
						Error_Handler();
 80012ec:	f000 fca4 	bl	8001c38 <Error_Handler>
					tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 80012f0:	4b6f      	ldr	r3, [pc, #444]	@ (80014b0 <main+0x5d0>)
 80012f2:	220a      	movs	r2, #10
 80012f4:	701a      	strb	r2, [r3, #0]
 80012f6:	e006      	b.n	8001306 <main+0x426>
				}

				else if (tag_status != TAG_SLEEP)
 80012f8:	4b6d      	ldr	r3, [pc, #436]	@ (80014b0 <main+0x5d0>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	2b08      	cmp	r3, #8
 80012fe:	d002      	beq.n	8001306 <main+0x426>
					tag_status = TAG_WAIT_FOR_TIMESTAMPT_QUERY;
 8001300:	4b6b      	ldr	r3, [pc, #428]	@ (80014b0 <main+0x5d0>)
 8001302:	220b      	movs	r2, #11
 8001304:	701a      	strb	r2, [r3, #0]

				if (HAL_GetTick() - query_ticks > query_timeout) {
 8001306:	f003 f805 	bl	8004314 <HAL_GetTick>
 800130a:	4602      	mov	r2, r0
 800130c:	f8d7 36c4 	ldr.w	r3, [r7, #1732]	@ 0x6c4
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	f8d7 26bc 	ldr.w	r2, [r7, #1724]	@ 0x6bc
 8001316:	429a      	cmp	r2, r3
 8001318:	bf34      	ite	cc
 800131a:	2301      	movcc	r3, #1
 800131c:	2300      	movcs	r3, #0
 800131e:	b2db      	uxtb	r3, r3
 8001320:	2b00      	cmp	r3, #0
 8001322:	f000 80bf 	beq.w	80014a4 <main+0x5c4>
					tag_status = TAG_SLEEP;
 8001326:	4b62      	ldr	r3, [pc, #392]	@ (80014b0 <main+0x5d0>)
 8001328:	2208      	movs	r2, #8
 800132a:	701a      	strb	r2, [r3, #0]
				}
				break;
 800132c:	e0ba      	b.n	80014a4 <main+0x5c4>

			default:
				if ((Counter_INT_Led3 * 3 + Counter_INT_Led15 * 15) > 14) {
 800132e:	4b64      	ldr	r3, [pc, #400]	@ (80014c0 <main+0x5e0>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	461a      	mov	r2, r3
 8001334:	4613      	mov	r3, r2
 8001336:	005b      	lsls	r3, r3, #1
 8001338:	441a      	add	r2, r3
 800133a:	4b62      	ldr	r3, [pc, #392]	@ (80014c4 <main+0x5e4>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	4619      	mov	r1, r3
 8001340:	460b      	mov	r3, r1
 8001342:	011b      	lsls	r3, r3, #4
 8001344:	1a5b      	subs	r3, r3, r1
 8001346:	4413      	add	r3, r2
 8001348:	2b0e      	cmp	r3, #14
 800134a:	dd4c      	ble.n	80013e6 <main+0x506>
					Counter_INT_Led3 = 0;
 800134c:	4b5c      	ldr	r3, [pc, #368]	@ (80014c0 <main+0x5e0>)
 800134e:	2200      	movs	r2, #0
 8001350:	701a      	strb	r2, [r3, #0]
					Counter_INT_Led15 = 0;
 8001352:	4b5c      	ldr	r3, [pc, #368]	@ (80014c4 <main+0x5e4>)
 8001354:	2200      	movs	r2, #0
 8001356:	701a      	strb	r2, [r3, #0]

					pins.on(VddLed);
 8001358:	f507 63d9 	add.w	r3, r7, #1736	@ 0x6c8
 800135c:	f5a3 63d9 	sub.w	r3, r3, #1736	@ 0x6c8
 8001360:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001364:	4858      	ldr	r0, [pc, #352]	@ (80014c8 <main+0x5e8>)
 8001366:	f7fe ffff 	bl	8000368 <_ZN11GpioHandler2onE4Gpio>
					if (tag->Voltaje_Bat <= 0xA222) {
 800136a:	4b50      	ldr	r3, [pc, #320]	@ (80014ac <main+0x5cc>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	8a5b      	ldrh	r3, [r3, #18]
 8001370:	f24a 2222 	movw	r2, #41506	@ 0xa222
 8001374:	4293      	cmp	r3, r2
 8001376:	d80a      	bhi.n	800138e <main+0x4ae>
						pcb_led.set_and_send_led_color(led, 1, 75, Color::RED);
 8001378:	f107 0108 	add.w	r1, r7, #8
 800137c:	f107 0010 	add.w	r0, r7, #16
 8001380:	2300      	movs	r3, #0
 8001382:	9300      	str	r3, [sp, #0]
 8001384:	234b      	movs	r3, #75	@ 0x4b
 8001386:	2201      	movs	r2, #1
 8001388:	f7ff f87d 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
 800138c:	e022      	b.n	80013d4 <main+0x4f4>
					} else if ((0xA222 < tag->Voltaje_Bat)
 800138e:	4b47      	ldr	r3, [pc, #284]	@ (80014ac <main+0x5cc>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	8a5b      	ldrh	r3, [r3, #18]
 8001394:	f24a 2222 	movw	r2, #41506	@ 0xa222
 8001398:	4293      	cmp	r3, r2
 800139a:	d911      	bls.n	80013c0 <main+0x4e0>
							&& (tag->Voltaje_Bat <= 0xAAAA)) {
 800139c:	4b43      	ldr	r3, [pc, #268]	@ (80014ac <main+0x5cc>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	8a5b      	ldrh	r3, [r3, #18]
 80013a2:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d80a      	bhi.n	80013c0 <main+0x4e0>
						pcb_led.set_and_send_led_color(led, 1, 75, Color::YELLOW);
 80013aa:	f107 0108 	add.w	r1, r7, #8
 80013ae:	f107 0010 	add.w	r0, r7, #16
 80013b2:	2301      	movs	r3, #1
 80013b4:	9300      	str	r3, [sp, #0]
 80013b6:	234b      	movs	r3, #75	@ 0x4b
 80013b8:	2201      	movs	r2, #1
 80013ba:	f7ff f864 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
 80013be:	e009      	b.n	80013d4 <main+0x4f4>
					} else {
						pcb_led.set_and_send_led_color(led, 1, 75, Color::GREEN);
 80013c0:	f107 0108 	add.w	r1, r7, #8
 80013c4:	f107 0010 	add.w	r0, r7, #16
 80013c8:	2302      	movs	r3, #2
 80013ca:	9300      	str	r3, [sp, #0]
 80013cc:	234b      	movs	r3, #75	@ 0x4b
 80013ce:	2201      	movs	r2, #1
 80013d0:	f7ff f859 	bl	8000486 <_ZN6PcbLed22set_and_send_led_colorEP11Ws2812Colorhm5Color>
					}
					pins.off(VddLed);
 80013d4:	f507 63d9 	add.w	r3, r7, #1736	@ 0x6c8
 80013d8:	f5a3 63d9 	sub.w	r3, r3, #1736	@ 0x6c8
 80013dc:	e893 0006 	ldmia.w	r3, {r1, r2}
 80013e0:	4839      	ldr	r0, [pc, #228]	@ (80014c8 <main+0x5e8>)
 80013e2:	f7fe ffd2 	bl	800038a <_ZN11GpioHandler3offE4Gpio>
				}

				tag->readings = 0;
 80013e6:	4b31      	ldr	r3, [pc, #196]	@ (80014ac <main+0x5cc>)
 80013e8:	6819      	ldr	r1, [r3, #0]
 80013ea:	f04f 0200 	mov.w	r2, #0
 80013ee:	f04f 0300 	mov.w	r3, #0
 80013f2:	e9c1 2302 	strd	r2, r3, [r1, #8]

				HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_RESET);/* Target specific drive of RSTn line into DW IC low for a period. */
 80013f6:	4b2f      	ldr	r3, [pc, #188]	@ (80014b4 <main+0x5d4>)
 80013f8:	68db      	ldr	r3, [r3, #12]
 80013fa:	4a2e      	ldr	r2, [pc, #184]	@ (80014b4 <main+0x5d4>)
 80013fc:	8a11      	ldrh	r1, [r2, #16]
 80013fe:	2200      	movs	r2, #0
 8001400:	4618      	mov	r0, r3
 8001402:	f004 fa3b 	bl	800587c <HAL_GPIO_WritePin>

				if (Counter_INT < 6) {
 8001406:	4b28      	ldr	r3, [pc, #160]	@ (80014a8 <main+0x5c8>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	2b05      	cmp	r3, #5
 800140c:	d80a      	bhi.n	8001424 <main+0x544>
					HAL_LPTIM_TimeOut_Start_IT(&hlptim1, 24000); //Cuenta hasta 24000 (LSI Periodo) y activa interrupcin al final del conteo
 800140e:	f645 51c0 	movw	r1, #24000	@ 0x5dc0
 8001412:	482e      	ldr	r0, [pc, #184]	@ (80014cc <main+0x5ec>)
 8001414:	f005 f920 	bl	8006658 <HAL_LPTIM_TimeOut_Start_IT>
					Counter_Main_INT1++;
 8001418:	4b2d      	ldr	r3, [pc, #180]	@ (80014d0 <main+0x5f0>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	3301      	adds	r3, #1
 800141e:	4a2c      	ldr	r2, [pc, #176]	@ (80014d0 <main+0x5f0>)
 8001420:	6013      	str	r3, [r2, #0]
 8001422:	e00d      	b.n	8001440 <main+0x560>
				} else if (6 <= Counter_INT) {
 8001424:	4b20      	ldr	r3, [pc, #128]	@ (80014a8 <main+0x5c8>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	2b05      	cmp	r3, #5
 800142a:	d909      	bls.n	8001440 <main+0x560>
					HAL_LPTIM_TimeOut_Start_IT(&hlptim3, 30000); //Cuenta hasta 30000 (LSI Periodo) y activa interrupcin al final del conteo
 800142c:	f247 5130 	movw	r1, #30000	@ 0x7530
 8001430:	4828      	ldr	r0, [pc, #160]	@ (80014d4 <main+0x5f4>)
 8001432:	f005 f911 	bl	8006658 <HAL_LPTIM_TimeOut_Start_IT>
					Counter_Main_INT2++;
 8001436:	4b28      	ldr	r3, [pc, #160]	@ (80014d8 <main+0x5f8>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	3301      	adds	r3, #1
 800143c:	4a26      	ldr	r2, [pc, #152]	@ (80014d8 <main+0x5f8>)
 800143e:	6013      	str	r3, [r2, #0]
				}

				// Entra en modo STOP
				HAL_SuspendTick();
 8001440:	f002 ff98 	bl	8004374 <HAL_SuspendTick>
				HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON,
 8001444:	2101      	movs	r1, #1
 8001446:	2000      	movs	r0, #0
 8001448:	f005 fbd2 	bl	8006bf0 <HAL_PWR_EnterSTOPMode>
				PWR_SLEEPENTRY_WFI);
				HAL_ResumeTick();
 800144c:	f002 ffa2 	bl	8004394 <HAL_ResumeTick>

				SystemClock_Config();
 8001450:	f000 f844 	bl	80014dc <_Z18SystemClock_Configv>

				HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
 8001454:	4b17      	ldr	r3, [pc, #92]	@ (80014b4 <main+0x5d4>)
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	4a16      	ldr	r2, [pc, #88]	@ (80014b4 <main+0x5d4>)
 800145a:	8a11      	ldrh	r1, [r2, #16]
 800145c:	2201      	movs	r2, #1
 800145e:	4618      	mov	r0, r3
 8001460:	f004 fa0c 	bl	800587c <HAL_GPIO_WritePin>
				if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 8001464:	4b14      	ldr	r3, [pc, #80]	@ (80014b8 <main+0x5d8>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	f207 627c 	addw	r2, r7, #1660	@ 0x67c
 800146c:	f207 606c 	addw	r0, r7, #1644	@ 0x66c
 8001470:	2100      	movs	r1, #0
 8001472:	9100      	str	r1, [sp, #0]
 8001474:	4911      	ldr	r1, [pc, #68]	@ (80014bc <main+0x5dc>)
 8001476:	f001 f889 	bl	800258c <tag_init>
 800147a:	4603      	mov	r3, r0
						&dwt_local_data, running_device, RATE_6M8) == 1)
 800147c:	2b01      	cmp	r3, #1
 800147e:	bf0c      	ite	eq
 8001480:	2301      	moveq	r3, #1
 8001482:	2300      	movne	r3, #0
 8001484:	b2db      	uxtb	r3, r3
				if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <main+0x5ae>
					Error_Handler();
 800148a:	f000 fbd5 	bl	8001c38 <Error_Handler>
				tag->sniffer_state = MASTER_ONE_DETECTION;
 800148e:	4b07      	ldr	r3, [pc, #28]	@ (80014ac <main+0x5cc>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	2200      	movs	r2, #0
 8001494:	f883 2020 	strb.w	r2, [r3, #32]
				tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 8001498:	4b05      	ldr	r3, [pc, #20]	@ (80014b0 <main+0x5d0>)
 800149a:	220a      	movs	r2, #10
 800149c:	701a      	strb	r2, [r3, #0]
				break;
 800149e:	e002      	b.n	80014a6 <main+0x5c6>
				break;
 80014a0:	bf00      	nop
 80014a2:	e621      	b.n	80010e8 <main+0x208>
				break;
 80014a4:	bf00      	nop
		if (Power_Good == false) {
 80014a6:	e61f      	b.n	80010e8 <main+0x208>
 80014a8:	200003fc 	.word	0x200003fc
 80014ac:	20000094 	.word	0x20000094
 80014b0:	200001b0 	.word	0x200001b0
 80014b4:	20000098 	.word	0x20000098
 80014b8:	20000000 	.word	0x20000000
 80014bc:	20000004 	.word	0x20000004
 80014c0:	20000400 	.word	0x20000400
 80014c4:	20000401 	.word	0x20000401
 80014c8:	2000042c 	.word	0x2000042c
 80014cc:	20000298 	.word	0x20000298
 80014d0:	20000404 	.word	0x20000404
 80014d4:	200002e8 	.word	0x200002e8
 80014d8:	20000408 	.word	0x20000408

080014dc <_Z18SystemClock_Configv>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b09e      	sub	sp, #120	@ 0x78
 80014e0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80014e2:	f107 0318 	add.w	r3, r7, #24
 80014e6:	2260      	movs	r2, #96	@ 0x60
 80014e8:	2100      	movs	r1, #0
 80014ea:	4618      	mov	r0, r3
 80014ec:	f00a fb9d 	bl	800bc2a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80014f0:	463b      	mov	r3, r7
 80014f2:	2200      	movs	r2, #0
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	605a      	str	r2, [r3, #4]
 80014f8:	609a      	str	r2, [r3, #8]
 80014fa:	60da      	str	r2, [r3, #12]
 80014fc:	611a      	str	r2, [r3, #16]
 80014fe:	615a      	str	r2, [r3, #20]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 8001500:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8001504:	f005 fba2 	bl	8006c4c <HAL_PWREx_ControlVoltageScaling>
 8001508:	4603      	mov	r3, r0
			!= HAL_OK) {
 800150a:	2b00      	cmp	r3, #0
 800150c:	bf14      	ite	ne
 800150e:	2301      	movne	r3, #1
 8001510:	2300      	moveq	r3, #0
 8001512:	b2db      	uxtb	r3, r3
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <_Z18SystemClock_Configv+0x40>
		Error_Handler();
 8001518:	f000 fb8e 	bl	8001c38 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI
 800151c:	2318      	movs	r3, #24
 800151e:	61bb      	str	r3, [r7, #24]
			| RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001520:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001524:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001526:	2301      	movs	r3, #1
 8001528:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800152a:	2310      	movs	r3, #16
 800152c:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 800152e:	2300      	movs	r3, #0
 8001530:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 8001532:	2300      	movs	r3, #0
 8001534:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001536:	2302      	movs	r3, #2
 8001538:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800153a:	2301      	movs	r3, #1
 800153c:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 800153e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001542:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLM = 3;
 8001544:	2303      	movs	r3, #3
 8001546:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLN = 8;
 8001548:	2308      	movs	r3, #8
 800154a:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLP = 2;
 800154c:	2302      	movs	r3, #2
 800154e:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8001550:	2302      	movs	r3, #2
 8001552:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLR = 1;
 8001554:	2301      	movs	r3, #1
 8001556:	66fb      	str	r3, [r7, #108]	@ 0x6c
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8001558:	230c      	movs	r3, #12
 800155a:	673b      	str	r3, [r7, #112]	@ 0x70
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800155c:	2300      	movs	r3, #0
 800155e:	677b      	str	r3, [r7, #116]	@ 0x74
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001560:	f107 0318 	add.w	r3, r7, #24
 8001564:	4618      	mov	r0, r3
 8001566:	f005 fcf5 	bl	8006f54 <HAL_RCC_OscConfig>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	bf14      	ite	ne
 8001570:	2301      	movne	r3, #1
 8001572:	2300      	moveq	r3, #0
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <_Z18SystemClock_Configv+0xa2>
		Error_Handler();
 800157a:	f000 fb5d 	bl	8001c38 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800157e:	231f      	movs	r3, #31
 8001580:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001582:	2303      	movs	r3, #3
 8001584:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8001586:	2309      	movs	r3, #9
 8001588:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800158a:	2340      	movs	r3, #64	@ 0x40
 800158c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800158e:	2300      	movs	r3, #0
 8001590:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001592:	2300      	movs	r3, #0
 8001594:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8001596:	463b      	mov	r3, r7
 8001598:	2100      	movs	r1, #0
 800159a:	4618      	mov	r0, r3
 800159c:	f006 fbb6 	bl	8007d0c <HAL_RCC_ClockConfig>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	bf14      	ite	ne
 80015a6:	2301      	movne	r3, #1
 80015a8:	2300      	moveq	r3, #0
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <_Z18SystemClock_Configv+0xd8>
		Error_Handler();
 80015b0:	f000 fb42 	bl	8001c38 <Error_Handler>
	}
}
 80015b4:	bf00      	nop
 80015b6:	3778      	adds	r7, #120	@ 0x78
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}

080015bc <_ZL13MX_FLASH_Initv>:
/**
 * @brief FLASH Initialization Function
 * @param None
 * @retval None
 */
static void MX_FLASH_Init(void) {
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
	/* USER CODE END FLASH_Init 0 */

	/* USER CODE BEGIN FLASH_Init 1 */

	/* USER CODE END FLASH_Init 1 */
	if (HAL_FLASH_Unlock() != HAL_OK) {
 80015c0:	f003 ff48 	bl	8005454 <HAL_FLASH_Unlock>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	bf14      	ite	ne
 80015ca:	2301      	movne	r3, #1
 80015cc:	2300      	moveq	r3, #0
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <_ZL13MX_FLASH_Initv+0x1c>
		Error_Handler();
 80015d4:	f000 fb30 	bl	8001c38 <Error_Handler>
	}
	if (HAL_FLASH_Lock() != HAL_OK) {
 80015d8:	f003 ff5e 	bl	8005498 <HAL_FLASH_Lock>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	bf14      	ite	ne
 80015e2:	2301      	movne	r3, #1
 80015e4:	2300      	moveq	r3, #0
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <_ZL13MX_FLASH_Initv+0x34>
		Error_Handler();
 80015ec:	f000 fb24 	bl	8001c38 <Error_Handler>
	}
	/* USER CODE BEGIN FLASH_Init 2 */

	/* USER CODE END FLASH_Init 2 */

}
 80015f0:	bf00      	nop
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <_ZL14MX_GPDMA1_Initv>:
/**
 * @brief GPDMA1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPDMA1_Init(void) {
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN GPDMA1_Init 0 */

	/* USER CODE END GPDMA1_Init 0 */

	/* Peripheral clock enable */
	__HAL_RCC_GPDMA1_CLK_ENABLE();
 80015fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001630 <_ZL14MX_GPDMA1_Initv+0x3c>)
 80015fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001600:	4a0b      	ldr	r2, [pc, #44]	@ (8001630 <_ZL14MX_GPDMA1_Initv+0x3c>)
 8001602:	f043 0301 	orr.w	r3, r3, #1
 8001606:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800160a:	4b09      	ldr	r3, [pc, #36]	@ (8001630 <_ZL14MX_GPDMA1_Initv+0x3c>)
 800160c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001610:	f003 0301 	and.w	r3, r3, #1
 8001614:	607b      	str	r3, [r7, #4]
 8001616:	687b      	ldr	r3, [r7, #4]

	/* GPDMA1 interrupt Init */
	HAL_NVIC_SetPriority(GPDMA1_Channel2_IRQn, 0, 0);
 8001618:	2200      	movs	r2, #0
 800161a:	2100      	movs	r1, #0
 800161c:	201f      	movs	r0, #31
 800161e:	f002 ff81 	bl	8004524 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(GPDMA1_Channel2_IRQn);
 8001622:	201f      	movs	r0, #31
 8001624:	f002 ff98 	bl	8004558 <HAL_NVIC_EnableIRQ>
	/* USER CODE END GPDMA1_Init 1 */
	/* USER CODE BEGIN GPDMA1_Init 2 */

	/* USER CODE END GPDMA1_Init 2 */

}
 8001628:	bf00      	nop
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	46020c00 	.word	0x46020c00

08001634 <_ZL12MX_I2C1_Initv>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001638:	4b22      	ldr	r3, [pc, #136]	@ (80016c4 <_ZL12MX_I2C1_Initv+0x90>)
 800163a:	4a23      	ldr	r2, [pc, #140]	@ (80016c8 <_ZL12MX_I2C1_Initv+0x94>)
 800163c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00303D5B;
 800163e:	4b21      	ldr	r3, [pc, #132]	@ (80016c4 <_ZL12MX_I2C1_Initv+0x90>)
 8001640:	4a22      	ldr	r2, [pc, #136]	@ (80016cc <_ZL12MX_I2C1_Initv+0x98>)
 8001642:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8001644:	4b1f      	ldr	r3, [pc, #124]	@ (80016c4 <_ZL12MX_I2C1_Initv+0x90>)
 8001646:	2200      	movs	r2, #0
 8001648:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800164a:	4b1e      	ldr	r3, [pc, #120]	@ (80016c4 <_ZL12MX_I2C1_Initv+0x90>)
 800164c:	2201      	movs	r2, #1
 800164e:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001650:	4b1c      	ldr	r3, [pc, #112]	@ (80016c4 <_ZL12MX_I2C1_Initv+0x90>)
 8001652:	2200      	movs	r2, #0
 8001654:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8001656:	4b1b      	ldr	r3, [pc, #108]	@ (80016c4 <_ZL12MX_I2C1_Initv+0x90>)
 8001658:	2200      	movs	r2, #0
 800165a:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800165c:	4b19      	ldr	r3, [pc, #100]	@ (80016c4 <_ZL12MX_I2C1_Initv+0x90>)
 800165e:	2200      	movs	r2, #0
 8001660:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001662:	4b18      	ldr	r3, [pc, #96]	@ (80016c4 <_ZL12MX_I2C1_Initv+0x90>)
 8001664:	2200      	movs	r2, #0
 8001666:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001668:	4b16      	ldr	r3, [pc, #88]	@ (80016c4 <_ZL12MX_I2C1_Initv+0x90>)
 800166a:	2200      	movs	r2, #0
 800166c:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 800166e:	4815      	ldr	r0, [pc, #84]	@ (80016c4 <_ZL12MX_I2C1_Initv+0x90>)
 8001670:	f004 f942 	bl	80058f8 <HAL_I2C_Init>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	bf14      	ite	ne
 800167a:	2301      	movne	r3, #1
 800167c:	2300      	moveq	r3, #0
 800167e:	b2db      	uxtb	r3, r3
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <_ZL12MX_I2C1_Initv+0x54>
		Error_Handler();
 8001684:	f000 fad8 	bl	8001c38 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8001688:	2100      	movs	r1, #0
 800168a:	480e      	ldr	r0, [pc, #56]	@ (80016c4 <_ZL12MX_I2C1_Initv+0x90>)
 800168c:	f004 fe4c 	bl	8006328 <HAL_I2CEx_ConfigAnalogFilter>
 8001690:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001692:	2b00      	cmp	r3, #0
 8001694:	bf14      	ite	ne
 8001696:	2301      	movne	r3, #1
 8001698:	2300      	moveq	r3, #0
 800169a:	b2db      	uxtb	r3, r3
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <_ZL12MX_I2C1_Initv+0x70>
		Error_Handler();
 80016a0:	f000 faca 	bl	8001c38 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 80016a4:	2100      	movs	r1, #0
 80016a6:	4807      	ldr	r0, [pc, #28]	@ (80016c4 <_ZL12MX_I2C1_Initv+0x90>)
 80016a8:	f004 fe89 	bl	80063be <HAL_I2CEx_ConfigDigitalFilter>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	bf14      	ite	ne
 80016b2:	2301      	movne	r3, #1
 80016b4:	2300      	moveq	r3, #0
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <_ZL12MX_I2C1_Initv+0x8c>
		Error_Handler();
 80016bc:	f000 fabc 	bl	8001c38 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80016c0:	bf00      	nop
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	200001b4 	.word	0x200001b4
 80016c8:	40005400 	.word	0x40005400
 80016cc:	00303d5b 	.word	0x00303d5b

080016d0 <_ZL14MX_LPTIM1_Initv>:
/**
 * @brief LPTIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_LPTIM1_Init(void) {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
	/* USER CODE END LPTIM1_Init 0 */

	/* USER CODE BEGIN LPTIM1_Init 1 */

	/* USER CODE END LPTIM1_Init 1 */
	hlptim1.Instance = LPTIM1;
 80016d4:	4b17      	ldr	r3, [pc, #92]	@ (8001734 <_ZL14MX_LPTIM1_Initv+0x64>)
 80016d6:	4a18      	ldr	r2, [pc, #96]	@ (8001738 <_ZL14MX_LPTIM1_Initv+0x68>)
 80016d8:	601a      	str	r2, [r3, #0]
	hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80016da:	4b16      	ldr	r3, [pc, #88]	@ (8001734 <_ZL14MX_LPTIM1_Initv+0x64>)
 80016dc:	2200      	movs	r2, #0
 80016de:	605a      	str	r2, [r3, #4]
	hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV4;
 80016e0:	4b14      	ldr	r3, [pc, #80]	@ (8001734 <_ZL14MX_LPTIM1_Initv+0x64>)
 80016e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016e6:	609a      	str	r2, [r3, #8]
	hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80016e8:	4b12      	ldr	r3, [pc, #72]	@ (8001734 <_ZL14MX_LPTIM1_Initv+0x64>)
 80016ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016ee:	615a      	str	r2, [r3, #20]
	hlptim1.Init.Period = 24000;
 80016f0:	4b10      	ldr	r3, [pc, #64]	@ (8001734 <_ZL14MX_LPTIM1_Initv+0x64>)
 80016f2:	f645 52c0 	movw	r2, #24000	@ 0x5dc0
 80016f6:	621a      	str	r2, [r3, #32]
	hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80016f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001734 <_ZL14MX_LPTIM1_Initv+0x64>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	625a      	str	r2, [r3, #36]	@ 0x24
	hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80016fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001734 <_ZL14MX_LPTIM1_Initv+0x64>)
 8001700:	2200      	movs	r2, #0
 8001702:	629a      	str	r2, [r3, #40]	@ 0x28
	hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8001704:	4b0b      	ldr	r3, [pc, #44]	@ (8001734 <_ZL14MX_LPTIM1_Initv+0x64>)
 8001706:	2200      	movs	r2, #0
 8001708:	62da      	str	r2, [r3, #44]	@ 0x2c
	hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800170a:	4b0a      	ldr	r3, [pc, #40]	@ (8001734 <_ZL14MX_LPTIM1_Initv+0x64>)
 800170c:	2200      	movs	r2, #0
 800170e:	631a      	str	r2, [r3, #48]	@ 0x30
	hlptim1.Init.RepetitionCounter = 0;
 8001710:	4b08      	ldr	r3, [pc, #32]	@ (8001734 <_ZL14MX_LPTIM1_Initv+0x64>)
 8001712:	2200      	movs	r2, #0
 8001714:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_LPTIM_Init(&hlptim1) != HAL_OK) {
 8001716:	4807      	ldr	r0, [pc, #28]	@ (8001734 <_ZL14MX_LPTIM1_Initv+0x64>)
 8001718:	f004 fe9e 	bl	8006458 <HAL_LPTIM_Init>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	bf14      	ite	ne
 8001722:	2301      	movne	r3, #1
 8001724:	2300      	moveq	r3, #0
 8001726:	b2db      	uxtb	r3, r3
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <_ZL14MX_LPTIM1_Initv+0x60>
		Error_Handler();
 800172c:	f000 fa84 	bl	8001c38 <Error_Handler>
	}
	/* USER CODE BEGIN LPTIM1_Init 2 */

	/* USER CODE END LPTIM1_Init 2 */

}
 8001730:	bf00      	nop
 8001732:	bd80      	pop	{r7, pc}
 8001734:	20000298 	.word	0x20000298
 8001738:	46004400 	.word	0x46004400

0800173c <_ZL14MX_LPTIM3_Initv>:
/**
 * @brief LPTIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_LPTIM3_Init(void) {
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
	/* USER CODE END LPTIM3_Init 0 */

	/* USER CODE BEGIN LPTIM3_Init 1 */

	/* USER CODE END LPTIM3_Init 1 */
	hlptim3.Instance = LPTIM3;
 8001740:	4b17      	ldr	r3, [pc, #92]	@ (80017a0 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001742:	4a18      	ldr	r2, [pc, #96]	@ (80017a4 <_ZL14MX_LPTIM3_Initv+0x68>)
 8001744:	601a      	str	r2, [r3, #0]
	hlptim3.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8001746:	4b16      	ldr	r3, [pc, #88]	@ (80017a0 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001748:	2200      	movs	r2, #0
 800174a:	605a      	str	r2, [r3, #4]
	hlptim3.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV16;
 800174c:	4b14      	ldr	r3, [pc, #80]	@ (80017a0 <_ZL14MX_LPTIM3_Initv+0x64>)
 800174e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001752:	609a      	str	r2, [r3, #8]
	hlptim3.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8001754:	4b12      	ldr	r3, [pc, #72]	@ (80017a0 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001756:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800175a:	615a      	str	r2, [r3, #20]
	hlptim3.Init.Period = 30000;
 800175c:	4b10      	ldr	r3, [pc, #64]	@ (80017a0 <_ZL14MX_LPTIM3_Initv+0x64>)
 800175e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001762:	621a      	str	r2, [r3, #32]
	hlptim3.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8001764:	4b0e      	ldr	r3, [pc, #56]	@ (80017a0 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001766:	2200      	movs	r2, #0
 8001768:	625a      	str	r2, [r3, #36]	@ 0x24
	hlptim3.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800176a:	4b0d      	ldr	r3, [pc, #52]	@ (80017a0 <_ZL14MX_LPTIM3_Initv+0x64>)
 800176c:	2200      	movs	r2, #0
 800176e:	629a      	str	r2, [r3, #40]	@ 0x28
	hlptim3.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8001770:	4b0b      	ldr	r3, [pc, #44]	@ (80017a0 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001772:	2200      	movs	r2, #0
 8001774:	62da      	str	r2, [r3, #44]	@ 0x2c
	hlptim3.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8001776:	4b0a      	ldr	r3, [pc, #40]	@ (80017a0 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001778:	2200      	movs	r2, #0
 800177a:	631a      	str	r2, [r3, #48]	@ 0x30
	hlptim3.Init.RepetitionCounter = 0;
 800177c:	4b08      	ldr	r3, [pc, #32]	@ (80017a0 <_ZL14MX_LPTIM3_Initv+0x64>)
 800177e:	2200      	movs	r2, #0
 8001780:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_LPTIM_Init(&hlptim3) != HAL_OK) {
 8001782:	4807      	ldr	r0, [pc, #28]	@ (80017a0 <_ZL14MX_LPTIM3_Initv+0x64>)
 8001784:	f004 fe68 	bl	8006458 <HAL_LPTIM_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	bf14      	ite	ne
 800178e:	2301      	movne	r3, #1
 8001790:	2300      	moveq	r3, #0
 8001792:	b2db      	uxtb	r3, r3
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <_ZL14MX_LPTIM3_Initv+0x60>
		Error_Handler();
 8001798:	f000 fa4e 	bl	8001c38 <Error_Handler>
	}
	/* USER CODE BEGIN LPTIM3_Init 2 */

	/* USER CODE END LPTIM3_Init 2 */

}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	200002e8 	.word	0x200002e8
 80017a4:	46004800 	.word	0x46004800

080017a8 <_ZL12MX_SPI2_Initv>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 0 */

	/* USER CODE END SPI2_Init 0 */

	SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = { 0 };
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	605a      	str	r2, [r3, #4]
 80017b6:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 80017b8:	4b35      	ldr	r3, [pc, #212]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 80017ba:	4a36      	ldr	r2, [pc, #216]	@ (8001894 <_ZL12MX_SPI2_Initv+0xec>)
 80017bc:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 80017be:	4b34      	ldr	r3, [pc, #208]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 80017c0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80017c4:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80017c6:	4b32      	ldr	r3, [pc, #200]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80017cc:	4b30      	ldr	r3, [pc, #192]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 80017ce:	2207      	movs	r2, #7
 80017d0:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017d2:	4b2f      	ldr	r3, [pc, #188]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017d8:	4b2d      	ldr	r3, [pc, #180]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 80017da:	2200      	movs	r2, #0
 80017dc:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80017de:	4b2c      	ldr	r3, [pc, #176]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 80017e0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80017e4:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017e6:	4b2a      	ldr	r3, [pc, #168]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017ec:	4b28      	ldr	r3, [pc, #160]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80017f2:	4b27      	ldr	r3, [pc, #156]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017f8:	4b25      	ldr	r3, [pc, #148]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 0x7;
 80017fe:	4b24      	ldr	r3, [pc, #144]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 8001800:	2207      	movs	r2, #7
 8001802:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001804:	4b22      	ldr	r3, [pc, #136]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 8001806:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800180a:	635a      	str	r2, [r3, #52]	@ 0x34
	hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800180c:	4b20      	ldr	r3, [pc, #128]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 800180e:	2200      	movs	r2, #0
 8001810:	639a      	str	r2, [r3, #56]	@ 0x38
	hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001812:	4b1f      	ldr	r3, [pc, #124]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 8001814:	2200      	movs	r2, #0
 8001816:	63da      	str	r2, [r3, #60]	@ 0x3c
	hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001818:	4b1d      	ldr	r3, [pc, #116]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 800181a:	2200      	movs	r2, #0
 800181c:	649a      	str	r2, [r3, #72]	@ 0x48
	hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800181e:	4b1c      	ldr	r3, [pc, #112]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 8001820:	2200      	movs	r2, #0
 8001822:	64da      	str	r2, [r3, #76]	@ 0x4c
	hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001824:	4b1a      	ldr	r3, [pc, #104]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 8001826:	2200      	movs	r2, #0
 8001828:	651a      	str	r2, [r3, #80]	@ 0x50
	hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800182a:	4b19      	ldr	r3, [pc, #100]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 800182c:	2200      	movs	r2, #0
 800182e:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001830:	4b17      	ldr	r3, [pc, #92]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 8001832:	2200      	movs	r2, #0
 8001834:	659a      	str	r2, [r3, #88]	@ 0x58
	hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8001836:	4b16      	ldr	r3, [pc, #88]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 8001838:	2200      	movs	r2, #0
 800183a:	65da      	str	r2, [r3, #92]	@ 0x5c
	hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 800183c:	4b14      	ldr	r3, [pc, #80]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 800183e:	2200      	movs	r2, #0
 8001840:	661a      	str	r2, [r3, #96]	@ 0x60
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8001842:	4813      	ldr	r0, [pc, #76]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 8001844:	f007 fc48 	bl	80090d8 <HAL_SPI_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	bf14      	ite	ne
 800184e:	2301      	movne	r3, #1
 8001850:	2300      	moveq	r3, #0
 8001852:	b2db      	uxtb	r3, r3
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <_ZL12MX_SPI2_Initv+0xb4>
		Error_Handler();
 8001858:	f000 f9ee 	bl	8001c38 <Error_Handler>
	}
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 800185c:	2300      	movs	r3, #0
 800185e:	607b      	str	r3, [r7, #4]
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection =
 8001860:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001864:	60bb      	str	r3, [r7, #8]
	SPI_GRP1_GPDMA_CH0_TCF_TRG;
	HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity =
 8001866:	2300      	movs	r3, #0
 8001868:	60fb      	str	r3, [r7, #12]
	SPI_TRIG_POLARITY_RISING;
	if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2,
 800186a:	1d3b      	adds	r3, r7, #4
 800186c:	4619      	mov	r1, r3
 800186e:	4808      	ldr	r0, [pc, #32]	@ (8001890 <_ZL12MX_SPI2_Initv+0xe8>)
 8001870:	f008 f9e3 	bl	8009c3a <HAL_SPIEx_SetConfigAutonomousMode>
 8001874:	4603      	mov	r3, r0
			&HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK) {
 8001876:	2b00      	cmp	r3, #0
 8001878:	bf14      	ite	ne
 800187a:	2301      	movne	r3, #1
 800187c:	2300      	moveq	r3, #0
 800187e:	b2db      	uxtb	r3, r3
	if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2,
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <_ZL12MX_SPI2_Initv+0xe0>
		Error_Handler();
 8001884:	f000 f9d8 	bl	8001c38 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8001888:	bf00      	nop
 800188a:	3710      	adds	r7, #16
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20000208 	.word	0x20000208
 8001894:	40003800 	.word	0x40003800

08001898 <_ZL12MX_TIM3_Initv>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001898:	b580      	push	{r7, lr}
 800189a:	b08e      	sub	sp, #56	@ 0x38
 800189c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800189e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	605a      	str	r2, [r3, #4]
 80018a8:	609a      	str	r2, [r3, #8]
 80018aa:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80018ac:	f107 031c 	add.w	r3, r7, #28
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80018b8:	463b      	mov	r3, r7
 80018ba:	2200      	movs	r2, #0
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	605a      	str	r2, [r3, #4]
 80018c0:	609a      	str	r2, [r3, #8]
 80018c2:	60da      	str	r2, [r3, #12]
 80018c4:	611a      	str	r2, [r3, #16]
 80018c6:	615a      	str	r2, [r3, #20]
 80018c8:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80018ca:	4b39      	ldr	r3, [pc, #228]	@ (80019b0 <_ZL12MX_TIM3_Initv+0x118>)
 80018cc:	4a39      	ldr	r2, [pc, #228]	@ (80019b4 <_ZL12MX_TIM3_Initv+0x11c>)
 80018ce:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 80018d0:	4b37      	ldr	r3, [pc, #220]	@ (80019b0 <_ZL12MX_TIM3_Initv+0x118>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018d6:	4b36      	ldr	r3, [pc, #216]	@ (80019b0 <_ZL12MX_TIM3_Initv+0x118>)
 80018d8:	2200      	movs	r2, #0
 80018da:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 39;
 80018dc:	4b34      	ldr	r3, [pc, #208]	@ (80019b0 <_ZL12MX_TIM3_Initv+0x118>)
 80018de:	2227      	movs	r2, #39	@ 0x27
 80018e0:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018e2:	4b33      	ldr	r3, [pc, #204]	@ (80019b0 <_ZL12MX_TIM3_Initv+0x118>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80018e8:	4b31      	ldr	r3, [pc, #196]	@ (80019b0 <_ZL12MX_TIM3_Initv+0x118>)
 80018ea:	2280      	movs	r2, #128	@ 0x80
 80018ec:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 80018ee:	4830      	ldr	r0, [pc, #192]	@ (80019b0 <_ZL12MX_TIM3_Initv+0x118>)
 80018f0:	f008 f9e4 	bl	8009cbc <HAL_TIM_Base_Init>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	bf14      	ite	ne
 80018fa:	2301      	movne	r3, #1
 80018fc:	2300      	moveq	r3, #0
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <_ZL12MX_TIM3_Initv+0x70>
		Error_Handler();
 8001904:	f000 f998 	bl	8001c38 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001908:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800190c:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 800190e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001912:	4619      	mov	r1, r3
 8001914:	4826      	ldr	r0, [pc, #152]	@ (80019b0 <_ZL12MX_TIM3_Initv+0x118>)
 8001916:	f008 ff2f 	bl	800a778 <HAL_TIM_ConfigClockSource>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	bf14      	ite	ne
 8001920:	2301      	movne	r3, #1
 8001922:	2300      	moveq	r3, #0
 8001924:	b2db      	uxtb	r3, r3
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <_ZL12MX_TIM3_Initv+0x96>
		Error_Handler();
 800192a:	f000 f985 	bl	8001c38 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 800192e:	4820      	ldr	r0, [pc, #128]	@ (80019b0 <_ZL12MX_TIM3_Initv+0x118>)
 8001930:	f008 fa1b 	bl	8009d6a <HAL_TIM_PWM_Init>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	bf14      	ite	ne
 800193a:	2301      	movne	r3, #1
 800193c:	2300      	moveq	r3, #0
 800193e:	b2db      	uxtb	r3, r3
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <_ZL12MX_TIM3_Initv+0xb0>
		Error_Handler();
 8001944:	f000 f978 	bl	8001c38 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001948:	2300      	movs	r3, #0
 800194a:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800194c:	2300      	movs	r3, #0
 800194e:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001950:	f107 031c 	add.w	r3, r7, #28
 8001954:	4619      	mov	r1, r3
 8001956:	4816      	ldr	r0, [pc, #88]	@ (80019b0 <_ZL12MX_TIM3_Initv+0x118>)
 8001958:	f009 feae 	bl	800b6b8 <HAL_TIMEx_MasterConfigSynchronization>
 800195c:	4603      	mov	r3, r0
			!= HAL_OK) {
 800195e:	2b00      	cmp	r3, #0
 8001960:	bf14      	ite	ne
 8001962:	2301      	movne	r3, #1
 8001964:	2300      	moveq	r3, #0
 8001966:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <_ZL12MX_TIM3_Initv+0xd8>
		Error_Handler();
 800196c:	f000 f964 	bl	8001c38 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001970:	2360      	movs	r3, #96	@ 0x60
 8001972:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8001974:	2300      	movs	r3, #0
 8001976:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001978:	2300      	movs	r3, #0
 800197a:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800197c:	2300      	movs	r3, #0
 800197e:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8001980:	463b      	mov	r3, r7
 8001982:	2204      	movs	r2, #4
 8001984:	4619      	mov	r1, r3
 8001986:	480a      	ldr	r0, [pc, #40]	@ (80019b0 <_ZL12MX_TIM3_Initv+0x118>)
 8001988:	f008 fde2 	bl	800a550 <HAL_TIM_PWM_ConfigChannel>
 800198c:	4603      	mov	r3, r0
			!= HAL_OK) {
 800198e:	2b00      	cmp	r3, #0
 8001990:	bf14      	ite	ne
 8001992:	2301      	movne	r3, #1
 8001994:	2300      	moveq	r3, #0
 8001996:	b2db      	uxtb	r3, r3
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <_ZL12MX_TIM3_Initv+0x108>
		Error_Handler();
 800199c:	f000 f94c 	bl	8001c38 <Error_Handler>
	}

	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 80019a0:	4803      	ldr	r0, [pc, #12]	@ (80019b0 <_ZL12MX_TIM3_Initv+0x118>)
 80019a2:	f000 fba7 	bl	80020f4 <HAL_TIM_MspPostInit>

}
 80019a6:	bf00      	nop
 80019a8:	3738      	adds	r7, #56	@ 0x38
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20000338 	.word	0x20000338
 80019b4:	40000400 	.word	0x40000400

080019b8 <_ZL12MX_GPIO_Initv>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b08a      	sub	sp, #40	@ 0x28
 80019bc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80019be:	f107 0314 	add.w	r3, r7, #20
 80019c2:	2200      	movs	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]
 80019c6:	605a      	str	r2, [r3, #4]
 80019c8:	609a      	str	r2, [r3, #8]
 80019ca:	60da      	str	r2, [r3, #12]
 80019cc:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80019ce:	4b5b      	ldr	r3, [pc, #364]	@ (8001b3c <_ZL12MX_GPIO_Initv+0x184>)
 80019d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019d4:	4a59      	ldr	r2, [pc, #356]	@ (8001b3c <_ZL12MX_GPIO_Initv+0x184>)
 80019d6:	f043 0310 	orr.w	r3, r3, #16
 80019da:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80019de:	4b57      	ldr	r3, [pc, #348]	@ (8001b3c <_ZL12MX_GPIO_Initv+0x184>)
 80019e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019e4:	f003 0310 	and.w	r3, r3, #16
 80019e8:	613b      	str	r3, [r7, #16]
 80019ea:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80019ec:	4b53      	ldr	r3, [pc, #332]	@ (8001b3c <_ZL12MX_GPIO_Initv+0x184>)
 80019ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019f2:	4a52      	ldr	r2, [pc, #328]	@ (8001b3c <_ZL12MX_GPIO_Initv+0x184>)
 80019f4:	f043 0301 	orr.w	r3, r3, #1
 80019f8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80019fc:	4b4f      	ldr	r3, [pc, #316]	@ (8001b3c <_ZL12MX_GPIO_Initv+0x184>)
 80019fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001a0a:	4b4c      	ldr	r3, [pc, #304]	@ (8001b3c <_ZL12MX_GPIO_Initv+0x184>)
 8001a0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a10:	4a4a      	ldr	r2, [pc, #296]	@ (8001b3c <_ZL12MX_GPIO_Initv+0x184>)
 8001a12:	f043 0302 	orr.w	r3, r3, #2
 8001a16:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a1a:	4b48      	ldr	r3, [pc, #288]	@ (8001b3c <_ZL12MX_GPIO_Initv+0x184>)
 8001a1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a20:	f003 0302 	and.w	r3, r3, #2
 8001a24:	60bb      	str	r3, [r7, #8]
 8001a26:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001a28:	4b44      	ldr	r3, [pc, #272]	@ (8001b3c <_ZL12MX_GPIO_Initv+0x184>)
 8001a2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a2e:	4a43      	ldr	r2, [pc, #268]	@ (8001b3c <_ZL12MX_GPIO_Initv+0x184>)
 8001a30:	f043 0308 	orr.w	r3, r3, #8
 8001a34:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a38:	4b40      	ldr	r3, [pc, #256]	@ (8001b3c <_ZL12MX_GPIO_Initv+0x184>)
 8001a3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a3e:	f003 0308 	and.w	r3, r3, #8
 8001a42:	607b      	str	r3, [r7, #4]
 8001a44:	687b      	ldr	r3, [r7, #4]
//  __HAL_RCC_GPIOC_CLK_ENABLE();

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, LED_Pin | DW3000_RST_RCV_Pin | LED_C_Pin,
 8001a46:	2200      	movs	r2, #0
 8001a48:	f240 6104 	movw	r1, #1540	@ 0x604
 8001a4c:	483c      	ldr	r0, [pc, #240]	@ (8001b40 <_ZL12MX_GPIO_Initv+0x188>)
 8001a4e:	f003 ff15 	bl	800587c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, CE_Pin | LP_Pin, GPIO_PIN_RESET);
 8001a52:	2200      	movs	r2, #0
 8001a54:	21a0      	movs	r1, #160	@ 0xa0
 8001a56:	483b      	ldr	r0, [pc, #236]	@ (8001b44 <_ZL12MX_GPIO_Initv+0x18c>)
 8001a58:	f003 ff10 	bl	800587c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(MR_GPIO_Port, MR_Pin, GPIO_PIN_SET);
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	2101      	movs	r1, #1
 8001a60:	4839      	ldr	r0, [pc, #228]	@ (8001b48 <_ZL12MX_GPIO_Initv+0x190>)
 8001a62:	f003 ff0b 	bl	800587c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8001a66:	2201      	movs	r2, #1
 8001a68:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a6c:	4837      	ldr	r0, [pc, #220]	@ (8001b4c <_ZL12MX_GPIO_Initv+0x194>)
 8001a6e:	f003 ff05 	bl	800587c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_BAT_GPIO_Port, LED_BAT_Pin, GPIO_PIN_RESET);
 8001a72:	2200      	movs	r2, #0
 8001a74:	2104      	movs	r1, #4
 8001a76:	4835      	ldr	r0, [pc, #212]	@ (8001b4c <_ZL12MX_GPIO_Initv+0x194>)
 8001a78:	f003 ff00 	bl	800587c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : LED_Pin DW3000_RST_RCV_Pin LED_C_Pin */
	GPIO_InitStruct.Pin = LED_Pin | DW3000_RST_RCV_Pin | LED_C_Pin;
 8001a7c:	f240 6304 	movw	r3, #1540	@ 0x604
 8001a80:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a82:	2301      	movs	r3, #1
 8001a84:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a86:	2300      	movs	r3, #0
 8001a88:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a8e:	f107 0314 	add.w	r3, r7, #20
 8001a92:	4619      	mov	r1, r3
 8001a94:	482a      	ldr	r0, [pc, #168]	@ (8001b40 <_ZL12MX_GPIO_Initv+0x188>)
 8001a96:	f003 fd19 	bl	80054cc <HAL_GPIO_Init>

	/*Configure GPIO pins : CE_Pin LP_Pin */
	GPIO_InitStruct.Pin = CE_Pin | LP_Pin;
 8001a9a:	23a0      	movs	r3, #160	@ 0xa0
 8001a9c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aaa:	f107 0314 	add.w	r3, r7, #20
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4824      	ldr	r0, [pc, #144]	@ (8001b44 <_ZL12MX_GPIO_Initv+0x18c>)
 8001ab2:	f003 fd0b 	bl	80054cc <HAL_GPIO_Init>

	/*Configure GPIO pin : PG_Pin */
	GPIO_InitStruct.Pin = PG_Pin;
 8001ab6:	2340      	movs	r3, #64	@ 0x40
 8001ab8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001aba:	4b25      	ldr	r3, [pc, #148]	@ (8001b50 <_ZL12MX_GPIO_Initv+0x198>)
 8001abc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(PG_GPIO_Port, &GPIO_InitStruct);
 8001ac2:	f107 0314 	add.w	r3, r7, #20
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	481e      	ldr	r0, [pc, #120]	@ (8001b44 <_ZL12MX_GPIO_Initv+0x18c>)
 8001aca:	f003 fcff 	bl	80054cc <HAL_GPIO_Init>

	/*Configure GPIO pin : MR_Pin */
	GPIO_InitStruct.Pin = MR_Pin;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ada:	2300      	movs	r3, #0
 8001adc:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(MR_GPIO_Port, &GPIO_InitStruct);
 8001ade:	f107 0314 	add.w	r3, r7, #20
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4818      	ldr	r0, [pc, #96]	@ (8001b48 <_ZL12MX_GPIO_Initv+0x190>)
 8001ae6:	f003 fcf1 	bl	80054cc <HAL_GPIO_Init>

	/*Configure GPIO pin : SPI2_CS_Pin */
	GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8001aea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001aee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af0:	2301      	movs	r3, #1
 8001af2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001af4:	2301      	movs	r3, #1
 8001af6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001af8:	2302      	movs	r3, #2
 8001afa:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8001afc:	f107 0314 	add.w	r3, r7, #20
 8001b00:	4619      	mov	r1, r3
 8001b02:	4812      	ldr	r0, [pc, #72]	@ (8001b4c <_ZL12MX_GPIO_Initv+0x194>)
 8001b04:	f003 fce2 	bl	80054cc <HAL_GPIO_Init>

	/*Configure GPIO pin : LED_BAT_Pin */
	GPIO_InitStruct.Pin = LED_BAT_Pin;
 8001b08:	2304      	movs	r3, #4
 8001b0a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b10:	2300      	movs	r3, #0
 8001b12:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b14:	2300      	movs	r3, #0
 8001b16:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LED_BAT_GPIO_Port, &GPIO_InitStruct);
 8001b18:	f107 0314 	add.w	r3, r7, #20
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	480b      	ldr	r0, [pc, #44]	@ (8001b4c <_ZL12MX_GPIO_Initv+0x194>)
 8001b20:	f003 fcd4 	bl	80054cc <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI6_IRQn, 0, 0);
 8001b24:	2200      	movs	r2, #0
 8001b26:	2100      	movs	r1, #0
 8001b28:	2011      	movs	r0, #17
 8001b2a:	f002 fcfb 	bl	8004524 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI6_IRQn);
 8001b2e:	2011      	movs	r0, #17
 8001b30:	f002 fd12 	bl	8004558 <HAL_NVIC_EnableIRQ>
	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001b34:	bf00      	nop
 8001b36:	3728      	adds	r7, #40	@ 0x28
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	46020c00 	.word	0x46020c00
 8001b40:	42021000 	.word	0x42021000
 8001b44:	42020000 	.word	0x42020000
 8001b48:	42020400 	.word	0x42020400
 8001b4c:	42020c00 	.word	0x42020c00
 8001b50:	10310000 	.word	0x10310000

08001b54 <HAL_LPTIM_CompareMatchCallback>:

/* USER CODE BEGIN 4 */

// Funcin de callback para manejar la interrupcin
void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim) {
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
	HAL_LPTIM_Counter_Stop_IT(&hlptim1);
 8001b5c:	4818      	ldr	r0, [pc, #96]	@ (8001bc0 <HAL_LPTIM_CompareMatchCallback+0x6c>)
 8001b5e:	f004 fdcd 	bl	80066fc <HAL_LPTIM_Counter_Stop_IT>
	HAL_LPTIM_Counter_Stop_IT(&hlptim3);
 8001b62:	4818      	ldr	r0, [pc, #96]	@ (8001bc4 <HAL_LPTIM_CompareMatchCallback+0x70>)
 8001b64:	f004 fdca 	bl	80066fc <HAL_LPTIM_Counter_Stop_IT>

	if (hlptim->Instance == LPTIM1) {
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a16      	ldr	r2, [pc, #88]	@ (8001bc8 <HAL_LPTIM_CompareMatchCallback+0x74>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d112      	bne.n	8001b98 <HAL_LPTIM_CompareMatchCallback+0x44>
		Counter_INT_Led3++;
 8001b72:	4b16      	ldr	r3, [pc, #88]	@ (8001bcc <HAL_LPTIM_CompareMatchCallback+0x78>)
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	3301      	adds	r3, #1
 8001b78:	b2da      	uxtb	r2, r3
 8001b7a:	4b14      	ldr	r3, [pc, #80]	@ (8001bcc <HAL_LPTIM_CompareMatchCallback+0x78>)
 8001b7c:	701a      	strb	r2, [r3, #0]
		Counter_INT++;
 8001b7e:	4b14      	ldr	r3, [pc, #80]	@ (8001bd0 <HAL_LPTIM_CompareMatchCallback+0x7c>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	3301      	adds	r3, #1
 8001b84:	4a12      	ldr	r2, [pc, #72]	@ (8001bd0 <HAL_LPTIM_CompareMatchCallback+0x7c>)
 8001b86:	6013      	str	r3, [r2, #0]
		if (Counter_INT >= 6) {
 8001b88:	4b11      	ldr	r3, [pc, #68]	@ (8001bd0 <HAL_LPTIM_CompareMatchCallback+0x7c>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2b05      	cmp	r3, #5
 8001b8e:	d913      	bls.n	8001bb8 <HAL_LPTIM_CompareMatchCallback+0x64>
			HAL_LPTIM_Counter_Stop_IT(&hlptim1);
 8001b90:	480b      	ldr	r0, [pc, #44]	@ (8001bc0 <HAL_LPTIM_CompareMatchCallback+0x6c>)
 8001b92:	f004 fdb3 	bl	80066fc <HAL_LPTIM_Counter_Stop_IT>
		}
	} else if (hlptim->Instance == LPTIM3) {
		Counter_INT_Led15++;
		Counter_INT++;
	}
}
 8001b96:	e00f      	b.n	8001bb8 <HAL_LPTIM_CompareMatchCallback+0x64>
	} else if (hlptim->Instance == LPTIM3) {
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001bd4 <HAL_LPTIM_CompareMatchCallback+0x80>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d10a      	bne.n	8001bb8 <HAL_LPTIM_CompareMatchCallback+0x64>
		Counter_INT_Led15++;
 8001ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd8 <HAL_LPTIM_CompareMatchCallback+0x84>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	b2da      	uxtb	r2, r3
 8001baa:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd8 <HAL_LPTIM_CompareMatchCallback+0x84>)
 8001bac:	701a      	strb	r2, [r3, #0]
		Counter_INT++;
 8001bae:	4b08      	ldr	r3, [pc, #32]	@ (8001bd0 <HAL_LPTIM_CompareMatchCallback+0x7c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	4a06      	ldr	r2, [pc, #24]	@ (8001bd0 <HAL_LPTIM_CompareMatchCallback+0x7c>)
 8001bb6:	6013      	str	r3, [r2, #0]
}
 8001bb8:	bf00      	nop
 8001bba:	3708      	adds	r7, #8
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	20000298 	.word	0x20000298
 8001bc4:	200002e8 	.word	0x200002e8
 8001bc8:	46004400 	.word	0x46004400
 8001bcc:	20000400 	.word	0x20000400
 8001bd0:	200003fc 	.word	0x200003fc
 8001bd4:	46004800 	.word	0x46004800
 8001bd8:	20000401 	.word	0x20000401

08001bdc <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_2);
 8001be4:	2104      	movs	r1, #4
 8001be6:	4803      	ldr	r0, [pc, #12]	@ (8001bf4 <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 8001be8:	f008 fb98 	bl	800a31c <HAL_TIM_PWM_Stop_DMA>
}
 8001bec:	bf00      	nop
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	20000338 	.word	0x20000338

08001bf8 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	4603      	mov	r3, r0
 8001c00:	80fb      	strh	r3, [r7, #6]
	Power_Good = 0;
 8001c02:	4b04      	ldr	r3, [pc, #16]	@ (8001c14 <HAL_GPIO_EXTI_Falling_Callback+0x1c>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	701a      	strb	r2, [r3, #0]
}
 8001c08:	bf00      	nop
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	20000001 	.word	0x20000001

08001c18 <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin) {
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	80fb      	strh	r3, [r7, #6]
	Power_Good = 1;
 8001c22:	4b04      	ldr	r3, [pc, #16]	@ (8001c34 <HAL_GPIO_EXTI_Rising_Callback+0x1c>)
 8001c24:	2201      	movs	r2, #1
 8001c26:	701a      	strb	r2, [r3, #0]
}
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr
 8001c34:	20000001 	.word	0x20000001

08001c38 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c3c:	b672      	cpsid	i
}
 8001c3e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001c40:	bf00      	nop
 8001c42:	e7fd      	b.n	8001c40 <Error_Handler+0x8>

08001c44 <_ZN7Bq25155D1Ev>:


#endif /* INC_BQ25150_H_ */
HAL_StatusTypeDef I2C_write(uint8_t, uint8_t, uint8_t, I2C_HandleTypeDef*);

class Bq25155{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	3320      	adds	r3, #32
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7fe fb4d 	bl	80002f0 <_ZN11GpioHandlerD1Ev>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3708      	adds	r7, #8
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <_Z41__static_initialization_and_destruction_0ii>:
	}
	/* USER CODE END Error_Handler_Debug */
}
 8001c60:	b590      	push	{r4, r7, lr}
 8001c62:	b087      	sub	sp, #28
 8001c64:	af04      	add	r7, sp, #16
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	6039      	str	r1, [r7, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d12c      	bne.n	8001cca <_Z41__static_initialization_and_destruction_0ii+0x6a>
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d127      	bne.n	8001cca <_Z41__static_initialization_and_destruction_0ii+0x6a>
Gpio NCE(CE_GPIO_Port, CE_Pin);
 8001c7a:	2220      	movs	r2, #32
 8001c7c:	491c      	ldr	r1, [pc, #112]	@ (8001cf0 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8001c7e:	481d      	ldr	r0, [pc, #116]	@ (8001cf4 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8001c80:	f7fe fafa 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
Gpio NLP(LP_GPIO_Port, LP_Pin);
 8001c84:	2280      	movs	r2, #128	@ 0x80
 8001c86:	491a      	ldr	r1, [pc, #104]	@ (8001cf0 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8001c88:	481b      	ldr	r0, [pc, #108]	@ (8001cf8 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8001c8a:	f7fe faf5 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
Gpio MR(MR_GPIO_Port, MR_Pin);
 8001c8e:	2201      	movs	r2, #1
 8001c90:	491a      	ldr	r1, [pc, #104]	@ (8001cfc <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8001c92:	481b      	ldr	r0, [pc, #108]	@ (8001d00 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8001c94:	f7fe faf0 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
Gpio PG(PG_GPIO_Port, PG_Pin);
 8001c98:	2240      	movs	r2, #64	@ 0x40
 8001c9a:	4915      	ldr	r1, [pc, #84]	@ (8001cf0 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8001c9c:	4819      	ldr	r0, [pc, #100]	@ (8001d04 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8001c9e:	f7fe faeb 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
GpioHandler pins;
 8001ca2:	4819      	ldr	r0, [pc, #100]	@ (8001d08 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8001ca4:	f7fe fb14 	bl	80002d0 <_ZN11GpioHandlerC1Ev>
Bq25155 battery_charger(MR, NLP, NCE, &hi2c1);
 8001ca8:	4b13      	ldr	r3, [pc, #76]	@ (8001cf8 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8001caa:	4c15      	ldr	r4, [pc, #84]	@ (8001d00 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8001cac:	4a17      	ldr	r2, [pc, #92]	@ (8001d0c <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8001cae:	9203      	str	r2, [sp, #12]
 8001cb0:	4910      	ldr	r1, [pc, #64]	@ (8001cf4 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8001cb2:	aa01      	add	r2, sp, #4
 8001cb4:	c903      	ldmia	r1, {r0, r1}
 8001cb6:	e882 0003 	stmia.w	r2, {r0, r1}
 8001cba:	685a      	ldr	r2, [r3, #4]
 8001cbc:	9200      	str	r2, [sp, #0]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001cc4:	4812      	ldr	r0, [pc, #72]	@ (8001d10 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8001cc6:	f7fe fcb0 	bl	800062a <_ZN7Bq25155C1E4GpioS0_S0_P19__I2C_HandleTypeDef>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d10a      	bne.n	8001ce6 <_Z41__static_initialization_and_destruction_0ii+0x86>
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d105      	bne.n	8001ce6 <_Z41__static_initialization_and_destruction_0ii+0x86>
 8001cda:	480d      	ldr	r0, [pc, #52]	@ (8001d10 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8001cdc:	f7ff ffb2 	bl	8001c44 <_ZN7Bq25155D1Ev>
GpioHandler pins;
 8001ce0:	4809      	ldr	r0, [pc, #36]	@ (8001d08 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8001ce2:	f7fe fb05 	bl	80002f0 <_ZN11GpioHandlerD1Ev>
}
 8001ce6:	bf00      	nop
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd90      	pop	{r4, r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	42020000 	.word	0x42020000
 8001cf4:	2000040c 	.word	0x2000040c
 8001cf8:	20000414 	.word	0x20000414
 8001cfc:	42020400 	.word	0x42020400
 8001d00:	2000041c 	.word	0x2000041c
 8001d04:	20000424 	.word	0x20000424
 8001d08:	2000042c 	.word	0x2000042c
 8001d0c:	200001b4 	.word	0x200001b4
 8001d10:	20000434 	.word	0x20000434

08001d14 <_GLOBAL__sub_I_tag>:
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	f7ff ff9f 	bl	8001c60 <_Z41__static_initialization_and_destruction_0ii>
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <_GLOBAL__sub_D_tag>:
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001d2c:	2000      	movs	r0, #0
 8001d2e:	f7ff ff97 	bl	8001c60 <_Z41__static_initialization_and_destruction_0ii>
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d64 <HAL_MspInit+0x30>)
 8001d3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d40:	4a08      	ldr	r2, [pc, #32]	@ (8001d64 <HAL_MspInit+0x30>)
 8001d42:	f043 0304 	orr.w	r3, r3, #4
 8001d46:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001d4a:	4b06      	ldr	r3, [pc, #24]	@ (8001d64 <HAL_MspInit+0x30>)
 8001d4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d50:	f003 0304 	and.w	r3, r3, #4
 8001d54:	607b      	str	r3, [r7, #4]
 8001d56:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d58:	bf00      	nop
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr
 8001d64:	46020c00 	.word	0x46020c00

08001d68 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b0b8      	sub	sp, #224	@ 0xe0
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d70:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	605a      	str	r2, [r3, #4]
 8001d7a:	609a      	str	r2, [r3, #8]
 8001d7c:	60da      	str	r2, [r3, #12]
 8001d7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d80:	f107 0310 	add.w	r3, r7, #16
 8001d84:	22b8      	movs	r2, #184	@ 0xb8
 8001d86:	2100      	movs	r1, #0
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f009 ff4e 	bl	800bc2a <memset>
  if(hi2c->Instance==I2C1)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a26      	ldr	r2, [pc, #152]	@ (8001e2c <HAL_I2C_MspInit+0xc4>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d144      	bne.n	8001e22 <HAL_I2C_MspInit+0xba>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001d98:	f04f 0240 	mov.w	r2, #64	@ 0x40
 8001d9c:	f04f 0300 	mov.w	r3, #0
 8001da0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001da4:	2300      	movs	r3, #0
 8001da6:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001da8:	f107 0310 	add.w	r3, r7, #16
 8001dac:	4618      	mov	r0, r3
 8001dae:	f006 fb41 	bl	8008434 <HAL_RCCEx_PeriphCLKConfig>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d001      	beq.n	8001dbc <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8001db8:	f7ff ff3e 	bl	8001c38 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dbc:	4b1c      	ldr	r3, [pc, #112]	@ (8001e30 <HAL_I2C_MspInit+0xc8>)
 8001dbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001dc2:	4a1b      	ldr	r2, [pc, #108]	@ (8001e30 <HAL_I2C_MspInit+0xc8>)
 8001dc4:	f043 0302 	orr.w	r3, r3, #2
 8001dc8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001dcc:	4b18      	ldr	r3, [pc, #96]	@ (8001e30 <HAL_I2C_MspInit+0xc8>)
 8001dce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001dd2:	f003 0302 	and.w	r3, r3, #2
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8001dda:	2348      	movs	r3, #72	@ 0x48
 8001ddc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001de0:	2312      	movs	r3, #18
 8001de2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de6:	2300      	movs	r3, #0
 8001de8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dec:	2300      	movs	r3, #0
 8001dee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001df2:	2304      	movs	r3, #4
 8001df4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	480d      	ldr	r0, [pc, #52]	@ (8001e34 <HAL_I2C_MspInit+0xcc>)
 8001e00:	f003 fb64 	bl	80054cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e04:	4b0a      	ldr	r3, [pc, #40]	@ (8001e30 <HAL_I2C_MspInit+0xc8>)
 8001e06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001e0a:	4a09      	ldr	r2, [pc, #36]	@ (8001e30 <HAL_I2C_MspInit+0xc8>)
 8001e0c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001e10:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001e14:	4b06      	ldr	r3, [pc, #24]	@ (8001e30 <HAL_I2C_MspInit+0xc8>)
 8001e16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001e1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e1e:	60bb      	str	r3, [r7, #8]
 8001e20:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001e22:	bf00      	nop
 8001e24:	37e0      	adds	r7, #224	@ 0xe0
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	40005400 	.word	0x40005400
 8001e30:	46020c00 	.word	0x46020c00
 8001e34:	42020400 	.word	0x42020400

08001e38 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b0b2      	sub	sp, #200	@ 0xc8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e40:	f107 0310 	add.w	r3, r7, #16
 8001e44:	22b8      	movs	r2, #184	@ 0xb8
 8001e46:	2100      	movs	r1, #0
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f009 feee 	bl	800bc2a <memset>
  if(hlptim->Instance==LPTIM1)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a31      	ldr	r2, [pc, #196]	@ (8001f18 <HAL_LPTIM_MspInit+0xe0>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d12b      	bne.n	8001eb0 <HAL_LPTIM_MspInit+0x78>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8001e58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e5c:	f04f 0300 	mov.w	r3, #0
 8001e60:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSI;
 8001e64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e68:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e6c:	f107 0310 	add.w	r3, r7, #16
 8001e70:	4618      	mov	r0, r3
 8001e72:	f006 fadf 	bl	8008434 <HAL_RCCEx_PeriphCLKConfig>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <HAL_LPTIM_MspInit+0x48>
    {
      Error_Handler();
 8001e7c:	f7ff fedc 	bl	8001c38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8001e80:	4b26      	ldr	r3, [pc, #152]	@ (8001f1c <HAL_LPTIM_MspInit+0xe4>)
 8001e82:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001e86:	4a25      	ldr	r2, [pc, #148]	@ (8001f1c <HAL_LPTIM_MspInit+0xe4>)
 8001e88:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e8c:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8001e90:	4b22      	ldr	r3, [pc, #136]	@ (8001f1c <HAL_LPTIM_MspInit+0xe4>)
 8001e92:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001e96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e9a:	60fb      	str	r3, [r7, #12]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	2043      	movs	r0, #67	@ 0x43
 8001ea4:	f002 fb3e 	bl	8004524 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8001ea8:	2043      	movs	r0, #67	@ 0x43
 8001eaa:	f002 fb55 	bl	8004558 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM3_MspInit 1 */

  /* USER CODE END LPTIM3_MspInit 1 */
  }

}
 8001eae:	e02f      	b.n	8001f10 <HAL_LPTIM_MspInit+0xd8>
  else if(hlptim->Instance==LPTIM3)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a1a      	ldr	r2, [pc, #104]	@ (8001f20 <HAL_LPTIM_MspInit+0xe8>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d12a      	bne.n	8001f10 <HAL_LPTIM_MspInit+0xd8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM34;
 8001eba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ebe:	f04f 0300 	mov.w	r3, #0
 8001ec2:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Lptim34ClockSelection = RCC_LPTIM34CLKSOURCE_LSI;
 8001ec6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001eca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ece:	f107 0310 	add.w	r3, r7, #16
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f006 faae 	bl	8008434 <HAL_RCCEx_PeriphCLKConfig>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <HAL_LPTIM_MspInit+0xaa>
      Error_Handler();
 8001ede:	f7ff feab 	bl	8001c38 <Error_Handler>
    __HAL_RCC_LPTIM3_CLK_ENABLE();
 8001ee2:	4b0e      	ldr	r3, [pc, #56]	@ (8001f1c <HAL_LPTIM_MspInit+0xe4>)
 8001ee4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001ee8:	4a0c      	ldr	r2, [pc, #48]	@ (8001f1c <HAL_LPTIM_MspInit+0xe4>)
 8001eea:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001eee:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8001ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8001f1c <HAL_LPTIM_MspInit+0xe4>)
 8001ef4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001ef8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001efc:	60bb      	str	r3, [r7, #8]
 8001efe:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(LPTIM3_IRQn, 0, 0);
 8001f00:	2200      	movs	r2, #0
 8001f02:	2100      	movs	r1, #0
 8001f04:	2062      	movs	r0, #98	@ 0x62
 8001f06:	f002 fb0d 	bl	8004524 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM3_IRQn);
 8001f0a:	2062      	movs	r0, #98	@ 0x62
 8001f0c:	f002 fb24 	bl	8004558 <HAL_NVIC_EnableIRQ>
}
 8001f10:	bf00      	nop
 8001f12:	37c8      	adds	r7, #200	@ 0xc8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	46004400 	.word	0x46004400
 8001f1c:	46020c00 	.word	0x46020c00
 8001f20:	46004800 	.word	0x46004800

08001f24 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b0b8      	sub	sp, #224	@ 0xe0
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f2c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	60da      	str	r2, [r3, #12]
 8001f3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f3c:	f107 0310 	add.w	r3, r7, #16
 8001f40:	22b8      	movs	r2, #184	@ 0xb8
 8001f42:	2100      	movs	r1, #0
 8001f44:	4618      	mov	r0, r3
 8001f46:	f009 fe70 	bl	800bc2a <memset>
  if(hspi->Instance==SPI2)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a32      	ldr	r2, [pc, #200]	@ (8002018 <HAL_SPI_MspInit+0xf4>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d15c      	bne.n	800200e <HAL_SPI_MspInit+0xea>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001f54:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001f58:	f04f 0300 	mov.w	r3, #0
 8001f5c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_PCLK1;
 8001f60:	2300      	movs	r3, #0
 8001f62:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f66:	f107 0310 	add.w	r3, r7, #16
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f006 fa62 	bl	8008434 <HAL_RCCEx_PeriphCLKConfig>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8001f76:	f7ff fe5f 	bl	8001c38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f7a:	4b28      	ldr	r3, [pc, #160]	@ (800201c <HAL_SPI_MspInit+0xf8>)
 8001f7c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f80:	4a26      	ldr	r2, [pc, #152]	@ (800201c <HAL_SPI_MspInit+0xf8>)
 8001f82:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f86:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001f8a:	4b24      	ldr	r3, [pc, #144]	@ (800201c <HAL_SPI_MspInit+0xf8>)
 8001f8c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f94:	60fb      	str	r3, [r7, #12]
 8001f96:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f98:	4b20      	ldr	r3, [pc, #128]	@ (800201c <HAL_SPI_MspInit+0xf8>)
 8001f9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f9e:	4a1f      	ldr	r2, [pc, #124]	@ (800201c <HAL_SPI_MspInit+0xf8>)
 8001fa0:	f043 0302 	orr.w	r3, r3, #2
 8001fa4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001fa8:	4b1c      	ldr	r3, [pc, #112]	@ (800201c <HAL_SPI_MspInit+0xf8>)
 8001faa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	60bb      	str	r3, [r7, #8]
 8001fb4:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001fb6:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001fba:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fca:	2302      	movs	r3, #2
 8001fcc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fd0:	2305      	movs	r3, #5
 8001fd2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fd6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001fda:	4619      	mov	r1, r3
 8001fdc:	4810      	ldr	r0, [pc, #64]	@ (8002020 <HAL_SPI_MspInit+0xfc>)
 8001fde:	f003 fa75 	bl	80054cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001fe2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001fe6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fea:	2302      	movs	r3, #2
 8001fec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ffc:	2305      	movs	r3, #5
 8001ffe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002002:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002006:	4619      	mov	r1, r3
 8002008:	4805      	ldr	r0, [pc, #20]	@ (8002020 <HAL_SPI_MspInit+0xfc>)
 800200a:	f003 fa5f 	bl	80054cc <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 800200e:	bf00      	nop
 8002010:	37e0      	adds	r7, #224	@ 0xe0
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	40003800 	.word	0x40003800
 800201c:	46020c00 	.word	0x46020c00
 8002020:	42020400 	.word	0x42020400

08002024 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a2c      	ldr	r2, [pc, #176]	@ (80020e4 <HAL_TIM_Base_MspInit+0xc0>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d151      	bne.n	80020da <HAL_TIM_Base_MspInit+0xb6>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002036:	4b2c      	ldr	r3, [pc, #176]	@ (80020e8 <HAL_TIM_Base_MspInit+0xc4>)
 8002038:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800203c:	4a2a      	ldr	r2, [pc, #168]	@ (80020e8 <HAL_TIM_Base_MspInit+0xc4>)
 800203e:	f043 0302 	orr.w	r3, r3, #2
 8002042:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002046:	4b28      	ldr	r3, [pc, #160]	@ (80020e8 <HAL_TIM_Base_MspInit+0xc4>)
 8002048:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800204c:	f003 0302 	and.w	r3, r3, #2
 8002050:	60fb      	str	r3, [r7, #12]
 8002052:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* GPDMA1_REQUEST_TIM3_CH2 Init */
    handle_GPDMA1_Channel2.Instance = GPDMA1_Channel2;
 8002054:	4b25      	ldr	r3, [pc, #148]	@ (80020ec <HAL_TIM_Base_MspInit+0xc8>)
 8002056:	4a26      	ldr	r2, [pc, #152]	@ (80020f0 <HAL_TIM_Base_MspInit+0xcc>)
 8002058:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel2.Init.Request = GPDMA1_REQUEST_TIM3_CH2;
 800205a:	4b24      	ldr	r3, [pc, #144]	@ (80020ec <HAL_TIM_Base_MspInit+0xc8>)
 800205c:	223e      	movs	r2, #62	@ 0x3e
 800205e:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel2.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8002060:	4b22      	ldr	r3, [pc, #136]	@ (80020ec <HAL_TIM_Base_MspInit+0xc8>)
 8002062:	2200      	movs	r2, #0
 8002064:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002066:	4b21      	ldr	r3, [pc, #132]	@ (80020ec <HAL_TIM_Base_MspInit+0xc8>)
 8002068:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800206c:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel2.Init.SrcInc = DMA_SINC_INCREMENTED;
 800206e:	4b1f      	ldr	r3, [pc, #124]	@ (80020ec <HAL_TIM_Base_MspInit+0xc8>)
 8002070:	2208      	movs	r2, #8
 8002072:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel2.Init.DestInc = DMA_DINC_FIXED;
 8002074:	4b1d      	ldr	r3, [pc, #116]	@ (80020ec <HAL_TIM_Base_MspInit+0xc8>)
 8002076:	2200      	movs	r2, #0
 8002078:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel2.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
 800207a:	4b1c      	ldr	r3, [pc, #112]	@ (80020ec <HAL_TIM_Base_MspInit+0xc8>)
 800207c:	2201      	movs	r2, #1
 800207e:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel2.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;
 8002080:	4b1a      	ldr	r3, [pc, #104]	@ (80020ec <HAL_TIM_Base_MspInit+0xc8>)
 8002082:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002086:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel2.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8002088:	4b18      	ldr	r3, [pc, #96]	@ (80020ec <HAL_TIM_Base_MspInit+0xc8>)
 800208a:	2200      	movs	r2, #0
 800208c:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel2.Init.SrcBurstLength = 1;
 800208e:	4b17      	ldr	r3, [pc, #92]	@ (80020ec <HAL_TIM_Base_MspInit+0xc8>)
 8002090:	2201      	movs	r2, #1
 8002092:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel2.Init.DestBurstLength = 1;
 8002094:	4b15      	ldr	r3, [pc, #84]	@ (80020ec <HAL_TIM_Base_MspInit+0xc8>)
 8002096:	2201      	movs	r2, #1
 8002098:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel2.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 800209a:	4b14      	ldr	r3, [pc, #80]	@ (80020ec <HAL_TIM_Base_MspInit+0xc8>)
 800209c:	2200      	movs	r2, #0
 800209e:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel2.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 80020a0:	4b12      	ldr	r3, [pc, #72]	@ (80020ec <HAL_TIM_Base_MspInit+0xc8>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel2.Init.Mode = DMA_NORMAL;
 80020a6:	4b11      	ldr	r3, [pc, #68]	@ (80020ec <HAL_TIM_Base_MspInit+0xc8>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel2) != HAL_OK)
 80020ac:	480f      	ldr	r0, [pc, #60]	@ (80020ec <HAL_TIM_Base_MspInit+0xc8>)
 80020ae:	f002 fb15 	bl	80046dc <HAL_DMA_Init>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <HAL_TIM_Base_MspInit+0x98>
    {
      Error_Handler();
 80020b8:	f7ff fdbe 	bl	8001c38 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC2], handle_GPDMA1_Channel2);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	4a0b      	ldr	r2, [pc, #44]	@ (80020ec <HAL_TIM_Base_MspInit+0xc8>)
 80020c0:	629a      	str	r2, [r3, #40]	@ 0x28
 80020c2:	4a0a      	ldr	r2, [pc, #40]	@ (80020ec <HAL_TIM_Base_MspInit+0xc8>)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel2, DMA_CHANNEL_NPRIV) != HAL_OK)
 80020c8:	2110      	movs	r1, #16
 80020ca:	4808      	ldr	r0, [pc, #32]	@ (80020ec <HAL_TIM_Base_MspInit+0xc8>)
 80020cc:	f002 fe1c 	bl	8004d08 <HAL_DMA_ConfigChannelAttributes>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <HAL_TIM_Base_MspInit+0xb6>
    {
      Error_Handler();
 80020d6:	f7ff fdaf 	bl	8001c38 <Error_Handler>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 80020da:	bf00      	nop
 80020dc:	3710      	adds	r7, #16
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	40000400 	.word	0x40000400
 80020e8:	46020c00 	.word	0x46020c00
 80020ec:	20000384 	.word	0x20000384
 80020f0:	40020150 	.word	0x40020150

080020f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b088      	sub	sp, #32
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fc:	f107 030c 	add.w	r3, r7, #12
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	605a      	str	r2, [r3, #4]
 8002106:	609a      	str	r2, [r3, #8]
 8002108:	60da      	str	r2, [r3, #12]
 800210a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a12      	ldr	r2, [pc, #72]	@ (800215c <HAL_TIM_MspPostInit+0x68>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d11e      	bne.n	8002154 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002116:	4b12      	ldr	r3, [pc, #72]	@ (8002160 <HAL_TIM_MspPostInit+0x6c>)
 8002118:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800211c:	4a10      	ldr	r2, [pc, #64]	@ (8002160 <HAL_TIM_MspPostInit+0x6c>)
 800211e:	f043 0302 	orr.w	r3, r3, #2
 8002122:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002126:	4b0e      	ldr	r3, [pc, #56]	@ (8002160 <HAL_TIM_MspPostInit+0x6c>)
 8002128:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800212c:	f003 0302 	and.w	r3, r3, #2
 8002130:	60bb      	str	r3, [r7, #8]
 8002132:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002134:	2320      	movs	r3, #32
 8002136:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002138:	2302      	movs	r3, #2
 800213a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213c:	2300      	movs	r3, #0
 800213e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002140:	2300      	movs	r3, #0
 8002142:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002144:	2302      	movs	r3, #2
 8002146:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002148:	f107 030c 	add.w	r3, r7, #12
 800214c:	4619      	mov	r1, r3
 800214e:	4805      	ldr	r0, [pc, #20]	@ (8002164 <HAL_TIM_MspPostInit+0x70>)
 8002150:	f003 f9bc 	bl	80054cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002154:	bf00      	nop
 8002156:	3720      	adds	r7, #32
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	40000400 	.word	0x40000400
 8002160:	46020c00 	.word	0x46020c00
 8002164:	42020400 	.word	0x42020400

08002168 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800216c:	bf00      	nop
 800216e:	e7fd      	b.n	800216c <NMI_Handler+0x4>

08002170 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002174:	bf00      	nop
 8002176:	e7fd      	b.n	8002174 <HardFault_Handler+0x4>

08002178 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800217c:	bf00      	nop
 800217e:	e7fd      	b.n	800217c <MemManage_Handler+0x4>

08002180 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002184:	bf00      	nop
 8002186:	e7fd      	b.n	8002184 <BusFault_Handler+0x4>

08002188 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800218c:	bf00      	nop
 800218e:	e7fd      	b.n	800218c <UsageFault_Handler+0x4>

08002190 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002194:	bf00      	nop
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800219e:	b480      	push	{r7}
 80021a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021b0:	bf00      	nop
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr

080021ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021ba:	b580      	push	{r7, lr}
 80021bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021be:	f002 f895 	bl	80042ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}

080021c6 <EXTI6_IRQHandler>:

/**
  * @brief This function handles EXTI Line6 interrupt.
  */
void EXTI6_IRQHandler(void)
{
 80021c6:	b580      	push	{r7, lr}
 80021c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI6_IRQn 0 */

  /* USER CODE END EXTI6_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PG_Pin);
 80021ca:	2040      	movs	r0, #64	@ 0x40
 80021cc:	f003 fb6e 	bl	80058ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI6_IRQn 1 */

  /* USER CODE END EXTI6_IRQn 1 */
}
 80021d0:	bf00      	nop
 80021d2:	bd80      	pop	{r7, pc}

080021d4 <GPDMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 2 global interrupt.
  */
void GPDMA1_Channel2_IRQHandler(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel2_IRQn 0 */

  /* USER CODE END GPDMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel2);
 80021d8:	4802      	ldr	r0, [pc, #8]	@ (80021e4 <GPDMA1_Channel2_IRQHandler+0x10>)
 80021da:	f002 fc34 	bl	8004a46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel2_IRQn 1 */

  /* USER CODE END GPDMA1_Channel2_IRQn 1 */
}
 80021de:	bf00      	nop
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	20000384 	.word	0x20000384

080021e8 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 80021ec:	4802      	ldr	r0, [pc, #8]	@ (80021f8 <LPTIM1_IRQHandler+0x10>)
 80021ee:	f004 fae1 	bl	80067b4 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	20000298 	.word	0x20000298

080021fc <LPTIM3_IRQHandler>:

/**
  * @brief This function handles LPTIM3 global interrupt.
  */
void LPTIM3_IRQHandler(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM3_IRQn 0 */

  /* USER CODE END LPTIM3_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim3);
 8002200:	4802      	ldr	r0, [pc, #8]	@ (800220c <LPTIM3_IRQHandler+0x10>)
 8002202:	f004 fad7 	bl	80067b4 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM3_IRQn 1 */

  /* USER CODE END LPTIM3_IRQn 1 */
}
 8002206:	bf00      	nop
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	200002e8 	.word	0x200002e8

08002210 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  return 1;
 8002214:	2301      	movs	r3, #1
}
 8002216:	4618      	mov	r0, r3
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <_kill>:

int _kill(int pid, int sig)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800222a:	f009 fd5d 	bl	800bce8 <__errno>
 800222e:	4603      	mov	r3, r0
 8002230:	2216      	movs	r2, #22
 8002232:	601a      	str	r2, [r3, #0]
  return -1;
 8002234:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002238:	4618      	mov	r0, r3
 800223a:	3708      	adds	r7, #8
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}

08002240 <_exit>:

void _exit (int status)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002248:	f04f 31ff 	mov.w	r1, #4294967295
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f7ff ffe7 	bl	8002220 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002252:	bf00      	nop
 8002254:	e7fd      	b.n	8002252 <_exit+0x12>

08002256 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	b086      	sub	sp, #24
 800225a:	af00      	add	r7, sp, #0
 800225c:	60f8      	str	r0, [r7, #12]
 800225e:	60b9      	str	r1, [r7, #8]
 8002260:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002262:	2300      	movs	r3, #0
 8002264:	617b      	str	r3, [r7, #20]
 8002266:	e00a      	b.n	800227e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002268:	f3af 8000 	nop.w
 800226c:	4601      	mov	r1, r0
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	1c5a      	adds	r2, r3, #1
 8002272:	60ba      	str	r2, [r7, #8]
 8002274:	b2ca      	uxtb	r2, r1
 8002276:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	3301      	adds	r3, #1
 800227c:	617b      	str	r3, [r7, #20]
 800227e:	697a      	ldr	r2, [r7, #20]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	429a      	cmp	r2, r3
 8002284:	dbf0      	blt.n	8002268 <_read+0x12>
  }

  return len;
 8002286:	687b      	ldr	r3, [r7, #4]
}
 8002288:	4618      	mov	r0, r3
 800228a:	3718      	adds	r7, #24
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800229c:	2300      	movs	r3, #0
 800229e:	617b      	str	r3, [r7, #20]
 80022a0:	e009      	b.n	80022b6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	1c5a      	adds	r2, r3, #1
 80022a6:	60ba      	str	r2, [r7, #8]
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	4618      	mov	r0, r3
 80022ac:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	3301      	adds	r3, #1
 80022b4:	617b      	str	r3, [r7, #20]
 80022b6:	697a      	ldr	r2, [r7, #20]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	429a      	cmp	r2, r3
 80022bc:	dbf1      	blt.n	80022a2 <_write+0x12>
  }
  return len;
 80022be:	687b      	ldr	r3, [r7, #4]
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3718      	adds	r7, #24
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <_close>:

int _close(int file)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022f0:	605a      	str	r2, [r3, #4]
  return 0;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <_isatty>:

int _isatty(int file)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002308:	2301      	movs	r3, #1
}
 800230a:	4618      	mov	r0, r3
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr

08002316 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002316:	b480      	push	{r7}
 8002318:	b085      	sub	sp, #20
 800231a:	af00      	add	r7, sp, #0
 800231c:	60f8      	str	r0, [r7, #12]
 800231e:	60b9      	str	r1, [r7, #8]
 8002320:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002322:	2300      	movs	r3, #0
}
 8002324:	4618      	mov	r0, r3
 8002326:	3714      	adds	r7, #20
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b086      	sub	sp, #24
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002338:	4a14      	ldr	r2, [pc, #80]	@ (800238c <_sbrk+0x5c>)
 800233a:	4b15      	ldr	r3, [pc, #84]	@ (8002390 <_sbrk+0x60>)
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002344:	4b13      	ldr	r3, [pc, #76]	@ (8002394 <_sbrk+0x64>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d102      	bne.n	8002352 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800234c:	4b11      	ldr	r3, [pc, #68]	@ (8002394 <_sbrk+0x64>)
 800234e:	4a12      	ldr	r2, [pc, #72]	@ (8002398 <_sbrk+0x68>)
 8002350:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002352:	4b10      	ldr	r3, [pc, #64]	@ (8002394 <_sbrk+0x64>)
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4413      	add	r3, r2
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	429a      	cmp	r2, r3
 800235e:	d207      	bcs.n	8002370 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002360:	f009 fcc2 	bl	800bce8 <__errno>
 8002364:	4603      	mov	r3, r0
 8002366:	220c      	movs	r2, #12
 8002368:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800236a:	f04f 33ff 	mov.w	r3, #4294967295
 800236e:	e009      	b.n	8002384 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002370:	4b08      	ldr	r3, [pc, #32]	@ (8002394 <_sbrk+0x64>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002376:	4b07      	ldr	r3, [pc, #28]	@ (8002394 <_sbrk+0x64>)
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4413      	add	r3, r2
 800237e:	4a05      	ldr	r2, [pc, #20]	@ (8002394 <_sbrk+0x64>)
 8002380:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002382:	68fb      	ldr	r3, [r7, #12]
}
 8002384:	4618      	mov	r0, r3
 8002386:	3718      	adds	r7, #24
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	20040000 	.word	0x20040000
 8002390:	00000400 	.word	0x00000400
 8002394:	20000460 	.word	0x20000460
 8002398:	200005b8 	.word	0x200005b8

0800239c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80023a0:	4b18      	ldr	r3, [pc, #96]	@ (8002404 <SystemInit+0x68>)
 80023a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023a6:	4a17      	ldr	r2, [pc, #92]	@ (8002404 <SystemInit+0x68>)
 80023a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80023b0:	4b15      	ldr	r3, [pc, #84]	@ (8002408 <SystemInit+0x6c>)
 80023b2:	2201      	movs	r2, #1
 80023b4:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80023b6:	4b14      	ldr	r3, [pc, #80]	@ (8002408 <SystemInit+0x6c>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80023bc:	4b12      	ldr	r3, [pc, #72]	@ (8002408 <SystemInit+0x6c>)
 80023be:	2200      	movs	r2, #0
 80023c0:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80023c2:	4b11      	ldr	r3, [pc, #68]	@ (8002408 <SystemInit+0x6c>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80023c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002408 <SystemInit+0x6c>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a0e      	ldr	r2, [pc, #56]	@ (8002408 <SystemInit+0x6c>)
 80023ce:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80023d2:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80023d6:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80023d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002408 <SystemInit+0x6c>)
 80023da:	2200      	movs	r2, #0
 80023dc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80023de:	4b0a      	ldr	r3, [pc, #40]	@ (8002408 <SystemInit+0x6c>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a09      	ldr	r2, [pc, #36]	@ (8002408 <SystemInit+0x6c>)
 80023e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023e8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80023ea:	4b07      	ldr	r3, [pc, #28]	@ (8002408 <SystemInit+0x6c>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80023f0:	4b04      	ldr	r3, [pc, #16]	@ (8002404 <SystemInit+0x68>)
 80023f2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80023f6:	609a      	str	r2, [r3, #8]
  #endif
}
 80023f8:	bf00      	nop
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
 8002402:	bf00      	nop
 8002404:	e000ed00 	.word	0xe000ed00
 8002408:	46020c00 	.word	0x46020c00

0800240c <dwt_local_data_init>:
#include <stdio.h>
#include <math.h>
#include <uwb3000Fxx.h>
#include "deca_regs.h"

int dwt_local_data_init(dwt_local_data_t *dwt_local_data) {
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
	//uint16_t otp_addr;
	//uint32_t devid; // @suppress("Line comments")
	uint32_t ldo_tune_lo;
	uint32_t ldo_tune_hi;

	dwt_local_data->dblbuffon = DBL_BUFF_OFF; // Double buffer mode off by default / clear the flag
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	73da      	strb	r2, [r3, #15]
	dwt_local_data->sleep_mode = DWT_RUNSAR; // Configure RUN_SAR on wake by default as it is needed when running PGF_CAL
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2202      	movs	r2, #2
 800241e:	821a      	strh	r2, [r3, #16]
	dwt_local_data->spicrc = 0;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	751a      	strb	r2, [r3, #20]
	dwt_local_data->stsconfig = 0; //STS off
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	755a      	strb	r2, [r3, #21]
	dwt_local_data->vBatP = 0;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	729a      	strb	r2, [r3, #10]
	dwt_local_data->tempP = 0;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	72da      	strb	r2, [r3, #11]

	dwt_local_data->cbTxDone = NULL;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	629a      	str	r2, [r3, #40]	@ 0x28
	dwt_local_data->cbRxOk = NULL;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	62da      	str	r2, [r3, #44]	@ 0x2c
	dwt_local_data->cbRxTo = NULL;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	631a      	str	r2, [r3, #48]	@ 0x30
	dwt_local_data->cbRxErr = NULL;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	635a      	str	r2, [r3, #52]	@ 0x34
	dwt_local_data->cbSPIRdy = NULL;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	63da      	str	r2, [r3, #60]	@ 0x3c
	dwt_local_data->cbSPIErr = NULL;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	639a      	str	r2, [r3, #56]	@ 0x38

	// Read and validate device ID return -1 if not recognised
	if (dwt_check_dev_id() != DWT_SUCCESS) {
 800245c:	f001 fa02 	bl	8003864 <dwt_check_dev_id>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d002      	beq.n	800246c <dwt_local_data_init+0x60>
		return DWT_ERROR;
 8002466:	f04f 33ff 	mov.w	r3, #4294967295
 800246a:	e082      	b.n	8002572 <dwt_local_data_init+0x166>
	}

	ldo_tune_lo = dwt_otp_read(LDOTUNELO_ADDRESS);
 800246c:	2004      	movs	r0, #4
 800246e:	f000 fb45 	bl	8002afc <dwt_otp_read>
 8002472:	60f8      	str	r0, [r7, #12]
	ldo_tune_hi = dwt_otp_read(LDOTUNEHI_ADDRESS);
 8002474:	2005      	movs	r0, #5
 8002476:	f000 fb41 	bl	8002afc <dwt_otp_read>
 800247a:	60b8      	str	r0, [r7, #8]

	dwt_local_data->bias_tune = (dwt_otp_read(BIAS_TUNE_ADDRESS) >> 16)
 800247c:	200a      	movs	r0, #10
 800247e:	f000 fb3d 	bl	8002afc <dwt_otp_read>
 8002482:	4603      	mov	r3, r0
 8002484:	0c1b      	lsrs	r3, r3, #16
			& BIAS_CTRL_BIAS_MASK;
 8002486:	b2db      	uxtb	r3, r3
 8002488:	f003 031f 	and.w	r3, r3, #31
 800248c:	b2da      	uxtb	r2, r3
	dwt_local_data->bias_tune = (dwt_otp_read(BIAS_TUNE_ADDRESS) >> 16)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	721a      	strb	r2, [r3, #8]

	if ((ldo_tune_lo != 0) && (ldo_tune_hi != 0)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d016      	beq.n	80024c6 <dwt_local_data_init+0xba>
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d013      	beq.n	80024c6 <dwt_local_data_init+0xba>
			&& (dwt_local_data->bias_tune != 0)) {
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	7a1b      	ldrb	r3, [r3, #8]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d00f      	beq.n	80024c6 <dwt_local_data_init+0xba>
		dwt_or16bitoffsetreg(OTP_CFG_ID, 0, LDO_BIAS_KICK);
 80024a6:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80024aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024ae:	2100      	movs	r1, #0
 80024b0:	4832      	ldr	r0, [pc, #200]	@ (800257c <dwt_local_data_init+0x170>)
 80024b2:	f000 fd67 	bl	8002f84 <dwt_modify16bitoffsetreg>
		dwt_and_or16bitoffsetreg(BIAS_CTRL_ID, 0,
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	7a1b      	ldrb	r3, [r3, #8]
 80024ba:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80024be:	2100      	movs	r1, #0
 80024c0:	482f      	ldr	r0, [pc, #188]	@ (8002580 <dwt_local_data_init+0x174>)
 80024c2:	f000 fd5f 	bl	8002f84 <dwt_modify16bitoffsetreg>
				(uint16_t)~BIAS_CTRL_BIAS_MASK, dwt_local_data->bias_tune);
	}

	// Read DGC_CFG from OTP
	if (dwt_otp_read(DGC_TUNE_ADDRESS) == DWT_DGC_CFG0) {
 80024c6:	2020      	movs	r0, #32
 80024c8:	f000 fb18 	bl	8002afc <dwt_otp_read>
 80024cc:	4603      	mov	r3, r0
 80024ce:	4a2d      	ldr	r2, [pc, #180]	@ (8002584 <dwt_local_data_init+0x178>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d103      	bne.n	80024dc <dwt_local_data_init+0xd0>
		dwt_local_data->dgc_otp_set = DWT_DGC_LOAD_FROM_OTP;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2201      	movs	r2, #1
 80024d8:	725a      	strb	r2, [r3, #9]
 80024da:	e002      	b.n	80024e2 <dwt_local_data_init+0xd6>
	} else {
		dwt_local_data->dgc_otp_set = DWT_DGC_LOAD_FROM_SW;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	725a      	strb	r2, [r3, #9]
	}

	// Load Part and Lot ID from OTP
	dwt_local_data->partID = dwt_otp_read(PARTID_ADDRESS);
 80024e2:	2006      	movs	r0, #6
 80024e4:	f000 fb0a 	bl	8002afc <dwt_otp_read>
 80024e8:	4602      	mov	r2, r0
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	601a      	str	r2, [r3, #0]
	dwt_local_data->lotID = dwt_otp_read(LOTID_ADDRESS);
 80024ee:	2007      	movs	r0, #7
 80024f0:	f000 fb04 	bl	8002afc <dwt_otp_read>
 80024f4:	4602      	mov	r2, r0
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	605a      	str	r2, [r3, #4]
	dwt_local_data->vBatP = (uint8_t) dwt_otp_read(VBAT_ADDRESS);
 80024fa:	2008      	movs	r0, #8
 80024fc:	f000 fafe 	bl	8002afc <dwt_otp_read>
 8002500:	4603      	mov	r3, r0
 8002502:	b2da      	uxtb	r2, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	729a      	strb	r2, [r3, #10]
	dwt_local_data->tempP = (uint8_t) dwt_otp_read(VTEMP_ADDRESS);
 8002508:	2009      	movs	r0, #9
 800250a:	f000 faf7 	bl	8002afc <dwt_otp_read>
 800250e:	4603      	mov	r3, r0
 8002510:	b2da      	uxtb	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	72da      	strb	r2, [r3, #11]
	if (dwt_local_data->tempP == 0) { //if the reference temperature has not been programmed in OTP (early eng samples) set to default value
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	7adb      	ldrb	r3, [r3, #11]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d102      	bne.n	8002524 <dwt_local_data_init+0x118>

		dwt_local_data->tempP = 0x85; //@temp of 20 deg
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2285      	movs	r2, #133	@ 0x85
 8002522:	72da      	strb	r2, [r3, #11]
	}

	if (dwt_local_data->vBatP == 0) { //if the reference voltage has not been programmed in OTP (early eng samples) set to default value
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	7a9b      	ldrb	r3, [r3, #10]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d102      	bne.n	8002532 <dwt_local_data_init+0x126>

		dwt_local_data->vBatP = 0x74;  //@Vref of 3.0V
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2274      	movs	r2, #116	@ 0x74
 8002530:	729a      	strb	r2, [r3, #10]
	}
	dwt_local_data->otprev = (uint8_t) dwt_otp_read(OTPREV_ADDRESS);
 8002532:	201f      	movs	r0, #31
 8002534:	f000 fae2 	bl	8002afc <dwt_otp_read>
 8002538:	4603      	mov	r3, r0
 800253a:	b2da      	uxtb	r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	735a      	strb	r2, [r3, #13]
	dwt_local_data->init_xtrim = dwt_otp_read(XTRIM_ADDRESS) & 0x7f;
 8002540:	201e      	movs	r0, #30
 8002542:	f000 fadb 	bl	8002afc <dwt_otp_read>
 8002546:	4603      	mov	r3, r0
 8002548:	b2db      	uxtb	r3, r3
 800254a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800254e:	b2da      	uxtb	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	739a      	strb	r2, [r3, #14]
	if (dwt_local_data->init_xtrim == 0) {
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	7b9b      	ldrb	r3, [r3, #14]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d102      	bne.n	8002562 <dwt_local_data_init+0x156>
		dwt_local_data->init_xtrim = 0x2E; //set default value
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	222e      	movs	r2, #46	@ 0x2e
 8002560:	739a      	strb	r2, [r3, #14]
	}
	dwt_write8bitoffsetreg(XTAL_ID, 0, dwt_local_data->init_xtrim);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	7b9b      	ldrb	r3, [r3, #14]
 8002566:	461a      	mov	r2, r3
 8002568:	2100      	movs	r1, #0
 800256a:	4807      	ldr	r0, [pc, #28]	@ (8002588 <dwt_local_data_init+0x17c>)
 800256c:	f000 fcc4 	bl	8002ef8 <dwt_write8bitoffsetreg>

	return DWT_SUCCESS;
 8002570:	2300      	movs	r3, #0

} // end dwt_initialise()
 8002572:	4618      	mov	r0, r3
 8002574:	3710      	adds	r7, #16
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	000b0008 	.word	0x000b0008
 8002580:	0011001f 	.word	0x0011001f
 8002584:	10000240 	.word	0x10000240
 8002588:	00090014 	.word	0x00090014

0800258c <tag_init>:

uint8_t tag_init(dwt_config_t *dwt_config, dwt_txconfig_t *dwt_txconfig,
		dwt_local_data_t *dwt_local_data, uint8_t device, uint8_t rate) {
 800258c:	b580      	push	{r7, lr}
 800258e:	b086      	sub	sp, #24
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
 8002598:	70fb      	strb	r3, [r7, #3]
	uint32_t check_idle_rc_ticks;
	uint16_t check_idle_rc_timeout = 300;
 800259a:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800259e:	82fb      	strh	r3, [r7, #22]

	HAL_Delay(2); // Time needed for DW3000 to start up (transition from INIT_RC to IDLE_RC
 80025a0:	2002      	movs	r0, #2
 80025a2:	f001 fec3 	bl	800432c <HAL_Delay>
	check_idle_rc_ticks = HAL_GetTick();
 80025a6:	f001 feb5 	bl	8004314 <HAL_GetTick>
 80025aa:	6138      	str	r0, [r7, #16]
	while (!dwt_checkidlerc()) /* Need to make sure DW IC is in IDLE_RC before proceeding */
 80025ac:	e009      	b.n	80025c2 <tag_init+0x36>
		if (HAL_GetTick() - check_idle_rc_ticks > check_idle_rc_timeout)
 80025ae:	f001 feb1 	bl	8004314 <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	1ad2      	subs	r2, r2, r3
 80025b8:	8afb      	ldrh	r3, [r7, #22]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d901      	bls.n	80025c2 <tag_init+0x36>
			return (1);
 80025be:	2301      	movs	r3, #1
 80025c0:	e05d      	b.n	800267e <tag_init+0xf2>
	while (!dwt_checkidlerc()) /* Need to make sure DW IC is in IDLE_RC before proceeding */
 80025c2:	f001 f987 	bl	80038d4 <dwt_checkidlerc>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d0f0      	beq.n	80025ae <tag_init+0x22>

	if (dwt_local_data_init(dwt_local_data) == DWT_ERROR) {
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f7ff ff1d 	bl	800240c <dwt_local_data_init>
 80025d2:	4603      	mov	r3, r0
 80025d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025d8:	d105      	bne.n	80025e6 <tag_init+0x5a>
		HAL_Delay(1000);
 80025da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80025de:	f001 fea5 	bl	800432c <HAL_Delay>
		return (1);
 80025e2:	2301      	movs	r3, #1
 80025e4:	e04b      	b.n	800267e <tag_init+0xf2>
	}

	dwt_txconfig->power = GAIN_30DB;
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	f04f 32ff 	mov.w	r2, #4294967295
 80025ec:	605a      	str	r2, [r3, #4]

	if (dwt_config2(dwt_config, dwt_local_data)) /* if the dwt_configure returns DWT_ERROR either the PLL or RX calibration has failed the host should reset the device */
 80025ee:	6879      	ldr	r1, [r7, #4]
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f000 f849 	bl	8002688 <dwt_config2>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d005      	beq.n	8002608 <tag_init+0x7c>
	{
		HAL_Delay(1000);
 80025fc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002600:	f001 fe94 	bl	800432c <HAL_Delay>
		return (1);
 8002604:	2301      	movs	r3, #1
 8002606:	e03a      	b.n	800267e <tag_init+0xf2>
	}
	dwt_configuretxrf(dwt_txconfig);
 8002608:	68b8      	ldr	r0, [r7, #8]
 800260a:	f000 fdf3 	bl	80031f4 <dwt_configuretxrf>
	/* Set the antenna delay. Modify the parameters to adjust the distance error */
	if (device == DEV_UWB3000F27) {
 800260e:	78fb      	ldrb	r3, [r7, #3]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d108      	bne.n	8002626 <tag_init+0x9a>
		dwt_settxantennadelay(TX_ANT_DLY_HP);
 8002614:	f244 001a 	movw	r0, #16410	@ 0x401a
 8002618:	f000 ff82 	bl	8003520 <dwt_settxantennadelay>
		dwt_setrxantennadelay(RX_ANT_DLY_HP);
 800261c:	f244 001a 	movw	r0, #16410	@ 0x401a
 8002620:	f000 ff6e 	bl	8003500 <dwt_setrxantennadelay>
 8002624:	e007      	b.n	8002636 <tag_init+0xaa>
	} else {
		dwt_settxantennadelay(TX_ANT_DLY_LP);
 8002626:	f643 70f2 	movw	r0, #16370	@ 0x3ff2
 800262a:	f000 ff79 	bl	8003520 <dwt_settxantennadelay>
		dwt_setrxantennadelay(RX_ANT_DLY_LP);
 800262e:	f643 70f2 	movw	r0, #16370	@ 0x3ff2
 8002632:	f000 ff65 	bl	8003500 <dwt_setrxantennadelay>
	}

	if (rate == RATE_6M8) {
 8002636:	f897 3020 	ldrb.w	r3, [r7, #32]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d10b      	bne.n	8002656 <tag_init+0xca>
		dwt_setrxaftertxdelay(POLL_TX_TO_RESP_RX_DLY_UUS_6M8);
 800263e:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8002642:	f001 f929 	bl	8003898 <dwt_setrxaftertxdelay>
		dwt_setrxtimeout(RESP_RX_TIMEOUT_UUS_6M8);
 8002646:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800264a:	f001 fb33 	bl	8003cb4 <dwt_setrxtimeout>
		dwt_setpreambledetecttimeout(PRE_TIMEOUT_6M8);
 800264e:	2005      	movs	r0, #5
 8002650:	f001 fb50 	bl	8003cf4 <dwt_setpreambledetecttimeout>
 8002654:	e009      	b.n	800266a <tag_init+0xde>
	} else {
		dwt_setrxaftertxdelay(POLL_TX_TO_RESP_RX_DLY_UUS_850K);
 8002656:	203c      	movs	r0, #60	@ 0x3c
 8002658:	f001 f91e 	bl	8003898 <dwt_setrxaftertxdelay>
		dwt_setrxtimeout(RESP_RX_TIMEOUT_UUS_850K);
 800265c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002660:	f001 fb28 	bl	8003cb4 <dwt_setrxtimeout>
		dwt_setpreambledetecttimeout(PRE_TIMEOUT_850K);
 8002664:	2000      	movs	r0, #0
 8002666:	f001 fb45 	bl	8003cf4 <dwt_setpreambledetecttimeout>
	}

	/* If the UWB3000F27 module is used, DWT_LNA_ENABLE and DWT_PA_ENABLE must be enabled; otherwise, the power amplifier circuit cannot be started */
	dwt_setlnapamode(DWT_LNA_ENABLE | DWT_PA_ENABLE | DWT_TXRX_EN);
 800266a:	2007      	movs	r0, #7
 800266c:	f000 fd82 	bl	8003174 <dwt_setlnapamode>
	dwt_setfinegraintxseq(0);
 8002670:	2000      	movs	r0, #0
 8002672:	f000 fd63 	bl	800313c <dwt_setfinegraintxseq>

	dwt_setleds(DWT_LEDS_ENABLE | DWT_LEDS_INIT_BLINK);
 8002676:	2003      	movs	r0, #3
 8002678:	f001 f944 	bl	8003904 <dwt_setleds>

	return 0;
 800267c:	2300      	movs	r3, #0
}
 800267e:	4618      	mov	r0, r3
 8002680:	3718      	adds	r7, #24
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
	...

08002688 <dwt_config2>:
 * return DWT_SUCCESS or DWT_ERROR
 * Note: If the RX calibration routine fails the device receiver performance will be severely affected,
 * the application should reset device and try again
 *
 */
int dwt_config2(dwt_config_t *config, dwt_local_data_t *dwt_local_data) {
 8002688:	b590      	push	{r4, r7, lr}
 800268a:	b08d      	sub	sp, #52	@ 0x34
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]

	uint8_t channel = config->chan, cnt, flag;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	uint32_t temp;
	uint8_t scp = ((config->rxCode > 24) || (config->txCode > 24)) ? 1 : 0;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	791b      	ldrb	r3, [r3, #4]
 800269e:	2b18      	cmp	r3, #24
 80026a0:	d803      	bhi.n	80026aa <dwt_config2+0x22>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	78db      	ldrb	r3, [r3, #3]
 80026a6:	2b18      	cmp	r3, #24
 80026a8:	d901      	bls.n	80026ae <dwt_config2+0x26>
 80026aa:	2301      	movs	r3, #1
 80026ac:	e000      	b.n	80026b0 <dwt_config2+0x28>
 80026ae:	2300      	movs	r3, #0
 80026b0:	f887 3020 	strb.w	r3, [r7, #32]
	uint8_t mode = (config->phrMode == DWT_PHRMODE_EXT) ?
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	79db      	ldrb	r3, [r3, #7]
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d101      	bne.n	80026c0 <dwt_config2+0x38>
 80026bc:	2310      	movs	r3, #16
 80026be:	e000      	b.n	80026c2 <dwt_config2+0x3a>
 80026c0:	2300      	movs	r3, #0
 80026c2:	77fb      	strb	r3, [r7, #31]
	SYS_CFG_PHR_MODE_BIT_MASK :
															0;
	uint16_t sts_len;
	int error = DWT_SUCCESS;
 80026c4:	2300      	movs	r3, #0
 80026c6:	61bb      	str	r3, [r7, #24]
	uint16_t sts_length_factors[STS_LEN_SUPPORTED] = { 1024, 1448, 2048, 2896,
 80026c8:	4b86      	ldr	r3, [pc, #536]	@ (80028e4 <dwt_config2+0x25c>)
 80026ca:	f107 0408 	add.w	r4, r7, #8
 80026ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026d0:	c407      	stmia	r4!, {r0, r1, r2}
 80026d2:	8023      	strh	r3, [r4, #0]
			4096, 5793, 8192 };

	int preamble_len;

	switch (config->txPreambLength) {
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	785b      	ldrb	r3, [r3, #1]
 80026d8:	3b01      	subs	r3, #1
 80026da:	2b06      	cmp	r3, #6
 80026dc:	d81c      	bhi.n	8002718 <dwt_config2+0x90>
 80026de:	a201      	add	r2, pc, #4	@ (adr r2, 80026e4 <dwt_config2+0x5c>)
 80026e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026e4:	08002707 	.word	0x08002707
 80026e8:	08002719 	.word	0x08002719
 80026ec:	08002719 	.word	0x08002719
 80026f0:	08002701 	.word	0x08002701
 80026f4:	08002713 	.word	0x08002713
 80026f8:	08002719 	.word	0x08002719
 80026fc:	0800270d 	.word	0x0800270d
	case DWT_PLEN_32:
		preamble_len = 32;
 8002700:	2320      	movs	r3, #32
 8002702:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 8002704:	e00c      	b.n	8002720 <dwt_config2+0x98>
	case DWT_PLEN_64:
		preamble_len = 64;
 8002706:	2340      	movs	r3, #64	@ 0x40
 8002708:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 800270a:	e009      	b.n	8002720 <dwt_config2+0x98>
	case DWT_PLEN_72:
		preamble_len = 72;
 800270c:	2348      	movs	r3, #72	@ 0x48
 800270e:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 8002710:	e006      	b.n	8002720 <dwt_config2+0x98>
	case DWT_PLEN_128:
		preamble_len = 128;
 8002712:	2380      	movs	r3, #128	@ 0x80
 8002714:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 8002716:	e003      	b.n	8002720 <dwt_config2+0x98>
	default:
		preamble_len = 256;
 8002718:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800271c:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 800271e:	bf00      	nop
	}

	dwt_local_data->sleep_mode &= (~(DWT_ALT_OPS | DWT_SEL_OPS3)); //clear the sleep mode ALT_OPS bit
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	8a1b      	ldrh	r3, [r3, #16]
 8002724:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8002728:	b29a      	uxth	r2, r3
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	821a      	strh	r2, [r3, #16]
	dwt_local_data->longFrames = config->phrMode;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	79da      	ldrb	r2, [r3, #7]
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	731a      	strb	r2, [r3, #12]
	sts_len = (uint16_t) GET_STS_REG_SET_VALUE((uint16_t )(config->stsLength));
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	7b5b      	ldrb	r3, [r3, #13]
 800273a:	3302      	adds	r3, #2
 800273c:	2201      	movs	r2, #1
 800273e:	fa02 f303 	lsl.w	r3, r2, r3
 8002742:	82fb      	strh	r3, [r7, #22]
	dwt_local_data->ststhreshold = (int16_t) ((((uint32_t) sts_len) * 8)
 8002744:	8afb      	ldrh	r3, [r7, #22]
 8002746:	00db      	lsls	r3, r3, #3
			* STSQUAL_THRESH_64);
 8002748:	ee07 3a90 	vmov	s15, r3
 800274c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002750:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 80028e8 <dwt_config2+0x260>
 8002754:	ee67 7a87 	vmul.f32	s15, s15, s14
	dwt_local_data->ststhreshold = (int16_t) ((((uint32_t) sts_len) * 8)
 8002758:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800275c:	ee17 3a90 	vmov	r3, s15
 8002760:	b21a      	sxth	r2, r3
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	825a      	strh	r2, [r3, #18]
	dwt_local_data->stsconfig = config->stsMode;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	7b1a      	ldrb	r2, [r3, #12]
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	755a      	strb	r2, [r3, #21]
	//then set the relevant bits according to configuration of the PHR Mode, PHR Rate, STS Protocol, SDC, PDOA Mode,
	dwt_modify32bitoffsetreg(SYS_CFG_ID, 0,
			~(SYS_CFG_PHR_MODE_BIT_MASK | SYS_CFG_PHR_6M8_BIT_MASK
					| SYS_CFG_CP_SPC_BIT_MASK | SYS_CFG_PDOA_MODE_BIT_MASK
					| SYS_CFG_CP_SDC_BIT_MASK),
			((uint32_t) config->pdoaMode) << SYS_CFG_PDOA_MODE_BIT_OFFSET
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	7b9b      	ldrb	r3, [r3, #14]
 8002772:	041a      	lsls	r2, r3, #16
					| ((uint16_t) config->stsMode & DWT_STS_CONFIG_MASK)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	7b1b      	ldrb	r3, [r3, #12]
							<< SYS_CFG_CP_SPC_BIT_OFFSET
 8002778:	031b      	lsls	r3, r3, #12
 800277a:	f403 4330 	and.w	r3, r3, #45056	@ 0xb000
					| ((uint16_t) config->stsMode & DWT_STS_CONFIG_MASK)
 800277e:	431a      	orrs	r2, r3
					| (SYS_CFG_PHR_6M8_BIT_MASK
							& ((uint32_t) config->phrRate
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	7a1b      	ldrb	r3, [r3, #8]
									<< SYS_CFG_PHR_6M8_BIT_OFFSET)) | mode);
 8002784:	015b      	lsls	r3, r3, #5
							& ((uint32_t) config->phrRate
 8002786:	f003 0320 	and.w	r3, r3, #32
					| (SYS_CFG_PHR_6M8_BIT_MASK
 800278a:	431a      	orrs	r2, r3
	dwt_modify32bitoffsetreg(SYS_CFG_ID, 0,
 800278c:	7ffb      	ldrb	r3, [r7, #31]
 800278e:	4313      	orrs	r3, r2
 8002790:	4a56      	ldr	r2, [pc, #344]	@ (80028ec <dwt_config2+0x264>)
 8002792:	2100      	movs	r1, #0
 8002794:	2010      	movs	r0, #16
 8002796:	f000 fbc1 	bl	8002f1c <dwt_modify32bitoffsetreg>

	if (scp) {
 800279a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d025      	beq.n	80027ee <dwt_config2+0x166>
		//configure OPS tables for SCP mode
		dwt_local_data->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS1; //configure correct OPS table is kicked on wakeup
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	8a1b      	ldrh	r3, [r3, #16]
 80027a6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80027aa:	b29a      	uxth	r2, r3
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	821a      	strh	r2, [r3, #16]
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK),
 80027b0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80027b4:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 80027b8:	2100      	movs	r1, #0
 80027ba:	484d      	ldr	r0, [pc, #308]	@ (80028f0 <dwt_config2+0x268>)
 80027bc:	f000 fbae 	bl	8002f1c <dwt_modify32bitoffsetreg>
		DWT_OPSET_SCP | OTP_CFG_OPS_KICK_BIT_MASK);

		dwt_write32bitoffsetreg(IP_CONFIG_LO_ID, 0, IP_CONFIG_LO_SCP); //Set this if Ipatov analysis is used in SCP mode
 80027c0:	f240 3206 	movw	r2, #774	@ 0x306
 80027c4:	2100      	movs	r1, #0
 80027c6:	484b      	ldr	r0, [pc, #300]	@ (80028f4 <dwt_config2+0x26c>)
 80027c8:	f000 fb55 	bl	8002e76 <dwt_write32bitoffsetreg>
		dwt_write32bitoffsetreg(IP_CONFIG_HI_ID, 0, IP_CONFIG_HI_SCP);
 80027cc:	2200      	movs	r2, #0
 80027ce:	2100      	movs	r1, #0
 80027d0:	f04f 100e 	mov.w	r0, #917518	@ 0xe000e
 80027d4:	f000 fb4f 	bl	8002e76 <dwt_write32bitoffsetreg>

		dwt_write32bitoffsetreg(STS_CONFIG_LO_ID, 0, STS_CONFIG_LO_SCP);
 80027d8:	4a47      	ldr	r2, [pc, #284]	@ (80028f8 <dwt_config2+0x270>)
 80027da:	2100      	movs	r1, #0
 80027dc:	4847      	ldr	r0, [pc, #284]	@ (80028fc <dwt_config2+0x274>)
 80027de:	f000 fb4a 	bl	8002e76 <dwt_write32bitoffsetreg>
		dwt_write8bitoffsetreg(STS_CONFIG_HI_ID, 0, STS_CONFIG_HI_SCP);
 80027e2:	227d      	movs	r2, #125	@ 0x7d
 80027e4:	2100      	movs	r1, #0
 80027e6:	4846      	ldr	r0, [pc, #280]	@ (8002900 <dwt_config2+0x278>)
 80027e8:	f000 fb86 	bl	8002ef8 <dwt_write8bitoffsetreg>
 80027ec:	e051      	b.n	8002892 <dwt_config2+0x20a>
	} else //
	{
		uint16_t sts_mnth;
		if (config->stsMode != DWT_STS_MODE_OFF) {
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	7b1b      	ldrb	r3, [r3, #12]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d032      	beq.n	800285c <dwt_config2+0x1d4>

			//configure CIA STS lower bound
			if ((config->pdoaMode == DWT_PDOA_M1)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	7b9b      	ldrb	r3, [r3, #14]
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d003      	beq.n	8002806 <dwt_config2+0x17e>
					|| (config->pdoaMode == DWT_PDOA_M0)) {
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	7b9b      	ldrb	r3, [r3, #14]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d10e      	bne.n	8002824 <dwt_config2+0x19c>
				//In PDOA mode 1, number of accumulated symbols is the whole length of the STS
				sts_mnth = get_sts_mnth(
						sts_length_factors[(uint8_t) (config->stsLength)],
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	7b5b      	ldrb	r3, [r3, #13]
				sts_mnth = get_sts_mnth(
 800280a:	005b      	lsls	r3, r3, #1
 800280c:	3330      	adds	r3, #48	@ 0x30
 800280e:	443b      	add	r3, r7
 8002810:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8002814:	2203      	movs	r2, #3
 8002816:	2110      	movs	r1, #16
 8002818:	4618      	mov	r0, r3
 800281a:	f000 fd21 	bl	8003260 <get_sts_mnth>
 800281e:	4603      	mov	r3, r0
 8002820:	847b      	strh	r3, [r7, #34]	@ 0x22
 8002822:	e00d      	b.n	8002840 <dwt_config2+0x1b8>
						CIA_MANUALLOWERBOUND_TH_64, 3);
			} else {
				//In PDOA mode 3 number of accumulated symbols is half of the length of STS symbols
				sts_mnth = get_sts_mnth(
						sts_length_factors[(uint8_t) (config->stsLength)],
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	7b5b      	ldrb	r3, [r3, #13]
				sts_mnth = get_sts_mnth(
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	3330      	adds	r3, #48	@ 0x30
 800282c:	443b      	add	r3, r7
 800282e:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8002832:	2204      	movs	r2, #4
 8002834:	2110      	movs	r1, #16
 8002836:	4618      	mov	r0, r3
 8002838:	f000 fd12 	bl	8003260 <get_sts_mnth>
 800283c:	4603      	mov	r3, r0
 800283e:	847b      	strh	r3, [r7, #34]	@ 0x22
						CIA_MANUALLOWERBOUND_TH_64, 4);
			}

			preamble_len += (sts_len) * 8;
 8002840:	8afb      	ldrh	r3, [r7, #22]
 8002842:	00db      	lsls	r3, r3, #3
 8002844:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002846:	4413      	add	r3, r2
 8002848:	627b      	str	r3, [r7, #36]	@ 0x24

			dwt_modify16bitoffsetreg(STS_CONFIG_LO_ID, 2,
 800284a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800284c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002850:	f64f 7280 	movw	r2, #65408	@ 0xff80
 8002854:	2102      	movs	r1, #2
 8002856:	4829      	ldr	r0, [pc, #164]	@ (80028fc <dwt_config2+0x274>)
 8002858:	f000 fb94 	bl	8002f84 <dwt_modify16bitoffsetreg>
					sts_mnth & 0x7F);

		}

		//configure OPS tables for non-SCP mode
		if (preamble_len >= 256) {
 800285c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800285e:	2bff      	cmp	r3, #255	@ 0xff
 8002860:	dd0f      	ble.n	8002882 <dwt_config2+0x1fa>
			dwt_local_data->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS0;
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	8a1b      	ldrh	r3, [r3, #16]
 8002866:	f043 0320 	orr.w	r3, r3, #32
 800286a:	b29a      	uxth	r2, r3
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	821a      	strh	r2, [r3, #16]
			dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK),
 8002870:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002874:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8002878:	2100      	movs	r1, #0
 800287a:	481d      	ldr	r0, [pc, #116]	@ (80028f0 <dwt_config2+0x268>)
 800287c:	f000 fb4e 	bl	8002f1c <dwt_modify32bitoffsetreg>
 8002880:	e007      	b.n	8002892 <dwt_config2+0x20a>
			DWT_OPSET_LONG | OTP_CFG_OPS_KICK_BIT_MASK);
		} else {
			dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK),
 8002882:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002886:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 800288a:	2100      	movs	r1, #0
 800288c:	4818      	ldr	r0, [pc, #96]	@ (80028f0 <dwt_config2+0x268>)
 800288e:	f000 fb45 	bl	8002f1c <dwt_modify32bitoffsetreg>
		}

	}

	dwt_modify8bitoffsetreg(DTUNE0_ID, 0,
			(uint8_t) ~DTUNE0_PRE_PAC_SYM_BIT_MASK, config->rxPAC);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	789b      	ldrb	r3, [r3, #2]
	dwt_modify8bitoffsetreg(DTUNE0_ID, 0,
 8002896:	22fc      	movs	r2, #252	@ 0xfc
 8002898:	2100      	movs	r1, #0
 800289a:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 800289e:	f000 fb9c 	bl	8002fda <dwt_modify8bitoffsetreg>

	dwt_write8bitoffsetreg(STS_CFG0_ID, 0, (uint8_t) (sts_len - 1)); /*Starts from 0 that is why -1*/
 80028a2:	8afb      	ldrh	r3, [r7, #22]
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	3b01      	subs	r3, #1
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	461a      	mov	r2, r3
 80028ac:	2100      	movs	r1, #0
 80028ae:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80028b2:	f000 fb21 	bl	8002ef8 <dwt_write8bitoffsetreg>

	if (config->txPreambLength == DWT_PLEN_72) {
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	785b      	ldrb	r3, [r3, #1]
 80028ba:	2b07      	cmp	r3, #7
 80028bc:	d103      	bne.n	80028c6 <dwt_config2+0x23e>
		dwt_setplenfine(8); //value 8 sets fine preamble length to 72 symbols - this is needed to set 72 length.
 80028be:	2008      	movs	r0, #8
 80028c0:	f000 feb6 	bl	8003630 <dwt_setplenfine>
 80028c4:	e002      	b.n	80028cc <dwt_config2+0x244>
	} else {
		dwt_setplenfine(0); //clear the setting in the FINE_PLEN register.
 80028c6:	2000      	movs	r0, #0
 80028c8:	f000 feb2 	bl	8003630 <dwt_setplenfine>
	}

	if ((config->stsMode & DWT_STS_MODE_ND) == DWT_STS_MODE_ND) {
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	7b1b      	ldrb	r3, [r3, #12]
 80028d0:	f003 0303 	and.w	r3, r3, #3
 80028d4:	2b03      	cmp	r3, #3
 80028d6:	d119      	bne.n	800290c <dwt_config2+0x284>
		//configure lower preamble detection threshold for no data STS mode
		dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_NO_DATA);
 80028d8:	4a0a      	ldr	r2, [pc, #40]	@ (8002904 <dwt_config2+0x27c>)
 80028da:	2100      	movs	r1, #0
 80028dc:	480a      	ldr	r0, [pc, #40]	@ (8002908 <dwt_config2+0x280>)
 80028de:	f000 faca 	bl	8002e76 <dwt_write32bitoffsetreg>
 80028e2:	e018      	b.n	8002916 <dwt_config2+0x28e>
 80028e4:	0800c7e0 	.word	0x0800c7e0
 80028e8:	3f666666 	.word	0x3f666666
 80028ec:	fffc4fcf 	.word	0xfffc4fcf
 80028f0:	000b0008 	.word	0x000b0008
 80028f4:	000e000c 	.word	0x000e000c
 80028f8:	000c5a0a 	.word	0x000c5a0a
 80028fc:	000e0012 	.word	0x000e0012
 8002900:	000e0016 	.word	0x000e0016
 8002904:	af5f35cc 	.word	0xaf5f35cc
 8002908:	0006000c 	.word	0x0006000c
	} else {
		//configure default preamble detection threshold for other modes
		dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_DEFAULT);
 800290c:	4a6f      	ldr	r2, [pc, #444]	@ (8002acc <dwt_config2+0x444>)
 800290e:	2100      	movs	r1, #0
 8002910:	486f      	ldr	r0, [pc, #444]	@ (8002ad0 <dwt_config2+0x448>)
 8002912:	f000 fab0 	bl	8002e76 <dwt_write32bitoffsetreg>
	}

	/////////////////////////////////////////////////////////////////////////
	//CHAN_CTRL
	temp = dwt_read32bitoffsetreg(CHAN_CTRL_ID, 0);
 8002916:	2100      	movs	r1, #0
 8002918:	486e      	ldr	r0, [pc, #440]	@ (8002ad4 <dwt_config2+0x44c>)
 800291a:	f000 fa5a 	bl	8002dd2 <dwt_read32bitoffsetreg>
 800291e:	62b8      	str	r0, [r7, #40]	@ 0x28
	temp &= (~(CHAN_CTRL_RX_PCODE_BIT_MASK | CHAN_CTRL_TX_PCODE_BIT_MASK
 8002920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002922:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8002926:	f023 031f 	bic.w	r3, r3, #31
 800292a:	62bb      	str	r3, [r7, #40]	@ 0x28
			| CHAN_CTRL_SFD_TYPE_BIT_MASK | CHAN_CTRL_RF_CHAN_BIT_MASK));

	if (channel == 9)
 800292c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002930:	2b09      	cmp	r3, #9
 8002932:	d103      	bne.n	800293c <dwt_config2+0x2b4>
		temp |= CHAN_CTRL_RF_CHAN_BIT_MASK;
 8002934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002936:	f043 0301 	orr.w	r3, r3, #1
 800293a:	62bb      	str	r3, [r7, #40]	@ 0x28

	temp |= (CHAN_CTRL_RX_PCODE_BIT_MASK
			& ((uint32_t) config->rxCode << CHAN_CTRL_RX_PCODE_BIT_OFFSET));
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	791b      	ldrb	r3, [r3, #4]
 8002940:	021b      	lsls	r3, r3, #8
 8002942:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
	temp |= (CHAN_CTRL_RX_PCODE_BIT_MASK
 8002946:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002948:	4313      	orrs	r3, r2
 800294a:	62bb      	str	r3, [r7, #40]	@ 0x28
	temp |= (CHAN_CTRL_TX_PCODE_BIT_MASK
			& ((uint32_t) config->txCode << CHAN_CTRL_TX_PCODE_BIT_OFFSET));
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	78db      	ldrb	r3, [r3, #3]
 8002950:	00db      	lsls	r3, r3, #3
 8002952:	b2db      	uxtb	r3, r3
	temp |= (CHAN_CTRL_TX_PCODE_BIT_MASK
 8002954:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002956:	4313      	orrs	r3, r2
 8002958:	62bb      	str	r3, [r7, #40]	@ 0x28
	temp |= (CHAN_CTRL_SFD_TYPE_BIT_MASK
			& ((uint32_t) config->sfdType << CHAN_CTRL_SFD_TYPE_BIT_OFFSET));
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	795b      	ldrb	r3, [r3, #5]
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	f003 0306 	and.w	r3, r3, #6
	temp |= (CHAN_CTRL_SFD_TYPE_BIT_MASK
 8002964:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002966:	4313      	orrs	r3, r2
 8002968:	62bb      	str	r3, [r7, #40]	@ 0x28

	dwt_write32bitoffsetreg(CHAN_CTRL_ID, 0, temp);
 800296a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800296c:	2100      	movs	r1, #0
 800296e:	4859      	ldr	r0, [pc, #356]	@ (8002ad4 <dwt_config2+0x44c>)
 8002970:	f000 fa81 	bl	8002e76 <dwt_write32bitoffsetreg>
	/////////////////////////////////////////////////////////////////////////
	//TX_FCTRL
	// Set up TX Preamble Size, PRF and Data Rate
	dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
			~(TX_FCTRL_TXBR_BIT_MASK | TX_FCTRL_TXPSR_BIT_MASK),
			((uint32_t) config->dataRate << TX_FCTRL_TXBR_BIT_OFFSET)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	799b      	ldrb	r3, [r3, #6]
 8002978:	029a      	lsls	r2, r3, #10
					| ((uint32_t) config->txPreambLength)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	785b      	ldrb	r3, [r3, #1]
							<< TX_FCTRL_TXPSR_BIT_OFFSET);
 800297e:	031b      	lsls	r3, r3, #12
	dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
 8002980:	4313      	orrs	r3, r2
 8002982:	f46f 4274 	mvn.w	r2, #62464	@ 0xf400
 8002986:	2100      	movs	r1, #0
 8002988:	2024      	movs	r0, #36	@ 0x24
 800298a:	f000 fac7 	bl	8002f1c <dwt_modify32bitoffsetreg>

	//DTUNE (SFD timeout)
	// Don't allow 0 - SFD timeout will always be enabled
	if (config->sfdTO == 0) {
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	895b      	ldrh	r3, [r3, #10]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d102      	bne.n	800299c <dwt_config2+0x314>
		config->sfdTO = DWT_SFDTOC_DEF;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2281      	movs	r2, #129	@ 0x81
 800299a:	815a      	strh	r2, [r3, #10]
	}
	dwt_write16bitoffsetreg(DTUNE0_ID, 2, config->sfdTO);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	895b      	ldrh	r3, [r3, #10]
 80029a0:	461a      	mov	r2, r3
 80029a2:	2102      	movs	r1, #2
 80029a4:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 80029a8:	f000 fa8b 	bl	8002ec2 <dwt_write16bitoffsetreg>

	///////////////////////
	// RF
	if (channel == 9) {
 80029ac:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80029b0:	2b09      	cmp	r3, #9
 80029b2:	d111      	bne.n	80029d8 <dwt_config2+0x350>
		// Setup TX analog for ch9
		dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH9);
 80029b4:	4a48      	ldr	r2, [pc, #288]	@ (8002ad8 <dwt_config2+0x450>)
 80029b6:	2100      	movs	r1, #0
 80029b8:	4848      	ldr	r0, [pc, #288]	@ (8002adc <dwt_config2+0x454>)
 80029ba:	f000 fa5c 	bl	8002e76 <dwt_write32bitoffsetreg>
		dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH9);
 80029be:	f640 723c 	movw	r2, #3900	@ 0xf3c
 80029c2:	2100      	movs	r1, #0
 80029c4:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 80029c8:	f000 fa7b 	bl	8002ec2 <dwt_write16bitoffsetreg>
		// Setup RX analog for ch9
		dwt_write32bitoffsetreg(RX_CTRL_HI_ID, 0, RF_RXCTRL_CH9);
 80029cc:	4a44      	ldr	r2, [pc, #272]	@ (8002ae0 <dwt_config2+0x458>)
 80029ce:	2100      	movs	r1, #0
 80029d0:	4844      	ldr	r0, [pc, #272]	@ (8002ae4 <dwt_config2+0x45c>)
 80029d2:	f000 fa50 	bl	8002e76 <dwt_write32bitoffsetreg>
 80029d6:	e00b      	b.n	80029f0 <dwt_config2+0x368>
	} else {
		// Setup TX analog for ch5
		dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH5);
 80029d8:	4a43      	ldr	r2, [pc, #268]	@ (8002ae8 <dwt_config2+0x460>)
 80029da:	2100      	movs	r1, #0
 80029dc:	483f      	ldr	r0, [pc, #252]	@ (8002adc <dwt_config2+0x454>)
 80029de:	f000 fa4a 	bl	8002e76 <dwt_write32bitoffsetreg>
		dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH5);
 80029e2:	f641 723c 	movw	r2, #7996	@ 0x1f3c
 80029e6:	2100      	movs	r1, #0
 80029e8:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 80029ec:	f000 fa69 	bl	8002ec2 <dwt_write16bitoffsetreg>
	}

	dwt_write8bitoffsetreg(LDO_RLOAD_ID, 1, LDO_RLOAD_VAL_B1);
 80029f0:	2214      	movs	r2, #20
 80029f2:	2101      	movs	r1, #1
 80029f4:	483d      	ldr	r0, [pc, #244]	@ (8002aec <dwt_config2+0x464>)
 80029f6:	f000 fa7f 	bl	8002ef8 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(TX_CTRL_LO_ID, 2, RF_TXCTRL_LO_B2);
 80029fa:	220e      	movs	r2, #14
 80029fc:	2102      	movs	r1, #2
 80029fe:	483c      	ldr	r0, [pc, #240]	@ (8002af0 <dwt_config2+0x468>)
 8002a00:	f000 fa7a 	bl	8002ef8 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(PLL_CAL_ID, 0, RF_PLL_CFG_LD); // Extend the lock delay
 8002a04:	2281      	movs	r2, #129	@ 0x81
 8002a06:	2100      	movs	r1, #0
 8002a08:	483a      	ldr	r0, [pc, #232]	@ (8002af4 <dwt_config2+0x46c>)
 8002a0a:	f000 fa75 	bl	8002ef8 <dwt_write8bitoffsetreg>

	//Verify PLL lock bit is cleared
	dwt_write8bitoffsetreg(SYS_STATUS_ID, 0, SYS_STATUS_CP_LOCK_BIT_MASK);
 8002a0e:	2202      	movs	r2, #2
 8002a10:	2100      	movs	r1, #0
 8002a12:	2044      	movs	r0, #68	@ 0x44
 8002a14:	f000 fa70 	bl	8002ef8 <dwt_write8bitoffsetreg>

	///////////////////////
	// auto cal the PLL and change to IDLE_PLL state
	dwt_setdwstate(DWT_DW_IDLE);
 8002a18:	2001      	movs	r0, #1
 8002a1a:	f000 fb47 	bl	80030ac <dwt_setdwstate>

	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PLL; cnt++) {
 8002a1e:	2301      	movs	r3, #1
 8002a20:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002a24:	2300      	movs	r3, #0
 8002a26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002a2a:	e014      	b.n	8002a56 <dwt_config2+0x3ce>
		//deca_usleep(DELAY_20uUSec);
		HAL_Delay(1);
 8002a2c:	2001      	movs	r0, #1
 8002a2e:	f001 fc7d 	bl	800432c <HAL_Delay>
		if ((dwt_read8bitoffsetreg(SYS_STATUS_ID, 0)
 8002a32:	2100      	movs	r1, #0
 8002a34:	2044      	movs	r0, #68	@ 0x44
 8002a36:	f000 fa0c 	bl	8002e52 <dwt_read8bitoffsetreg>
 8002a3a:	4603      	mov	r3, r0
				& SYS_STATUS_CP_LOCK_BIT_MASK)) {    //PLL is locked
 8002a3c:	f003 0302 	and.w	r3, r3, #2
		if ((dwt_read8bitoffsetreg(SYS_STATUS_ID, 0)
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d003      	beq.n	8002a4c <dwt_config2+0x3c4>
			flag = 0;
 8002a44:	2300      	movs	r3, #0
 8002a46:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
			break;
 8002a4a:	e008      	b.n	8002a5e <dwt_config2+0x3d6>
	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PLL; cnt++) {
 8002a4c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002a50:	3301      	adds	r3, #1
 8002a52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002a56:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002a5a:	2b05      	cmp	r3, #5
 8002a5c:	d9e6      	bls.n	8002a2c <dwt_config2+0x3a4>
		}
	}

	if (flag) {
 8002a5e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d002      	beq.n	8002a6c <dwt_config2+0x3e4>
		return DWT_ERROR;
 8002a66:	f04f 33ff 	mov.w	r3, #4294967295
 8002a6a:	e02a      	b.n	8002ac2 <dwt_config2+0x43a>
	}

	if ((config->rxCode >= 9) && (config->rxCode <= 24)) //only enable DGC for PRF 64
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	791b      	ldrb	r3, [r3, #4]
 8002a70:	2b08      	cmp	r3, #8
 8002a72:	d91b      	bls.n	8002aac <dwt_config2+0x424>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	791b      	ldrb	r3, [r3, #4]
 8002a78:	2b18      	cmp	r3, #24
 8002a7a:	d817      	bhi.n	8002aac <dwt_config2+0x424>
			{
		//load RX LUTs
		/* If the OTP has DGC info programmed into it, do a manual kick from OTP. */
		if (dwt_local_data->dgc_otp_set == DWT_DGC_LOAD_FROM_OTP) {
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	7a5b      	ldrb	r3, [r3, #9]
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d105      	bne.n	8002a90 <dwt_config2+0x408>
			_dwt_kick_dgc_on_wakeup((int8_t) channel);
 8002a84:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f000 faeb 	bl	8003064 <_dwt_kick_dgc_on_wakeup>
 8002a8e:	e004      	b.n	8002a9a <dwt_config2+0x412>
		}
		/* Else we manually program hard-coded values into the DGC registers. */
		else {
			dwt_configmrxlut(channel);
 8002a90:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002a94:	4618      	mov	r0, r3
 8002a96:	f000 fc17 	bl	80032c8 <dwt_configmrxlut>
		}
		dwt_modify16bitoffsetreg(DGC_CFG_ID, 0x0,
 8002a9a:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 8002a9e:	f248 12ff 	movw	r2, #33279	@ 0x81ff
 8002aa2:	2100      	movs	r1, #0
 8002aa4:	4814      	ldr	r0, [pc, #80]	@ (8002af8 <dwt_config2+0x470>)
 8002aa6:	f000 fa6d 	bl	8002f84 <dwt_modify16bitoffsetreg>
			{
 8002aaa:	e005      	b.n	8002ab8 <dwt_config2+0x430>
				(uint16_t) ~DGC_CFG_THR_64_BIT_MASK,
				DWT_DGC_CFG << DGC_CFG_THR_64_BIT_OFFSET);
	} else {
		dwt_and8bitoffsetreg(DGC_CFG_ID, 0x0,
 8002aac:	2300      	movs	r3, #0
 8002aae:	22fe      	movs	r2, #254	@ 0xfe
 8002ab0:	2100      	movs	r1, #0
 8002ab2:	4811      	ldr	r0, [pc, #68]	@ (8002af8 <dwt_config2+0x470>)
 8002ab4:	f000 fa91 	bl	8002fda <dwt_modify8bitoffsetreg>
				(uint8_t)~DGC_CFG_RX_TUNE_EN_BIT_MASK);
	}

	///////////////////////
	// PGF
	error = dwt_pgf_cal(1); //if the RX calibration routine fails the device receiver performance will be severely affected, the application should reset and try again
 8002ab8:	2001      	movs	r0, #1
 8002aba:	f000 fc8d 	bl	80033d8 <dwt_pgf_cal>
 8002abe:	61b8      	str	r0, [r7, #24]

	return error;
 8002ac0:	69bb      	ldr	r3, [r7, #24]
} // end dwt_configure()
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3734      	adds	r7, #52	@ 0x34
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd90      	pop	{r4, r7, pc}
 8002aca:	bf00      	nop
 8002acc:	af5f584c 	.word	0xaf5f584c
 8002ad0:	0006000c 	.word	0x0006000c
 8002ad4:	00010014 	.word	0x00010014
 8002ad8:	1c010034 	.word	0x1c010034
 8002adc:	0007001c 	.word	0x0007001c
 8002ae0:	08b5a833 	.word	0x08b5a833
 8002ae4:	00070010 	.word	0x00070010
 8002ae8:	1c071134 	.word	0x1c071134
 8002aec:	00070050 	.word	0x00070050
 8002af0:	00070018 	.word	0x00070018
 8002af4:	00090008 	.word	0x00090008
 8002af8:	00030018 	.word	0x00030018

08002afc <dwt_otp_read>:
 *
 * output parameters
 *tx
 * returns the 32bit of read data
 */
uint32_t dwt_otp_read(uint16_t address) {
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	4603      	mov	r3, r0
 8002b04:	80fb      	strh	r3, [r7, #6]
	uint32_t ret_data = 0;
 8002b06:	2300      	movs	r3, #0
 8002b08:	60fb      	str	r3, [r7, #12]

	// Set manual access mode
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0001);
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	2100      	movs	r1, #0
 8002b0e:	480c      	ldr	r0, [pc, #48]	@ (8002b40 <dwt_otp_read+0x44>)
 8002b10:	f000 f9d7 	bl	8002ec2 <dwt_write16bitoffsetreg>
	// set the address
	dwt_write16bitoffsetreg(OTP_ADDR_ID, 0, address);
 8002b14:	88fb      	ldrh	r3, [r7, #6]
 8002b16:	461a      	mov	r2, r3
 8002b18:	2100      	movs	r1, #0
 8002b1a:	480a      	ldr	r0, [pc, #40]	@ (8002b44 <dwt_otp_read+0x48>)
 8002b1c:	f000 f9d1 	bl	8002ec2 <dwt_write16bitoffsetreg>
	// Assert the read strobe
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0002);
 8002b20:	2202      	movs	r2, #2
 8002b22:	2100      	movs	r1, #0
 8002b24:	4806      	ldr	r0, [pc, #24]	@ (8002b40 <dwt_otp_read+0x44>)
 8002b26:	f000 f9cc 	bl	8002ec2 <dwt_write16bitoffsetreg>
	// attempt a read from OTP address
	ret_data = dwt_read32bitoffsetreg(OTP_RDATA_ID, 0);
 8002b2a:	2100      	movs	r1, #0
 8002b2c:	4806      	ldr	r0, [pc, #24]	@ (8002b48 <dwt_otp_read+0x4c>)
 8002b2e:	f000 f950 	bl	8002dd2 <dwt_read32bitoffsetreg>
 8002b32:	60f8      	str	r0, [r7, #12]

	// Return the 32bit of read data
	return ret_data;
 8002b34:	68fb      	ldr	r3, [r7, #12]
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3710      	adds	r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	000b0008 	.word	0x000b0008
 8002b44:	000b0004 	.word	0x000b0004
 8002b48:	000b0010 	.word	0x000b0010

08002b4c <dwt_xfer3000>:
 *
 * no return value
 */
void dwt_xfer3000(const uint32_t regFileID, //0x0, 0x04-0x7F ; 0x10000, 0x10004, 0x10008-0x1007F; 0x20000 etc
		const uint16_t indx,     //sub-index, calculated from regFileID 0..0x7F,
		const uint16_t length, uint8_t *buffer, const spi_modes_e mode) {
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b088      	sub	sp, #32
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	60f8      	str	r0, [r7, #12]
 8002b54:	607b      	str	r3, [r7, #4]
 8002b56:	460b      	mov	r3, r1
 8002b58:	817b      	strh	r3, [r7, #10]
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	813b      	strh	r3, [r7, #8]
	 sprintf(str, "%x, %x\r\n", regFileID, indx);
	 uart_transmit(str, strlen(str));
	 Sleep(10);
	 */
	uint8_t header[2];           // Buffer to compose header in
	uint16_t cnt = 0;             // Counter for length of a header
 8002b5e:	2300      	movs	r3, #0
 8002b60:	83fb      	strh	r3, [r7, #30]

	uint16_t reg_file = 0x1F & ((regFileID + indx) >> 16);
 8002b62:	897a      	ldrh	r2, [r7, #10]
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	4413      	add	r3, r2
 8002b68:	0c1b      	lsrs	r3, r3, #16
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	f003 031f 	and.w	r3, r3, #31
 8002b70:	83bb      	strh	r3, [r7, #28]
	uint16_t reg_offset = 0x7F & (regFileID + indx);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	b29a      	uxth	r2, r3
 8002b76:	897b      	ldrh	r3, [r7, #10]
 8002b78:	4413      	add	r3, r2
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b80:	837b      	strh	r3, [r7, #26]

	assert(reg_file <= 0x1F);
 8002b82:	8bbb      	ldrh	r3, [r7, #28]
 8002b84:	2b1f      	cmp	r3, #31
 8002b86:	d906      	bls.n	8002b96 <dwt_xfer3000+0x4a>
 8002b88:	4b74      	ldr	r3, [pc, #464]	@ (8002d5c <dwt_xfer3000+0x210>)
 8002b8a:	4a75      	ldr	r2, [pc, #468]	@ (8002d60 <dwt_xfer3000+0x214>)
 8002b8c:	f240 11a7 	movw	r1, #423	@ 0x1a7
 8002b90:	4874      	ldr	r0, [pc, #464]	@ (8002d64 <dwt_xfer3000+0x218>)
 8002b92:	f008 fe57 	bl	800b844 <__assert_func>
	assert(reg_offset <= 0x7F);
 8002b96:	8b7b      	ldrh	r3, [r7, #26]
 8002b98:	2b7f      	cmp	r3, #127	@ 0x7f
 8002b9a:	d906      	bls.n	8002baa <dwt_xfer3000+0x5e>
 8002b9c:	4b72      	ldr	r3, [pc, #456]	@ (8002d68 <dwt_xfer3000+0x21c>)
 8002b9e:	4a70      	ldr	r2, [pc, #448]	@ (8002d60 <dwt_xfer3000+0x214>)
 8002ba0:	f44f 71d4 	mov.w	r1, #424	@ 0x1a8
 8002ba4:	486f      	ldr	r0, [pc, #444]	@ (8002d64 <dwt_xfer3000+0x218>)
 8002ba6:	f008 fe4d 	bl	800b844 <__assert_func>
	assert(length < 0x3100);
 8002baa:	893b      	ldrh	r3, [r7, #8]
 8002bac:	f5b3 5f44 	cmp.w	r3, #12544	@ 0x3100
 8002bb0:	d306      	bcc.n	8002bc0 <dwt_xfer3000+0x74>
 8002bb2:	4b6e      	ldr	r3, [pc, #440]	@ (8002d6c <dwt_xfer3000+0x220>)
 8002bb4:	4a6a      	ldr	r2, [pc, #424]	@ (8002d60 <dwt_xfer3000+0x214>)
 8002bb6:	f240 11a9 	movw	r1, #425	@ 0x1a9
 8002bba:	486a      	ldr	r0, [pc, #424]	@ (8002d64 <dwt_xfer3000+0x218>)
 8002bbc:	f008 fe42 	bl	800b844 <__assert_func>
	assert(
 8002bc0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002bc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002bc6:	d018      	beq.n	8002bfa <dwt_xfer3000+0xae>
 8002bc8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d015      	beq.n	8002bfa <dwt_xfer3000+0xae>
 8002bce:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002bd0:	f248 0201 	movw	r2, #32769	@ 0x8001
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d010      	beq.n	8002bfa <dwt_xfer3000+0xae>
 8002bd8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002bda:	f248 0202 	movw	r2, #32770	@ 0x8002
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d00b      	beq.n	8002bfa <dwt_xfer3000+0xae>
 8002be2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002be4:	f248 0203 	movw	r2, #32771	@ 0x8003
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d006      	beq.n	8002bfa <dwt_xfer3000+0xae>
 8002bec:	4b60      	ldr	r3, [pc, #384]	@ (8002d70 <dwt_xfer3000+0x224>)
 8002bee:	4a5c      	ldr	r2, [pc, #368]	@ (8002d60 <dwt_xfer3000+0x214>)
 8002bf0:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8002bf4:	485b      	ldr	r0, [pc, #364]	@ (8002d64 <dwt_xfer3000+0x218>)
 8002bf6:	f008 fe25 	bl	800b844 <__assert_func>
					|| mode == DW3000_SPI_AND_OR_16
					|| mode == DW3000_SPI_AND_OR_32);

	// Write message header selecting WRITE operation and addresses as appropriate
	uint16_t addr;
	addr = (uint16_t) ((reg_file << 9) | (reg_offset << 2));
 8002bfa:	8bbb      	ldrh	r3, [r7, #28]
 8002bfc:	025b      	lsls	r3, r3, #9
 8002bfe:	b21a      	sxth	r2, r3
 8002c00:	8b7b      	ldrh	r3, [r7, #26]
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	b21b      	sxth	r3, r3
 8002c06:	4313      	orrs	r3, r2
 8002c08:	b21b      	sxth	r3, r3
 8002c0a:	833b      	strh	r3, [r7, #24]

	header[0] = (uint8_t) ((mode | addr) >> 8); //  & 0xFF; //bit7 + addr[4:0] + sub_addr[6:6]
 8002c0c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002c0e:	8b3b      	ldrh	r3, [r7, #24]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	0a1b      	lsrs	r3, r3, #8
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	743b      	strb	r3, [r7, #16]
	header[1] = (uint8_t) (addr | (mode & 0x03)); // & 0xFF; //EAM: subaddr[5:0]+ R/W/AND_OR
 8002c1c:	8b3b      	ldrh	r3, [r7, #24]
 8002c1e:	b25a      	sxtb	r2, r3
 8002c20:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002c22:	b25b      	sxtb	r3, r3
 8002c24:	f003 0303 	and.w	r3, r3, #3
 8002c28:	b25b      	sxtb	r3, r3
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	b25b      	sxtb	r3, r3
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	747b      	strb	r3, [r7, #17]

	if (/*reg_offset == 0 && */length == 0) { /* Fast Access Commands (FAC)
 8002c32:	893b      	ldrh	r3, [r7, #8]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d115      	bne.n	8002c64 <dwt_xfer3000+0x118>
	 * only write operation is possible for this mode
	 * bit_7=one is W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=one: MODE of FastAccess
	 */
		assert(mode == DW3000_SPI_WR_BIT);
 8002c38:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002c3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c3e:	d006      	beq.n	8002c4e <dwt_xfer3000+0x102>
 8002c40:	4b4c      	ldr	r3, [pc, #304]	@ (8002d74 <dwt_xfer3000+0x228>)
 8002c42:	4a47      	ldr	r2, [pc, #284]	@ (8002d60 <dwt_xfer3000+0x214>)
 8002c44:	f240 11bb 	movw	r1, #443	@ 0x1bb
 8002c48:	4846      	ldr	r0, [pc, #280]	@ (8002d64 <dwt_xfer3000+0x218>)
 8002c4a:	f008 fdfb 	bl	800b844 <__assert_func>

		header[0] = (uint8_t) ((DW3000_SPI_WR_BIT >> 8) | (regFileID << 1)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	f063 037e 	orn	r3, r3, #126	@ 0x7e
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	743b      	strb	r3, [r7, #16]
				| DW3000_SPI_FAC);
		cnt = 1;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	83fb      	strh	r3, [r7, #30]
 8002c62:	e015      	b.n	8002c90 <dwt_xfer3000+0x144>
	} else if (reg_offset == 0 /*&& length > 0*/
 8002c64:	8b7b      	ldrh	r3, [r7, #26]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d10b      	bne.n	8002c82 <dwt_xfer3000+0x136>
			&& (mode == DW3000_SPI_WR_BIT || mode == DW3000_SPI_RD_BIT)) { /* Fast Access Commands with Read/Write support (FACRW)
 8002c6a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002c6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c70:	d002      	beq.n	8002c78 <dwt_xfer3000+0x12c>
 8002c72:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d104      	bne.n	8002c82 <dwt_xfer3000+0x136>
			 * bit_7 is R/W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=zero: MODE of FastAccess
			 */
		header[0] |= DW3000_SPI_FARW;
 8002c78:	7c3b      	ldrb	r3, [r7, #16]
 8002c7a:	743b      	strb	r3, [r7, #16]
		cnt = 1;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	83fb      	strh	r3, [r7, #30]
 8002c80:	e006      	b.n	8002c90 <dwt_xfer3000+0x144>
	} else { /* Extended Address Mode with Read/Write support (EAMRW)
	 * b[0] = bit_7 is R/W operation, bit_6 one = ExtendedAddressMode;
	 * b[1] = addr<<2 | (mode&0x3)
	 */
		header[0] |= DW3000_SPI_EAMRW;
 8002c82:	7c3b      	ldrb	r3, [r7, #16]
 8002c84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	743b      	strb	r3, [r7, #16]
		cnt = 2;
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	83fb      	strh	r3, [r7, #30]
	}

	switch (mode) {
 8002c90:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d026      	beq.n	8002ce4 <dwt_xfer3000+0x198>
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	db59      	blt.n	8002d4e <dwt_xfer3000+0x202>
 8002c9a:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8002c9e:	2b03      	cmp	r3, #3
 8002ca0:	d855      	bhi.n	8002d4e <dwt_xfer3000+0x202>
	case DW3000_SPI_AND_OR_8:
	case DW3000_SPI_AND_OR_16:
	case DW3000_SPI_AND_OR_32:
	case DW3000_SPI_WR_BIT: {
		uint8_t crc8 = 0;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	75fb      	strb	r3, [r7, #23]
		if (pdw3000local->spicrc != DWT_SPI_CRC_MODE_NO) {
 8002ca6:	4b34      	ldr	r3, [pc, #208]	@ (8002d78 <dwt_xfer3000+0x22c>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	7d1b      	ldrb	r3, [r3, #20]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d011      	beq.n	8002cd4 <dwt_xfer3000+0x188>
			//generate 8 bit CRC
			crc8 = dwt_generatecrc8(header, cnt, 0);
 8002cb0:	8bf9      	ldrh	r1, [r7, #30]
 8002cb2:	f107 0310 	add.w	r3, r7, #16
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f000 f9ad 	bl	8003018 <dwt_generatecrc8>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	75fb      	strb	r3, [r7, #23]
			crc8 = dwt_generatecrc8(buffer, length, crc8);
 8002cc2:	893b      	ldrh	r3, [r7, #8]
 8002cc4:	7dfa      	ldrb	r2, [r7, #23]
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f000 f9a5 	bl	8003018 <dwt_generatecrc8>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	75fb      	strb	r3, [r7, #23]
		} else {

			// Write it to the SPI
			write(cnt, header, length, buffer);
		}
		break;
 8002cd2:	e03e      	b.n	8002d52 <dwt_xfer3000+0x206>
			write(cnt, header, length, buffer);
 8002cd4:	893a      	ldrh	r2, [r7, #8]
 8002cd6:	f107 0110 	add.w	r1, r7, #16
 8002cda:	8bf8      	ldrh	r0, [r7, #30]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f001 f8f3 	bl	8003ec8 <write>
		break;
 8002ce2:	e036      	b.n	8002d52 <dwt_xfer3000+0x206>
	}
	case DW3000_SPI_RD_BIT: {
		read(cnt, header, length, buffer);
 8002ce4:	893a      	ldrh	r2, [r7, #8]
 8002ce6:	f107 0110 	add.w	r1, r7, #16
 8002cea:	8bf8      	ldrh	r0, [r7, #30]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f001 f94f 	bl	8003f90 <read>

		//check that the SPI read has correct CRC-8 byte
		//also don't do for SPICRC_CFG_ID register itself to prevent infinite recursion
		if ((pdw3000local->spicrc == DWT_SPI_CRC_MODE_WRRD)
 8002cf2:	4b21      	ldr	r3, [pc, #132]	@ (8002d78 <dwt_xfer3000+0x22c>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	7d1b      	ldrb	r3, [r3, #20]
 8002cf8:	2b02      	cmp	r3, #2
 8002cfa:	d129      	bne.n	8002d50 <dwt_xfer3000+0x204>
				&& (regFileID != SPICRC_CFG_ID)) {
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2b18      	cmp	r3, #24
 8002d00:	d026      	beq.n	8002d50 <dwt_xfer3000+0x204>
			uint8_t crc8, dwcrc8;
			//generate 8 bit CRC from the read data
			crc8 = dwt_generatecrc8(header, cnt, 0);
 8002d02:	8bf9      	ldrh	r1, [r7, #30]
 8002d04:	f107 0310 	add.w	r3, r7, #16
 8002d08:	2200      	movs	r2, #0
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f000 f984 	bl	8003018 <dwt_generatecrc8>
 8002d10:	4603      	mov	r3, r0
 8002d12:	75bb      	strb	r3, [r7, #22]
			crc8 = dwt_generatecrc8(buffer, length, crc8);
 8002d14:	893b      	ldrh	r3, [r7, #8]
 8002d16:	7dba      	ldrb	r2, [r7, #22]
 8002d18:	4619      	mov	r1, r3
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f000 f97c 	bl	8003018 <dwt_generatecrc8>
 8002d20:	4603      	mov	r3, r0
 8002d22:	75bb      	strb	r3, [r7, #22]

			//read the CRC that was generated in the DW3000 for the read transaction
			dwcrc8 = dwt_read8bitoffsetreg(SPICRC_CFG_ID, 0);
 8002d24:	2100      	movs	r1, #0
 8002d26:	2018      	movs	r0, #24
 8002d28:	f000 f893 	bl	8002e52 <dwt_read8bitoffsetreg>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	757b      	strb	r3, [r7, #21]

			//if the two CRC don't match report SPI read error
			//potential problem in callback if it will try to read/write SPI with CRC again.
			if (crc8 != dwcrc8) {
 8002d30:	7dba      	ldrb	r2, [r7, #22]
 8002d32:	7d7b      	ldrb	r3, [r7, #21]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d00b      	beq.n	8002d50 <dwt_xfer3000+0x204>
				if (pdw3000local->cbSPIRDErr != NULL)
 8002d38:	4b0f      	ldr	r3, [pc, #60]	@ (8002d78 <dwt_xfer3000+0x22c>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d006      	beq.n	8002d50 <dwt_xfer3000+0x204>
					pdw3000local->cbSPIRDErr();
 8002d42:	4b0d      	ldr	r3, [pc, #52]	@ (8002d78 <dwt_xfer3000+0x22c>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d48:	4798      	blx	r3
			}

		}
		break;
 8002d4a:	e001      	b.n	8002d50 <dwt_xfer3000+0x204>
 8002d4c:	e7ff      	b.n	8002d4e <dwt_xfer3000+0x202>
	}
	default:
		while (1)
 8002d4e:	e7fd      	b.n	8002d4c <dwt_xfer3000+0x200>
		break;
 8002d50:	bf00      	nop
			;
		break;
	}

} // end dwt_xfer3000()
 8002d52:	bf00      	nop
 8002d54:	3720      	adds	r7, #32
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	0800c7f0 	.word	0x0800c7f0
 8002d60:	0800c96c 	.word	0x0800c96c
 8002d64:	0800c804 	.word	0x0800c804
 8002d68:	0800c820 	.word	0x0800c820
 8002d6c:	0800c834 	.word	0x0800c834
 8002d70:	0800c844 	.word	0x0800c844
 8002d74:	0800c8dc 	.word	0x0800c8dc
 8002d78:	200000ac 	.word	0x200000ac

08002d7c <dwt_writetodevice>:
 *
 * no return value
 */
//static
void dwt_writetodevice(uint32_t regFileID, uint16_t index, uint16_t length,
		uint8_t *buffer) {
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b086      	sub	sp, #24
 8002d80:	af02      	add	r7, sp, #8
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	607b      	str	r3, [r7, #4]
 8002d86:	460b      	mov	r3, r1
 8002d88:	817b      	strh	r3, [r7, #10]
 8002d8a:	4613      	mov	r3, r2
 8002d8c:	813b      	strh	r3, [r7, #8]
	dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_WR_BIT);
 8002d8e:	893a      	ldrh	r2, [r7, #8]
 8002d90:	8979      	ldrh	r1, [r7, #10]
 8002d92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d96:	9300      	str	r3, [sp, #0]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	68f8      	ldr	r0, [r7, #12]
 8002d9c:	f7ff fed6 	bl	8002b4c <dwt_xfer3000>
}
 8002da0:	bf00      	nop
 8002da2:	3710      	adds	r7, #16
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <dwt_readfromdevice>:
 *
 * no return value
 */
//static
void dwt_readfromdevice(uint32_t regFileID, uint16_t index, uint16_t length,
		uint8_t *buffer) {
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af02      	add	r7, sp, #8
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	607b      	str	r3, [r7, #4]
 8002db2:	460b      	mov	r3, r1
 8002db4:	817b      	strh	r3, [r7, #10]
 8002db6:	4613      	mov	r3, r2
 8002db8:	813b      	strh	r3, [r7, #8]
	dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_RD_BIT);
 8002dba:	893a      	ldrh	r2, [r7, #8]
 8002dbc:	8979      	ldrh	r1, [r7, #10]
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	9300      	str	r3, [sp, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	68f8      	ldr	r0, [r7, #12]
 8002dc6:	f7ff fec1 	bl	8002b4c <dwt_xfer3000>
}
 8002dca:	bf00      	nop
 8002dcc:	3710      	adds	r7, #16
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <dwt_read32bitoffsetreg>:
 *
 * output parameters
 *
 * returns 32 bit register value
 */
uint32_t dwt_read32bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b086      	sub	sp, #24
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
 8002dda:	460b      	mov	r3, r1
 8002ddc:	807b      	strh	r3, [r7, #2]
	int j;
	uint32_t regval = 0;
 8002dde:	2300      	movs	r3, #0
 8002de0:	613b      	str	r3, [r7, #16]
	uint8_t buffer[4];

	dwt_readfromdevice(regFileID, regOffset, 4, buffer); // Read 4 bytes (32-bits) register into buffer
 8002de2:	f107 030c 	add.w	r3, r7, #12
 8002de6:	8879      	ldrh	r1, [r7, #2]
 8002de8:	2204      	movs	r2, #4
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f7ff ffdc 	bl	8002da8 <dwt_readfromdevice>

	for (j = 3; j >= 0; j--) {
 8002df0:	2303      	movs	r3, #3
 8002df2:	617b      	str	r3, [r7, #20]
 8002df4:	e00b      	b.n	8002e0e <dwt_read32bitoffsetreg+0x3c>
		regval = (regval << 8) + buffer[j];
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	021b      	lsls	r3, r3, #8
 8002dfa:	f107 010c 	add.w	r1, r7, #12
 8002dfe:	697a      	ldr	r2, [r7, #20]
 8002e00:	440a      	add	r2, r1
 8002e02:	7812      	ldrb	r2, [r2, #0]
 8002e04:	4413      	add	r3, r2
 8002e06:	613b      	str	r3, [r7, #16]
	for (j = 3; j >= 0; j--) {
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	3b01      	subs	r3, #1
 8002e0c:	617b      	str	r3, [r7, #20]
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	daf0      	bge.n	8002df6 <dwt_read32bitoffsetreg+0x24>
	}

	return (regval);
 8002e14:	693b      	ldr	r3, [r7, #16]

} // end dwt_read32bitoffsetreg()
 8002e16:	4618      	mov	r0, r3
 8002e18:	3718      	adds	r7, #24
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}

08002e1e <dwt_read16bitoffsetreg>:
 *
 * output parameters
 *
 * returns 16 bit register value
 */
uint16_t dwt_read16bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	b084      	sub	sp, #16
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
 8002e26:	460b      	mov	r3, r1
 8002e28:	807b      	strh	r3, [r7, #2]
	uint16_t regval = 0;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	81fb      	strh	r3, [r7, #14]
	uint8_t buffer[2];

	dwt_readfromdevice(regFileID, regOffset, 2, buffer); // Read 2 bytes (16-bits) register into buffer
 8002e2e:	f107 030c 	add.w	r3, r7, #12
 8002e32:	8879      	ldrh	r1, [r7, #2]
 8002e34:	2202      	movs	r2, #2
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f7ff ffb6 	bl	8002da8 <dwt_readfromdevice>

	regval = (uint16_t) ((uint16_t) buffer[1] << 8) + buffer[0];
 8002e3c:	7b7b      	ldrb	r3, [r7, #13]
 8002e3e:	021b      	lsls	r3, r3, #8
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	7b3a      	ldrb	r2, [r7, #12]
 8002e44:	4413      	add	r3, r2
 8002e46:	81fb      	strh	r3, [r7, #14]
	return regval;
 8002e48:	89fb      	ldrh	r3, [r7, #14]

} // end dwt_read16bitoffsetreg()
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3710      	adds	r7, #16
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}

08002e52 <dwt_read8bitoffsetreg>:
 *
 * output parameters
 *
 * returns 8-bit register value
 */
uint8_t dwt_read8bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 8002e52:	b580      	push	{r7, lr}
 8002e54:	b084      	sub	sp, #16
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	807b      	strh	r3, [r7, #2]
	uint8_t regval;

	dwt_readfromdevice(regFileID, regOffset, 1, &regval);
 8002e5e:	f107 030f 	add.w	r3, r7, #15
 8002e62:	8879      	ldrh	r1, [r7, #2]
 8002e64:	2201      	movs	r2, #1
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f7ff ff9e 	bl	8002da8 <dwt_readfromdevice>

	return regval;
 8002e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}

08002e76 <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(uint32_t regFileID, uint16_t regOffset,
		uint32_t regval) {
 8002e76:	b580      	push	{r7, lr}
 8002e78:	b086      	sub	sp, #24
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	60f8      	str	r0, [r7, #12]
 8002e7e:	460b      	mov	r3, r1
 8002e80:	607a      	str	r2, [r7, #4]
 8002e82:	817b      	strh	r3, [r7, #10]
	int j;
	uint8_t buffer[4];

	for (j = 0; j < 4; j++) {
 8002e84:	2300      	movs	r3, #0
 8002e86:	617b      	str	r3, [r7, #20]
 8002e88:	e00d      	b.n	8002ea6 <dwt_write32bitoffsetreg+0x30>
		buffer[j] = (uint8_t) regval;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	b2d9      	uxtb	r1, r3
 8002e8e:	f107 0210 	add.w	r2, r7, #16
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	4413      	add	r3, r2
 8002e96:	460a      	mov	r2, r1
 8002e98:	701a      	strb	r2, [r3, #0]
		regval >>= 8;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	0a1b      	lsrs	r3, r3, #8
 8002e9e:	607b      	str	r3, [r7, #4]
	for (j = 0; j < 4; j++) {
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	617b      	str	r3, [r7, #20]
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	2b03      	cmp	r3, #3
 8002eaa:	ddee      	ble.n	8002e8a <dwt_write32bitoffsetreg+0x14>
	}

	dwt_writetodevice(regFileID, regOffset, 4, buffer);
 8002eac:	f107 0310 	add.w	r3, r7, #16
 8002eb0:	8979      	ldrh	r1, [r7, #10]
 8002eb2:	2204      	movs	r2, #4
 8002eb4:	68f8      	ldr	r0, [r7, #12]
 8002eb6:	f7ff ff61 	bl	8002d7c <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 8002eba:	bf00      	nop
 8002ebc:	3718      	adds	r7, #24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(uint32_t regFileID, uint16_t regOffset,
		uint16_t regval) {
 8002ec2:	b580      	push	{r7, lr}
 8002ec4:	b084      	sub	sp, #16
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
 8002eca:	460b      	mov	r3, r1
 8002ecc:	807b      	strh	r3, [r7, #2]
 8002ece:	4613      	mov	r3, r2
 8002ed0:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[2];

	buffer[0] = (uint8_t) regval;
 8002ed2:	883b      	ldrh	r3, [r7, #0]
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	733b      	strb	r3, [r7, #12]
	buffer[1] = regval >> 8;
 8002ed8:	883b      	ldrh	r3, [r7, #0]
 8002eda:	0a1b      	lsrs	r3, r3, #8
 8002edc:	b29b      	uxth	r3, r3
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	737b      	strb	r3, [r7, #13]

	dwt_writetodevice(regFileID, regOffset, 2, buffer);
 8002ee2:	f107 030c 	add.w	r3, r7, #12
 8002ee6:	8879      	ldrh	r1, [r7, #2]
 8002ee8:	2202      	movs	r2, #2
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f7ff ff46 	bl	8002d7c <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 8002ef0:	bf00      	nop
 8002ef2:	3710      	adds	r7, #16
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(uint32_t regFileID, uint16_t regOffset,
		uint8_t regval) {
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	460b      	mov	r3, r1
 8002f02:	807b      	strh	r3, [r7, #2]
 8002f04:	4613      	mov	r3, r2
 8002f06:	707b      	strb	r3, [r7, #1]
	//uint8_t   buf[1];
	//buf[0] = regval;
	dwt_writetodevice(regFileID, regOffset, 1, &regval);
 8002f08:	1c7b      	adds	r3, r7, #1
 8002f0a:	8879      	ldrh	r1, [r7, #2]
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f7ff ff34 	bl	8002d7c <dwt_writetodevice>
}
 8002f14:	bf00      	nop
 8002f16:	3708      	adds	r7, #8
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <dwt_modify32bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify32bitoffsetreg(const uint32_t regFileID,
		const uint16_t regOffset, const uint32_t _and, const uint32_t _or) {
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b088      	sub	sp, #32
 8002f20:	af02      	add	r7, sp, #8
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	607a      	str	r2, [r7, #4]
 8002f26:	603b      	str	r3, [r7, #0]
 8002f28:	460b      	mov	r3, r1
 8002f2a:	817b      	strh	r3, [r7, #10]
	uint8_t buf[8];
	buf[0] = (uint8_t) _and;    //       &0xFF;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	b2db      	uxtb	r3, r3
 8002f30:	743b      	strb	r3, [r7, #16]
	buf[1] = (uint8_t) (_and >> 8);    //  &0xFF;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	0a1b      	lsrs	r3, r3, #8
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	747b      	strb	r3, [r7, #17]
	buf[2] = (uint8_t) (_and >> 16);    // &0xFF;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	0c1b      	lsrs	r3, r3, #16
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	74bb      	strb	r3, [r7, #18]
	buf[3] = (uint8_t) (_and >> 24);    // &0xFF;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	0e1b      	lsrs	r3, r3, #24
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	74fb      	strb	r3, [r7, #19]
	buf[4] = (uint8_t) _or;    //        &0xFF;
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	753b      	strb	r3, [r7, #20]
	buf[5] = (uint8_t) (_or >> 8);    //   &0xFF;
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	0a1b      	lsrs	r3, r3, #8
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	757b      	strb	r3, [r7, #21]
	buf[6] = (uint8_t) (_or >> 16);    //  &0xFF;
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	0c1b      	lsrs	r3, r3, #16
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	75bb      	strb	r3, [r7, #22]
	buf[7] = (uint8_t) (_or >> 24);    //  &0xFF;
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	0e1b      	lsrs	r3, r3, #24
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	75fb      	strb	r3, [r7, #23]
	dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_32);
 8002f68:	f107 0310 	add.w	r3, r7, #16
 8002f6c:	8979      	ldrh	r1, [r7, #10]
 8002f6e:	f248 0203 	movw	r2, #32771	@ 0x8003
 8002f72:	9200      	str	r2, [sp, #0]
 8002f74:	2208      	movs	r2, #8
 8002f76:	68f8      	ldr	r0, [r7, #12]
 8002f78:	f7ff fde8 	bl	8002b4c <dwt_xfer3000>
}
 8002f7c:	bf00      	nop
 8002f7e:	3718      	adds	r7, #24
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <dwt_modify16bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify16bitoffsetreg(const uint32_t regFileID,
		const uint16_t regOffset, const uint16_t _and, const uint16_t _or) {
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b088      	sub	sp, #32
 8002f88:	af02      	add	r7, sp, #8
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	4608      	mov	r0, r1
 8002f8e:	4611      	mov	r1, r2
 8002f90:	461a      	mov	r2, r3
 8002f92:	4603      	mov	r3, r0
 8002f94:	817b      	strh	r3, [r7, #10]
 8002f96:	460b      	mov	r3, r1
 8002f98:	813b      	strh	r3, [r7, #8]
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	80fb      	strh	r3, [r7, #6]
	uint8_t buf[4];
	buf[0] = (uint8_t) _and;    //       &0xFF;
 8002f9e:	893b      	ldrh	r3, [r7, #8]
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	753b      	strb	r3, [r7, #20]
	buf[1] = (uint8_t) (_and >> 8);    //  &0xFF;
 8002fa4:	893b      	ldrh	r3, [r7, #8]
 8002fa6:	0a1b      	lsrs	r3, r3, #8
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	757b      	strb	r3, [r7, #21]
	buf[2] = (uint8_t) _or;    //        &0xFF;
 8002fae:	88fb      	ldrh	r3, [r7, #6]
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	75bb      	strb	r3, [r7, #22]
	buf[3] = (uint8_t) (_or >> 8);    //   &0xFF;
 8002fb4:	88fb      	ldrh	r3, [r7, #6]
 8002fb6:	0a1b      	lsrs	r3, r3, #8
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	75fb      	strb	r3, [r7, #23]
	dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_16);
 8002fbe:	f107 0314 	add.w	r3, r7, #20
 8002fc2:	8979      	ldrh	r1, [r7, #10]
 8002fc4:	f248 0202 	movw	r2, #32770	@ 0x8002
 8002fc8:	9200      	str	r2, [sp, #0]
 8002fca:	2204      	movs	r2, #4
 8002fcc:	68f8      	ldr	r0, [r7, #12]
 8002fce:	f7ff fdbd 	bl	8002b4c <dwt_xfer3000>
}
 8002fd2:	bf00      	nop
 8002fd4:	3718      	adds	r7, #24
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}

08002fda <dwt_modify8bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify8bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset,
		const uint8_t _and, const uint8_t _or) {
 8002fda:	b580      	push	{r7, lr}
 8002fdc:	b086      	sub	sp, #24
 8002fde:	af02      	add	r7, sp, #8
 8002fe0:	6078      	str	r0, [r7, #4]
 8002fe2:	4608      	mov	r0, r1
 8002fe4:	4611      	mov	r1, r2
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	4603      	mov	r3, r0
 8002fea:	807b      	strh	r3, [r7, #2]
 8002fec:	460b      	mov	r3, r1
 8002fee:	707b      	strb	r3, [r7, #1]
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	703b      	strb	r3, [r7, #0]
	uint8_t buf[2];
	buf[0] = _and;
 8002ff4:	787b      	ldrb	r3, [r7, #1]
 8002ff6:	733b      	strb	r3, [r7, #12]
	buf[1] = _or;
 8002ff8:	783b      	ldrb	r3, [r7, #0]
 8002ffa:	737b      	strb	r3, [r7, #13]
	dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_8);
 8002ffc:	f107 030c 	add.w	r3, r7, #12
 8003000:	8879      	ldrh	r1, [r7, #2]
 8003002:	f248 0201 	movw	r2, #32769	@ 0x8001
 8003006:	9200      	str	r2, [sp, #0]
 8003008:	2202      	movs	r2, #2
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f7ff fd9e 	bl	8002b4c <dwt_xfer3000>
}
 8003010:	bf00      	nop
 8003012:	3710      	adds	r7, #16
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}

08003018 <dwt_generatecrc8>:
 * output parameters
 *
 * returns 8-bit calculate CRC value
 */
uint8_t dwt_generatecrc8(const uint8_t *byteArray, int len,
		uint8_t crcRemainderInit) {
 8003018:	b480      	push	{r7}
 800301a:	b087      	sub	sp, #28
 800301c:	af00      	add	r7, sp, #0
 800301e:	60f8      	str	r0, [r7, #12]
 8003020:	60b9      	str	r1, [r7, #8]
 8003022:	4613      	mov	r3, r2
 8003024:	71fb      	strb	r3, [r7, #7]
	int byte;

	/*
	 * Divide the message by the polynomial, a byte at a time.
	 */
	for (byte = 0; byte < len; ++byte) {
 8003026:	2300      	movs	r3, #0
 8003028:	617b      	str	r3, [r7, #20]
 800302a:	e00d      	b.n	8003048 <dwt_generatecrc8+0x30>
		data = byteArray[byte] ^ crcRemainderInit;
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	4413      	add	r3, r2
 8003032:	781a      	ldrb	r2, [r3, #0]
 8003034:	79fb      	ldrb	r3, [r7, #7]
 8003036:	4053      	eors	r3, r2
 8003038:	74fb      	strb	r3, [r7, #19]
		crcRemainderInit = crcTable[data];    // ^ (crcRemainderInit << 8);
 800303a:	7cfb      	ldrb	r3, [r7, #19]
 800303c:	4a08      	ldr	r2, [pc, #32]	@ (8003060 <dwt_generatecrc8+0x48>)
 800303e:	5cd3      	ldrb	r3, [r2, r3]
 8003040:	71fb      	strb	r3, [r7, #7]
	for (byte = 0; byte < len; ++byte) {
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	3301      	adds	r3, #1
 8003046:	617b      	str	r3, [r7, #20]
 8003048:	697a      	ldr	r2, [r7, #20]
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	429a      	cmp	r2, r3
 800304e:	dbed      	blt.n	800302c <dwt_generatecrc8+0x14>
	}

	/*
	 * The final remainder is the CRC.
	 */
	return (crcRemainderInit);
 8003050:	79fb      	ldrb	r3, [r7, #7]
}
 8003052:	4618      	mov	r0, r3
 8003054:	371c      	adds	r7, #28
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	200000b0 	.word	0x200000b0

08003064 <_dwt_kick_dgc_on_wakeup>:
 * output parameters
 *
 * no return value
 */

void _dwt_kick_dgc_on_wakeup(int8_t channel) {
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	4603      	mov	r3, r0
 800306c:	71fb      	strb	r3, [r7, #7]
	/* The DGC_SEL bit must be set to '0' for channel 5 and '1' for channel 9 */
	if (channel == 5) {
 800306e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003072:	2b05      	cmp	r3, #5
 8003074:	d107      	bne.n	8003086 <_dwt_kick_dgc_on_wakeup+0x22>
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 8003076:	2340      	movs	r3, #64	@ 0x40
 8003078:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 800307c:	2100      	movs	r1, #0
 800307e:	480a      	ldr	r0, [pc, #40]	@ (80030a8 <_dwt_kick_dgc_on_wakeup+0x44>)
 8003080:	f7ff ff4c 	bl	8002f1c <dwt_modify32bitoffsetreg>
	} else if (channel == 9) {
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
				(DWT_DGC_SEL_CH9 << OTP_CFG_DGC_SEL_BIT_OFFSET)
						| OTP_CFG_DGC_KICK_BIT_MASK);
	}
}
 8003084:	e00b      	b.n	800309e <_dwt_kick_dgc_on_wakeup+0x3a>
	} else if (channel == 9) {
 8003086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800308a:	2b09      	cmp	r3, #9
 800308c:	d107      	bne.n	800309e <_dwt_kick_dgc_on_wakeup+0x3a>
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 800308e:	f44f 5301 	mov.w	r3, #8256	@ 0x2040
 8003092:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 8003096:	2100      	movs	r1, #0
 8003098:	4803      	ldr	r0, [pc, #12]	@ (80030a8 <_dwt_kick_dgc_on_wakeup+0x44>)
 800309a:	f7ff ff3f 	bl	8002f1c <dwt_modify32bitoffsetreg>
}
 800309e:	bf00      	nop
 80030a0:	3708      	adds	r7, #8
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	000b0008 	.word	0x000b0008

080030ac <dwt_setdwstate>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setdwstate(int state) {
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
	if (state == DWT_DW_IDLE) // Set the auto INIT2IDLE bit so that DW3000 enters IDLE mode before switching clocks to system_PLL
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d109      	bne.n	80030ce <dwt_setdwstate+0x22>
	//NOTE: PLL should be configured prior to this, and the device should be in IDLE_RC (if the PLL does not lock device will remain in IDLE_RC)
	{
		//switch clock to auto - if coming here from INIT_RC the clock will be FOSC/4, need to switch to auto prior to setting auto INIT2IDLE bit
		dwt_force_clocks(FORCE_CLK_AUTO);
 80030ba:	2005      	movs	r0, #5
 80030bc:	f000 fc74 	bl	80039a8 <dwt_force_clocks>
		dwt_or8bitoffsetreg(SEQ_CTRL_ID, 0x01, SEQ_CTRL_AINIT2IDLE_BIT_MASK>>8);
 80030c0:	2301      	movs	r3, #1
 80030c2:	22ff      	movs	r2, #255	@ 0xff
 80030c4:	2101      	movs	r1, #1
 80030c6:	481b      	ldr	r0, [pc, #108]	@ (8003134 <dwt_setdwstate+0x88>)
 80030c8:	f7ff ff87 	bl	8002fda <dwt_modify8bitoffsetreg>
				(uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK,
				SEQ_CTRL_FORCE2INIT_BIT_MASK);
		dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2,
				(uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
	}
}
 80030cc:	e02e      	b.n	800312c <dwt_setdwstate+0x80>
	} else if (state == DWT_DW_IDLE_RC) //Change state to IDLE_RC and clear auto INIT2IDLE bit
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	d117      	bne.n	8003104 <dwt_setdwstate+0x58>
		dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSC);
 80030d4:	2303      	movs	r3, #3
 80030d6:	22ff      	movs	r2, #255	@ 0xff
 80030d8:	2100      	movs	r1, #0
 80030da:	4817      	ldr	r0, [pc, #92]	@ (8003138 <dwt_setdwstate+0x8c>)
 80030dc:	f7ff ff7d 	bl	8002fda <dwt_modify8bitoffsetreg>
		dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0,
 80030e0:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80030e4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80030e8:	2100      	movs	r1, #0
 80030ea:	4812      	ldr	r0, [pc, #72]	@ (8003134 <dwt_setdwstate+0x88>)
 80030ec:	f7ff ff16 	bl	8002f1c <dwt_modify32bitoffsetreg>
		dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2,
 80030f0:	2300      	movs	r3, #0
 80030f2:	227f      	movs	r2, #127	@ 0x7f
 80030f4:	2102      	movs	r1, #2
 80030f6:	480f      	ldr	r0, [pc, #60]	@ (8003134 <dwt_setdwstate+0x88>)
 80030f8:	f7ff ff6f 	bl	8002fda <dwt_modify8bitoffsetreg>
		dwt_force_clocks(FORCE_CLK_AUTO);
 80030fc:	2005      	movs	r0, #5
 80030fe:	f000 fc53 	bl	80039a8 <dwt_force_clocks>
}
 8003102:	e013      	b.n	800312c <dwt_setdwstate+0x80>
		dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSCDIV4);
 8003104:	2301      	movs	r3, #1
 8003106:	22ff      	movs	r2, #255	@ 0xff
 8003108:	2100      	movs	r1, #0
 800310a:	480b      	ldr	r0, [pc, #44]	@ (8003138 <dwt_setdwstate+0x8c>)
 800310c:	f7ff ff65 	bl	8002fda <dwt_modify8bitoffsetreg>
		dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0,
 8003110:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8003114:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003118:	2100      	movs	r1, #0
 800311a:	4806      	ldr	r0, [pc, #24]	@ (8003134 <dwt_setdwstate+0x88>)
 800311c:	f7ff fefe 	bl	8002f1c <dwt_modify32bitoffsetreg>
		dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2,
 8003120:	2300      	movs	r3, #0
 8003122:	227f      	movs	r2, #127	@ 0x7f
 8003124:	2102      	movs	r1, #2
 8003126:	4803      	ldr	r0, [pc, #12]	@ (8003134 <dwt_setdwstate+0x88>)
 8003128:	f7ff ff57 	bl	8002fda <dwt_modify8bitoffsetreg>
}
 800312c:	bf00      	nop
 800312e:	3708      	adds	r7, #8
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	00110008 	.word	0x00110008
 8003138:	00110004 	.word	0x00110004

0800313c <dwt_setfinegraintxseq>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setfinegraintxseq(int enable) {
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
	if (enable) {
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d005      	beq.n	8003156 <dwt_setfinegraintxseq+0x1a>
		dwt_write32bitoffsetreg(PWR_UP_TIMES_LO_ID, 2, PMSC_TXFINESEQ_ENABLE);
 800314a:	4a07      	ldr	r2, [pc, #28]	@ (8003168 <dwt_setfinegraintxseq+0x2c>)
 800314c:	2102      	movs	r1, #2
 800314e:	4807      	ldr	r0, [pc, #28]	@ (800316c <dwt_setfinegraintxseq+0x30>)
 8003150:	f7ff fe91 	bl	8002e76 <dwt_write32bitoffsetreg>
	} else {
		dwt_write32bitoffsetreg(PWR_UP_TIMES_LO_ID, 2, PMSC_TXFINESEQ_DISABLE);
	}
}
 8003154:	e004      	b.n	8003160 <dwt_setfinegraintxseq+0x24>
		dwt_write32bitoffsetreg(PWR_UP_TIMES_LO_ID, 2, PMSC_TXFINESEQ_DISABLE);
 8003156:	4a06      	ldr	r2, [pc, #24]	@ (8003170 <dwt_setfinegraintxseq+0x34>)
 8003158:	2102      	movs	r1, #2
 800315a:	4804      	ldr	r0, [pc, #16]	@ (800316c <dwt_setfinegraintxseq+0x30>)
 800315c:	f7ff fe8b 	bl	8002e76 <dwt_write32bitoffsetreg>
}
 8003160:	bf00      	nop
 8003162:	3708      	adds	r7, #8
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}
 8003168:	04d28874 	.word	0x04d28874
 800316c:	00110010 	.word	0x00110010
 8003170:	00d20010 	.word	0x00d20010

08003174 <dwt_setlnapamode>:
 *                          : to disable LNA/PA set the bits to 0
 * output parameters
 *
 * no return value
 */
void dwt_setlnapamode(int lna_pa) {
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
	uint32_t gpio_mode = dwt_read32bitreg(GPIO_MODE_ID);
 800317c:	2100      	movs	r1, #0
 800317e:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 8003182:	f7ff fe26 	bl	8002dd2 <dwt_read32bitoffsetreg>
 8003186:	60f8      	str	r0, [r7, #12]
	gpio_mode &= (~(GPIO_MODE_MSGP0_MODE_BIT_MASK
 8003188:	68fa      	ldr	r2, [r7, #12]
 800318a:	4b14      	ldr	r3, [pc, #80]	@ (80031dc <dwt_setlnapamode+0x68>)
 800318c:	4013      	ands	r3, r2
 800318e:	60fb      	str	r3, [r7, #12]
			| GPIO_MODE_MSGP1_MODE_BIT_MASK | GPIO_MODE_MSGP4_MODE_BIT_MASK
			| GPIO_MODE_MSGP5_MODE_BIT_MASK | GPIO_MODE_MSGP6_MODE_BIT_MASK)); //clear GPIO 4, 5, 6, configuration
	if (lna_pa & DWT_LNA_ENABLE) {
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b00      	cmp	r3, #0
 8003198:	d003      	beq.n	80031a2 <dwt_setlnapamode+0x2e>
		gpio_mode |= GPIO_PIN6_EXTRX;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031a0:	60fb      	str	r3, [r7, #12]
	}
	if (lna_pa & DWT_PA_ENABLE) {
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f003 0302 	and.w	r3, r3, #2
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d003      	beq.n	80031b4 <dwt_setlnapamode+0x40>
		gpio_mode |= (GPIO_PIN4_EXTDA | GPIO_PIN5_EXTTX);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f443 4310 	orr.w	r3, r3, #36864	@ 0x9000
 80031b2:	60fb      	str	r3, [r7, #12]
	}
	if (lna_pa & DWT_TXRX_EN) {
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f003 0304 	and.w	r3, r3, #4
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d003      	beq.n	80031c6 <dwt_setlnapamode+0x52>
		gpio_mode |= (GPIO_PIN0_EXTTXE | GPIO_PIN1_EXTRXE);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	f043 0312 	orr.w	r3, r3, #18
 80031c4:	60fb      	str	r3, [r7, #12]
	}

	dwt_write32bitreg(GPIO_MODE_ID, gpio_mode);
 80031c6:	68fa      	ldr	r2, [r7, #12]
 80031c8:	2100      	movs	r1, #0
 80031ca:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 80031ce:	f7ff fe52 	bl	8002e76 <dwt_write32bitoffsetreg>
}
 80031d2:	bf00      	nop
 80031d4:	3710      	adds	r7, #16
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	ffe00fc0 	.word	0xffe00fc0

080031e0 <dwt_readdevid>:
 *
 * output parameters
 *
 * returns the read value which for DW3000 is 0xDECA0312/0xDECA0302
 */
uint32_t dwt_readdevid(void) {
 80031e0:	b580      	push	{r7, lr}
 80031e2:	af00      	add	r7, sp, #0
	return dwt_read32bitoffsetreg(DEV_ID_ID, 0);
 80031e4:	2100      	movs	r1, #0
 80031e6:	2000      	movs	r0, #0
 80031e8:	f7ff fdf3 	bl	8002dd2 <dwt_read32bitoffsetreg>
 80031ec:	4603      	mov	r3, r0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	bd80      	pop	{r7, pc}
	...

080031f4 <dwt_configuretxrf>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_configuretxrf(dwt_txconfig_t *config) {
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
	if (config->PGcount == 0) {
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	891b      	ldrh	r3, [r3, #8]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d107      	bne.n	8003214 <dwt_configuretxrf+0x20>
		// Configure RF TX PG_DELAY
		dwt_write8bitoffsetreg(TX_CTRL_HI_ID, 0, config->PGdly);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	781b      	ldrb	r3, [r3, #0]
 8003208:	461a      	mov	r2, r3
 800320a:	2100      	movs	r1, #0
 800320c:	4811      	ldr	r0, [pc, #68]	@ (8003254 <dwt_configuretxrf+0x60>)
 800320e:	f7ff fe73 	bl	8002ef8 <dwt_write8bitoffsetreg>
 8003212:	e013      	b.n	800323c <dwt_configuretxrf+0x48>
	} else {
		uint8_t channel = 5;
 8003214:	2305      	movs	r3, #5
 8003216:	73fb      	strb	r3, [r7, #15]
		if (dwt_read8bitoffsetreg(CHAN_CTRL_ID, 0) & 0x1) {
 8003218:	2100      	movs	r1, #0
 800321a:	480f      	ldr	r0, [pc, #60]	@ (8003258 <dwt_configuretxrf+0x64>)
 800321c:	f7ff fe19 	bl	8002e52 <dwt_read8bitoffsetreg>
 8003220:	4603      	mov	r3, r0
 8003222:	f003 0301 	and.w	r3, r3, #1
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <dwt_configuretxrf+0x3a>
			channel = 9;
 800322a:	2309      	movs	r3, #9
 800322c:	73fb      	strb	r3, [r7, #15]
		}
		dwt_calcbandwidthadj(config->PGcount, channel);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	891b      	ldrh	r3, [r3, #8]
 8003232:	7bfa      	ldrb	r2, [r7, #15]
 8003234:	4611      	mov	r1, r2
 8003236:	4618      	mov	r0, r3
 8003238:	f000 fe00 	bl	8003e3c <dwt_calcbandwidthadj>
	}

	// Configure TX power
	dwt_write32bitreg(TX_POWER_ID, config->power);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	461a      	mov	r2, r3
 8003242:	2100      	movs	r1, #0
 8003244:	4805      	ldr	r0, [pc, #20]	@ (800325c <dwt_configuretxrf+0x68>)
 8003246:	f7ff fe16 	bl	8002e76 <dwt_write32bitoffsetreg>
}
 800324a:	bf00      	nop
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	0007001c 	.word	0x0007001c
 8003258:	00010014 	.word	0x00010014
 800325c:	0001000c 	.word	0x0001000c

08003260 <get_sts_mnth>:
 */
void dwt_configurestsloadiv(void) {
	dwt_or8bitoffsetreg(STS_CTRL_ID, 0, STS_CTRL_LOAD_IV_BIT_MASK);
}

uint16_t get_sts_mnth(uint16_t cipher, uint8_t threshold, uint8_t shift_val) {
 8003260:	b480      	push	{r7}
 8003262:	b085      	sub	sp, #20
 8003264:	af00      	add	r7, sp, #0
 8003266:	4603      	mov	r3, r0
 8003268:	80fb      	strh	r3, [r7, #6]
 800326a:	460b      	mov	r3, r1
 800326c:	717b      	strb	r3, [r7, #5]
 800326e:	4613      	mov	r3, r2
 8003270:	713b      	strb	r3, [r7, #4]
	uint32_t value;
	uint16_t mod_val;

	value = cipher * (uint32_t) threshold;
 8003272:	88fb      	ldrh	r3, [r7, #6]
 8003274:	797a      	ldrb	r2, [r7, #5]
 8003276:	fb02 f303 	mul.w	r3, r2, r3
 800327a:	60fb      	str	r3, [r7, #12]
	if (shift_val == 3) {
 800327c:	793b      	ldrb	r3, [r7, #4]
 800327e:	2b03      	cmp	r3, #3
 8003280:	d107      	bne.n	8003292 <get_sts_mnth+0x32>
		value *= SQRT_FACTOR; //Factor to sqrt(2)
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	22b5      	movs	r2, #181	@ 0xb5
 8003286:	fb02 f303 	mul.w	r3, r2, r3
 800328a:	60fb      	str	r3, [r7, #12]
		value >>= SQRT_SHIFT_VAL;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	09db      	lsrs	r3, r3, #7
 8003290:	60fb      	str	r3, [r7, #12]
	}

	mod_val = value % MOD_VALUE + HALF_MOD;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	b29b      	uxth	r3, r3
 8003296:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800329a:	b29b      	uxth	r3, r3
 800329c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80032a0:	817b      	strh	r3, [r7, #10]
	value >>= SHIFT_VALUE;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	0adb      	lsrs	r3, r3, #11
 80032a6:	60fb      	str	r3, [r7, #12]
	/* Check if modulo greater than MOD_VALUE, if yes add 1 */
	if (mod_val >= MOD_VALUE)
 80032a8:	897b      	ldrh	r3, [r7, #10]
 80032aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80032ae:	d302      	bcc.n	80032b6 <get_sts_mnth+0x56>
		value += 1;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	3301      	adds	r3, #1
 80032b4:	60fb      	str	r3, [r7, #12]

	return (uint16_t) value;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	b29b      	uxth	r3, r3
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3714      	adds	r7, #20
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
	...

080032c8 <dwt_configmrxlut>:
 * input parameters
 * @param[in] channel - Channel that the device will be transmitting/receiving on.
 *
 * no return value
 */
void dwt_configmrxlut(int channel) {
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b08a      	sub	sp, #40	@ 0x28
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
	uint32_t lut0, lut1, lut2, lut3, lut4, lut5, lut6 = 0;
 80032d0:	2300      	movs	r3, #0
 80032d2:	60fb      	str	r3, [r7, #12]

	if (channel == 5) {
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2b05      	cmp	r3, #5
 80032d8:	d10e      	bne.n	80032f8 <dwt_configmrxlut+0x30>
		lut0 = (uint32_t) CH5_DGC_LUT_0;
 80032da:	4b27      	ldr	r3, [pc, #156]	@ (8003378 <dwt_configmrxlut+0xb0>)
 80032dc:	627b      	str	r3, [r7, #36]	@ 0x24
		lut1 = (uint32_t) CH5_DGC_LUT_1;
 80032de:	4b27      	ldr	r3, [pc, #156]	@ (800337c <dwt_configmrxlut+0xb4>)
 80032e0:	623b      	str	r3, [r7, #32]
		lut2 = (uint32_t) CH5_DGC_LUT_2;
 80032e2:	4b27      	ldr	r3, [pc, #156]	@ (8003380 <dwt_configmrxlut+0xb8>)
 80032e4:	61fb      	str	r3, [r7, #28]
		lut3 = (uint32_t) CH5_DGC_LUT_3;
 80032e6:	4b27      	ldr	r3, [pc, #156]	@ (8003384 <dwt_configmrxlut+0xbc>)
 80032e8:	61bb      	str	r3, [r7, #24]
		lut4 = (uint32_t) CH5_DGC_LUT_4;
 80032ea:	4b27      	ldr	r3, [pc, #156]	@ (8003388 <dwt_configmrxlut+0xc0>)
 80032ec:	617b      	str	r3, [r7, #20]
		lut5 = (uint32_t) CH5_DGC_LUT_5;
 80032ee:	4b27      	ldr	r3, [pc, #156]	@ (800338c <dwt_configmrxlut+0xc4>)
 80032f0:	613b      	str	r3, [r7, #16]
		lut6 = (uint32_t) CH5_DGC_LUT_6;
 80032f2:	4b27      	ldr	r3, [pc, #156]	@ (8003390 <dwt_configmrxlut+0xc8>)
 80032f4:	60fb      	str	r3, [r7, #12]
 80032f6:	e00d      	b.n	8003314 <dwt_configmrxlut+0x4c>
	} else {
		lut0 = (uint32_t) CH9_DGC_LUT_0;
 80032f8:	4b26      	ldr	r3, [pc, #152]	@ (8003394 <dwt_configmrxlut+0xcc>)
 80032fa:	627b      	str	r3, [r7, #36]	@ 0x24
		lut1 = (uint32_t) CH9_DGC_LUT_1;
 80032fc:	4b26      	ldr	r3, [pc, #152]	@ (8003398 <dwt_configmrxlut+0xd0>)
 80032fe:	623b      	str	r3, [r7, #32]
		lut2 = (uint32_t) CH9_DGC_LUT_2;
 8003300:	4b26      	ldr	r3, [pc, #152]	@ (800339c <dwt_configmrxlut+0xd4>)
 8003302:	61fb      	str	r3, [r7, #28]
		lut3 = (uint32_t) CH9_DGC_LUT_3;
 8003304:	4b26      	ldr	r3, [pc, #152]	@ (80033a0 <dwt_configmrxlut+0xd8>)
 8003306:	61bb      	str	r3, [r7, #24]
		lut4 = (uint32_t) CH9_DGC_LUT_4;
 8003308:	4b26      	ldr	r3, [pc, #152]	@ (80033a4 <dwt_configmrxlut+0xdc>)
 800330a:	617b      	str	r3, [r7, #20]
		lut5 = (uint32_t) CH9_DGC_LUT_5;
 800330c:	4b26      	ldr	r3, [pc, #152]	@ (80033a8 <dwt_configmrxlut+0xe0>)
 800330e:	613b      	str	r3, [r7, #16]
		lut6 = (uint32_t) CH9_DGC_LUT_6;
 8003310:	4b25      	ldr	r3, [pc, #148]	@ (80033a8 <dwt_configmrxlut+0xe0>)
 8003312:	60fb      	str	r3, [r7, #12]
	}
	dwt_write32bitoffsetreg(DGC_LUT_0_CFG_ID, 0x0, lut0);
 8003314:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003316:	2100      	movs	r1, #0
 8003318:	4824      	ldr	r0, [pc, #144]	@ (80033ac <dwt_configmrxlut+0xe4>)
 800331a:	f7ff fdac 	bl	8002e76 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_1_CFG_ID, 0x0, lut1);
 800331e:	6a3a      	ldr	r2, [r7, #32]
 8003320:	2100      	movs	r1, #0
 8003322:	4823      	ldr	r0, [pc, #140]	@ (80033b0 <dwt_configmrxlut+0xe8>)
 8003324:	f7ff fda7 	bl	8002e76 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_2_CFG_ID, 0x0, lut2);
 8003328:	69fa      	ldr	r2, [r7, #28]
 800332a:	2100      	movs	r1, #0
 800332c:	4821      	ldr	r0, [pc, #132]	@ (80033b4 <dwt_configmrxlut+0xec>)
 800332e:	f7ff fda2 	bl	8002e76 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_3_CFG_ID, 0x0, lut3);
 8003332:	69ba      	ldr	r2, [r7, #24]
 8003334:	2100      	movs	r1, #0
 8003336:	4820      	ldr	r0, [pc, #128]	@ (80033b8 <dwt_configmrxlut+0xf0>)
 8003338:	f7ff fd9d 	bl	8002e76 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_4_CFG_ID, 0x0, lut4);
 800333c:	697a      	ldr	r2, [r7, #20]
 800333e:	2100      	movs	r1, #0
 8003340:	481e      	ldr	r0, [pc, #120]	@ (80033bc <dwt_configmrxlut+0xf4>)
 8003342:	f7ff fd98 	bl	8002e76 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_5_CFG_ID, 0x0, lut5);
 8003346:	693a      	ldr	r2, [r7, #16]
 8003348:	2100      	movs	r1, #0
 800334a:	481d      	ldr	r0, [pc, #116]	@ (80033c0 <dwt_configmrxlut+0xf8>)
 800334c:	f7ff fd93 	bl	8002e76 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_6_CFG_ID, 0x0, lut6);
 8003350:	68fa      	ldr	r2, [r7, #12]
 8003352:	2100      	movs	r1, #0
 8003354:	481b      	ldr	r0, [pc, #108]	@ (80033c4 <dwt_configmrxlut+0xfc>)
 8003356:	f7ff fd8e 	bl	8002e76 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_CFG0_ID, 0x0, DWT_DGC_CFG0);
 800335a:	4a1b      	ldr	r2, [pc, #108]	@ (80033c8 <dwt_configmrxlut+0x100>)
 800335c:	2100      	movs	r1, #0
 800335e:	481b      	ldr	r0, [pc, #108]	@ (80033cc <dwt_configmrxlut+0x104>)
 8003360:	f7ff fd89 	bl	8002e76 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_CFG1_ID, 0x0, DWT_DGC_CFG1);
 8003364:	4a1a      	ldr	r2, [pc, #104]	@ (80033d0 <dwt_configmrxlut+0x108>)
 8003366:	2100      	movs	r1, #0
 8003368:	481a      	ldr	r0, [pc, #104]	@ (80033d4 <dwt_configmrxlut+0x10c>)
 800336a:	f7ff fd84 	bl	8002e76 <dwt_write32bitoffsetreg>
}
 800336e:	bf00      	nop
 8003370:	3728      	adds	r7, #40	@ 0x28
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	0001c0fd 	.word	0x0001c0fd
 800337c:	0001c43e 	.word	0x0001c43e
 8003380:	0001c6be 	.word	0x0001c6be
 8003384:	0001c77e 	.word	0x0001c77e
 8003388:	0001cf36 	.word	0x0001cf36
 800338c:	0001cfb5 	.word	0x0001cfb5
 8003390:	0001cff5 	.word	0x0001cff5
 8003394:	0002a8fe 	.word	0x0002a8fe
 8003398:	0002ac36 	.word	0x0002ac36
 800339c:	0002a5fe 	.word	0x0002a5fe
 80033a0:	0002af3e 	.word	0x0002af3e
 80033a4:	0002af7d 	.word	0x0002af7d
 80033a8:	0002afb5 	.word	0x0002afb5
 80033ac:	00030038 	.word	0x00030038
 80033b0:	0003003c 	.word	0x0003003c
 80033b4:	00030040 	.word	0x00030040
 80033b8:	00030044 	.word	0x00030044
 80033bc:	00030048 	.word	0x00030048
 80033c0:	0003004c 	.word	0x0003004c
 80033c4:	00030050 	.word	0x00030050
 80033c8:	10000240 	.word	0x10000240
 80033cc:	0003001c 	.word	0x0003001c
 80033d0:	1b6da489 	.word	0x1b6da489
 80033d4:	00030020 	.word	0x00030020

080033d8 <dwt_pgf_cal>:
 * @param ldoen    -   if set to 1 the function will enable LDOs prior to calibration and disable afterwards.
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_pgf_cal(int ldoen) {
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
	int temp;
	uint16_t val;

	//PGF needs LDOs turned on - ensure PGF LDOs are enabled
	if (ldoen == 1) {
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d10d      	bne.n	8003402 <dwt_pgf_cal+0x2a>
		val = dwt_read16bitoffsetreg(LDO_CTRL_ID, 0);
 80033e6:	2100      	movs	r1, #0
 80033e8:	480e      	ldr	r0, [pc, #56]	@ (8003424 <dwt_pgf_cal+0x4c>)
 80033ea:	f7ff fd18 	bl	8002e1e <dwt_read16bitoffsetreg>
 80033ee:	4603      	mov	r3, r0
 80033f0:	81fb      	strh	r3, [r7, #14]

		dwt_or16bitoffsetreg(LDO_CTRL_ID, 0,
 80033f2:	f240 1305 	movw	r3, #261	@ 0x105
 80033f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80033fa:	2100      	movs	r1, #0
 80033fc:	4809      	ldr	r0, [pc, #36]	@ (8003424 <dwt_pgf_cal+0x4c>)
 80033fe:	f7ff fdc1 	bl	8002f84 <dwt_modify16bitoffsetreg>
				( LDO_CTRL_LDO_VDDIF2_EN_BIT_MASK | LDO_CTRL_LDO_VDDMS3_EN_BIT_MASK | LDO_CTRL_LDO_VDDMS1_EN_BIT_MASK));
	}

	//Run PGF Cal
	temp = dwt_run_pgfcal();
 8003402:	f000 f811 	bl	8003428 <dwt_run_pgfcal>
 8003406:	60b8      	str	r0, [r7, #8]

	//Turn off RX LDOs if previously off
	if (ldoen == 1) {
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2b01      	cmp	r3, #1
 800340c:	d105      	bne.n	800341a <dwt_pgf_cal+0x42>
		dwt_and16bitoffsetreg(LDO_CTRL_ID, 0, val); // restore LDO values
 800340e:	89fa      	ldrh	r2, [r7, #14]
 8003410:	2300      	movs	r3, #0
 8003412:	2100      	movs	r1, #0
 8003414:	4803      	ldr	r0, [pc, #12]	@ (8003424 <dwt_pgf_cal+0x4c>)
 8003416:	f7ff fdb5 	bl	8002f84 <dwt_modify16bitoffsetreg>
	}
	return temp;
 800341a:	68bb      	ldr	r3, [r7, #8]
}
 800341c:	4618      	mov	r0, r3
 800341e:	3710      	adds	r7, #16
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	00070048 	.word	0x00070048

08003428 <dwt_run_pgfcal>:
 * input parameters
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_run_pgfcal(void) {
 8003428:	b580      	push	{r7, lr}
 800342a:	b084      	sub	sp, #16
 800342c:	af00      	add	r7, sp, #0
	int result = DWT_SUCCESS;
 800342e:	2300      	movs	r3, #0
 8003430:	60fb      	str	r3, [r7, #12]
	uint32_t data;
	uint32_t val = 0;
 8003432:	2300      	movs	r3, #0
 8003434:	607b      	str	r3, [r7, #4]
	uint8_t cnt, flag;
	//put into cal mode
	//Turn on delay mode
	data = (((uint32_t) 0x02) << RX_CAL_CFG_COMP_DLY_BIT_OFFSET)
 8003436:	4b2d      	ldr	r3, [pc, #180]	@ (80034ec <dwt_run_pgfcal+0xc4>)
 8003438:	603b      	str	r3, [r7, #0]
			| (RX_CAL_CFG_CAL_MODE_BIT_MASK & 0x1);
	dwt_write32bitoffsetreg(RX_CAL_CFG_ID, 0x0, data);
 800343a:	683a      	ldr	r2, [r7, #0]
 800343c:	2100      	movs	r1, #0
 800343e:	482c      	ldr	r0, [pc, #176]	@ (80034f0 <dwt_run_pgfcal+0xc8>)
 8003440:	f7ff fd19 	bl	8002e76 <dwt_write32bitoffsetreg>
	// Trigger PGF Cal
	dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x0, RX_CAL_CFG_CAL_EN_BIT_MASK);
 8003444:	2310      	movs	r3, #16
 8003446:	22ff      	movs	r2, #255	@ 0xff
 8003448:	2100      	movs	r1, #0
 800344a:	4829      	ldr	r0, [pc, #164]	@ (80034f0 <dwt_run_pgfcal+0xc8>)
 800344c:	f7ff fdc5 	bl	8002fda <dwt_modify8bitoffsetreg>

	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PGF; cnt++) {
 8003450:	2301      	movs	r3, #1
 8003452:	72bb      	strb	r3, [r7, #10]
 8003454:	2300      	movs	r3, #0
 8003456:	72fb      	strb	r3, [r7, #11]
 8003458:	e00f      	b.n	800347a <dwt_run_pgfcal+0x52>
		deca_usleep(DELAY_20uUSec);
 800345a:	2014      	movs	r0, #20
 800345c:	f000 fe11 	bl	8004082 <deca_usleep>
		if (dwt_read8bitoffsetreg(RX_CAL_STS_ID, 0x0) == 1) { //PGF cal is complete
 8003460:	2100      	movs	r1, #0
 8003462:	4824      	ldr	r0, [pc, #144]	@ (80034f4 <dwt_run_pgfcal+0xcc>)
 8003464:	f7ff fcf5 	bl	8002e52 <dwt_read8bitoffsetreg>
 8003468:	4603      	mov	r3, r0
 800346a:	2b01      	cmp	r3, #1
 800346c:	d102      	bne.n	8003474 <dwt_run_pgfcal+0x4c>
			flag = 0;
 800346e:	2300      	movs	r3, #0
 8003470:	72bb      	strb	r3, [r7, #10]
			break;
 8003472:	e005      	b.n	8003480 <dwt_run_pgfcal+0x58>
	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PGF; cnt++) {
 8003474:	7afb      	ldrb	r3, [r7, #11]
 8003476:	3301      	adds	r3, #1
 8003478:	72fb      	strb	r3, [r7, #11]
 800347a:	7afb      	ldrb	r3, [r7, #11]
 800347c:	2b02      	cmp	r3, #2
 800347e:	d9ec      	bls.n	800345a <dwt_run_pgfcal+0x32>
		}
	}
	if (flag) {
 8003480:	7abb      	ldrb	r3, [r7, #10]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d002      	beq.n	800348c <dwt_run_pgfcal+0x64>
		result = DWT_ERROR;
 8003486:	f04f 33ff 	mov.w	r3, #4294967295
 800348a:	60fb      	str	r3, [r7, #12]
	}

	// Put into normal mode
	dwt_write8bitoffsetreg(RX_CAL_CFG_ID, 0x0, 0);
 800348c:	2200      	movs	r2, #0
 800348e:	2100      	movs	r1, #0
 8003490:	4817      	ldr	r0, [pc, #92]	@ (80034f0 <dwt_run_pgfcal+0xc8>)
 8003492:	f7ff fd31 	bl	8002ef8 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(RX_CAL_STS_ID, 0x0, 1); //clear the status
 8003496:	2201      	movs	r2, #1
 8003498:	2100      	movs	r1, #0
 800349a:	4816      	ldr	r0, [pc, #88]	@ (80034f4 <dwt_run_pgfcal+0xcc>)
 800349c:	f7ff fd2c 	bl	8002ef8 <dwt_write8bitoffsetreg>
	dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x2, 0x1); //enable reading
 80034a0:	2301      	movs	r3, #1
 80034a2:	22ff      	movs	r2, #255	@ 0xff
 80034a4:	2102      	movs	r1, #2
 80034a6:	4812      	ldr	r0, [pc, #72]	@ (80034f0 <dwt_run_pgfcal+0xc8>)
 80034a8:	f7ff fd97 	bl	8002fda <dwt_modify8bitoffsetreg>
	val = dwt_read32bitoffsetreg(RX_CAL_RESI_ID, 0x0);
 80034ac:	2100      	movs	r1, #0
 80034ae:	4812      	ldr	r0, [pc, #72]	@ (80034f8 <dwt_run_pgfcal+0xd0>)
 80034b0:	f7ff fc8f 	bl	8002dd2 <dwt_read32bitoffsetreg>
 80034b4:	6078      	str	r0, [r7, #4]
	if (val == ERR_RX_CAL_FAIL) {
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 80034bc:	4293      	cmp	r3, r2
 80034be:	d102      	bne.n	80034c6 <dwt_run_pgfcal+0x9e>
		//PGF I Cal Fail
		result = DWT_ERROR;
 80034c0:	f04f 33ff 	mov.w	r3, #4294967295
 80034c4:	60fb      	str	r3, [r7, #12]
	}
	val = dwt_read32bitoffsetreg(RX_CAL_RESQ_ID, 0x0);
 80034c6:	2100      	movs	r1, #0
 80034c8:	480c      	ldr	r0, [pc, #48]	@ (80034fc <dwt_run_pgfcal+0xd4>)
 80034ca:	f7ff fc82 	bl	8002dd2 <dwt_read32bitoffsetreg>
 80034ce:	6078      	str	r0, [r7, #4]
	if (val == ERR_RX_CAL_FAIL) {
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d102      	bne.n	80034e0 <dwt_run_pgfcal+0xb8>
		//PGF Q Cal Fail
		result = DWT_ERROR;
 80034da:	f04f 33ff 	mov.w	r3, #4294967295
 80034de:	60fb      	str	r3, [r7, #12]
	}

	return result;
 80034e0:	68fb      	ldr	r3, [r7, #12]
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	00020001 	.word	0x00020001
 80034f0:	0004000c 	.word	0x0004000c
 80034f4:	00040020 	.word	0x00040020
 80034f8:	00040014 	.word	0x00040014
 80034fc:	0004001c 	.word	0x0004001c

08003500 <dwt_setrxantennadelay>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setrxantennadelay(uint16_t rxDelay) {
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
 8003506:	4603      	mov	r3, r0
 8003508:	80fb      	strh	r3, [r7, #6]
	// Set the RX antenna delay for auto TX timestamp adjustment
	dwt_write16bitoffsetreg(CIA_CONF_ID, 0, rxDelay);
 800350a:	88fb      	ldrh	r3, [r7, #6]
 800350c:	461a      	mov	r2, r3
 800350e:	2100      	movs	r1, #0
 8003510:	f44f 2060 	mov.w	r0, #917504	@ 0xe0000
 8003514:	f7ff fcd5 	bl	8002ec2 <dwt_write16bitoffsetreg>
}
 8003518:	bf00      	nop
 800351a:	3708      	adds	r7, #8
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}

08003520 <dwt_settxantennadelay>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_settxantennadelay(uint16_t txDelay) {
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	4603      	mov	r3, r0
 8003528:	80fb      	strh	r3, [r7, #6]
	// Set the TX antenna delay for auto TX timestamp adjustment
	dwt_write16bitoffsetreg(TX_ANTD_ID, 0, txDelay);
 800352a:	88fb      	ldrh	r3, [r7, #6]
 800352c:	461a      	mov	r2, r3
 800352e:	2100      	movs	r1, #0
 8003530:	4803      	ldr	r0, [pc, #12]	@ (8003540 <dwt_settxantennadelay+0x20>)
 8003532:	f7ff fcc6 	bl	8002ec2 <dwt_write16bitoffsetreg>
}
 8003536:	bf00      	nop
 8003538:	3708      	adds	r7, #8
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	00010004 	.word	0x00010004

08003544 <dwt_writetxdata>:
 *
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_writetxdata(uint16_t data_size, uint8_t *data, uint16_t offset) {
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af02      	add	r7, sp, #8
 800354a:	4603      	mov	r3, r0
 800354c:	6039      	str	r1, [r7, #0]
 800354e:	80fb      	strh	r3, [r7, #6]
 8003550:	4613      	mov	r3, r2
 8003552:	80bb      	strh	r3, [r7, #4]
	if ((offset + data_size) < TX_BUFFER_MAX_LEN) {
 8003554:	88ba      	ldrh	r2, [r7, #4]
 8003556:	88fb      	ldrh	r3, [r7, #6]
 8003558:	4413      	add	r3, r2
 800355a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800355e:	da24      	bge.n	80035aa <dwt_writetxdata+0x66>
		/* Directly write the data to the IC TX buffer */
		if (offset <= REG_DIRECT_OFFSET_MAX_LEN)
 8003560:	88bb      	ldrh	r3, [r7, #4]
 8003562:	2b7f      	cmp	r3, #127	@ 0x7f
 8003564:	d80a      	bhi.n	800357c <dwt_writetxdata+0x38>
			dwt_xfer3000(TX_BUFFER_ID, offset, data_size, data,
 8003566:	88fa      	ldrh	r2, [r7, #6]
 8003568:	88b9      	ldrh	r1, [r7, #4]
 800356a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800356e:	9300      	str	r3, [sp, #0]
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	f44f 10a0 	mov.w	r0, #1310720	@ 0x140000
 8003576:	f7ff fae9 	bl	8002b4c <dwt_xfer3000>
 800357a:	e014      	b.n	80035a6 <dwt_writetxdata+0x62>
					DW3000_SPI_WR_BIT);

		else {
			/* Program the indirect offset register A for specified offset to TX buffer */
			dwt_write32bitreg(INDIRECT_ADDR_A_ID, (TX_BUFFER_ID >> 16));
 800357c:	2214      	movs	r2, #20
 800357e:	2100      	movs	r1, #0
 8003580:	480d      	ldr	r0, [pc, #52]	@ (80035b8 <dwt_writetxdata+0x74>)
 8003582:	f7ff fc78 	bl	8002e76 <dwt_write32bitoffsetreg>
			dwt_write32bitreg(ADDR_OFFSET_A_ID, offset);
 8003586:	88bb      	ldrh	r3, [r7, #4]
 8003588:	461a      	mov	r2, r3
 800358a:	2100      	movs	r1, #0
 800358c:	480b      	ldr	r0, [pc, #44]	@ (80035bc <dwt_writetxdata+0x78>)
 800358e:	f7ff fc72 	bl	8002e76 <dwt_write32bitoffsetreg>

			/* Indirectly write the data to the IC TX buffer */
			dwt_xfer3000(INDIRECT_POINTER_A_ID, 0, data_size, data,
 8003592:	88fa      	ldrh	r2, [r7, #6]
 8003594:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003598:	9300      	str	r3, [sp, #0]
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	2100      	movs	r1, #0
 800359e:	f44f 10e8 	mov.w	r0, #1900544	@ 0x1d0000
 80035a2:	f7ff fad3 	bl	8002b4c <dwt_xfer3000>
					DW3000_SPI_WR_BIT);

		}
		return DWT_SUCCESS;
 80035a6:	2300      	movs	r3, #0
 80035a8:	e001      	b.n	80035ae <dwt_writetxdata+0x6a>
	} else
		return DWT_ERROR;
 80035aa:	f04f 33ff 	mov.w	r3, #4294967295
} // end dwt_writetxdata()
 80035ae:	4618      	mov	r0, r3
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	001f0004 	.word	0x001f0004
 80035bc:	001f0008 	.word	0x001f0008

080035c0 <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16_t txFrameLength, uint16_t txBufferOffset,
		uint8_t ranging) {
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	4603      	mov	r3, r0
 80035c8:	80fb      	strh	r3, [r7, #6]
 80035ca:	460b      	mov	r3, r1
 80035cc:	80bb      	strh	r3, [r7, #4]
 80035ce:	4613      	mov	r3, r2
 80035d0:	70fb      	strb	r3, [r7, #3]
           (txFrameLength <= STD_FRAME_LEN));
#endif

	//DW3000/3700 - if offset is > 127, 128 needs to be added before data is written, this will be subtracted internally
	//prior to writing the data
	if (txBufferOffset <= 127) {
 80035d2:	88bb      	ldrh	r3, [r7, #4]
 80035d4:	2b7f      	cmp	r3, #127	@ 0x7f
 80035d6:	d80e      	bhi.n	80035f6 <dwt_writetxfctrl+0x36>
		// Write the frame length to the TX frame control register
		reg32 =
				txFrameLength
						| ((uint32_t) (txBufferOffset)
 80035d8:	88fa      	ldrh	r2, [r7, #6]
 80035da:	88bb      	ldrh	r3, [r7, #4]
								<< TX_FCTRL_TXB_OFFSET_BIT_OFFSET)
 80035dc:	041b      	lsls	r3, r3, #16
						| ((uint32_t) (txBufferOffset)
 80035de:	431a      	orrs	r2, r3
						| ((uint32_t) ranging << TX_FCTRL_TR_BIT_OFFSET);
 80035e0:	78fb      	ldrb	r3, [r7, #3]
 80035e2:	02db      	lsls	r3, r3, #11
		reg32 =
 80035e4:	4313      	orrs	r3, r2
 80035e6:	60fb      	str	r3, [r7, #12]
		dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	4a10      	ldr	r2, [pc, #64]	@ (800362c <dwt_writetxfctrl+0x6c>)
 80035ec:	2100      	movs	r1, #0
 80035ee:	2024      	movs	r0, #36	@ 0x24
 80035f0:	f7ff fc94 	bl	8002f1c <dwt_modify32bitoffsetreg>
				~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK
						| TX_FCTRL_TXFLEN_BIT_MASK), reg32);
		reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
	}

} // end dwt_writetxfctrl()
 80035f4:	e015      	b.n	8003622 <dwt_writetxfctrl+0x62>
				| ((uint32_t) (txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST)
 80035f6:	88fa      	ldrh	r2, [r7, #6]
 80035f8:	88bb      	ldrh	r3, [r7, #4]
 80035fa:	3380      	adds	r3, #128	@ 0x80
						<< TX_FCTRL_TXB_OFFSET_BIT_OFFSET)
 80035fc:	041b      	lsls	r3, r3, #16
				| ((uint32_t) (txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST)
 80035fe:	431a      	orrs	r2, r3
				| ((uint32_t) ranging << TX_FCTRL_TR_BIT_OFFSET);
 8003600:	78fb      	ldrb	r3, [r7, #3]
 8003602:	02db      	lsls	r3, r3, #11
		reg32 = txFrameLength
 8003604:	4313      	orrs	r3, r2
 8003606:	60fb      	str	r3, [r7, #12]
		dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	4a08      	ldr	r2, [pc, #32]	@ (800362c <dwt_writetxfctrl+0x6c>)
 800360c:	2100      	movs	r1, #0
 800360e:	2024      	movs	r0, #36	@ 0x24
 8003610:	f7ff fc84 	bl	8002f1c <dwt_modify32bitoffsetreg>
		reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
 8003614:	2100      	movs	r1, #0
 8003616:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800361a:	f7ff fc1a 	bl	8002e52 <dwt_read8bitoffsetreg>
 800361e:	4603      	mov	r3, r0
 8003620:	60fb      	str	r3, [r7, #12]
} // end dwt_writetxfctrl()
 8003622:	bf00      	nop
 8003624:	3710      	adds	r7, #16
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	fc00f400 	.word	0xfc00f400

08003630 <dwt_setplenfine>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setplenfine(uint8_t preambleLength) {
 8003630:	b580      	push	{r7, lr}
 8003632:	b082      	sub	sp, #8
 8003634:	af00      	add	r7, sp, #0
 8003636:	4603      	mov	r3, r0
 8003638:	71fb      	strb	r3, [r7, #7]
	dwt_write8bitoffsetreg(TX_FCTRL_HI_ID, 1, preambleLength);
 800363a:	79fb      	ldrb	r3, [r7, #7]
 800363c:	461a      	mov	r2, r3
 800363e:	2101      	movs	r1, #1
 8003640:	2028      	movs	r0, #40	@ 0x28
 8003642:	f7ff fc59 	bl	8002ef8 <dwt_write8bitoffsetreg>
}
 8003646:	bf00      	nop
 8003648:	3708      	adds	r7, #8
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
	...

08003650 <dwt_readrxdata>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_readrxdata(uint8_t *buffer, uint16_t length, uint16_t rxBufferOffset) {
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	460b      	mov	r3, r1
 800365a:	807b      	strh	r3, [r7, #2]
 800365c:	4613      	mov	r3, r2
 800365e:	803b      	strh	r3, [r7, #0]
	uint32_t rx_buff_addr;

	if (pdw3000local->dblbuffon == DBL_BUFF_ACCESS_BUFFER_1) //if the flag is 0x3 we are reading from RX_BUFFER_1
 8003660:	4b19      	ldr	r3, [pc, #100]	@ (80036c8 <dwt_readrxdata+0x78>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	7bdb      	ldrb	r3, [r3, #15]
 8003666:	2b03      	cmp	r3, #3
 8003668:	d103      	bne.n	8003672 <dwt_readrxdata+0x22>
	{
		rx_buff_addr = RX_BUFFER_1_ID;
 800366a:	f44f 1398 	mov.w	r3, #1245184	@ 0x130000
 800366e:	60fb      	str	r3, [r7, #12]
 8003670:	e002      	b.n	8003678 <dwt_readrxdata+0x28>
	} else //reading from RX_BUFFER_0 - also when non-double buffer mode
	{
		rx_buff_addr = RX_BUFFER_0_ID;
 8003672:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8003676:	60fb      	str	r3, [r7, #12]
	}

	if ((rxBufferOffset + length) <= RX_BUFFER_MAX_LEN) {
 8003678:	883a      	ldrh	r2, [r7, #0]
 800367a:	887b      	ldrh	r3, [r7, #2]
 800367c:	4413      	add	r3, r2
 800367e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003682:	da1d      	bge.n	80036c0 <dwt_readrxdata+0x70>
		if (rxBufferOffset <= REG_DIRECT_OFFSET_MAX_LEN) {
 8003684:	883b      	ldrh	r3, [r7, #0]
 8003686:	2b7f      	cmp	r3, #127	@ 0x7f
 8003688:	d806      	bhi.n	8003698 <dwt_readrxdata+0x48>
			/* Directly read data from the IC to the buffer */
			dwt_readfromdevice(rx_buff_addr, rxBufferOffset, length, buffer);
 800368a:	887a      	ldrh	r2, [r7, #2]
 800368c:	8839      	ldrh	r1, [r7, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	68f8      	ldr	r0, [r7, #12]
 8003692:	f7ff fb89 	bl	8002da8 <dwt_readfromdevice>

			/* Indirectly read data from the IC to the buffer */
			dwt_readfromdevice(INDIRECT_POINTER_A_ID, 0, length, buffer);
		}
	}
}
 8003696:	e013      	b.n	80036c0 <dwt_readrxdata+0x70>
			dwt_write32bitreg(INDIRECT_ADDR_A_ID, (rx_buff_addr >> 16));
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	0c1b      	lsrs	r3, r3, #16
 800369c:	461a      	mov	r2, r3
 800369e:	2100      	movs	r1, #0
 80036a0:	480a      	ldr	r0, [pc, #40]	@ (80036cc <dwt_readrxdata+0x7c>)
 80036a2:	f7ff fbe8 	bl	8002e76 <dwt_write32bitoffsetreg>
			dwt_write32bitreg(ADDR_OFFSET_A_ID, rxBufferOffset);
 80036a6:	883b      	ldrh	r3, [r7, #0]
 80036a8:	461a      	mov	r2, r3
 80036aa:	2100      	movs	r1, #0
 80036ac:	4808      	ldr	r0, [pc, #32]	@ (80036d0 <dwt_readrxdata+0x80>)
 80036ae:	f7ff fbe2 	bl	8002e76 <dwt_write32bitoffsetreg>
			dwt_readfromdevice(INDIRECT_POINTER_A_ID, 0, length, buffer);
 80036b2:	887a      	ldrh	r2, [r7, #2]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2100      	movs	r1, #0
 80036b8:	f44f 10e8 	mov.w	r0, #1900544	@ 0x1d0000
 80036bc:	f7ff fb74 	bl	8002da8 <dwt_readfromdevice>
}
 80036c0:	bf00      	nop
 80036c2:	3710      	adds	r7, #16
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	200000ac 	.word	0x200000ac
 80036cc:	001f0004 	.word	0x001f0004
 80036d0:	001f0008 	.word	0x001f0008

080036d4 <dwt_readrxtimestamp>:
 *
 * output parameters - the timestamp buffer will contain the value after the function call
 *
 * no return value
 */
void dwt_readrxtimestamp(uint8_t *timestamp) {
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b082      	sub	sp, #8
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
	switch (pdw3000local->dblbuffon) //check if in double buffer mode and if so which buffer host is currently accessing
 80036dc:	4b10      	ldr	r3, [pc, #64]	@ (8003720 <dwt_readrxtimestamp+0x4c>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	7bdb      	ldrb	r3, [r3, #15]
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d009      	beq.n	80036fa <dwt_readrxtimestamp+0x26>
 80036e6:	2b03      	cmp	r3, #3
 80036e8:	d10e      	bne.n	8003708 <dwt_readrxtimestamp+0x34>
	{
	case DBL_BUFF_ACCESS_BUFFER_1:
		//!!! Assumes that Indirect pointer register B was already set. This is done in the dwt_setdblrxbuffmode when mode is enabled.
		dwt_readfromdevice(INDIRECT_POINTER_B_ID, BUF1_RX_TIME - BUF1_RX_FINFO,
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2205      	movs	r2, #5
 80036ee:	2104      	movs	r1, #4
 80036f0:	f44f 10f0 	mov.w	r0, #1966080	@ 0x1e0000
 80036f4:	f7ff fb58 	bl	8002da8 <dwt_readfromdevice>
				RX_TIME_RX_STAMP_LEN, timestamp);
		break;
 80036f8:	e00d      	b.n	8003716 <dwt_readrxtimestamp+0x42>
	case DBL_BUFF_ACCESS_BUFFER_0:
		dwt_readfromdevice(BUF0_RX_TIME, 0, RX_TIME_RX_STAMP_LEN, timestamp);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2205      	movs	r2, #5
 80036fe:	2100      	movs	r1, #0
 8003700:	4808      	ldr	r0, [pc, #32]	@ (8003724 <dwt_readrxtimestamp+0x50>)
 8003702:	f7ff fb51 	bl	8002da8 <dwt_readfromdevice>
		break;
 8003706:	e006      	b.n	8003716 <dwt_readrxtimestamp+0x42>
	default:
		dwt_readfromdevice(RX_TIME_0_ID, 0, RX_TIME_RX_STAMP_LEN, timestamp); // Get the adjusted time of arrival
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2205      	movs	r2, #5
 800370c:	2100      	movs	r1, #0
 800370e:	2064      	movs	r0, #100	@ 0x64
 8003710:	f7ff fb4a 	bl	8002da8 <dwt_readfromdevice>
		break;
 8003714:	bf00      	nop
	}
}
 8003716:	bf00      	nop
 8003718:	3708      	adds	r7, #8
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	200000ac 	.word	0x200000ac
 8003724:	00180004 	.word	0x00180004

08003728 <dwt_aon_write>:
 * output parameters - None
 *
 * no return value
 *
 */
void dwt_aon_write(uint16_t aon_address, uint8_t aon_write_data) {
 8003728:	b580      	push	{r7, lr}
 800372a:	b084      	sub	sp, #16
 800372c:	af00      	add	r7, sp, #0
 800372e:	4603      	mov	r3, r0
 8003730:	460a      	mov	r2, r1
 8003732:	80fb      	strh	r3, [r7, #6]
 8003734:	4613      	mov	r3, r2
 8003736:	717b      	strb	r3, [r7, #5]
	uint8_t temp = 0;
 8003738:	2300      	movs	r3, #0
 800373a:	73fb      	strb	r3, [r7, #15]
	if (aon_address >= 0x100)
 800373c:	88fb      	ldrh	r3, [r7, #6]
 800373e:	2bff      	cmp	r3, #255	@ 0xff
 8003740:	d901      	bls.n	8003746 <dwt_aon_write+0x1e>
		temp = AON_CTRL_DCA_WRITE_HI_EN_BIT_MASK;
 8003742:	2320      	movs	r3, #32
 8003744:	73fb      	strb	r3, [r7, #15]
	dwt_write16bitoffsetreg(AON_ADDR_ID, 0x0, aon_address); // Set AON address for write
 8003746:	88fb      	ldrh	r3, [r7, #6]
 8003748:	461a      	mov	r2, r3
 800374a:	2100      	movs	r1, #0
 800374c:	480d      	ldr	r0, [pc, #52]	@ (8003784 <dwt_aon_write+0x5c>)
 800374e:	f7ff fbb8 	bl	8002ec2 <dwt_write16bitoffsetreg>
	dwt_write8bitoffsetreg(AON_WDATA_ID, 0x0, aon_write_data); // Set write data
 8003752:	797b      	ldrb	r3, [r7, #5]
 8003754:	461a      	mov	r2, r3
 8003756:	2100      	movs	r1, #0
 8003758:	480b      	ldr	r0, [pc, #44]	@ (8003788 <dwt_aon_write+0x60>)
 800375a:	f7ff fbcd 	bl	8002ef8 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(AON_CTRL_ID, 0x0,
 800375e:	7bfb      	ldrb	r3, [r7, #15]
 8003760:	f063 036f 	orn	r3, r3, #111	@ 0x6f
 8003764:	b2db      	uxtb	r3, r3
 8003766:	461a      	mov	r2, r3
 8003768:	2100      	movs	r1, #0
 800376a:	4808      	ldr	r0, [pc, #32]	@ (800378c <dwt_aon_write+0x64>)
 800376c:	f7ff fbc4 	bl	8002ef8 <dwt_write8bitoffsetreg>
			(temp | AON_CTRL_DCA_ENAB_BIT_MASK | AON_CTRL_DCA_WRITE_EN_BIT_MASK)); //Enable write
	dwt_write8bitoffsetreg(AON_CTRL_ID, 0x0, 0x0); // Clear all enabled bits
 8003770:	2200      	movs	r2, #0
 8003772:	2100      	movs	r1, #0
 8003774:	4805      	ldr	r0, [pc, #20]	@ (800378c <dwt_aon_write+0x64>)
 8003776:	f7ff fbbf 	bl	8002ef8 <dwt_write8bitoffsetreg>
}
 800377a:	bf00      	nop
 800377c:	3710      	adds	r7, #16
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	000a000c 	.word	0x000a000c
 8003788:	000a0010 	.word	0x000a0010
 800378c:	000a0004 	.word	0x000a0004

08003790 <_dwt_otpread>:
 *
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32_t _dwt_otpread(uint16_t address) {
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	4603      	mov	r3, r0
 8003798:	80fb      	strh	r3, [r7, #6]
	uint32_t ret_data = 0;
 800379a:	2300      	movs	r3, #0
 800379c:	60fb      	str	r3, [r7, #12]

	// Set manual access mode
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0001);
 800379e:	2201      	movs	r2, #1
 80037a0:	2100      	movs	r1, #0
 80037a2:	480c      	ldr	r0, [pc, #48]	@ (80037d4 <_dwt_otpread+0x44>)
 80037a4:	f7ff fb8d 	bl	8002ec2 <dwt_write16bitoffsetreg>
	// set the address
	dwt_write16bitoffsetreg(OTP_ADDR_ID, 0, address);
 80037a8:	88fb      	ldrh	r3, [r7, #6]
 80037aa:	461a      	mov	r2, r3
 80037ac:	2100      	movs	r1, #0
 80037ae:	480a      	ldr	r0, [pc, #40]	@ (80037d8 <_dwt_otpread+0x48>)
 80037b0:	f7ff fb87 	bl	8002ec2 <dwt_write16bitoffsetreg>
	// Assert the read strobe
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0002);
 80037b4:	2202      	movs	r2, #2
 80037b6:	2100      	movs	r1, #0
 80037b8:	4806      	ldr	r0, [pc, #24]	@ (80037d4 <_dwt_otpread+0x44>)
 80037ba:	f7ff fb82 	bl	8002ec2 <dwt_write16bitoffsetreg>
	// attempt a read from OTP address
	ret_data = dwt_read32bitoffsetreg(OTP_RDATA_ID, 0);
 80037be:	2100      	movs	r1, #0
 80037c0:	4806      	ldr	r0, [pc, #24]	@ (80037dc <_dwt_otpread+0x4c>)
 80037c2:	f7ff fb06 	bl	8002dd2 <dwt_read32bitoffsetreg>
 80037c6:	60f8      	str	r0, [r7, #12]

	// Return the 32bit of read data
	return ret_data;
 80037c8:	68fb      	ldr	r3, [r7, #12]
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3710      	adds	r7, #16
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	000b0008 	.word	0x000b0008
 80037d8:	000b0004 	.word	0x000b0004
 80037dc:	000b0010 	.word	0x000b0010

080037e0 <dwt_configuresleepcnt>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_configuresleepcnt(uint16_t sleepcnt) {
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	4603      	mov	r3, r0
 80037e8:	80fb      	strh	r3, [r7, #6]

	dwt_aon_write(AON_SLPCNT_LO, (uint8_t) (sleepcnt));
 80037ea:	88fb      	ldrh	r3, [r7, #6]
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	4619      	mov	r1, r3
 80037f0:	f44f 7081 	mov.w	r0, #258	@ 0x102
 80037f4:	f7ff ff98 	bl	8003728 <dwt_aon_write>
	dwt_aon_write(AON_SLPCNT_HI, (uint8_t) (sleepcnt >> 8));
 80037f8:	88fb      	ldrh	r3, [r7, #6]
 80037fa:	0a1b      	lsrs	r3, r3, #8
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	4619      	mov	r1, r3
 8003802:	f240 1003 	movw	r0, #259	@ 0x103
 8003806:	f7ff ff8f 	bl	8003728 <dwt_aon_write>

}
 800380a:	bf00      	nop
 800380c:	3708      	adds	r7, #8
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
	...

08003814 <dwt_configuresleep>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_configuresleep(uint16_t mode, uint8_t wake) {
 8003814:	b580      	push	{r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af00      	add	r7, sp, #0
 800381a:	4603      	mov	r3, r0
 800381c:	460a      	mov	r2, r1
 800381e:	80fb      	strh	r3, [r7, #6]
 8003820:	4613      	mov	r3, r2
 8003822:	717b      	strb	r3, [r7, #5]
	// Add predefined sleep settings before writing the mode
	pdw3000local->sleep_mode |= mode;
 8003824:	4b0d      	ldr	r3, [pc, #52]	@ (800385c <dwt_configuresleep+0x48>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	8a19      	ldrh	r1, [r3, #16]
 800382a:	4b0c      	ldr	r3, [pc, #48]	@ (800385c <dwt_configuresleep+0x48>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	88fa      	ldrh	r2, [r7, #6]
 8003830:	430a      	orrs	r2, r1
 8003832:	b292      	uxth	r2, r2
 8003834:	821a      	strh	r2, [r3, #16]
	dwt_write16bitoffsetreg(AON_DIG_CFG_ID, 0, pdw3000local->sleep_mode);
 8003836:	4b09      	ldr	r3, [pc, #36]	@ (800385c <dwt_configuresleep+0x48>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	8a1b      	ldrh	r3, [r3, #16]
 800383c:	461a      	mov	r2, r3
 800383e:	2100      	movs	r1, #0
 8003840:	f44f 2020 	mov.w	r0, #655360	@ 0xa0000
 8003844:	f7ff fb3d 	bl	8002ec2 <dwt_write16bitoffsetreg>

	dwt_write8bitoffsetreg(ANA_CFG_ID, 0, wake); //bit 0 - SLEEP_EN, bit 1 - DEEP_SLEEP=0/SLEEP=1, bit 3 wake on CS
 8003848:	797b      	ldrb	r3, [r7, #5]
 800384a:	461a      	mov	r2, r3
 800384c:	2100      	movs	r1, #0
 800384e:	4804      	ldr	r0, [pc, #16]	@ (8003860 <dwt_configuresleep+0x4c>)
 8003850:	f7ff fb52 	bl	8002ef8 <dwt_write8bitoffsetreg>
}
 8003854:	bf00      	nop
 8003856:	3708      	adds	r7, #8
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}
 800385c:	200000ac 	.word	0x200000ac
 8003860:	000a0014 	.word	0x000a0014

08003864 <dwt_check_dev_id>:
 *
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_check_dev_id(void) {
 8003864:	b580      	push	{r7, lr}
 8003866:	b082      	sub	sp, #8
 8003868:	af00      	add	r7, sp, #0
	uint32_t dev_id;
	dev_id = dwt_readdevid();
 800386a:	f7ff fcb9 	bl	80031e0 <dwt_readdevid>
 800386e:	6078      	str	r0, [r7, #4]

	if (!((DWT_C0_PDOA_DEV_ID == dev_id) || (DWT_C0_DEV_ID == dev_id))) {
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	4a07      	ldr	r2, [pc, #28]	@ (8003890 <dwt_check_dev_id+0x2c>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d006      	beq.n	8003886 <dwt_check_dev_id+0x22>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	4a06      	ldr	r2, [pc, #24]	@ (8003894 <dwt_check_dev_id+0x30>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d002      	beq.n	8003886 <dwt_check_dev_id+0x22>
		return DWT_ERROR;
 8003880:	f04f 33ff 	mov.w	r3, #4294967295
 8003884:	e000      	b.n	8003888 <dwt_check_dev_id+0x24>
	}

	return DWT_SUCCESS;
 8003886:	2300      	movs	r3, #0
}
 8003888:	4618      	mov	r0, r3
 800388a:	3708      	adds	r7, #8
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}
 8003890:	deca0312 	.word	0xdeca0312
 8003894:	deca0302 	.word	0xdeca0302

08003898 <dwt_setrxaftertxdelay>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setrxaftertxdelay(uint32_t rxDelayTime) {
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
	uint32_t val = dwt_read32bitreg(ACK_RESP_ID); // Read ACK_RESP_T_ID register
 80038a0:	2100      	movs	r1, #0
 80038a2:	480b      	ldr	r0, [pc, #44]	@ (80038d0 <dwt_setrxaftertxdelay+0x38>)
 80038a4:	f7ff fa95 	bl	8002dd2 <dwt_read32bitoffsetreg>
 80038a8:	60f8      	str	r0, [r7, #12]

	val &= (~ACK_RESP_W4R_TIM_BIT_MASK); // Clear the timer (19:0)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	0d1b      	lsrs	r3, r3, #20
 80038ae:	051b      	lsls	r3, r3, #20
 80038b0:	60fb      	str	r3, [r7, #12]

	val |= (rxDelayTime & ACK_RESP_W4R_TIM_BIT_MASK); // In UWB microseconds (e.g. turn the receiver on 20uus after TX)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80038b8:	68fa      	ldr	r2, [r7, #12]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	60fb      	str	r3, [r7, #12]

	dwt_write32bitoffsetreg(ACK_RESP_ID, 0, val);
 80038be:	68fa      	ldr	r2, [r7, #12]
 80038c0:	2100      	movs	r1, #0
 80038c2:	4803      	ldr	r0, [pc, #12]	@ (80038d0 <dwt_setrxaftertxdelay+0x38>)
 80038c4:	f7ff fad7 	bl	8002e76 <dwt_write32bitoffsetreg>
}
 80038c8:	bf00      	nop
 80038ca:	3710      	adds	r7, #16
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	00010008 	.word	0x00010008

080038d4 <dwt_checkidlerc>:
 *
 * output parameters
 *
 * return value is 1 if the IDLE_RC bit is set and 0 otherwise
 */
uint8_t dwt_checkidlerc(void) {
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
	//HAL_Delay(2); /* wait 2 ms for DW IC to get into IDLE_RC state */
	/* Poll DW IC until IDLE_RC event set. This means that DW IC is in IDLE_RC state and ready */
	uint32_t reg = 0;
 80038da:	2300      	movs	r3, #0
 80038dc:	607b      	str	r3, [r7, #4]
	reg = ((uint32_t) dwt_read16bitoffsetreg(SYS_STATUS_ID, 2) << 16);
 80038de:	2102      	movs	r1, #2
 80038e0:	2044      	movs	r0, #68	@ 0x44
 80038e2:	f7ff fa9c 	bl	8002e1e <dwt_read16bitoffsetreg>
 80038e6:	4603      	mov	r3, r0
 80038e8:	041b      	lsls	r3, r3, #16
 80038ea:	607b      	str	r3, [r7, #4]

	return ((reg & (SYS_STATUS_RCINIT_BIT_MASK)) == (SYS_STATUS_RCINIT_BIT_MASK));
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	bf14      	ite	ne
 80038f6:	2301      	movne	r3, #1
 80038f8:	2300      	moveq	r3, #0
 80038fa:	b2db      	uxtb	r3, r3
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3708      	adds	r7, #8
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}

08003904 <dwt_setleds>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setleds(uint8_t mode) {
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	4603      	mov	r3, r0
 800390c:	71fb      	strb	r3, [r7, #7]
	uint32_t reg;
	if (mode & DWT_LEDS_ENABLE) {
 800390e:	79fb      	ldrb	r3, [r7, #7]
 8003910:	f003 0301 	and.w	r3, r3, #1
 8003914:	2b00      	cmp	r3, #0
 8003916:	d030      	beq.n	800397a <dwt_setleds+0x76>
		// Set up MFIO for LED output.
		dwt_modify32bitoffsetreg(GPIO_MODE_ID, 0,
 8003918:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800391c:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 8003920:	2100      	movs	r1, #0
 8003922:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 8003926:	f7ff faf9 	bl	8002f1c <dwt_modify32bitoffsetreg>
				~(GPIO_MODE_MSGP3_MODE_BIT_MASK | GPIO_MODE_MSGP2_MODE_BIT_MASK),
				(GPIO_PIN2_RXLED | GPIO_PIN3_TXLED));

		// Enable LP Oscillator to run from counter and turn on de-bounce clock.
		dwt_or32bitoffsetreg(CLK_CTRL_ID, 0,
 800392a:	f44f 0304 	mov.w	r3, #8650752	@ 0x840000
 800392e:	f04f 32ff 	mov.w	r2, #4294967295
 8003932:	2100      	movs	r1, #0
 8003934:	481a      	ldr	r0, [pc, #104]	@ (80039a0 <dwt_setleds+0x9c>)
 8003936:	f7ff faf1 	bl	8002f1c <dwt_modify32bitoffsetreg>
				(CLK_CTRL_GPIO_DCLK_EN_BIT_MASK | CLK_CTRL_LP_CLK_EN_BIT_MASK));

		// Enable LEDs to blink and set default blink time.
		reg = LED_CTRL_BLINK_EN_BIT_MASK | DWT_LEDS_BLINK_TIME_DEF;
 800393a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800393e:	60fb      	str	r3, [r7, #12]
		// Make LEDs blink once if requested.
		if (mode & DWT_LEDS_INIT_BLINK) {
 8003940:	79fb      	ldrb	r3, [r7, #7]
 8003942:	f003 0302 	and.w	r3, r3, #2
 8003946:	2b00      	cmp	r3, #0
 8003948:	d003      	beq.n	8003952 <dwt_setleds+0x4e>
			reg |= LED_CTRL_FORCE_TRIGGER_BIT_MASK;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 8003950:	60fb      	str	r3, [r7, #12]
		}
		dwt_write32bitreg(LED_CTRL_ID, reg);
 8003952:	68fa      	ldr	r2, [r7, #12]
 8003954:	2100      	movs	r1, #0
 8003956:	4813      	ldr	r0, [pc, #76]	@ (80039a4 <dwt_setleds+0xa0>)
 8003958:	f7ff fa8d 	bl	8002e76 <dwt_write32bitoffsetreg>
		// Clear force blink bits if needed.
		if (mode & DWT_LEDS_INIT_BLINK) {
 800395c:	79fb      	ldrb	r3, [r7, #7]
 800395e:	f003 0302 	and.w	r3, r3, #2
 8003962:	2b00      	cmp	r3, #0
 8003964:	d018      	beq.n	8003998 <dwt_setleds+0x94>
			reg &= (~LED_CTRL_FORCE_TRIGGER_BIT_MASK);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 800396c:	60fb      	str	r3, [r7, #12]
			dwt_write32bitreg(LED_CTRL_ID, reg);
 800396e:	68fa      	ldr	r2, [r7, #12]
 8003970:	2100      	movs	r1, #0
 8003972:	480c      	ldr	r0, [pc, #48]	@ (80039a4 <dwt_setleds+0xa0>)
 8003974:	f7ff fa7f 	bl	8002e76 <dwt_write32bitoffsetreg>
				~(GPIO_MODE_MSGP2_MODE_BIT_MASK | GPIO_MODE_MSGP3_MODE_BIT_MASK));
		dwt_and16bitoffsetreg(LED_CTRL_ID, 0,
				(uint16_t) ~LED_CTRL_BLINK_EN_BIT_MASK);
	}

}
 8003978:	e00e      	b.n	8003998 <dwt_setleds+0x94>
		dwt_and32bitoffsetreg(GPIO_MODE_ID, 0,
 800397a:	2300      	movs	r3, #0
 800397c:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 8003980:	2100      	movs	r1, #0
 8003982:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 8003986:	f7ff fac9 	bl	8002f1c <dwt_modify32bitoffsetreg>
		dwt_and16bitoffsetreg(LED_CTRL_ID, 0,
 800398a:	2300      	movs	r3, #0
 800398c:	f64f 62ff 	movw	r2, #65279	@ 0xfeff
 8003990:	2100      	movs	r1, #0
 8003992:	4804      	ldr	r0, [pc, #16]	@ (80039a4 <dwt_setleds+0xa0>)
 8003994:	f7ff faf6 	bl	8002f84 <dwt_modify16bitoffsetreg>
}
 8003998:	bf00      	nop
 800399a:	3710      	adds	r7, #16
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	00110004 	.word	0x00110004
 80039a4:	00110016 	.word	0x00110016

080039a8 <dwt_force_clocks>:
 * output parameters none
 *
 * no return value
 */

void dwt_force_clocks(int clocks) {
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]

	if (clocks == FORCE_CLK_SYS_TX) {
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d110      	bne.n	80039d8 <dwt_force_clocks+0x30>
		uint16_t regvalue0 = CLK_CTRL_TX_BUF_CLK_ON_BIT_MASK
 80039b6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80039ba:	81fb      	strh	r3, [r7, #14]
				| CLK_CTRL_RX_BUF_CLK_ON_BIT_MASK;

		//SYS_CLK_SEL = PLL
		regvalue0 |= ((uint16_t) FORCE_SYSCLK_PLL)
 80039bc:	89fb      	ldrh	r3, [r7, #14]
 80039be:	f043 0302 	orr.w	r3, r3, #2
 80039c2:	81fb      	strh	r3, [r7, #14]
				<< CLK_CTRL_SYS_CLK_SEL_BIT_OFFSET;

		//TX_CLK_SEL = ON
		regvalue0 |= ((uint16_t) FORCE_CLK_PLL)
 80039c4:	89fb      	ldrh	r3, [r7, #14]
 80039c6:	f043 0320 	orr.w	r3, r3, #32
 80039ca:	81fb      	strh	r3, [r7, #14]
				<< CLK_CTRL_TX_CLK_SEL_BIT_OFFSET;

		dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, regvalue0);
 80039cc:	89fb      	ldrh	r3, [r7, #14]
 80039ce:	461a      	mov	r2, r3
 80039d0:	2100      	movs	r1, #0
 80039d2:	4808      	ldr	r0, [pc, #32]	@ (80039f4 <dwt_force_clocks+0x4c>)
 80039d4:	f7ff fa75 	bl	8002ec2 <dwt_write16bitoffsetreg>

	}

	if (clocks == FORCE_CLK_AUTO) {
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2b05      	cmp	r3, #5
 80039dc:	d105      	bne.n	80039ea <dwt_force_clocks+0x42>
		//Restore auto clock mode
		dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, (uint16_t) DWT_AUTO_CLKS); //we only need to restore the low 16 bits as they are the only ones to change as a result of  FORCE_CLK_SYS_TX
 80039de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039e2:	2100      	movs	r1, #0
 80039e4:	4803      	ldr	r0, [pc, #12]	@ (80039f4 <dwt_force_clocks+0x4c>)
 80039e6:	f7ff fa6c 	bl	8002ec2 <dwt_write16bitoffsetreg>
	}

} // end dwt_force_clocks()
 80039ea:	bf00      	nop
 80039ec:	3710      	adds	r7, #16
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	00110004 	.word	0x00110004

080039f8 <dwt_setdelayedtrxtime>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setdelayedtrxtime(uint32_t starttime) {
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
	dwt_write32bitoffsetreg(DX_TIME_ID, 0, starttime); // Note: bit 0 of this register is ignored
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	2100      	movs	r1, #0
 8003a04:	202c      	movs	r0, #44	@ 0x2c
 8003a06:	f7ff fa36 	bl	8002e76 <dwt_write32bitoffsetreg>
} // end dwt_setdelayedtrxtime()
 8003a0a:	bf00      	nop
 8003a0c:	3708      	adds	r7, #8
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
	...

08003a14 <dwt_starttx>:
 *               if mode = DWT_START_TX_CCA  | DWT_RESPONSE_EXPECTED - Send the frame if no preamble detected within PTO time and then enable RX*
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed transmission will be cancelled if the delayed time has passed)
 */
int dwt_starttx(uint8_t mode) {
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b086      	sub	sp, #24
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	71fb      	strb	r3, [r7, #7]
	int retval = DWT_SUCCESS;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	617b      	str	r3, [r7, #20]
	uint16_t checkTxOK = 0;
 8003a22:	2300      	movs	r3, #0
 8003a24:	827b      	strh	r3, [r7, #18]
	uint32_t sys_state;

	if ((mode & DWT_START_TX_DELAYED) || (mode & DWT_START_TX_DLY_REF)
 8003a26:	79fb      	ldrb	r3, [r7, #7]
 8003a28:	f003 0301 	and.w	r3, r3, #1
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d10f      	bne.n	8003a50 <dwt_starttx+0x3c>
 8003a30:	79fb      	ldrb	r3, [r7, #7]
 8003a32:	f003 0304 	and.w	r3, r3, #4
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d10a      	bne.n	8003a50 <dwt_starttx+0x3c>
			|| (mode & DWT_START_TX_DLY_RS) || (mode & DWT_START_TX_DLY_TS)) {
 8003a3a:	79fb      	ldrb	r3, [r7, #7]
 8003a3c:	f003 0308 	and.w	r3, r3, #8
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d105      	bne.n	8003a50 <dwt_starttx+0x3c>
 8003a44:	79fb      	ldrb	r3, [r7, #7]
 8003a46:	f003 0310 	and.w	r3, r3, #16
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	f000 8085 	beq.w	8003b5a <dwt_starttx+0x146>
		if (mode & DWT_START_TX_DELAYED) //delayed TX
 8003a50:	79fb      	ldrb	r3, [r7, #7]
 8003a52:	f003 0301 	and.w	r3, r3, #1
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d012      	beq.n	8003a80 <dwt_starttx+0x6c>
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 8003a5a:	79fb      	ldrb	r3, [r7, #7]
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d006      	beq.n	8003a72 <dwt_starttx+0x5e>
				dwt_writefastCMD(CMD_DTX_W4R);
 8003a64:	2300      	movs	r3, #0
 8003a66:	2200      	movs	r2, #0
 8003a68:	2100      	movs	r1, #0
 8003a6a:	200d      	movs	r0, #13
 8003a6c:	f7ff f986 	bl	8002d7c <dwt_writetodevice>
 8003a70:	e048      	b.n	8003b04 <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX);
 8003a72:	2300      	movs	r3, #0
 8003a74:	2200      	movs	r2, #0
 8003a76:	2100      	movs	r1, #0
 8003a78:	2003      	movs	r0, #3
 8003a7a:	f7ff f97f 	bl	8002d7c <dwt_writetodevice>
 8003a7e:	e041      	b.n	8003b04 <dwt_starttx+0xf0>
			}
		} else if (mode & DWT_START_TX_DLY_RS) //delayed TX WRT RX timestamp
 8003a80:	79fb      	ldrb	r3, [r7, #7]
 8003a82:	f003 0308 	and.w	r3, r3, #8
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d012      	beq.n	8003ab0 <dwt_starttx+0x9c>
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 8003a8a:	79fb      	ldrb	r3, [r7, #7]
 8003a8c:	f003 0302 	and.w	r3, r3, #2
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d006      	beq.n	8003aa2 <dwt_starttx+0x8e>
				dwt_writefastCMD(CMD_DTX_RS_W4R);
 8003a94:	2300      	movs	r3, #0
 8003a96:	2200      	movs	r2, #0
 8003a98:	2100      	movs	r1, #0
 8003a9a:	200f      	movs	r0, #15
 8003a9c:	f7ff f96e 	bl	8002d7c <dwt_writetodevice>
 8003aa0:	e030      	b.n	8003b04 <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX_RS);
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	2100      	movs	r1, #0
 8003aa8:	2007      	movs	r0, #7
 8003aaa:	f7ff f967 	bl	8002d7c <dwt_writetodevice>
 8003aae:	e029      	b.n	8003b04 <dwt_starttx+0xf0>
			}
		} else if (mode & DWT_START_TX_DLY_TS) //delayed TX WRT TX timestamp
 8003ab0:	79fb      	ldrb	r3, [r7, #7]
 8003ab2:	f003 0310 	and.w	r3, r3, #16
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d012      	beq.n	8003ae0 <dwt_starttx+0xcc>
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 8003aba:	79fb      	ldrb	r3, [r7, #7]
 8003abc:	f003 0302 	and.w	r3, r3, #2
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d006      	beq.n	8003ad2 <dwt_starttx+0xbe>
				dwt_writefastCMD(CMD_DTX_TS_W4R);
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	2100      	movs	r1, #0
 8003aca:	200e      	movs	r0, #14
 8003acc:	f7ff f956 	bl	8002d7c <dwt_writetodevice>
 8003ad0:	e018      	b.n	8003b04 <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX_TS);
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	2100      	movs	r1, #0
 8003ad8:	2005      	movs	r0, #5
 8003ada:	f7ff f94f 	bl	8002d7c <dwt_writetodevice>
 8003ade:	e011      	b.n	8003b04 <dwt_starttx+0xf0>
			}
		} else  //delayed TX WRT reference time
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 8003ae0:	79fb      	ldrb	r3, [r7, #7]
 8003ae2:	f003 0302 	and.w	r3, r3, #2
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d006      	beq.n	8003af8 <dwt_starttx+0xe4>
				dwt_writefastCMD(CMD_DTX_REF_W4R);
 8003aea:	2300      	movs	r3, #0
 8003aec:	2200      	movs	r2, #0
 8003aee:	2100      	movs	r1, #0
 8003af0:	2010      	movs	r0, #16
 8003af2:	f7ff f943 	bl	8002d7c <dwt_writetodevice>
 8003af6:	e005      	b.n	8003b04 <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX_REF);
 8003af8:	2300      	movs	r3, #0
 8003afa:	2200      	movs	r2, #0
 8003afc:	2100      	movs	r1, #0
 8003afe:	2009      	movs	r0, #9
 8003b00:	f7ff f93c 	bl	8002d7c <dwt_writetodevice>
			}
		}

		checkTxOK = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read at offset 3 to get the upper 2 bytes out of 5
 8003b04:	2103      	movs	r1, #3
 8003b06:	2044      	movs	r0, #68	@ 0x44
 8003b08:	f7ff f9a3 	bl	8002e52 <dwt_read8bitoffsetreg>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	827b      	strh	r3, [r7, #18]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003b10:	8a7b      	ldrh	r3, [r7, #18]
 8003b12:	f003 0308 	and.w	r3, r3, #8
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d115      	bne.n	8003b46 <dwt_starttx+0x132>
				{
			sys_state = dwt_read32bitreg(SYS_STATE_LO_ID);
 8003b1a:	2100      	movs	r1, #0
 8003b1c:	4826      	ldr	r0, [pc, #152]	@ (8003bb8 <dwt_starttx+0x1a4>)
 8003b1e:	f7ff f958 	bl	8002dd2 <dwt_read32bitoffsetreg>
 8003b22:	60f8      	str	r0, [r7, #12]
			if (sys_state == DW_SYS_STATE_TXERR) {
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
 8003b2a:	d109      	bne.n	8003b40 <dwt_starttx+0x12c>
				//uart_transmit("TXE", 3);
				dwt_writefastCMD(CMD_TXRXOFF);
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	2200      	movs	r2, #0
 8003b30:	2100      	movs	r1, #0
 8003b32:	2000      	movs	r0, #0
 8003b34:	f7ff f922 	bl	8002d7c <dwt_writetodevice>
				retval = DWT_ERROR; // Failed !
 8003b38:	f04f 33ff 	mov.w	r3, #4294967295
 8003b3c:	617b      	str	r3, [r7, #20]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003b3e:	e036      	b.n	8003bae <dwt_starttx+0x19a>
			} else {
				retval = DWT_SUCCESS; // All okay
 8003b40:	2300      	movs	r3, #0
 8003b42:	617b      	str	r3, [r7, #20]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003b44:	e033      	b.n	8003bae <dwt_starttx+0x19a>
			}
		} else {
			//uart_transmit("HPDWARN", 7);
			dwt_writefastCMD(CMD_TXRXOFF);
 8003b46:	2300      	movs	r3, #0
 8003b48:	2200      	movs	r2, #0
 8003b4a:	2100      	movs	r1, #0
 8003b4c:	2000      	movs	r0, #0
 8003b4e:	f7ff f915 	bl	8002d7c <dwt_writetodevice>
			retval = DWT_ERROR; // Failed !
 8003b52:	f04f 33ff 	mov.w	r3, #4294967295
 8003b56:	617b      	str	r3, [r7, #20]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003b58:	e029      	b.n	8003bae <dwt_starttx+0x19a>

			//optionally could return error, and still send the frame at indicated time
			//then if the application want to cancel the sending this can be done in a separate command.
		}
	} else if (mode & DWT_START_TX_CCA) {
 8003b5a:	79fb      	ldrb	r3, [r7, #7]
 8003b5c:	f003 0320 	and.w	r3, r3, #32
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d012      	beq.n	8003b8a <dwt_starttx+0x176>
		if (mode & DWT_RESPONSE_EXPECTED) {
 8003b64:	79fb      	ldrb	r3, [r7, #7]
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d006      	beq.n	8003b7c <dwt_starttx+0x168>
			dwt_writefastCMD(CMD_CCA_TX_W4R);
 8003b6e:	2300      	movs	r3, #0
 8003b70:	2200      	movs	r2, #0
 8003b72:	2100      	movs	r1, #0
 8003b74:	2011      	movs	r0, #17
 8003b76:	f7ff f901 	bl	8002d7c <dwt_writetodevice>
 8003b7a:	e018      	b.n	8003bae <dwt_starttx+0x19a>
		} else {
			dwt_writefastCMD(CMD_CCA_TX);
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	2200      	movs	r2, #0
 8003b80:	2100      	movs	r1, #0
 8003b82:	200b      	movs	r0, #11
 8003b84:	f7ff f8fa 	bl	8002d7c <dwt_writetodevice>
 8003b88:	e011      	b.n	8003bae <dwt_starttx+0x19a>
		}
	} else {
		if (mode & DWT_RESPONSE_EXPECTED) {
 8003b8a:	79fb      	ldrb	r3, [r7, #7]
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d006      	beq.n	8003ba2 <dwt_starttx+0x18e>
			dwt_writefastCMD(CMD_TX_W4R);
 8003b94:	2300      	movs	r3, #0
 8003b96:	2200      	movs	r2, #0
 8003b98:	2100      	movs	r1, #0
 8003b9a:	200c      	movs	r0, #12
 8003b9c:	f7ff f8ee 	bl	8002d7c <dwt_writetodevice>
 8003ba0:	e005      	b.n	8003bae <dwt_starttx+0x19a>
		} else {
			dwt_writefastCMD(CMD_TX);
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	2001      	movs	r0, #1
 8003baa:	f7ff f8e7 	bl	8002d7c <dwt_writetodevice>
		}
	}

	return (retval);
 8003bae:	697b      	ldr	r3, [r7, #20]

} // end dwt_starttx()
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3718      	adds	r7, #24
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}
 8003bb8:	000f0030 	.word	0x000f0030

08003bbc <dwt_rxenable>:
 * e.g.
 * (DWT_START_RX_DELAYED | DWT_IDLE_ON_DLY_ERR) 0x03 used to disable re-enabling of receiver if delayed RX failed due to "late" error
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed receive enable will be too far in the future if delayed time has passed)
 */
int dwt_rxenable(int mode) {
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b084      	sub	sp, #16
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
	uint8_t temp1;

	if (mode == DWT_START_RX_IMMEDIATE) {
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d106      	bne.n	8003bd8 <dwt_rxenable+0x1c>
		dwt_writefastCMD(CMD_RX);
 8003bca:	2300      	movs	r3, #0
 8003bcc:	2200      	movs	r2, #0
 8003bce:	2100      	movs	r1, #0
 8003bd0:	2002      	movs	r0, #2
 8003bd2:	f7ff f8d3 	bl	8002d7c <dwt_writetodevice>
 8003bd6:	e067      	b.n	8003ca8 <dwt_rxenable+0xec>
	} else //delayed RX
	{
		switch (mode & ~DWT_IDLE_ON_DLY_ERR) {
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f023 0302 	bic.w	r3, r3, #2
 8003bde:	3b01      	subs	r3, #1
 8003be0:	2b0f      	cmp	r3, #15
 8003be2:	d83f      	bhi.n	8003c64 <dwt_rxenable+0xa8>
 8003be4:	a201      	add	r2, pc, #4	@ (adr r2, 8003bec <dwt_rxenable+0x30>)
 8003be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bea:	bf00      	nop
 8003bec:	08003c2d 	.word	0x08003c2d
 8003bf0:	08003c65 	.word	0x08003c65
 8003bf4:	08003c65 	.word	0x08003c65
 8003bf8:	08003c3b 	.word	0x08003c3b
 8003bfc:	08003c65 	.word	0x08003c65
 8003c00:	08003c65 	.word	0x08003c65
 8003c04:	08003c65 	.word	0x08003c65
 8003c08:	08003c49 	.word	0x08003c49
 8003c0c:	08003c65 	.word	0x08003c65
 8003c10:	08003c65 	.word	0x08003c65
 8003c14:	08003c65 	.word	0x08003c65
 8003c18:	08003c65 	.word	0x08003c65
 8003c1c:	08003c65 	.word	0x08003c65
 8003c20:	08003c65 	.word	0x08003c65
 8003c24:	08003c65 	.word	0x08003c65
 8003c28:	08003c57 	.word	0x08003c57
		case DWT_START_RX_DELAYED:
			dwt_writefastCMD(CMD_DRX);
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	2200      	movs	r2, #0
 8003c30:	2100      	movs	r1, #0
 8003c32:	2004      	movs	r0, #4
 8003c34:	f7ff f8a2 	bl	8002d7c <dwt_writetodevice>
			break;
 8003c38:	e017      	b.n	8003c6a <dwt_rxenable+0xae>
		case DWT_START_RX_DLY_REF:
			dwt_writefastCMD(CMD_DRX_REF);
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	2100      	movs	r1, #0
 8003c40:	200a      	movs	r0, #10
 8003c42:	f7ff f89b 	bl	8002d7c <dwt_writetodevice>
			break;
 8003c46:	e010      	b.n	8003c6a <dwt_rxenable+0xae>
		case DWT_START_RX_DLY_RS:
			dwt_writefastCMD(CMD_DRX_RS);
 8003c48:	2300      	movs	r3, #0
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	2100      	movs	r1, #0
 8003c4e:	2008      	movs	r0, #8
 8003c50:	f7ff f894 	bl	8002d7c <dwt_writetodevice>
			break;
 8003c54:	e009      	b.n	8003c6a <dwt_rxenable+0xae>
		case DWT_START_RX_DLY_TS:
			dwt_writefastCMD(CMD_DRX_TS);
 8003c56:	2300      	movs	r3, #0
 8003c58:	2200      	movs	r2, #0
 8003c5a:	2100      	movs	r1, #0
 8003c5c:	2006      	movs	r0, #6
 8003c5e:	f7ff f88d 	bl	8002d7c <dwt_writetodevice>
			break;
 8003c62:	e002      	b.n	8003c6a <dwt_rxenable+0xae>
		default:
			return DWT_ERROR; // return error
 8003c64:	f04f 33ff 	mov.w	r3, #4294967295
 8003c68:	e01f      	b.n	8003caa <dwt_rxenable+0xee>
		}

		temp1 = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 8003c6a:	2103      	movs	r1, #3
 8003c6c:	2044      	movs	r0, #68	@ 0x44
 8003c6e:	f7ff f8f0 	bl	8002e52 <dwt_read8bitoffsetreg>
 8003c72:	4603      	mov	r3, r0
 8003c74:	73fb      	strb	r3, [r7, #15]
		if ((temp1 & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) != 0) // if delay has passed do immediate RX on unless DWT_IDLE_ON_DLY_ERR is true
 8003c76:	7bfb      	ldrb	r3, [r7, #15]
 8003c78:	f003 0308 	and.w	r3, r3, #8
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d013      	beq.n	8003ca8 <dwt_rxenable+0xec>
				{
			dwt_writefastCMD(CMD_TXRXOFF);
 8003c80:	2300      	movs	r3, #0
 8003c82:	2200      	movs	r2, #0
 8003c84:	2100      	movs	r1, #0
 8003c86:	2000      	movs	r0, #0
 8003c88:	f7ff f878 	bl	8002d7c <dwt_writetodevice>

			if ((mode & DWT_IDLE_ON_DLY_ERR) == 0) // if DWT_IDLE_ON_DLY_ERR not set then re-enable receiver
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f003 0302 	and.w	r3, r3, #2
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d105      	bne.n	8003ca2 <dwt_rxenable+0xe6>
					{
				dwt_writefastCMD(CMD_RX);
 8003c96:	2300      	movs	r3, #0
 8003c98:	2200      	movs	r2, #0
 8003c9a:	2100      	movs	r1, #0
 8003c9c:	2002      	movs	r0, #2
 8003c9e:	f7ff f86d 	bl	8002d7c <dwt_writetodevice>
			}
			return DWT_ERROR; // return warning indication
 8003ca2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ca6:	e000      	b.n	8003caa <dwt_rxenable+0xee>
		}
	}

	return DWT_SUCCESS;
 8003ca8:	2300      	movs	r3, #0
} // end dwt_rxenable()
 8003caa:	4618      	mov	r0, r3
 8003cac:	3710      	adds	r7, #16
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop

08003cb4 <dwt_setrxtimeout>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setrxtimeout(uint32_t time) {
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
	if (time > 0) {
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00d      	beq.n	8003cde <dwt_setrxtimeout+0x2a>
		dwt_write32bitoffsetreg(RX_FWTO_ID, 0, time);
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	2100      	movs	r1, #0
 8003cc6:	2034      	movs	r0, #52	@ 0x34
 8003cc8:	f7ff f8d5 	bl	8002e76 <dwt_write32bitoffsetreg>

		dwt_or16bitoffsetreg(SYS_CFG_ID, 0, SYS_CFG_RXWTOE_BIT_MASK); //set the RX FWTO bit
 8003ccc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003cd0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003cd4:	2100      	movs	r1, #0
 8003cd6:	2010      	movs	r0, #16
 8003cd8:	f7ff f954 	bl	8002f84 <dwt_modify16bitoffsetreg>
	} else {
		dwt_and16bitoffsetreg(SYS_CFG_ID, 0,
				(uint16_t)(~SYS_CFG_RXWTOE_BIT_MASK)); //clear the RX FWTO bit
	}
} // end dwt_setrxtimeout()
 8003cdc:	e006      	b.n	8003cec <dwt_setrxtimeout+0x38>
		dwt_and16bitoffsetreg(SYS_CFG_ID, 0,
 8003cde:	2300      	movs	r3, #0
 8003ce0:	f64f 52ff 	movw	r2, #65023	@ 0xfdff
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	2010      	movs	r0, #16
 8003ce8:	f7ff f94c 	bl	8002f84 <dwt_modify16bitoffsetreg>
} // end dwt_setrxtimeout()
 8003cec:	bf00      	nop
 8003cee:	3708      	adds	r7, #8
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <dwt_setpreambledetecttimeout>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setpreambledetecttimeout(uint16_t timeout) {
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	80fb      	strh	r3, [r7, #6]
	dwt_write16bitoffsetreg(DTUNE1_ID, 0, timeout);
 8003cfe:	88fb      	ldrh	r3, [r7, #6]
 8003d00:	461a      	mov	r2, r3
 8003d02:	2100      	movs	r1, #0
 8003d04:	4803      	ldr	r0, [pc, #12]	@ (8003d14 <dwt_setpreambledetecttimeout+0x20>)
 8003d06:	f7ff f8dc 	bl	8002ec2 <dwt_write16bitoffsetreg>
}
 8003d0a:	bf00      	nop
 8003d0c:	3708      	adds	r7, #8
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	00060004 	.word	0x00060004

08003d18 <dwt_disable_rf_tx>:
 * output parameters
 * None
 *
 */
static
void dwt_disable_rf_tx(uint8_t switch_config) {
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	4603      	mov	r3, r0
 8003d20:	71fb      	strb	r3, [r7, #7]
	//Turn off TX LDOs
	dwt_write32bitoffsetreg(LDO_CTRL_ID, 0, 0x00000000);
 8003d22:	2200      	movs	r2, #0
 8003d24:	2100      	movs	r1, #0
 8003d26:	480b      	ldr	r0, [pc, #44]	@ (8003d54 <dwt_disable_rf_tx+0x3c>)
 8003d28:	f7ff f8a5 	bl	8002e76 <dwt_write32bitoffsetreg>

	//Disable RF blocks for TX (configure RF_ENABLE_ID reg)
	dwt_write32bitoffsetreg(RF_ENABLE_ID, 0, 0x00000000);
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	2100      	movs	r1, #0
 8003d30:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8003d34:	f7ff f89f 	bl	8002e76 <dwt_write32bitoffsetreg>

	if (switch_config) {
 8003d38:	79fb      	ldrb	r3, [r7, #7]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d005      	beq.n	8003d4a <dwt_disable_rf_tx+0x32>
		//Restore the TXRX switch to auto
		dwt_write32bitoffsetreg(RF_SWITCH_CTRL_ID, 0x0, TXRXSWITCH_AUTO);
 8003d3e:	f04f 52e0 	mov.w	r2, #469762048	@ 0x1c000000
 8003d42:	2100      	movs	r1, #0
 8003d44:	4804      	ldr	r0, [pc, #16]	@ (8003d58 <dwt_disable_rf_tx+0x40>)
 8003d46:	f7ff f896 	bl	8002e76 <dwt_write32bitoffsetreg>
	}
}
 8003d4a:	bf00      	nop
 8003d4c:	3708      	adds	r7, #8
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	00070048 	.word	0x00070048
 8003d58:	00070014 	.word	0x00070014

08003d5c <dwt_enable_rf_tx>:
 *
 * output parameters
 *
 */
static
void dwt_enable_rf_tx(uint32_t channel, uint8_t switch_control) {
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	460b      	mov	r3, r1
 8003d66:	70fb      	strb	r3, [r7, #3]
	//Turn on TX LDOs
	dwt_or32bitoffsetreg(LDO_CTRL_ID, 0,
 8003d68:	f04f 2308 	mov.w	r3, #134219776	@ 0x8000800
 8003d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8003d70:	2100      	movs	r1, #0
 8003d72:	4815      	ldr	r0, [pc, #84]	@ (8003dc8 <dwt_enable_rf_tx+0x6c>)
 8003d74:	f7ff f8d2 	bl	8002f1c <dwt_modify32bitoffsetreg>
			(LDO_CTRL_LDO_VDDHVTX_VREF_BIT_MASK | LDO_CTRL_LDO_VDDHVTX_EN_BIT_MASK));
	dwt_or32bitoffsetreg(LDO_CTRL_ID, 0,
 8003d78:	f04f 1360 	mov.w	r3, #6291552	@ 0x600060
 8003d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8003d80:	2100      	movs	r1, #0
 8003d82:	4811      	ldr	r0, [pc, #68]	@ (8003dc8 <dwt_enable_rf_tx+0x6c>)
 8003d84:	f7ff f8ca 	bl	8002f1c <dwt_modify32bitoffsetreg>
			(LDO_CTRL_LDO_VDDTX2_VREF_BIT_MASK | LDO_CTRL_LDO_VDDTX1_VREF_BIT_MASK | LDO_CTRL_LDO_VDDTX2_EN_BIT_MASK | LDO_CTRL_LDO_VDDTX1_EN_BIT_MASK));

	//Enable RF blocks for TX (configure RF_ENABLE_ID reg)
	if (channel == SEL_CHANNEL5) {
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2b05      	cmp	r3, #5
 8003d8c:	d108      	bne.n	8003da0 <dwt_enable_rf_tx+0x44>
		dwt_or32bitoffsetreg(RF_ENABLE_ID, 0,
 8003d8e:	4b0f      	ldr	r3, [pc, #60]	@ (8003dcc <dwt_enable_rf_tx+0x70>)
 8003d90:	f04f 32ff 	mov.w	r2, #4294967295
 8003d94:	2100      	movs	r1, #0
 8003d96:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8003d9a:	f7ff f8bf 	bl	8002f1c <dwt_modify32bitoffsetreg>
 8003d9e:	e007      	b.n	8003db0 <dwt_enable_rf_tx+0x54>
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_CH5_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	} else {
		dwt_or32bitoffsetreg(RF_ENABLE_ID, 0,
 8003da0:	4b0b      	ldr	r3, [pc, #44]	@ (8003dd0 <dwt_enable_rf_tx+0x74>)
 8003da2:	f04f 32ff 	mov.w	r2, #4294967295
 8003da6:	2100      	movs	r1, #0
 8003da8:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8003dac:	f7ff f8b6 	bl	8002f1c <dwt_modify32bitoffsetreg>
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	}

	if (switch_control) {
 8003db0:	78fb      	ldrb	r3, [r7, #3]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d004      	beq.n	8003dc0 <dwt_enable_rf_tx+0x64>
		//configure the TXRX switch for TX mode
		dwt_write32bitoffsetreg(RF_SWITCH_CTRL_ID, 0x0, TXRXSWITCH_TX);
 8003db6:	4a07      	ldr	r2, [pc, #28]	@ (8003dd4 <dwt_enable_rf_tx+0x78>)
 8003db8:	2100      	movs	r1, #0
 8003dba:	4807      	ldr	r0, [pc, #28]	@ (8003dd8 <dwt_enable_rf_tx+0x7c>)
 8003dbc:	f7ff f85b 	bl	8002e76 <dwt_write32bitoffsetreg>
	}

}
 8003dc0:	bf00      	nop
 8003dc2:	3708      	adds	r7, #8
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	00070048 	.word	0x00070048
 8003dcc:	02003c00 	.word	0x02003c00
 8003dd0:	02001c00 	.word	0x02001c00
 8003dd4:	01011100 	.word	0x01011100
 8003dd8:	00070014 	.word	0x00070014

08003ddc <dwt_enable_rftx_blocks>:
 * None
 *
 * No return value
 */
static
void dwt_enable_rftx_blocks(uint32_t channel) {
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b082      	sub	sp, #8
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
	if (channel == SEL_CHANNEL5) {
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2b05      	cmp	r3, #5
 8003de8:	d107      	bne.n	8003dfa <dwt_enable_rftx_blocks+0x1e>
		dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0,
 8003dea:	4b0b      	ldr	r3, [pc, #44]	@ (8003e18 <dwt_enable_rftx_blocks+0x3c>)
 8003dec:	f04f 32ff 	mov.w	r2, #4294967295
 8003df0:	2100      	movs	r1, #0
 8003df2:	480a      	ldr	r0, [pc, #40]	@ (8003e1c <dwt_enable_rftx_blocks+0x40>)
 8003df4:	f7ff f892 	bl	8002f1c <dwt_modify32bitoffsetreg>
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_CH5_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	} else if (channel == SEL_CHANNEL9) {
		dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0,
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	}
}
 8003df8:	e009      	b.n	8003e0e <dwt_enable_rftx_blocks+0x32>
	} else if (channel == SEL_CHANNEL9) {
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2b09      	cmp	r3, #9
 8003dfe:	d106      	bne.n	8003e0e <dwt_enable_rftx_blocks+0x32>
		dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0,
 8003e00:	4b07      	ldr	r3, [pc, #28]	@ (8003e20 <dwt_enable_rftx_blocks+0x44>)
 8003e02:	f04f 32ff 	mov.w	r2, #4294967295
 8003e06:	2100      	movs	r1, #0
 8003e08:	4804      	ldr	r0, [pc, #16]	@ (8003e1c <dwt_enable_rftx_blocks+0x40>)
 8003e0a:	f7ff f887 	bl	8002f1c <dwt_modify32bitoffsetreg>
}
 8003e0e:	bf00      	nop
 8003e10:	3708      	adds	r7, #8
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	02003c00 	.word	0x02003c00
 8003e1c:	00070004 	.word	0x00070004
 8003e20:	02001c00 	.word	0x02001c00

08003e24 <dwt_disable_rftx_blocks>:
 * None
 *
 * No return value
 */
static
void dwt_disable_rftx_blocks(void) {
 8003e24:	b580      	push	{r7, lr}
 8003e26:	af00      	add	r7, sp, #0
	dwt_write32bitoffsetreg(RF_CTRL_MASK_ID, 0, 0x00000000);
 8003e28:	2200      	movs	r2, #0
 8003e2a:	2100      	movs	r1, #0
 8003e2c:	4802      	ldr	r0, [pc, #8]	@ (8003e38 <dwt_disable_rftx_blocks+0x14>)
 8003e2e:	f7ff f822 	bl	8002e76 <dwt_write32bitoffsetreg>
}
 8003e32:	bf00      	nop
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	00070004 	.word	0x00070004

08003e3c <dwt_calcbandwidthadj>:
 * @param channel - int - The channel to configure for the corrected bandwidth (5 or 9)
 *
 * output parameters:
 * returns: (uint8_t) The setting that was written to the PG_DELAY register (when calibration completed)
 */
uint8_t dwt_calcbandwidthadj(uint16_t target_count, int channel) {
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b082      	sub	sp, #8
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	4603      	mov	r3, r0
 8003e44:	6039      	str	r1, [r7, #0]
 8003e46:	80fb      	strh	r3, [r7, #6]
	// Force system clock to FOSC/4 and TX clocks on and enable RF blocks
	dwt_force_clocks(FORCE_CLK_SYS_TX);
 8003e48:	2001      	movs	r0, #1
 8003e4a:	f7ff fdad 	bl	80039a8 <dwt_force_clocks>
	dwt_enable_rf_tx((uint32_t) channel, 0);
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	2100      	movs	r1, #0
 8003e52:	4618      	mov	r0, r3
 8003e54:	f7ff ff82 	bl	8003d5c <dwt_enable_rf_tx>
	dwt_enable_rftx_blocks((uint32_t) channel);
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f7ff ffbe 	bl	8003ddc <dwt_enable_rftx_blocks>

	// Write to the PG target before kicking off PG auto-cal with given target value
	dwt_write16bitoffsetreg(PG_CAL_TARGET_ID, 0x0,
 8003e60:	88fb      	ldrh	r3, [r7, #6]
 8003e62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	461a      	mov	r2, r3
 8003e6a:	2100      	movs	r1, #0
 8003e6c:	4813      	ldr	r0, [pc, #76]	@ (8003ebc <dwt_calcbandwidthadj+0x80>)
 8003e6e:	f7ff f828 	bl	8002ec2 <dwt_write16bitoffsetreg>
			target_count & PG_CAL_TARGET_TARGET_BIT_MASK);
	// Run PG count cal
	dwt_or8bitoffsetreg(PGC_CTRL_ID, 0x0,
 8003e72:	2303      	movs	r3, #3
 8003e74:	22ff      	movs	r2, #255	@ 0xff
 8003e76:	2100      	movs	r1, #0
 8003e78:	4811      	ldr	r0, [pc, #68]	@ (8003ec0 <dwt_calcbandwidthadj+0x84>)
 8003e7a:	f7ff f8ae 	bl	8002fda <dwt_modify8bitoffsetreg>
			(uint8_t)(PGC_CTRL_PGC_START_BIT_MASK | PGC_CTRL_PGC_AUTO_CAL_BIT_MASK));
	// Wait for calibration to complete
	while (dwt_read8bitoffsetreg(PGC_CTRL_ID, 0) & PGC_CTRL_PGC_START_BIT_MASK)
 8003e7e:	bf00      	nop
 8003e80:	2100      	movs	r1, #0
 8003e82:	480f      	ldr	r0, [pc, #60]	@ (8003ec0 <dwt_calcbandwidthadj+0x84>)
 8003e84:	f7fe ffe5 	bl	8002e52 <dwt_read8bitoffsetreg>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	f003 0301 	and.w	r3, r3, #1
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d1f6      	bne.n	8003e80 <dwt_calcbandwidthadj+0x44>
		;

	//Restore clocks to AUTO and turn off TX blocks
	dwt_disable_rftx_blocks();
 8003e92:	f7ff ffc7 	bl	8003e24 <dwt_disable_rftx_blocks>
	dwt_disable_rf_tx(0);
 8003e96:	2000      	movs	r0, #0
 8003e98:	f7ff ff3e 	bl	8003d18 <dwt_disable_rf_tx>
	dwt_force_clocks(FORCE_CLK_AUTO);
 8003e9c:	2005      	movs	r0, #5
 8003e9e:	f7ff fd83 	bl	80039a8 <dwt_force_clocks>

	return (dwt_read8bitoffsetreg(TX_CTRL_HI_ID, 0)
 8003ea2:	2100      	movs	r1, #0
 8003ea4:	4807      	ldr	r0, [pc, #28]	@ (8003ec4 <dwt_calcbandwidthadj+0x88>)
 8003ea6:	f7fe ffd4 	bl	8002e52 <dwt_read8bitoffsetreg>
 8003eaa:	4603      	mov	r3, r0
			& TX_CTRL_HI_TX_PG_DELAY_BIT_MASK);
 8003eac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003eb0:	b2db      	uxtb	r3, r3
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3708      	adds	r7, #8
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	0008001c 	.word	0x0008001c
 8003ec0:	00080010 	.word	0x00080010
 8003ec4:	0007001c 	.word	0x0007001c

08003ec8 <write>:

 ===============================================================================================
 */

HAL_StatusTypeDef write(uint16_t headerLength, uint8_t *headerBuffer,
		uint32_t bodylength, uint8_t *bodyBuffer) {
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b0a0      	sub	sp, #128	@ 0x80
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	60b9      	str	r1, [r7, #8]
 8003ed0:	607a      	str	r2, [r7, #4]
 8003ed2:	603b      	str	r3, [r7, #0]
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	81fb      	strh	r3, [r7, #14]
	HAL_StatusTypeDef res;
	uint8_t buf[100] = { 0 };
 8003ed8:	2300      	movs	r3, #0
 8003eda:	613b      	str	r3, [r7, #16]
 8003edc:	f107 0314 	add.w	r3, r7, #20
 8003ee0:	2260      	movs	r2, #96	@ 0x60
 8003ee2:	2100      	movs	r1, #0
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f007 fea0 	bl	800bc2a <memset>
	int i;
	int j;
	for (i = 0; i < headerLength; i++)
 8003eea:	2300      	movs	r3, #0
 8003eec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003eee:	e00c      	b.n	8003f0a <write+0x42>
		buf[i] = headerBuffer[i];
 8003ef0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ef2:	68ba      	ldr	r2, [r7, #8]
 8003ef4:	4413      	add	r3, r2
 8003ef6:	7819      	ldrb	r1, [r3, #0]
 8003ef8:	f107 0210 	add.w	r2, r7, #16
 8003efc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003efe:	4413      	add	r3, r2
 8003f00:	460a      	mov	r2, r1
 8003f02:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < headerLength; i++)
 8003f04:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003f06:	3301      	adds	r3, #1
 8003f08:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003f0a:	89fb      	ldrh	r3, [r7, #14]
 8003f0c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	dbee      	blt.n	8003ef0 <write+0x28>

	for (j = 0; j < bodylength; j++)
 8003f12:	2300      	movs	r3, #0
 8003f14:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003f16:	e00d      	b.n	8003f34 <write+0x6c>
		buf[i + j] = bodyBuffer[j];
 8003f18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f1a:	683a      	ldr	r2, [r7, #0]
 8003f1c:	441a      	add	r2, r3
 8003f1e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003f20:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f22:	440b      	add	r3, r1
 8003f24:	7812      	ldrb	r2, [r2, #0]
 8003f26:	3380      	adds	r3, #128	@ 0x80
 8003f28:	443b      	add	r3, r7
 8003f2a:	f803 2c70 	strb.w	r2, [r3, #-112]
	for (j = 0; j < bodylength; j++)
 8003f2e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f30:	3301      	adds	r3, #1
 8003f32:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003f34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d8ed      	bhi.n	8003f18 <write+0x50>

	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_RESET); // pull the pin low
 8003f3c:	4b13      	ldr	r3, [pc, #76]	@ (8003f8c <write+0xc4>)
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	4a12      	ldr	r2, [pc, #72]	@ (8003f8c <write+0xc4>)
 8003f42:	8911      	ldrh	r1, [r2, #8]
 8003f44:	2200      	movs	r2, #0
 8003f46:	4618      	mov	r0, r3
 8003f48:	f001 fc98 	bl	800587c <HAL_GPIO_WritePin>
	res = HAL_SPI_Transmit(hw.spi, buf, i + j, 0xffff);
 8003f4c:	4b0f      	ldr	r3, [pc, #60]	@ (8003f8c <write+0xc4>)
 8003f4e:	6818      	ldr	r0, [r3, #0]
 8003f50:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003f52:	b29a      	uxth	r2, r3
 8003f54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	4413      	add	r3, r2
 8003f5a:	b29a      	uxth	r2, r3
 8003f5c:	f107 0110 	add.w	r1, r7, #16
 8003f60:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003f64:	f005 f9ce 	bl	8009304 <HAL_SPI_Transmit>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_SET); // pull the pin high
 8003f6e:	4b07      	ldr	r3, [pc, #28]	@ (8003f8c <write+0xc4>)
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	4a06      	ldr	r2, [pc, #24]	@ (8003f8c <write+0xc4>)
 8003f74:	8911      	ldrh	r1, [r2, #8]
 8003f76:	2201      	movs	r2, #1
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f001 fc7f 	bl	800587c <HAL_GPIO_WritePin>

	return (res);
 8003f7e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3780      	adds	r7, #128	@ 0x80
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	20000098 	.word	0x20000098

08003f90 <read>:

HAL_StatusTypeDef read(uint16_t headerLength, const uint8_t *headerBuffer,
		uint32_t readlength, uint8_t *readBuffer) {
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b086      	sub	sp, #24
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60b9      	str	r1, [r7, #8]
 8003f98:	607a      	str	r2, [r7, #4]
 8003f9a:	603b      	str	r3, [r7, #0]
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	81fb      	strh	r3, [r7, #14]
	HAL_StatusTypeDef res;
	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_RESET); // pull the pin low
 8003fa0:	4b16      	ldr	r3, [pc, #88]	@ (8003ffc <read+0x6c>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	4a15      	ldr	r2, [pc, #84]	@ (8003ffc <read+0x6c>)
 8003fa6:	8911      	ldrh	r1, [r2, #8]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	4618      	mov	r0, r3
 8003fac:	f001 fc66 	bl	800587c <HAL_GPIO_WritePin>
	res = HAL_SPI_Transmit(hw.spi, (uint8_t*) headerBuffer, headerLength,
 8003fb0:	4b12      	ldr	r3, [pc, #72]	@ (8003ffc <read+0x6c>)
 8003fb2:	6818      	ldr	r0, [r3, #0]
 8003fb4:	89fa      	ldrh	r2, [r7, #14]
 8003fb6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003fba:	68b9      	ldr	r1, [r7, #8]
 8003fbc:	f005 f9a2 	bl	8009304 <HAL_SPI_Transmit>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	75fb      	strb	r3, [r7, #23]
			0xffff);
	if (res == HAL_OK)
 8003fc4:	7dfb      	ldrb	r3, [r7, #23]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d10a      	bne.n	8003fe0 <read+0x50>
		res = HAL_SPI_Receive(hw.spi, readBuffer, readlength, 0xffff);
 8003fca:	4b0c      	ldr	r3, [pc, #48]	@ (8003ffc <read+0x6c>)
 8003fcc:	6818      	ldr	r0, [r3, #0]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	b29a      	uxth	r2, r3
 8003fd2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003fd6:	6839      	ldr	r1, [r7, #0]
 8003fd8:	f005 fba4 	bl	8009724 <HAL_SPI_Receive>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_SET); // pull the pin high
 8003fe0:	4b06      	ldr	r3, [pc, #24]	@ (8003ffc <read+0x6c>)
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	4a05      	ldr	r2, [pc, #20]	@ (8003ffc <read+0x6c>)
 8003fe6:	8911      	ldrh	r1, [r2, #8]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	4618      	mov	r0, r3
 8003fec:	f001 fc46 	bl	800587c <HAL_GPIO_WritePin>
	return (res);
 8003ff0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3718      	adds	r7, #24
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	20000098 	.word	0x20000098

08004000 <get_rx_timestamp_u64>:
 *
 * @param  none
 *
 * @return  64-bit value of the read time-stamp.
 */
uint64_t get_rx_timestamp_u64(void) {
 8004000:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004004:	b084      	sub	sp, #16
 8004006:	af00      	add	r7, sp, #0
	uint8_t ts_tab[5];
	uint64_t ts = 0;
 8004008:	f04f 0200 	mov.w	r2, #0
 800400c:	f04f 0300 	mov.w	r3, #0
 8004010:	e9c7 2302 	strd	r2, r3, [r7, #8]
	int8_t i;
	dwt_readrxtimestamp(ts_tab);
 8004014:	463b      	mov	r3, r7
 8004016:	4618      	mov	r0, r3
 8004018:	f7ff fb5c 	bl	80036d4 <dwt_readrxtimestamp>
	for (i = 4; i >= 0; i--) {
 800401c:	2304      	movs	r3, #4
 800401e:	71fb      	strb	r3, [r7, #7]
 8004020:	e023      	b.n	800406a <get_rx_timestamp_u64+0x6a>
		ts <<= 8;
 8004022:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004026:	f04f 0200 	mov.w	r2, #0
 800402a:	f04f 0300 	mov.w	r3, #0
 800402e:	020b      	lsls	r3, r1, #8
 8004030:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004034:	0202      	lsls	r2, r0, #8
 8004036:	e9c7 2302 	strd	r2, r3, [r7, #8]
		ts |= ts_tab[i];
 800403a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800403e:	3310      	adds	r3, #16
 8004040:	443b      	add	r3, r7
 8004042:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004046:	b2db      	uxtb	r3, r3
 8004048:	2200      	movs	r2, #0
 800404a:	461c      	mov	r4, r3
 800404c:	4615      	mov	r5, r2
 800404e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004052:	ea42 0804 	orr.w	r8, r2, r4
 8004056:	ea43 0905 	orr.w	r9, r3, r5
 800405a:	e9c7 8902 	strd	r8, r9, [r7, #8]
	for (i = 4; i >= 0; i--) {
 800405e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004062:	b2db      	uxtb	r3, r3
 8004064:	3b01      	subs	r3, #1
 8004066:	b2db      	uxtb	r3, r3
 8004068:	71fb      	strb	r3, [r7, #7]
 800406a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800406e:	2b00      	cmp	r3, #0
 8004070:	dad7      	bge.n	8004022 <get_rx_timestamp_u64+0x22>
	}
	return ts;
 8004072:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 8004076:	4610      	mov	r0, r2
 8004078:	4619      	mov	r1, r3
 800407a:	3710      	adds	r7, #16
 800407c:	46bd      	mov	sp, r7
 800407e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08004082 <deca_usleep>:
	for (i = 0; i < RESP_MSG_TS_LEN; i++) {
		ts_field[i] = (uint8_t) (ts >> (i * 8));
	}
}

void deca_usleep(unsigned int usec) {
 8004082:	b480      	push	{r7}
 8004084:	b085      	sub	sp, #20
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
	unsigned int i;

	usec *= 12;
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	4613      	mov	r3, r2
 800408e:	005b      	lsls	r3, r3, #1
 8004090:	4413      	add	r3, r2
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	607b      	str	r3, [r7, #4]
	for (i = 0; i < usec; i++) {
 8004096:	2300      	movs	r3, #0
 8004098:	60fb      	str	r3, [r7, #12]
 800409a:	e003      	b.n	80040a4 <deca_usleep+0x22>
		__NOP();
 800409c:	bf00      	nop
	for (i = 0; i < usec; i++) {
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	3301      	adds	r3, #1
 80040a2:	60fb      	str	r3, [r7, #12]
 80040a4:	68fa      	ldr	r2, [r7, #12]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d3f7      	bcc.n	800409c <deca_usleep+0x1a>
	}
}
 80040ac:	bf00      	nop
 80040ae:	bf00      	nop
 80040b0:	3714      	adds	r7, #20
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr
	...

080040bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80040bc:	480d      	ldr	r0, [pc, #52]	@ (80040f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80040be:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80040c0:	f7fe f96c 	bl	800239c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80040c4:	480c      	ldr	r0, [pc, #48]	@ (80040f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80040c6:	490d      	ldr	r1, [pc, #52]	@ (80040fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80040c8:	4a0d      	ldr	r2, [pc, #52]	@ (8004100 <LoopForever+0xe>)
  movs r3, #0
 80040ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80040cc:	e002      	b.n	80040d4 <LoopCopyDataInit>

080040ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80040ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80040d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80040d2:	3304      	adds	r3, #4

080040d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80040d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80040d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80040d8:	d3f9      	bcc.n	80040ce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80040da:	4a0a      	ldr	r2, [pc, #40]	@ (8004104 <LoopForever+0x12>)
  ldr r4, =_ebss
 80040dc:	4c0a      	ldr	r4, [pc, #40]	@ (8004108 <LoopForever+0x16>)
  movs r3, #0
 80040de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80040e0:	e001      	b.n	80040e6 <LoopFillZerobss>

080040e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80040e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80040e4:	3204      	adds	r2, #4

080040e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80040e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80040e8:	d3fb      	bcc.n	80040e2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80040ea:	f007 fe03 	bl	800bcf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80040ee:	f7fc fef7 	bl	8000ee0 <main>

080040f2 <LoopForever>:

LoopForever:
    b LoopForever
 80040f2:	e7fe      	b.n	80040f2 <LoopForever>
  ldr   r0, =_estack
 80040f4:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80040f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80040fc:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8004100:	0800ca7c 	.word	0x0800ca7c
  ldr r2, =_sbss
 8004104:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8004108:	200005b2 	.word	0x200005b2

0800410c <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800410c:	e7fe      	b.n	800410c <ADC1_IRQHandler>
	...

08004110 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004114:	4b12      	ldr	r3, [pc, #72]	@ (8004160 <HAL_Init+0x50>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a11      	ldr	r2, [pc, #68]	@ (8004160 <HAL_Init+0x50>)
 800411a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800411e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004120:	2003      	movs	r0, #3
 8004122:	f000 f9f4 	bl	800450e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004126:	f003 ffe3 	bl	80080f0 <HAL_RCC_GetSysClockFreq>
 800412a:	4602      	mov	r2, r0
 800412c:	4b0d      	ldr	r3, [pc, #52]	@ (8004164 <HAL_Init+0x54>)
 800412e:	6a1b      	ldr	r3, [r3, #32]
 8004130:	f003 030f 	and.w	r3, r3, #15
 8004134:	490c      	ldr	r1, [pc, #48]	@ (8004168 <HAL_Init+0x58>)
 8004136:	5ccb      	ldrb	r3, [r1, r3]
 8004138:	fa22 f303 	lsr.w	r3, r2, r3
 800413c:	4a0b      	ldr	r2, [pc, #44]	@ (800416c <HAL_Init+0x5c>)
 800413e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004140:	2004      	movs	r0, #4
 8004142:	f000 fa39 	bl	80045b8 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004146:	200f      	movs	r0, #15
 8004148:	f000 f85a 	bl	8004200 <HAL_InitTick>
 800414c:	4603      	mov	r3, r0
 800414e:	2b00      	cmp	r3, #0
 8004150:	d001      	beq.n	8004156 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e002      	b.n	800415c <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004156:	f7fd fded 	bl	8001d34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800415a:	2300      	movs	r3, #0
}
 800415c:	4618      	mov	r0, r3
 800415e:	bd80      	pop	{r7, pc}
 8004160:	40022000 	.word	0x40022000
 8004164:	46020c00 	.word	0x46020c00
 8004168:	0800c91c 	.word	0x0800c91c
 800416c:	20000010 	.word	0x20000010

08004170 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8004174:	4b18      	ldr	r3, [pc, #96]	@ (80041d8 <HAL_DeInit+0x68>)
 8004176:	4a19      	ldr	r2, [pc, #100]	@ (80041dc <HAL_DeInit+0x6c>)
 8004178:	675a      	str	r2, [r3, #116]	@ 0x74
 800417a:	4b17      	ldr	r3, [pc, #92]	@ (80041d8 <HAL_DeInit+0x68>)
 800417c:	4a18      	ldr	r2, [pc, #96]	@ (80041e0 <HAL_DeInit+0x70>)
 800417e:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_APB1_RELEASE_RESET();
 8004180:	4b15      	ldr	r3, [pc, #84]	@ (80041d8 <HAL_DeInit+0x68>)
 8004182:	2200      	movs	r2, #0
 8004184:	675a      	str	r2, [r3, #116]	@ 0x74
 8004186:	4b14      	ldr	r3, [pc, #80]	@ (80041d8 <HAL_DeInit+0x68>)
 8004188:	2200      	movs	r2, #0
 800418a:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_RCC_APB2_FORCE_RESET();
 800418c:	4b12      	ldr	r3, [pc, #72]	@ (80041d8 <HAL_DeInit+0x68>)
 800418e:	4a15      	ldr	r2, [pc, #84]	@ (80041e4 <HAL_DeInit+0x74>)
 8004190:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
 8004192:	4b11      	ldr	r3, [pc, #68]	@ (80041d8 <HAL_DeInit+0x68>)
 8004194:	2200      	movs	r2, #0
 8004196:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_AHB1_FORCE_RESET();
 8004198:	4b0f      	ldr	r3, [pc, #60]	@ (80041d8 <HAL_DeInit+0x68>)
 800419a:	4a13      	ldr	r2, [pc, #76]	@ (80041e8 <HAL_DeInit+0x78>)
 800419c:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
 800419e:	4b0e      	ldr	r3, [pc, #56]	@ (80041d8 <HAL_DeInit+0x68>)
 80041a0:	2200      	movs	r2, #0
 80041a2:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_RCC_AHB2_FORCE_RESET();
 80041a4:	4b0c      	ldr	r3, [pc, #48]	@ (80041d8 <HAL_DeInit+0x68>)
 80041a6:	4a11      	ldr	r2, [pc, #68]	@ (80041ec <HAL_DeInit+0x7c>)
 80041a8:	665a      	str	r2, [r3, #100]	@ 0x64
 80041aa:	4b0b      	ldr	r3, [pc, #44]	@ (80041d8 <HAL_DeInit+0x68>)
 80041ac:	f240 1211 	movw	r2, #273	@ 0x111
 80041b0:	669a      	str	r2, [r3, #104]	@ 0x68
  __HAL_RCC_AHB2_RELEASE_RESET();
 80041b2:	4b09      	ldr	r3, [pc, #36]	@ (80041d8 <HAL_DeInit+0x68>)
 80041b4:	2200      	movs	r2, #0
 80041b6:	665a      	str	r2, [r3, #100]	@ 0x64
 80041b8:	4b07      	ldr	r3, [pc, #28]	@ (80041d8 <HAL_DeInit+0x68>)
 80041ba:	2200      	movs	r2, #0
 80041bc:	669a      	str	r2, [r3, #104]	@ 0x68

  __HAL_RCC_AHB3_FORCE_RESET();
 80041be:	4b06      	ldr	r3, [pc, #24]	@ (80041d8 <HAL_DeInit+0x68>)
 80041c0:	f240 6261 	movw	r2, #1633	@ 0x661
 80041c4:	66da      	str	r2, [r3, #108]	@ 0x6c
  __HAL_RCC_AHB3_RELEASE_RESET();
 80041c6:	4b04      	ldr	r3, [pc, #16]	@ (80041d8 <HAL_DeInit+0x68>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80041cc:	f000 f810 	bl	80041f0 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 80041d0:	2300      	movs	r3, #0
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	46020c00 	.word	0x46020c00
 80041dc:	027e403f 	.word	0x027e403f
 80041e0:	00800222 	.word	0x00800222
 80041e4:	00677800 	.word	0x00677800
 80041e8:	0007100f 	.word	0x0007100f
 80041ec:	19bf55ff 	.word	0x19bf55ff

080041f0 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80041f0:	b480      	push	{r7}
 80041f2:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 80041f4:	bf00      	nop
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr
	...

08004200 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8004208:	2300      	movs	r3, #0
 800420a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 800420c:	4b33      	ldr	r3, [pc, #204]	@ (80042dc <HAL_InitTick+0xdc>)
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d101      	bne.n	8004218 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e05c      	b.n	80042d2 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8004218:	4b31      	ldr	r3, [pc, #196]	@ (80042e0 <HAL_InitTick+0xe0>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0304 	and.w	r3, r3, #4
 8004220:	2b04      	cmp	r3, #4
 8004222:	d10c      	bne.n	800423e <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8004224:	4b2f      	ldr	r3, [pc, #188]	@ (80042e4 <HAL_InitTick+0xe4>)
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	4b2c      	ldr	r3, [pc, #176]	@ (80042dc <HAL_InitTick+0xdc>)
 800422a:	781b      	ldrb	r3, [r3, #0]
 800422c:	4619      	mov	r1, r3
 800422e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004232:	fbb3 f3f1 	udiv	r3, r3, r1
 8004236:	fbb2 f3f3 	udiv	r3, r2, r3
 800423a:	60fb      	str	r3, [r7, #12]
 800423c:	e037      	b.n	80042ae <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800423e:	f000 fa13 	bl	8004668 <HAL_SYSTICK_GetCLKSourceConfig>
 8004242:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	2b02      	cmp	r3, #2
 8004248:	d023      	beq.n	8004292 <HAL_InitTick+0x92>
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	2b02      	cmp	r3, #2
 800424e:	d82d      	bhi.n	80042ac <HAL_InitTick+0xac>
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d003      	beq.n	800425e <HAL_InitTick+0x5e>
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	2b01      	cmp	r3, #1
 800425a:	d00d      	beq.n	8004278 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 800425c:	e026      	b.n	80042ac <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800425e:	4b21      	ldr	r3, [pc, #132]	@ (80042e4 <HAL_InitTick+0xe4>)
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	4b1e      	ldr	r3, [pc, #120]	@ (80042dc <HAL_InitTick+0xdc>)
 8004264:	781b      	ldrb	r3, [r3, #0]
 8004266:	4619      	mov	r1, r3
 8004268:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800426c:	fbb3 f3f1 	udiv	r3, r3, r1
 8004270:	fbb2 f3f3 	udiv	r3, r2, r3
 8004274:	60fb      	str	r3, [r7, #12]
        break;
 8004276:	e01a      	b.n	80042ae <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8004278:	4b18      	ldr	r3, [pc, #96]	@ (80042dc <HAL_InitTick+0xdc>)
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	461a      	mov	r2, r3
 800427e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004282:	fbb3 f3f2 	udiv	r3, r3, r2
 8004286:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800428a:	fbb2 f3f3 	udiv	r3, r2, r3
 800428e:	60fb      	str	r3, [r7, #12]
        break;
 8004290:	e00d      	b.n	80042ae <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8004292:	4b12      	ldr	r3, [pc, #72]	@ (80042dc <HAL_InitTick+0xdc>)
 8004294:	781b      	ldrb	r3, [r3, #0]
 8004296:	461a      	mov	r2, r3
 8004298:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800429c:	fbb3 f3f2 	udiv	r3, r3, r2
 80042a0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80042a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042a8:	60fb      	str	r3, [r7, #12]
        break;
 80042aa:	e000      	b.n	80042ae <HAL_InitTick+0xae>
        break;
 80042ac:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80042ae:	68f8      	ldr	r0, [r7, #12]
 80042b0:	f000 f960 	bl	8004574 <HAL_SYSTICK_Config>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d001      	beq.n	80042be <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	e009      	b.n	80042d2 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80042be:	2200      	movs	r2, #0
 80042c0:	6879      	ldr	r1, [r7, #4]
 80042c2:	f04f 30ff 	mov.w	r0, #4294967295
 80042c6:	f000 f92d 	bl	8004524 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80042ca:	4a07      	ldr	r2, [pc, #28]	@ (80042e8 <HAL_InitTick+0xe8>)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3710      	adds	r7, #16
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	20000018 	.word	0x20000018
 80042e0:	e000e010 	.word	0xe000e010
 80042e4:	20000010 	.word	0x20000010
 80042e8:	20000014 	.word	0x20000014

080042ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80042ec:	b480      	push	{r7}
 80042ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80042f0:	4b06      	ldr	r3, [pc, #24]	@ (800430c <HAL_IncTick+0x20>)
 80042f2:	781b      	ldrb	r3, [r3, #0]
 80042f4:	461a      	mov	r2, r3
 80042f6:	4b06      	ldr	r3, [pc, #24]	@ (8004310 <HAL_IncTick+0x24>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4413      	add	r3, r2
 80042fc:	4a04      	ldr	r2, [pc, #16]	@ (8004310 <HAL_IncTick+0x24>)
 80042fe:	6013      	str	r3, [r2, #0]
}
 8004300:	bf00      	nop
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	20000018 	.word	0x20000018
 8004310:	20000464 	.word	0x20000464

08004314 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004314:	b480      	push	{r7}
 8004316:	af00      	add	r7, sp, #0
  return uwTick;
 8004318:	4b03      	ldr	r3, [pc, #12]	@ (8004328 <HAL_GetTick+0x14>)
 800431a:	681b      	ldr	r3, [r3, #0]
}
 800431c:	4618      	mov	r0, r3
 800431e:	46bd      	mov	sp, r7
 8004320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004324:	4770      	bx	lr
 8004326:	bf00      	nop
 8004328:	20000464 	.word	0x20000464

0800432c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004334:	f7ff ffee 	bl	8004314 <HAL_GetTick>
 8004338:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004344:	d005      	beq.n	8004352 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004346:	4b0a      	ldr	r3, [pc, #40]	@ (8004370 <HAL_Delay+0x44>)
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	461a      	mov	r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	4413      	add	r3, r2
 8004350:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004352:	bf00      	nop
 8004354:	f7ff ffde 	bl	8004314 <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	429a      	cmp	r2, r3
 8004362:	d8f7      	bhi.n	8004354 <HAL_Delay+0x28>
  {
  }
}
 8004364:	bf00      	nop
 8004366:	bf00      	nop
 8004368:	3710      	adds	r7, #16
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
 800436e:	bf00      	nop
 8004370:	20000018 	.word	0x20000018

08004374 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8004374:	b480      	push	{r7}
 8004376:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8004378:	4b05      	ldr	r3, [pc, #20]	@ (8004390 <HAL_SuspendTick+0x1c>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a04      	ldr	r2, [pc, #16]	@ (8004390 <HAL_SuspendTick+0x1c>)
 800437e:	f023 0302 	bic.w	r3, r3, #2
 8004382:	6013      	str	r3, [r2, #0]
}
 8004384:	bf00      	nop
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr
 800438e:	bf00      	nop
 8004390:	e000e010 	.word	0xe000e010

08004394 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8004394:	b480      	push	{r7}
 8004396:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8004398:	4b05      	ldr	r3, [pc, #20]	@ (80043b0 <HAL_ResumeTick+0x1c>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a04      	ldr	r2, [pc, #16]	@ (80043b0 <HAL_ResumeTick+0x1c>)
 800439e:	f043 0302 	orr.w	r3, r3, #2
 80043a2:	6013      	str	r3, [r2, #0]
}
 80043a4:	bf00      	nop
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	e000e010 	.word	0xe000e010

080043b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b085      	sub	sp, #20
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f003 0307 	and.w	r3, r3, #7
 80043c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80043c4:	4b0c      	ldr	r3, [pc, #48]	@ (80043f8 <__NVIC_SetPriorityGrouping+0x44>)
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80043ca:	68ba      	ldr	r2, [r7, #8]
 80043cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80043d0:	4013      	ands	r3, r2
 80043d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80043dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80043e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80043e6:	4a04      	ldr	r2, [pc, #16]	@ (80043f8 <__NVIC_SetPriorityGrouping+0x44>)
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	60d3      	str	r3, [r2, #12]
}
 80043ec:	bf00      	nop
 80043ee:	3714      	adds	r7, #20
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr
 80043f8:	e000ed00 	.word	0xe000ed00

080043fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80043fc:	b480      	push	{r7}
 80043fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004400:	4b04      	ldr	r3, [pc, #16]	@ (8004414 <__NVIC_GetPriorityGrouping+0x18>)
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	0a1b      	lsrs	r3, r3, #8
 8004406:	f003 0307 	and.w	r3, r3, #7
}
 800440a:	4618      	mov	r0, r3
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr
 8004414:	e000ed00 	.word	0xe000ed00

08004418 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	4603      	mov	r3, r0
 8004420:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004426:	2b00      	cmp	r3, #0
 8004428:	db0b      	blt.n	8004442 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800442a:	79fb      	ldrb	r3, [r7, #7]
 800442c:	f003 021f 	and.w	r2, r3, #31
 8004430:	4907      	ldr	r1, [pc, #28]	@ (8004450 <__NVIC_EnableIRQ+0x38>)
 8004432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004436:	095b      	lsrs	r3, r3, #5
 8004438:	2001      	movs	r0, #1
 800443a:	fa00 f202 	lsl.w	r2, r0, r2
 800443e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004442:	bf00      	nop
 8004444:	370c      	adds	r7, #12
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	e000e100 	.word	0xe000e100

08004454 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	4603      	mov	r3, r0
 800445c:	6039      	str	r1, [r7, #0]
 800445e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004464:	2b00      	cmp	r3, #0
 8004466:	db0a      	blt.n	800447e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	b2da      	uxtb	r2, r3
 800446c:	490c      	ldr	r1, [pc, #48]	@ (80044a0 <__NVIC_SetPriority+0x4c>)
 800446e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004472:	0112      	lsls	r2, r2, #4
 8004474:	b2d2      	uxtb	r2, r2
 8004476:	440b      	add	r3, r1
 8004478:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800447c:	e00a      	b.n	8004494 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	b2da      	uxtb	r2, r3
 8004482:	4908      	ldr	r1, [pc, #32]	@ (80044a4 <__NVIC_SetPriority+0x50>)
 8004484:	79fb      	ldrb	r3, [r7, #7]
 8004486:	f003 030f 	and.w	r3, r3, #15
 800448a:	3b04      	subs	r3, #4
 800448c:	0112      	lsls	r2, r2, #4
 800448e:	b2d2      	uxtb	r2, r2
 8004490:	440b      	add	r3, r1
 8004492:	761a      	strb	r2, [r3, #24]
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	e000e100 	.word	0xe000e100
 80044a4:	e000ed00 	.word	0xe000ed00

080044a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b089      	sub	sp, #36	@ 0x24
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	60b9      	str	r1, [r7, #8]
 80044b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f003 0307 	and.w	r3, r3, #7
 80044ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	f1c3 0307 	rsb	r3, r3, #7
 80044c2:	2b04      	cmp	r3, #4
 80044c4:	bf28      	it	cs
 80044c6:	2304      	movcs	r3, #4
 80044c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	3304      	adds	r3, #4
 80044ce:	2b06      	cmp	r3, #6
 80044d0:	d902      	bls.n	80044d8 <NVIC_EncodePriority+0x30>
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	3b03      	subs	r3, #3
 80044d6:	e000      	b.n	80044da <NVIC_EncodePriority+0x32>
 80044d8:	2300      	movs	r3, #0
 80044da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044dc:	f04f 32ff 	mov.w	r2, #4294967295
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	fa02 f303 	lsl.w	r3, r2, r3
 80044e6:	43da      	mvns	r2, r3
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	401a      	ands	r2, r3
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80044f0:	f04f 31ff 	mov.w	r1, #4294967295
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	fa01 f303 	lsl.w	r3, r1, r3
 80044fa:	43d9      	mvns	r1, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004500:	4313      	orrs	r3, r2
         );
}
 8004502:	4618      	mov	r0, r3
 8004504:	3724      	adds	r7, #36	@ 0x24
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr

0800450e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800450e:	b580      	push	{r7, lr}
 8004510:	b082      	sub	sp, #8
 8004512:	af00      	add	r7, sp, #0
 8004514:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f7ff ff4c 	bl	80043b4 <__NVIC_SetPriorityGrouping>
}
 800451c:	bf00      	nop
 800451e:	3708      	adds	r7, #8
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}

08004524 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b086      	sub	sp, #24
 8004528:	af00      	add	r7, sp, #0
 800452a:	4603      	mov	r3, r0
 800452c:	60b9      	str	r1, [r7, #8]
 800452e:	607a      	str	r2, [r7, #4]
 8004530:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004532:	f7ff ff63 	bl	80043fc <__NVIC_GetPriorityGrouping>
 8004536:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	68b9      	ldr	r1, [r7, #8]
 800453c:	6978      	ldr	r0, [r7, #20]
 800453e:	f7ff ffb3 	bl	80044a8 <NVIC_EncodePriority>
 8004542:	4602      	mov	r2, r0
 8004544:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004548:	4611      	mov	r1, r2
 800454a:	4618      	mov	r0, r3
 800454c:	f7ff ff82 	bl	8004454 <__NVIC_SetPriority>
}
 8004550:	bf00      	nop
 8004552:	3718      	adds	r7, #24
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}

08004558 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b082      	sub	sp, #8
 800455c:	af00      	add	r7, sp, #0
 800455e:	4603      	mov	r3, r0
 8004560:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004566:	4618      	mov	r0, r3
 8004568:	f7ff ff56 	bl	8004418 <__NVIC_EnableIRQ>
}
 800456c:	bf00      	nop
 800456e:	3708      	adds	r7, #8
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}

08004574 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	3b01      	subs	r3, #1
 8004580:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004584:	d301      	bcc.n	800458a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8004586:	2301      	movs	r3, #1
 8004588:	e00d      	b.n	80045a6 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800458a:	4a0a      	ldr	r2, [pc, #40]	@ (80045b4 <HAL_SYSTICK_Config+0x40>)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	3b01      	subs	r3, #1
 8004590:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8004592:	4b08      	ldr	r3, [pc, #32]	@ (80045b4 <HAL_SYSTICK_Config+0x40>)
 8004594:	2200      	movs	r2, #0
 8004596:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8004598:	4b06      	ldr	r3, [pc, #24]	@ (80045b4 <HAL_SYSTICK_Config+0x40>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a05      	ldr	r2, [pc, #20]	@ (80045b4 <HAL_SYSTICK_Config+0x40>)
 800459e:	f043 0303 	orr.w	r3, r3, #3
 80045a2:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80045a4:	2300      	movs	r3, #0
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	370c      	adds	r7, #12
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr
 80045b2:	bf00      	nop
 80045b4:	e000e010 	.word	0xe000e010

080045b8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2b04      	cmp	r3, #4
 80045c4:	d844      	bhi.n	8004650 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80045c6:	a201      	add	r2, pc, #4	@ (adr r2, 80045cc <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80045c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045cc:	080045ef 	.word	0x080045ef
 80045d0:	0800460d 	.word	0x0800460d
 80045d4:	0800462f 	.word	0x0800462f
 80045d8:	08004651 	.word	0x08004651
 80045dc:	080045e1 	.word	0x080045e1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80045e0:	4b1f      	ldr	r3, [pc, #124]	@ (8004660 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a1e      	ldr	r2, [pc, #120]	@ (8004660 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80045e6:	f043 0304 	orr.w	r3, r3, #4
 80045ea:	6013      	str	r3, [r2, #0]
      break;
 80045ec:	e031      	b.n	8004652 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80045ee:	4b1c      	ldr	r3, [pc, #112]	@ (8004660 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a1b      	ldr	r2, [pc, #108]	@ (8004660 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80045f4:	f023 0304 	bic.w	r3, r3, #4
 80045f8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 80045fa:	4b1a      	ldr	r3, [pc, #104]	@ (8004664 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80045fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004600:	4a18      	ldr	r2, [pc, #96]	@ (8004664 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004602:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8004606:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800460a:	e022      	b.n	8004652 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800460c:	4b14      	ldr	r3, [pc, #80]	@ (8004660 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a13      	ldr	r2, [pc, #76]	@ (8004660 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004612:	f023 0304 	bic.w	r3, r3, #4
 8004616:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8004618:	4b12      	ldr	r3, [pc, #72]	@ (8004664 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800461a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800461e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8004622:	4a10      	ldr	r2, [pc, #64]	@ (8004664 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004624:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004628:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800462c:	e011      	b.n	8004652 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800462e:	4b0c      	ldr	r3, [pc, #48]	@ (8004660 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a0b      	ldr	r2, [pc, #44]	@ (8004660 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8004634:	f023 0304 	bic.w	r3, r3, #4
 8004638:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 800463a:	4b0a      	ldr	r3, [pc, #40]	@ (8004664 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800463c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004640:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8004644:	4a07      	ldr	r2, [pc, #28]	@ (8004664 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8004646:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800464a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800464e:	e000      	b.n	8004652 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8004650:	bf00      	nop
  }
}
 8004652:	bf00      	nop
 8004654:	370c      	adds	r7, #12
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr
 800465e:	bf00      	nop
 8004660:	e000e010 	.word	0xe000e010
 8004664:	46020c00 	.word	0x46020c00

08004668 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8004668:	b480      	push	{r7}
 800466a:	b083      	sub	sp, #12
 800466c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800466e:	4b19      	ldr	r3, [pc, #100]	@ (80046d4 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 0304 	and.w	r3, r3, #4
 8004676:	2b00      	cmp	r3, #0
 8004678:	d002      	beq.n	8004680 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800467a:	2304      	movs	r3, #4
 800467c:	607b      	str	r3, [r7, #4]
 800467e:	e021      	b.n	80046c4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8004680:	4b15      	ldr	r3, [pc, #84]	@ (80046d8 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8004682:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004686:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800468a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004692:	d011      	beq.n	80046b8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800469a:	d810      	bhi.n	80046be <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d004      	beq.n	80046ac <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046a8:	d003      	beq.n	80046b2 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80046aa:	e008      	b.n	80046be <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80046ac:	2300      	movs	r3, #0
 80046ae:	607b      	str	r3, [r7, #4]
        break;
 80046b0:	e008      	b.n	80046c4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80046b2:	2301      	movs	r3, #1
 80046b4:	607b      	str	r3, [r7, #4]
        break;
 80046b6:	e005      	b.n	80046c4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80046b8:	2302      	movs	r3, #2
 80046ba:	607b      	str	r3, [r7, #4]
        break;
 80046bc:	e002      	b.n	80046c4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80046be:	2300      	movs	r3, #0
 80046c0:	607b      	str	r3, [r7, #4]
        break;
 80046c2:	bf00      	nop
    }
  }
  return systick_source;
 80046c4:	687b      	ldr	r3, [r7, #4]
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr
 80046d2:	bf00      	nop
 80046d4:	e000e010 	.word	0xe000e010
 80046d8:	46020c00 	.word	0x46020c00

080046dc <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b084      	sub	sp, #16
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 80046e4:	f7ff fe16 	bl	8004314 <HAL_GetTick>
 80046e8:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d101      	bne.n	80046f4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e0db      	b.n	80048ac <HAL_DMA_Init+0x1d0>
  assert_param(IS_DMA_DESTINATION_DATA_WIDTH(hdma->Init.DestDataWidth));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  assert_param(IS_DMA_TCEM_EVENT_MODE(hdma->Init.TransferEventMode));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a6e      	ldr	r2, [pc, #440]	@ (80048b4 <HAL_DMA_Init+0x1d8>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	f000 809f 	beq.w	800483e <HAL_DMA_Init+0x162>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a6c      	ldr	r2, [pc, #432]	@ (80048b8 <HAL_DMA_Init+0x1dc>)
 8004706:	4293      	cmp	r3, r2
 8004708:	f000 8099 	beq.w	800483e <HAL_DMA_Init+0x162>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a6a      	ldr	r2, [pc, #424]	@ (80048bc <HAL_DMA_Init+0x1e0>)
 8004712:	4293      	cmp	r3, r2
 8004714:	f000 8093 	beq.w	800483e <HAL_DMA_Init+0x162>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a68      	ldr	r2, [pc, #416]	@ (80048c0 <HAL_DMA_Init+0x1e4>)
 800471e:	4293      	cmp	r3, r2
 8004720:	f000 808d 	beq.w	800483e <HAL_DMA_Init+0x162>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a66      	ldr	r2, [pc, #408]	@ (80048c4 <HAL_DMA_Init+0x1e8>)
 800472a:	4293      	cmp	r3, r2
 800472c:	f000 8087 	beq.w	800483e <HAL_DMA_Init+0x162>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a64      	ldr	r2, [pc, #400]	@ (80048c8 <HAL_DMA_Init+0x1ec>)
 8004736:	4293      	cmp	r3, r2
 8004738:	f000 8081 	beq.w	800483e <HAL_DMA_Init+0x162>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a62      	ldr	r2, [pc, #392]	@ (80048cc <HAL_DMA_Init+0x1f0>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d07b      	beq.n	800483e <HAL_DMA_Init+0x162>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a61      	ldr	r2, [pc, #388]	@ (80048d0 <HAL_DMA_Init+0x1f4>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d076      	beq.n	800483e <HAL_DMA_Init+0x162>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a5f      	ldr	r2, [pc, #380]	@ (80048d4 <HAL_DMA_Init+0x1f8>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d071      	beq.n	800483e <HAL_DMA_Init+0x162>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a5e      	ldr	r2, [pc, #376]	@ (80048d8 <HAL_DMA_Init+0x1fc>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d06c      	beq.n	800483e <HAL_DMA_Init+0x162>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a5c      	ldr	r2, [pc, #368]	@ (80048dc <HAL_DMA_Init+0x200>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d067      	beq.n	800483e <HAL_DMA_Init+0x162>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a5b      	ldr	r2, [pc, #364]	@ (80048e0 <HAL_DMA_Init+0x204>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d062      	beq.n	800483e <HAL_DMA_Init+0x162>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a59      	ldr	r2, [pc, #356]	@ (80048e4 <HAL_DMA_Init+0x208>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d05d      	beq.n	800483e <HAL_DMA_Init+0x162>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a58      	ldr	r2, [pc, #352]	@ (80048e8 <HAL_DMA_Init+0x20c>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d058      	beq.n	800483e <HAL_DMA_Init+0x162>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a56      	ldr	r2, [pc, #344]	@ (80048ec <HAL_DMA_Init+0x210>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d053      	beq.n	800483e <HAL_DMA_Init+0x162>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a55      	ldr	r2, [pc, #340]	@ (80048f0 <HAL_DMA_Init+0x214>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d04e      	beq.n	800483e <HAL_DMA_Init+0x162>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a53      	ldr	r2, [pc, #332]	@ (80048f4 <HAL_DMA_Init+0x218>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d049      	beq.n	800483e <HAL_DMA_Init+0x162>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a52      	ldr	r2, [pc, #328]	@ (80048f8 <HAL_DMA_Init+0x21c>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d044      	beq.n	800483e <HAL_DMA_Init+0x162>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a50      	ldr	r2, [pc, #320]	@ (80048fc <HAL_DMA_Init+0x220>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d03f      	beq.n	800483e <HAL_DMA_Init+0x162>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a4f      	ldr	r2, [pc, #316]	@ (8004900 <HAL_DMA_Init+0x224>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d03a      	beq.n	800483e <HAL_DMA_Init+0x162>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a4d      	ldr	r2, [pc, #308]	@ (8004904 <HAL_DMA_Init+0x228>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d035      	beq.n	800483e <HAL_DMA_Init+0x162>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a4c      	ldr	r2, [pc, #304]	@ (8004908 <HAL_DMA_Init+0x22c>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d030      	beq.n	800483e <HAL_DMA_Init+0x162>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a4a      	ldr	r2, [pc, #296]	@ (800490c <HAL_DMA_Init+0x230>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d02b      	beq.n	800483e <HAL_DMA_Init+0x162>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a49      	ldr	r2, [pc, #292]	@ (8004910 <HAL_DMA_Init+0x234>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d026      	beq.n	800483e <HAL_DMA_Init+0x162>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a47      	ldr	r2, [pc, #284]	@ (8004914 <HAL_DMA_Init+0x238>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d021      	beq.n	800483e <HAL_DMA_Init+0x162>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a46      	ldr	r2, [pc, #280]	@ (8004918 <HAL_DMA_Init+0x23c>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d01c      	beq.n	800483e <HAL_DMA_Init+0x162>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a44      	ldr	r2, [pc, #272]	@ (800491c <HAL_DMA_Init+0x240>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d017      	beq.n	800483e <HAL_DMA_Init+0x162>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a43      	ldr	r2, [pc, #268]	@ (8004920 <HAL_DMA_Init+0x244>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d012      	beq.n	800483e <HAL_DMA_Init+0x162>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a41      	ldr	r2, [pc, #260]	@ (8004924 <HAL_DMA_Init+0x248>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d00d      	beq.n	800483e <HAL_DMA_Init+0x162>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a40      	ldr	r2, [pc, #256]	@ (8004928 <HAL_DMA_Init+0x24c>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d008      	beq.n	800483e <HAL_DMA_Init+0x162>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a3e      	ldr	r2, [pc, #248]	@ (800492c <HAL_DMA_Init+0x250>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d003      	beq.n	800483e <HAL_DMA_Init+0x162>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a3d      	ldr	r2, [pc, #244]	@ (8004930 <HAL_DMA_Init+0x254>)
 800483c:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2202      	movs	r2, #2
 800484a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	695a      	ldr	r2, [r3, #20]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f042 0206 	orr.w	r2, r2, #6
 800485c:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 800485e:	e00f      	b.n	8004880 <HAL_DMA_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8004860:	f7ff fd58 	bl	8004314 <HAL_GetTick>
 8004864:	4602      	mov	r2, r0
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	2b05      	cmp	r3, #5
 800486c:	d908      	bls.n	8004880 <HAL_DMA_Init+0x1a4>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2210      	movs	r2, #16
 8004872:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2203      	movs	r2, #3
 8004878:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e015      	b.n	80048ac <HAL_DMA_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	695b      	ldr	r3, [r3, #20]
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1e8      	bne.n	8004860 <HAL_DMA_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 fa9c 	bl	8004dcc <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2200      	movs	r2, #0
 80048a0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2201      	movs	r2, #1
 80048a6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80048aa:	2300      	movs	r3, #0
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3710      	adds	r7, #16
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	40020050 	.word	0x40020050
 80048b8:	50020050 	.word	0x50020050
 80048bc:	400200d0 	.word	0x400200d0
 80048c0:	500200d0 	.word	0x500200d0
 80048c4:	40020150 	.word	0x40020150
 80048c8:	50020150 	.word	0x50020150
 80048cc:	400201d0 	.word	0x400201d0
 80048d0:	500201d0 	.word	0x500201d0
 80048d4:	40020250 	.word	0x40020250
 80048d8:	50020250 	.word	0x50020250
 80048dc:	400202d0 	.word	0x400202d0
 80048e0:	500202d0 	.word	0x500202d0
 80048e4:	40020350 	.word	0x40020350
 80048e8:	50020350 	.word	0x50020350
 80048ec:	400203d0 	.word	0x400203d0
 80048f0:	500203d0 	.word	0x500203d0
 80048f4:	40020450 	.word	0x40020450
 80048f8:	50020450 	.word	0x50020450
 80048fc:	400204d0 	.word	0x400204d0
 8004900:	500204d0 	.word	0x500204d0
 8004904:	40020550 	.word	0x40020550
 8004908:	50020550 	.word	0x50020550
 800490c:	400205d0 	.word	0x400205d0
 8004910:	500205d0 	.word	0x500205d0
 8004914:	40020650 	.word	0x40020650
 8004918:	50020650 	.word	0x50020650
 800491c:	400206d0 	.word	0x400206d0
 8004920:	500206d0 	.word	0x500206d0
 8004924:	40020750 	.word	0x40020750
 8004928:	50020750 	.word	0x50020750
 800492c:	400207d0 	.word	0x400207d0
 8004930:	500207d0 	.word	0x500207d0

08004934 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	607a      	str	r2, [r7, #4]
 8004940:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d101      	bne.n	800494c <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e04f      	b.n	80049ec <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004952:	2b01      	cmp	r3, #1
 8004954:	d101      	bne.n	800495a <HAL_DMA_Start_IT+0x26>
 8004956:	2302      	movs	r3, #2
 8004958:	e048      	b.n	80049ec <HAL_DMA_Start_IT+0xb8>
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2201      	movs	r2, #1
 800495e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004968:	b2db      	uxtb	r3, r3
 800496a:	2b01      	cmp	r3, #1
 800496c:	d136      	bne.n	80049dc <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2202      	movs	r2, #2
 8004972:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2200      	movs	r2, #0
 800497a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	68b9      	ldr	r1, [r7, #8]
 8004982:	68f8      	ldr	r0, [r7, #12]
 8004984:	f000 f9fc 	bl	8004d80 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	695a      	ldr	r2, [r3, #20]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8004996:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800499c:	2b00      	cmp	r3, #0
 800499e:	d007      	beq.n	80049b0 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	695a      	ldr	r2, [r3, #20]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049ae:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d007      	beq.n	80049c8 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	695a      	ldr	r2, [r3, #20]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80049c6:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	695a      	ldr	r2, [r3, #20]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f042 0201 	orr.w	r2, r2, #1
 80049d6:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80049d8:	2300      	movs	r3, #0
 80049da:	e007      	b.n	80049ec <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2240      	movs	r2, #64	@ 0x40
 80049e0:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3710      	adds	r7, #16
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d101      	bne.n	8004a06 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e019      	b.n	8004a3a <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	2b02      	cmp	r3, #2
 8004a10:	d004      	beq.n	8004a1c <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2220      	movs	r2, #32
 8004a16:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e00e      	b.n	8004a3a <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2204      	movs	r2, #4
 8004a20:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	6812      	ldr	r2, [r2, #0]
 8004a2e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004a32:	f043 0304 	orr.w	r3, r3, #4
 8004a36:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	370c      	adds	r7, #12
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr

08004a46 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8004a46:	b580      	push	{r7, lr}
 8004a48:	b086      	sub	sp, #24
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004a56:	f023 030f 	bic.w	r3, r3, #15
 8004a5a:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a64:	3b50      	subs	r3, #80	@ 0x50
 8004a66:	09db      	lsrs	r3, r3, #7
 8004a68:	f003 031f 	and.w	r3, r3, #31
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a72:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	f000 813b 	beq.w	8004cfc <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	691b      	ldr	r3, [r3, #16]
 8004a8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d011      	beq.n	8004ab8 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	695b      	ldr	r3, [r3, #20]
 8004a9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d00a      	beq.n	8004ab8 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004aaa:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ab0:	f043 0201 	orr.w	r2, r3, #1
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	691b      	ldr	r3, [r3, #16]
 8004abe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d011      	beq.n	8004aea <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	695b      	ldr	r3, [r3, #20]
 8004acc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d00a      	beq.n	8004aea <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004adc:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ae2:	f043 0202 	orr.w	r2, r3, #2
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	691b      	ldr	r3, [r3, #16]
 8004af0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d011      	beq.n	8004b1c <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	695b      	ldr	r3, [r3, #20]
 8004afe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d00a      	beq.n	8004b1c <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004b0e:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b14:	f043 0204 	orr.w	r2, r3, #4
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d011      	beq.n	8004b4e <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	695b      	ldr	r3, [r3, #20]
 8004b30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d00a      	beq.n	8004b4e <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004b40:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b46:	f043 0208 	orr.w	r2, r3, #8
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	691b      	ldr	r3, [r3, #16]
 8004b54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d013      	beq.n	8004b84 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	695b      	ldr	r3, [r3, #20]
 8004b62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d00c      	beq.n	8004b84 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b72:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d003      	beq.n	8004b84 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d04c      	beq.n	8004c2c <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	695b      	ldr	r3, [r3, #20]
 8004b98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d045      	beq.n	8004c2c <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004ba8:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	2b04      	cmp	r3, #4
 8004bb4:	d12e      	bne.n	8004c14 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	695a      	ldr	r2, [r3, #20]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004bc4:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	695a      	ldr	r2, [r3, #20]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f042 0202 	orr.w	r2, r2, #2
 8004bd4:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2201      	movs	r2, #1
 8004bda:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004be2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d007      	beq.n	8004bfa <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bee:	2201      	movs	r2, #1
 8004bf0:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d07a      	beq.n	8004d00 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	4798      	blx	r3
        }

        return;
 8004c12:	e075      	b.n	8004d00 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2205      	movs	r2, #5
 8004c18:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d003      	beq.n	8004c2c <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	691b      	ldr	r3, [r3, #16]
 8004c32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d039      	beq.n	8004cae <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	695b      	ldr	r3, [r3, #20]
 8004c40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d032      	beq.n	8004cae <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d012      	beq.n	8004c7a <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d116      	bne.n	8004c8c <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d111      	bne.n	8004c8c <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c74:	2201      	movs	r2, #1
 8004c76:	731a      	strb	r2, [r3, #12]
 8004c78:	e008      	b.n	8004c8c <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d103      	bne.n	8004c8c <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8004c94:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d003      	beq.n	8004cae <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d025      	beq.n	8004d02 <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	695a      	ldr	r2, [r3, #20]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f042 0202 	orr.w	r2, r2, #2
 8004cc4:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d003      	beq.n	8004ce2 <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cde:	2201      	movs	r2, #1
 8004ce0:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d007      	beq.n	8004d02 <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	4798      	blx	r3
 8004cfa:	e002      	b.n	8004d02 <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8004cfc:	bf00      	nop
 8004cfe:	e000      	b.n	8004d02 <HAL_DMA_IRQHandler+0x2bc>
        return;
 8004d00:	bf00      	nop
    }
  }
}
 8004d02:	3718      	adds	r7, #24
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b085      	sub	sp, #20
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d101      	bne.n	8004d1c <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e02b      	b.n	8004d74 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004d24:	f023 030f 	bic.w	r3, r3, #15
 8004d28:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d32:	3b50      	subs	r3, #80	@ 0x50
 8004d34:	09db      	lsrs	r3, r3, #7
 8004d36:	f003 031f 	and.w	r3, r3, #31
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d40:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	f003 0310 	and.w	r3, r3, #16
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d012      	beq.n	8004d72 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	f003 0311 	and.w	r3, r3, #17
 8004d52:	2b11      	cmp	r3, #17
 8004d54:	d106      	bne.n	8004d64 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	685a      	ldr	r2, [r3, #4]
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	431a      	orrs	r2, r3
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	605a      	str	r2, [r3, #4]
 8004d62:	e006      	b.n	8004d72 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	685a      	ldr	r2, [r3, #4]
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	43db      	mvns	r3, r3
 8004d6c:	401a      	ands	r2, r3
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8004d72:	2300      	movs	r3, #0
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3714      	adds	r7, #20
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr

08004d80 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	60b9      	str	r1, [r7, #8]
 8004d8a:	607a      	str	r2, [r7, #4]
 8004d8c:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d94:	0c1b      	lsrs	r3, r3, #16
 8004d96:	041b      	lsls	r3, r3, #16
 8004d98:	683a      	ldr	r2, [r7, #0]
 8004d9a:	b291      	uxth	r1, r2
 8004d9c:	68fa      	ldr	r2, [r7, #12]
 8004d9e:	6812      	ldr	r2, [r2, #0]
 8004da0:	430b      	orrs	r3, r1
 8004da2:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8004dac:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	68ba      	ldr	r2, [r7, #8]
 8004db4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	687a      	ldr	r2, [r7, #4]
 8004dbc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004dbe:	bf00      	nop
 8004dc0:	3714      	adds	r7, #20
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
	...

08004dcc <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b085      	sub	sp, #20
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6a1b      	ldr	r3, [r3, #32]
 8004dd8:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	695b      	ldr	r3, [r3, #20]
 8004de0:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68fa      	ldr	r2, [r7, #12]
 8004dea:	430a      	orrs	r2, r1
 8004dec:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	695a      	ldr	r2, [r3, #20]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	69db      	ldr	r3, [r3, #28]
 8004df6:	431a      	orrs	r2, r3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	691b      	ldr	r3, [r3, #16]
 8004dfc:	431a      	orrs	r2, r3
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	699b      	ldr	r3, [r3, #24]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a53      	ldr	r2, [pc, #332]	@ (8004f58 <DMA_Init+0x18c>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	f000 80a0 	beq.w	8004f52 <DMA_Init+0x186>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a51      	ldr	r2, [pc, #324]	@ (8004f5c <DMA_Init+0x190>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	f000 809a 	beq.w	8004f52 <DMA_Init+0x186>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a4f      	ldr	r2, [pc, #316]	@ (8004f60 <DMA_Init+0x194>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	f000 8094 	beq.w	8004f52 <DMA_Init+0x186>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a4d      	ldr	r2, [pc, #308]	@ (8004f64 <DMA_Init+0x198>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	f000 808e 	beq.w	8004f52 <DMA_Init+0x186>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a4b      	ldr	r2, [pc, #300]	@ (8004f68 <DMA_Init+0x19c>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	f000 8088 	beq.w	8004f52 <DMA_Init+0x186>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a49      	ldr	r2, [pc, #292]	@ (8004f6c <DMA_Init+0x1a0>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	f000 8082 	beq.w	8004f52 <DMA_Init+0x186>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a47      	ldr	r2, [pc, #284]	@ (8004f70 <DMA_Init+0x1a4>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d07c      	beq.n	8004f52 <DMA_Init+0x186>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a45      	ldr	r2, [pc, #276]	@ (8004f74 <DMA_Init+0x1a8>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d077      	beq.n	8004f52 <DMA_Init+0x186>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a44      	ldr	r2, [pc, #272]	@ (8004f78 <DMA_Init+0x1ac>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d072      	beq.n	8004f52 <DMA_Init+0x186>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a42      	ldr	r2, [pc, #264]	@ (8004f7c <DMA_Init+0x1b0>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d06d      	beq.n	8004f52 <DMA_Init+0x186>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a41      	ldr	r2, [pc, #260]	@ (8004f80 <DMA_Init+0x1b4>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d068      	beq.n	8004f52 <DMA_Init+0x186>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a3f      	ldr	r2, [pc, #252]	@ (8004f84 <DMA_Init+0x1b8>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d063      	beq.n	8004f52 <DMA_Init+0x186>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a3e      	ldr	r2, [pc, #248]	@ (8004f88 <DMA_Init+0x1bc>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d05e      	beq.n	8004f52 <DMA_Init+0x186>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a3c      	ldr	r2, [pc, #240]	@ (8004f8c <DMA_Init+0x1c0>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d059      	beq.n	8004f52 <DMA_Init+0x186>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a3b      	ldr	r2, [pc, #236]	@ (8004f90 <DMA_Init+0x1c4>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d054      	beq.n	8004f52 <DMA_Init+0x186>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a39      	ldr	r2, [pc, #228]	@ (8004f94 <DMA_Init+0x1c8>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d04f      	beq.n	8004f52 <DMA_Init+0x186>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a38      	ldr	r2, [pc, #224]	@ (8004f98 <DMA_Init+0x1cc>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d04a      	beq.n	8004f52 <DMA_Init+0x186>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a36      	ldr	r2, [pc, #216]	@ (8004f9c <DMA_Init+0x1d0>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d045      	beq.n	8004f52 <DMA_Init+0x186>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a35      	ldr	r2, [pc, #212]	@ (8004fa0 <DMA_Init+0x1d4>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d040      	beq.n	8004f52 <DMA_Init+0x186>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a33      	ldr	r2, [pc, #204]	@ (8004fa4 <DMA_Init+0x1d8>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d03b      	beq.n	8004f52 <DMA_Init+0x186>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a32      	ldr	r2, [pc, #200]	@ (8004fa8 <DMA_Init+0x1dc>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d036      	beq.n	8004f52 <DMA_Init+0x186>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a30      	ldr	r2, [pc, #192]	@ (8004fac <DMA_Init+0x1e0>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d031      	beq.n	8004f52 <DMA_Init+0x186>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a2f      	ldr	r2, [pc, #188]	@ (8004fb0 <DMA_Init+0x1e4>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d02c      	beq.n	8004f52 <DMA_Init+0x186>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a2d      	ldr	r2, [pc, #180]	@ (8004fb4 <DMA_Init+0x1e8>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d027      	beq.n	8004f52 <DMA_Init+0x186>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a2c      	ldr	r2, [pc, #176]	@ (8004fb8 <DMA_Init+0x1ec>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d022      	beq.n	8004f52 <DMA_Init+0x186>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a2a      	ldr	r2, [pc, #168]	@ (8004fbc <DMA_Init+0x1f0>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d01d      	beq.n	8004f52 <DMA_Init+0x186>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a29      	ldr	r2, [pc, #164]	@ (8004fc0 <DMA_Init+0x1f4>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d018      	beq.n	8004f52 <DMA_Init+0x186>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a27      	ldr	r2, [pc, #156]	@ (8004fc4 <DMA_Init+0x1f8>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d013      	beq.n	8004f52 <DMA_Init+0x186>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a26      	ldr	r2, [pc, #152]	@ (8004fc8 <DMA_Init+0x1fc>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d00e      	beq.n	8004f52 <DMA_Init+0x186>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a24      	ldr	r2, [pc, #144]	@ (8004fcc <DMA_Init+0x200>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d009      	beq.n	8004f52 <DMA_Init+0x186>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a23      	ldr	r2, [pc, #140]	@ (8004fd0 <DMA_Init+0x204>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d004      	beq.n	8004f52 <DMA_Init+0x186>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a21      	ldr	r2, [pc, #132]	@ (8004fd4 <DMA_Init+0x208>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d142      	bne.n	8004fd8 <DMA_Init+0x20c>
 8004f52:	2301      	movs	r3, #1
 8004f54:	e041      	b.n	8004fda <DMA_Init+0x20e>
 8004f56:	bf00      	nop
 8004f58:	40020050 	.word	0x40020050
 8004f5c:	50020050 	.word	0x50020050
 8004f60:	400200d0 	.word	0x400200d0
 8004f64:	500200d0 	.word	0x500200d0
 8004f68:	40020150 	.word	0x40020150
 8004f6c:	50020150 	.word	0x50020150
 8004f70:	400201d0 	.word	0x400201d0
 8004f74:	500201d0 	.word	0x500201d0
 8004f78:	40020250 	.word	0x40020250
 8004f7c:	50020250 	.word	0x50020250
 8004f80:	400202d0 	.word	0x400202d0
 8004f84:	500202d0 	.word	0x500202d0
 8004f88:	40020350 	.word	0x40020350
 8004f8c:	50020350 	.word	0x50020350
 8004f90:	400203d0 	.word	0x400203d0
 8004f94:	500203d0 	.word	0x500203d0
 8004f98:	40020450 	.word	0x40020450
 8004f9c:	50020450 	.word	0x50020450
 8004fa0:	400204d0 	.word	0x400204d0
 8004fa4:	500204d0 	.word	0x500204d0
 8004fa8:	40020550 	.word	0x40020550
 8004fac:	50020550 	.word	0x50020550
 8004fb0:	400205d0 	.word	0x400205d0
 8004fb4:	500205d0 	.word	0x500205d0
 8004fb8:	40020650 	.word	0x40020650
 8004fbc:	50020650 	.word	0x50020650
 8004fc0:	400206d0 	.word	0x400206d0
 8004fc4:	500206d0 	.word	0x500206d0
 8004fc8:	40020750 	.word	0x40020750
 8004fcc:	50020750 	.word	0x50020750
 8004fd0:	400207d0 	.word	0x400207d0
 8004fd4:	500207d0 	.word	0x500207d0
 8004fd8:	2300      	movs	r3, #0
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d012      	beq.n	8005004 <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fe6:	3b01      	subs	r3, #1
 8004fe8:	051b      	lsls	r3, r3, #20
 8004fea:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8004fee:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff4:	3b01      	subs	r3, #1
 8004ff6:	011b      	lsls	r3, r3, #4
 8004ff8:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8004ffc:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8004ffe:	68fa      	ldr	r2, [r7, #12]
 8005000:	4313      	orrs	r3, r2
 8005002:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800500a:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	68fa      	ldr	r2, [r7, #12]
 8005014:	430a      	orrs	r2, r1
 8005016:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	689a      	ldr	r2, [r3, #8]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005024:	431a      	orrs	r2, r3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800502a:	4313      	orrs	r3, r2
 800502c:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	68db      	ldr	r3, [r3, #12]
 8005032:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005036:	f040 80b0 	bne.w	800519a <DMA_Init+0x3ce>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a82      	ldr	r2, [pc, #520]	@ (8005248 <DMA_Init+0x47c>)
 8005040:	4293      	cmp	r3, r2
 8005042:	f000 80a0 	beq.w	8005186 <DMA_Init+0x3ba>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a80      	ldr	r2, [pc, #512]	@ (800524c <DMA_Init+0x480>)
 800504c:	4293      	cmp	r3, r2
 800504e:	f000 809a 	beq.w	8005186 <DMA_Init+0x3ba>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a7e      	ldr	r2, [pc, #504]	@ (8005250 <DMA_Init+0x484>)
 8005058:	4293      	cmp	r3, r2
 800505a:	f000 8094 	beq.w	8005186 <DMA_Init+0x3ba>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a7c      	ldr	r2, [pc, #496]	@ (8005254 <DMA_Init+0x488>)
 8005064:	4293      	cmp	r3, r2
 8005066:	f000 808e 	beq.w	8005186 <DMA_Init+0x3ba>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a7a      	ldr	r2, [pc, #488]	@ (8005258 <DMA_Init+0x48c>)
 8005070:	4293      	cmp	r3, r2
 8005072:	f000 8088 	beq.w	8005186 <DMA_Init+0x3ba>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a78      	ldr	r2, [pc, #480]	@ (800525c <DMA_Init+0x490>)
 800507c:	4293      	cmp	r3, r2
 800507e:	f000 8082 	beq.w	8005186 <DMA_Init+0x3ba>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a76      	ldr	r2, [pc, #472]	@ (8005260 <DMA_Init+0x494>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d07c      	beq.n	8005186 <DMA_Init+0x3ba>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a74      	ldr	r2, [pc, #464]	@ (8005264 <DMA_Init+0x498>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d077      	beq.n	8005186 <DMA_Init+0x3ba>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a73      	ldr	r2, [pc, #460]	@ (8005268 <DMA_Init+0x49c>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d072      	beq.n	8005186 <DMA_Init+0x3ba>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a71      	ldr	r2, [pc, #452]	@ (800526c <DMA_Init+0x4a0>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d06d      	beq.n	8005186 <DMA_Init+0x3ba>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a70      	ldr	r2, [pc, #448]	@ (8005270 <DMA_Init+0x4a4>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d068      	beq.n	8005186 <DMA_Init+0x3ba>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a6e      	ldr	r2, [pc, #440]	@ (8005274 <DMA_Init+0x4a8>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d063      	beq.n	8005186 <DMA_Init+0x3ba>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a6d      	ldr	r2, [pc, #436]	@ (8005278 <DMA_Init+0x4ac>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d05e      	beq.n	8005186 <DMA_Init+0x3ba>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a6b      	ldr	r2, [pc, #428]	@ (800527c <DMA_Init+0x4b0>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d059      	beq.n	8005186 <DMA_Init+0x3ba>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a6a      	ldr	r2, [pc, #424]	@ (8005280 <DMA_Init+0x4b4>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d054      	beq.n	8005186 <DMA_Init+0x3ba>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a68      	ldr	r2, [pc, #416]	@ (8005284 <DMA_Init+0x4b8>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d04f      	beq.n	8005186 <DMA_Init+0x3ba>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a67      	ldr	r2, [pc, #412]	@ (8005288 <DMA_Init+0x4bc>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d04a      	beq.n	8005186 <DMA_Init+0x3ba>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a65      	ldr	r2, [pc, #404]	@ (800528c <DMA_Init+0x4c0>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d045      	beq.n	8005186 <DMA_Init+0x3ba>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a64      	ldr	r2, [pc, #400]	@ (8005290 <DMA_Init+0x4c4>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d040      	beq.n	8005186 <DMA_Init+0x3ba>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a62      	ldr	r2, [pc, #392]	@ (8005294 <DMA_Init+0x4c8>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d03b      	beq.n	8005186 <DMA_Init+0x3ba>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a61      	ldr	r2, [pc, #388]	@ (8005298 <DMA_Init+0x4cc>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d036      	beq.n	8005186 <DMA_Init+0x3ba>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a5f      	ldr	r2, [pc, #380]	@ (800529c <DMA_Init+0x4d0>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d031      	beq.n	8005186 <DMA_Init+0x3ba>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a5e      	ldr	r2, [pc, #376]	@ (80052a0 <DMA_Init+0x4d4>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d02c      	beq.n	8005186 <DMA_Init+0x3ba>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a5c      	ldr	r2, [pc, #368]	@ (80052a4 <DMA_Init+0x4d8>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d027      	beq.n	8005186 <DMA_Init+0x3ba>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a5b      	ldr	r2, [pc, #364]	@ (80052a8 <DMA_Init+0x4dc>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d022      	beq.n	8005186 <DMA_Init+0x3ba>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a59      	ldr	r2, [pc, #356]	@ (80052ac <DMA_Init+0x4e0>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d01d      	beq.n	8005186 <DMA_Init+0x3ba>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a58      	ldr	r2, [pc, #352]	@ (80052b0 <DMA_Init+0x4e4>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d018      	beq.n	8005186 <DMA_Init+0x3ba>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a56      	ldr	r2, [pc, #344]	@ (80052b4 <DMA_Init+0x4e8>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d013      	beq.n	8005186 <DMA_Init+0x3ba>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a55      	ldr	r2, [pc, #340]	@ (80052b8 <DMA_Init+0x4ec>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d00e      	beq.n	8005186 <DMA_Init+0x3ba>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a53      	ldr	r2, [pc, #332]	@ (80052bc <DMA_Init+0x4f0>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d009      	beq.n	8005186 <DMA_Init+0x3ba>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a52      	ldr	r2, [pc, #328]	@ (80052c0 <DMA_Init+0x4f4>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d004      	beq.n	8005186 <DMA_Init+0x3ba>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a50      	ldr	r2, [pc, #320]	@ (80052c4 <DMA_Init+0x4f8>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d101      	bne.n	800518a <DMA_Init+0x3be>
 8005186:	2301      	movs	r3, #1
 8005188:	e000      	b.n	800518c <DMA_Init+0x3c0>
 800518a:	2300      	movs	r3, #0
 800518c:	2b00      	cmp	r3, #0
 800518e:	d00d      	beq.n	80051ac <DMA_Init+0x3e0>
    {
      tmpreg |= DMA_CTR2_DREQ;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005196:	60fb      	str	r3, [r7, #12]
 8005198:	e008      	b.n	80051ac <DMA_Init+0x3e0>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051a2:	d103      	bne.n	80051ac <DMA_Init+0x3e0>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80051aa:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80051b2:	4b45      	ldr	r3, [pc, #276]	@ (80052c8 <DMA_Init+0x4fc>)
 80051b4:	4013      	ands	r3, r2
 80051b6:	687a      	ldr	r2, [r7, #4]
 80051b8:	6812      	ldr	r2, [r2, #0]
 80051ba:	68f9      	ldr	r1, [r7, #12]
 80051bc:	430b      	orrs	r3, r1
 80051be:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   | DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	2200      	movs	r2, #0
 80051c6:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a36      	ldr	r2, [pc, #216]	@ (80052a8 <DMA_Init+0x4dc>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d022      	beq.n	8005218 <DMA_Init+0x44c>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a35      	ldr	r2, [pc, #212]	@ (80052ac <DMA_Init+0x4e0>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d01d      	beq.n	8005218 <DMA_Init+0x44c>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a33      	ldr	r2, [pc, #204]	@ (80052b0 <DMA_Init+0x4e4>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d018      	beq.n	8005218 <DMA_Init+0x44c>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a32      	ldr	r2, [pc, #200]	@ (80052b4 <DMA_Init+0x4e8>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d013      	beq.n	8005218 <DMA_Init+0x44c>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a30      	ldr	r2, [pc, #192]	@ (80052b8 <DMA_Init+0x4ec>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d00e      	beq.n	8005218 <DMA_Init+0x44c>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a2f      	ldr	r2, [pc, #188]	@ (80052bc <DMA_Init+0x4f0>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d009      	beq.n	8005218 <DMA_Init+0x44c>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a2d      	ldr	r2, [pc, #180]	@ (80052c0 <DMA_Init+0x4f4>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d004      	beq.n	8005218 <DMA_Init+0x44c>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a2c      	ldr	r2, [pc, #176]	@ (80052c4 <DMA_Init+0x4f8>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d101      	bne.n	800521c <DMA_Init+0x450>
 8005218:	2301      	movs	r3, #1
 800521a:	e000      	b.n	800521e <DMA_Init+0x452>
 800521c:	2300      	movs	r3, #0
 800521e:	2b00      	cmp	r3, #0
 8005220:	d007      	beq.n	8005232 <DMA_Init+0x466>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	2200      	movs	r2, #0
 8005228:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2200      	movs	r2, #0
 8005230:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	2200      	movs	r2, #0
 8005238:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800523a:	bf00      	nop
 800523c:	3714      	adds	r7, #20
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr
 8005246:	bf00      	nop
 8005248:	40020050 	.word	0x40020050
 800524c:	50020050 	.word	0x50020050
 8005250:	400200d0 	.word	0x400200d0
 8005254:	500200d0 	.word	0x500200d0
 8005258:	40020150 	.word	0x40020150
 800525c:	50020150 	.word	0x50020150
 8005260:	400201d0 	.word	0x400201d0
 8005264:	500201d0 	.word	0x500201d0
 8005268:	40020250 	.word	0x40020250
 800526c:	50020250 	.word	0x50020250
 8005270:	400202d0 	.word	0x400202d0
 8005274:	500202d0 	.word	0x500202d0
 8005278:	40020350 	.word	0x40020350
 800527c:	50020350 	.word	0x50020350
 8005280:	400203d0 	.word	0x400203d0
 8005284:	500203d0 	.word	0x500203d0
 8005288:	40020450 	.word	0x40020450
 800528c:	50020450 	.word	0x50020450
 8005290:	400204d0 	.word	0x400204d0
 8005294:	500204d0 	.word	0x500204d0
 8005298:	40020550 	.word	0x40020550
 800529c:	50020550 	.word	0x50020550
 80052a0:	400205d0 	.word	0x400205d0
 80052a4:	500205d0 	.word	0x500205d0
 80052a8:	40020650 	.word	0x40020650
 80052ac:	50020650 	.word	0x50020650
 80052b0:	400206d0 	.word	0x400206d0
 80052b4:	500206d0 	.word	0x500206d0
 80052b8:	40020750 	.word	0x40020750
 80052bc:	50020750 	.word	0x50020750
 80052c0:	400207d0 	.word	0x400207d0
 80052c4:	500207d0 	.word	0x500207d0
 80052c8:	3cc03180 	.word	0x3cc03180

080052cc <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b086      	sub	sp, #24
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d003      	beq.n	80052e2 <HAL_DMAEx_List_Start_IT+0x16>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d101      	bne.n	80052e6 <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e082      	b.n	80053ec <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80052ec:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	695b      	ldr	r3, [r3, #20]
 80052f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052f8:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 80052fa:	7dfb      	ldrb	r3, [r7, #23]
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d005      	beq.n	800530c <HAL_DMAEx_List_Start_IT+0x40>
 8005300:	7dfb      	ldrb	r3, [r7, #23]
 8005302:	2b02      	cmp	r3, #2
 8005304:	d16a      	bne.n	80053dc <HAL_DMAEx_List_Start_IT+0x110>
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d067      	beq.n	80053dc <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005312:	b2db      	uxtb	r3, r3
 8005314:	2b01      	cmp	r3, #1
 8005316:	d157      	bne.n	80053c8 <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800531e:	2b01      	cmp	r3, #1
 8005320:	d101      	bne.n	8005326 <HAL_DMAEx_List_Start_IT+0x5a>
 8005322:	2302      	movs	r3, #2
 8005324:	e062      	b.n	80053ec <HAL_DMAEx_List_Start_IT+0x120>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2201      	movs	r2, #1
 800532a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2202      	movs	r2, #2
 8005332:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800533a:	2202      	movs	r2, #2
 800533c:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2200      	movs	r2, #0
 8005342:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005348:	2200      	movs	r2, #0
 800534a:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	695a      	ldr	r2, [r3, #20]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 800535a:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005360:	2b00      	cmp	r3, #0
 8005362:	d007      	beq.n	8005374 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	695a      	ldr	r2, [r3, #20]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005372:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005378:	2b00      	cmp	r3, #0
 800537a:	d007      	beq.n	800538c <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	695a      	ldr	r2, [r3, #20]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800538a:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f107 010c 	add.w	r1, r7, #12
 8005396:	2200      	movs	r2, #0
 8005398:	4618      	mov	r0, r3
 800539a:	f000 f82b 	bl	80053f4 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4619      	mov	r1, r3
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	0c0b      	lsrs	r3, r1, #16
 80053ac:	041b      	lsls	r3, r3, #16
 80053ae:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	461a      	mov	r2, r3
 80053b8:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80053bc:	4013      	ands	r3, r2
 80053be:	68f9      	ldr	r1, [r7, #12]
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	6812      	ldr	r2, [r2, #0]
 80053c4:	430b      	orrs	r3, r1
 80053c6:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	695a      	ldr	r2, [r3, #20]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f042 0201 	orr.w	r2, r2, #1
 80053d6:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80053d8:	2300      	movs	r3, #0
 80053da:	e007      	b.n	80053ec <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2240      	movs	r2, #64	@ 0x40
 80053e0:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3718      	adds	r7, #24
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}

080053f4 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b085      	sub	sp, #20
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	60f8      	str	r0, [r7, #12]
 80053fc:	60b9      	str	r1, [r7, #8]
 80053fe:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6a1b      	ldr	r3, [r3, #32]
 8005404:	f003 0302 	and.w	r3, r3, #2
 8005408:	2b00      	cmp	r3, #0
 800540a:	d00c      	beq.n	8005426 <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d002      	beq.n	8005418 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	4a0d      	ldr	r2, [pc, #52]	@ (800544c <DMA_List_GetCLLRNodeInfo+0x58>)
 8005416:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d00f      	beq.n	800543e <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2207      	movs	r2, #7
 8005422:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 8005424:	e00b      	b.n	800543e <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d002      	beq.n	8005432 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	4a08      	ldr	r2, [pc, #32]	@ (8005450 <DMA_List_GetCLLRNodeInfo+0x5c>)
 8005430:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d002      	beq.n	800543e <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2205      	movs	r2, #5
 800543c:	601a      	str	r2, [r3, #0]
}
 800543e:	bf00      	nop
 8005440:	3714      	adds	r7, #20
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr
 800544a:	bf00      	nop
 800544c:	fe010000 	.word	0xfe010000
 8005450:	f8010000 	.word	0xf8010000

08005454 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005454:	b480      	push	{r7}
 8005456:	b083      	sub	sp, #12
 8005458:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800545a:	2300      	movs	r3, #0
 800545c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 800545e:	4b0b      	ldr	r3, [pc, #44]	@ (800548c <HAL_FLASH_Unlock+0x38>)
 8005460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005462:	2b00      	cmp	r3, #0
 8005464:	da0b      	bge.n	800547e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 8005466:	4b09      	ldr	r3, [pc, #36]	@ (800548c <HAL_FLASH_Unlock+0x38>)
 8005468:	4a09      	ldr	r2, [pc, #36]	@ (8005490 <HAL_FLASH_Unlock+0x3c>)
 800546a:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 800546c:	4b07      	ldr	r3, [pc, #28]	@ (800548c <HAL_FLASH_Unlock+0x38>)
 800546e:	4a09      	ldr	r2, [pc, #36]	@ (8005494 <HAL_FLASH_Unlock+0x40>)
 8005470:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 8005472:	4b06      	ldr	r3, [pc, #24]	@ (800548c <HAL_FLASH_Unlock+0x38>)
 8005474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005476:	2b00      	cmp	r3, #0
 8005478:	da01      	bge.n	800547e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 800547e:	79fb      	ldrb	r3, [r7, #7]
}
 8005480:	4618      	mov	r0, r3
 8005482:	370c      	adds	r7, #12
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr
 800548c:	40022000 	.word	0x40022000
 8005490:	45670123 	.word	0x45670123
 8005494:	cdef89ab 	.word	0xcdef89ab

08005498 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005498:	b480      	push	{r7}
 800549a:	b083      	sub	sp, #12
 800549c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_LOCK);
 80054a2:	4b09      	ldr	r3, [pc, #36]	@ (80054c8 <HAL_FLASH_Lock+0x30>)
 80054a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054a6:	4a08      	ldr	r2, [pc, #32]	@ (80054c8 <HAL_FLASH_Lock+0x30>)
 80054a8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80054ac:	6293      	str	r3, [r2, #40]	@ 0x28

  /* verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 80054ae:	4b06      	ldr	r3, [pc, #24]	@ (80054c8 <HAL_FLASH_Lock+0x30>)
 80054b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	da01      	bge.n	80054ba <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 80054b6:	2300      	movs	r3, #0
 80054b8:	71fb      	strb	r3, [r7, #7]
      status = HAL_OK;
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 80054ba:	79fb      	ldrb	r3, [r7, #7]
}
 80054bc:	4618      	mov	r0, r3
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr
 80054c8:	40022000 	.word	0x40022000

080054cc <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b089      	sub	sp, #36	@ 0x24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 80054d6:	2300      	movs	r3, #0
 80054d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80054de:	e1ba      	b.n	8005856 <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	2101      	movs	r1, #1
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	fa01 f303 	lsl.w	r3, r1, r3
 80054ec:	4013      	ands	r3, r2
 80054ee:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	f000 81aa 	beq.w	8005850 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a55      	ldr	r2, [pc, #340]	@ (8005654 <HAL_GPIO_Init+0x188>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d15d      	bne.n	80055c0 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 800550a:	2201      	movs	r2, #1
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	fa02 f303 	lsl.w	r3, r2, r3
 8005512:	43db      	mvns	r3, r3
 8005514:	69fa      	ldr	r2, [r7, #28]
 8005516:	4013      	ands	r3, r2
 8005518:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	f003 0201 	and.w	r2, r3, #1
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	fa02 f303 	lsl.w	r3, r2, r3
 8005528:	69fa      	ldr	r2, [r7, #28]
 800552a:	4313      	orrs	r3, r2
 800552c:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	69fa      	ldr	r2, [r7, #28]
 8005532:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8005534:	4a48      	ldr	r2, [pc, #288]	@ (8005658 <HAL_GPIO_Init+0x18c>)
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800553c:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 800553e:	4a46      	ldr	r2, [pc, #280]	@ (8005658 <HAL_GPIO_Init+0x18c>)
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	00db      	lsls	r3, r3, #3
 8005544:	4413      	add	r3, r2
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	08da      	lsrs	r2, r3, #3
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	3208      	adds	r2, #8
 8005552:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005556:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	f003 0307 	and.w	r3, r3, #7
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	220f      	movs	r2, #15
 8005562:	fa02 f303 	lsl.w	r3, r2, r3
 8005566:	43db      	mvns	r3, r3
 8005568:	69fa      	ldr	r2, [r7, #28]
 800556a:	4013      	ands	r3, r2
 800556c:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 800556e:	69bb      	ldr	r3, [r7, #24]
 8005570:	f003 0307 	and.w	r3, r3, #7
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	220b      	movs	r2, #11
 8005578:	fa02 f303 	lsl.w	r3, r2, r3
 800557c:	69fa      	ldr	r2, [r7, #28]
 800557e:	4313      	orrs	r3, r2
 8005580:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	08da      	lsrs	r2, r3, #3
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	3208      	adds	r2, #8
 800558a:	69f9      	ldr	r1, [r7, #28]
 800558c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005596:	69bb      	ldr	r3, [r7, #24]
 8005598:	005b      	lsls	r3, r3, #1
 800559a:	2203      	movs	r2, #3
 800559c:	fa02 f303 	lsl.w	r3, r2, r3
 80055a0:	43db      	mvns	r3, r3
 80055a2:	69fa      	ldr	r2, [r7, #28]
 80055a4:	4013      	ands	r3, r2
 80055a6:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 80055a8:	69bb      	ldr	r3, [r7, #24]
 80055aa:	005b      	lsls	r3, r3, #1
 80055ac:	2202      	movs	r2, #2
 80055ae:	fa02 f303 	lsl.w	r3, r2, r3
 80055b2:	69fa      	ldr	r2, [r7, #28]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	69fa      	ldr	r2, [r7, #28]
 80055bc:	601a      	str	r2, [r3, #0]
 80055be:	e067      	b.n	8005690 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	2b02      	cmp	r3, #2
 80055c6:	d003      	beq.n	80055d0 <HAL_GPIO_Init+0x104>
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	2b12      	cmp	r3, #18
 80055ce:	d145      	bne.n	800565c <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	08da      	lsrs	r2, r3, #3
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	3208      	adds	r2, #8
 80055d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055dc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	f003 0307 	and.w	r3, r3, #7
 80055e4:	009b      	lsls	r3, r3, #2
 80055e6:	220f      	movs	r2, #15
 80055e8:	fa02 f303 	lsl.w	r3, r2, r3
 80055ec:	43db      	mvns	r3, r3
 80055ee:	69fa      	ldr	r2, [r7, #28]
 80055f0:	4013      	ands	r3, r2
 80055f2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	f003 020f 	and.w	r2, r3, #15
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	f003 0307 	and.w	r3, r3, #7
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	fa02 f303 	lsl.w	r3, r2, r3
 8005608:	69fa      	ldr	r2, [r7, #28]
 800560a:	4313      	orrs	r3, r2
 800560c:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	08da      	lsrs	r2, r3, #3
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	3208      	adds	r2, #8
 8005616:	69f9      	ldr	r1, [r7, #28]
 8005618:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005622:	69bb      	ldr	r3, [r7, #24]
 8005624:	005b      	lsls	r3, r3, #1
 8005626:	2203      	movs	r2, #3
 8005628:	fa02 f303 	lsl.w	r3, r2, r3
 800562c:	43db      	mvns	r3, r3
 800562e:	69fa      	ldr	r2, [r7, #28]
 8005630:	4013      	ands	r3, r2
 8005632:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	f003 0203 	and.w	r2, r3, #3
 800563c:	69bb      	ldr	r3, [r7, #24]
 800563e:	005b      	lsls	r3, r3, #1
 8005640:	fa02 f303 	lsl.w	r3, r2, r3
 8005644:	69fa      	ldr	r2, [r7, #28]
 8005646:	4313      	orrs	r3, r2
 8005648:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	69fa      	ldr	r2, [r7, #28]
 800564e:	601a      	str	r2, [r3, #0]
 8005650:	e01e      	b.n	8005690 <HAL_GPIO_Init+0x1c4>
 8005652:	bf00      	nop
 8005654:	46020000 	.word	0x46020000
 8005658:	0800c97c 	.word	0x0800c97c
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005662:	69bb      	ldr	r3, [r7, #24]
 8005664:	005b      	lsls	r3, r3, #1
 8005666:	2203      	movs	r2, #3
 8005668:	fa02 f303 	lsl.w	r3, r2, r3
 800566c:	43db      	mvns	r3, r3
 800566e:	69fa      	ldr	r2, [r7, #28]
 8005670:	4013      	ands	r3, r2
 8005672:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	f003 0203 	and.w	r2, r3, #3
 800567c:	69bb      	ldr	r3, [r7, #24]
 800567e:	005b      	lsls	r3, r3, #1
 8005680:	fa02 f303 	lsl.w	r3, r2, r3
 8005684:	69fa      	ldr	r2, [r7, #28]
 8005686:	4313      	orrs	r3, r2
 8005688:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	69fa      	ldr	r2, [r7, #28]
 800568e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	2b01      	cmp	r3, #1
 8005696:	d00b      	beq.n	80056b0 <HAL_GPIO_Init+0x1e4>
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	2b02      	cmp	r3, #2
 800569e:	d007      	beq.n	80056b0 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80056a4:	2b11      	cmp	r3, #17
 80056a6:	d003      	beq.n	80056b0 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	2b12      	cmp	r3, #18
 80056ae:	d130      	bne.n	8005712 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	005b      	lsls	r3, r3, #1
 80056ba:	2203      	movs	r2, #3
 80056bc:	fa02 f303 	lsl.w	r3, r2, r3
 80056c0:	43db      	mvns	r3, r3
 80056c2:	69fa      	ldr	r2, [r7, #28]
 80056c4:	4013      	ands	r3, r2
 80056c6:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	68da      	ldr	r2, [r3, #12]
 80056cc:	69bb      	ldr	r3, [r7, #24]
 80056ce:	005b      	lsls	r3, r3, #1
 80056d0:	fa02 f303 	lsl.w	r3, r2, r3
 80056d4:	69fa      	ldr	r2, [r7, #28]
 80056d6:	4313      	orrs	r3, r2
 80056d8:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	69fa      	ldr	r2, [r7, #28]
 80056de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 80056e0:	693b      	ldr	r3, [r7, #16]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 80056e6:	2201      	movs	r2, #1
 80056e8:	69bb      	ldr	r3, [r7, #24]
 80056ea:	fa02 f303 	lsl.w	r3, r2, r3
 80056ee:	43db      	mvns	r3, r3
 80056f0:	69fa      	ldr	r2, [r7, #28]
 80056f2:	4013      	ands	r3, r2
 80056f4:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	091b      	lsrs	r3, r3, #4
 80056fc:	f003 0201 	and.w	r2, r3, #1
 8005700:	69bb      	ldr	r3, [r7, #24]
 8005702:	fa02 f303 	lsl.w	r3, r2, r3
 8005706:	69fa      	ldr	r2, [r7, #28]
 8005708:	4313      	orrs	r3, r2
 800570a:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	69fa      	ldr	r2, [r7, #28]
 8005710:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	2b03      	cmp	r3, #3
 8005718:	d017      	beq.n	800574a <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8005720:	69bb      	ldr	r3, [r7, #24]
 8005722:	005b      	lsls	r3, r3, #1
 8005724:	2203      	movs	r2, #3
 8005726:	fa02 f303 	lsl.w	r3, r2, r3
 800572a:	43db      	mvns	r3, r3
 800572c:	69fa      	ldr	r2, [r7, #28]
 800572e:	4013      	ands	r3, r2
 8005730:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	689a      	ldr	r2, [r3, #8]
 8005736:	69bb      	ldr	r3, [r7, #24]
 8005738:	005b      	lsls	r3, r3, #1
 800573a:	fa02 f303 	lsl.w	r3, r2, r3
 800573e:	69fa      	ldr	r2, [r7, #28]
 8005740:	4313      	orrs	r3, r2
 8005742:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	69fa      	ldr	r2, [r7, #28]
 8005748:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d07c      	beq.n	8005850 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8005756:	4a47      	ldr	r2, [pc, #284]	@ (8005874 <HAL_GPIO_Init+0x3a8>)
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	089b      	lsrs	r3, r3, #2
 800575c:	3318      	adds	r3, #24
 800575e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005762:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	f003 0303 	and.w	r3, r3, #3
 800576a:	00db      	lsls	r3, r3, #3
 800576c:	220f      	movs	r2, #15
 800576e:	fa02 f303 	lsl.w	r3, r2, r3
 8005772:	43db      	mvns	r3, r3
 8005774:	69fa      	ldr	r2, [r7, #28]
 8005776:	4013      	ands	r3, r2
 8005778:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	0a9a      	lsrs	r2, r3, #10
 800577e:	4b3e      	ldr	r3, [pc, #248]	@ (8005878 <HAL_GPIO_Init+0x3ac>)
 8005780:	4013      	ands	r3, r2
 8005782:	697a      	ldr	r2, [r7, #20]
 8005784:	f002 0203 	and.w	r2, r2, #3
 8005788:	00d2      	lsls	r2, r2, #3
 800578a:	4093      	lsls	r3, r2
 800578c:	69fa      	ldr	r2, [r7, #28]
 800578e:	4313      	orrs	r3, r2
 8005790:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8005792:	4938      	ldr	r1, [pc, #224]	@ (8005874 <HAL_GPIO_Init+0x3a8>)
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	089b      	lsrs	r3, r3, #2
 8005798:	3318      	adds	r3, #24
 800579a:	69fa      	ldr	r2, [r7, #28]
 800579c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80057a0:	4b34      	ldr	r3, [pc, #208]	@ (8005874 <HAL_GPIO_Init+0x3a8>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	43db      	mvns	r3, r3
 80057aa:	69fa      	ldr	r2, [r7, #28]
 80057ac:	4013      	ands	r3, r2
 80057ae:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d003      	beq.n	80057c4 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 80057bc:	69fa      	ldr	r2, [r7, #28]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 80057c4:	4a2b      	ldr	r2, [pc, #172]	@ (8005874 <HAL_GPIO_Init+0x3a8>)
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80057ca:	4b2a      	ldr	r3, [pc, #168]	@ (8005874 <HAL_GPIO_Init+0x3a8>)
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	43db      	mvns	r3, r3
 80057d4:	69fa      	ldr	r2, [r7, #28]
 80057d6:	4013      	ands	r3, r2
 80057d8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d003      	beq.n	80057ee <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 80057e6:	69fa      	ldr	r2, [r7, #28]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 80057ee:	4a21      	ldr	r2, [pc, #132]	@ (8005874 <HAL_GPIO_Init+0x3a8>)
 80057f0:	69fb      	ldr	r3, [r7, #28]
 80057f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80057f4:	4b1f      	ldr	r3, [pc, #124]	@ (8005874 <HAL_GPIO_Init+0x3a8>)
 80057f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057fa:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	43db      	mvns	r3, r3
 8005800:	69fa      	ldr	r2, [r7, #28]
 8005802:	4013      	ands	r3, r2
 8005804:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800580e:	2b00      	cmp	r3, #0
 8005810:	d003      	beq.n	800581a <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8005812:	69fa      	ldr	r2, [r7, #28]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	4313      	orrs	r3, r2
 8005818:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 800581a:	4a16      	ldr	r2, [pc, #88]	@ (8005874 <HAL_GPIO_Init+0x3a8>)
 800581c:	69fb      	ldr	r3, [r7, #28]
 800581e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8005822:	4b14      	ldr	r3, [pc, #80]	@ (8005874 <HAL_GPIO_Init+0x3a8>)
 8005824:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005828:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	43db      	mvns	r3, r3
 800582e:	69fa      	ldr	r2, [r7, #28]
 8005830:	4013      	ands	r3, r2
 8005832:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800583c:	2b00      	cmp	r3, #0
 800583e:	d003      	beq.n	8005848 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8005840:	69fa      	ldr	r2, [r7, #28]
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	4313      	orrs	r3, r2
 8005846:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8005848:	4a0a      	ldr	r2, [pc, #40]	@ (8005874 <HAL_GPIO_Init+0x3a8>)
 800584a:	69fb      	ldr	r3, [r7, #28]
 800584c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	3301      	adds	r3, #1
 8005854:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	fa22 f303 	lsr.w	r3, r2, r3
 8005860:	2b00      	cmp	r3, #0
 8005862:	f47f ae3d 	bne.w	80054e0 <HAL_GPIO_Init+0x14>
  }
}
 8005866:	bf00      	nop
 8005868:	bf00      	nop
 800586a:	3724      	adds	r7, #36	@ 0x24
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr
 8005874:	46022000 	.word	0x46022000
 8005878:	002f7f7f 	.word	0x002f7f7f

0800587c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800587c:	b480      	push	{r7}
 800587e:	b083      	sub	sp, #12
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	460b      	mov	r3, r1
 8005886:	807b      	strh	r3, [r7, #2]
 8005888:	4613      	mov	r3, r2
 800588a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800588c:	787b      	ldrb	r3, [r7, #1]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d003      	beq.n	800589a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005892:	887a      	ldrh	r2, [r7, #2]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8005898:	e002      	b.n	80058a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 800589a:	887a      	ldrh	r2, [r7, #2]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80058a0:	bf00      	nop
 80058a2:	370c      	adds	r7, #12
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr

080058ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	4603      	mov	r3, r0
 80058b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 80058b6:	4b0f      	ldr	r3, [pc, #60]	@ (80058f4 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80058b8:	68da      	ldr	r2, [r3, #12]
 80058ba:	88fb      	ldrh	r3, [r7, #6]
 80058bc:	4013      	ands	r3, r2
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d006      	beq.n	80058d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80058c2:	4a0c      	ldr	r2, [pc, #48]	@ (80058f4 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80058c4:	88fb      	ldrh	r3, [r7, #6]
 80058c6:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80058c8:	88fb      	ldrh	r3, [r7, #6]
 80058ca:	4618      	mov	r0, r3
 80058cc:	f7fc f9a4 	bl	8001c18 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 80058d0:	4b08      	ldr	r3, [pc, #32]	@ (80058f4 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80058d2:	691a      	ldr	r2, [r3, #16]
 80058d4:	88fb      	ldrh	r3, [r7, #6]
 80058d6:	4013      	ands	r3, r2
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d006      	beq.n	80058ea <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80058dc:	4a05      	ldr	r2, [pc, #20]	@ (80058f4 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80058de:	88fb      	ldrh	r3, [r7, #6]
 80058e0:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80058e2:	88fb      	ldrh	r3, [r7, #6]
 80058e4:	4618      	mov	r0, r3
 80058e6:	f7fc f987 	bl	8001bf8 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80058ea:	bf00      	nop
 80058ec:	3708      	adds	r7, #8
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	bf00      	nop
 80058f4:	46022000 	.word	0x46022000

080058f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d101      	bne.n	800590a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e08d      	b.n	8005a26 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005910:	b2db      	uxtb	r3, r3
 8005912:	2b00      	cmp	r3, #0
 8005914:	d106      	bne.n	8005924 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f7fc fa22 	bl	8001d68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2224      	movs	r2, #36	@ 0x24
 8005928:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f022 0201 	bic.w	r2, r2, #1
 800593a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	685a      	ldr	r2, [r3, #4]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005948:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	689a      	ldr	r2, [r3, #8]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005958:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	68db      	ldr	r3, [r3, #12]
 800595e:	2b01      	cmp	r3, #1
 8005960:	d107      	bne.n	8005972 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	689a      	ldr	r2, [r3, #8]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800596e:	609a      	str	r2, [r3, #8]
 8005970:	e006      	b.n	8005980 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	689a      	ldr	r2, [r3, #8]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800597e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	2b02      	cmp	r3, #2
 8005986:	d108      	bne.n	800599a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	685a      	ldr	r2, [r3, #4]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005996:	605a      	str	r2, [r3, #4]
 8005998:	e007      	b.n	80059aa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	685a      	ldr	r2, [r3, #4]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80059a8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	687a      	ldr	r2, [r7, #4]
 80059b2:	6812      	ldr	r2, [r2, #0]
 80059b4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80059b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80059bc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68da      	ldr	r2, [r3, #12]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80059cc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	691a      	ldr	r2, [r3, #16]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	695b      	ldr	r3, [r3, #20]
 80059d6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	699b      	ldr	r3, [r3, #24]
 80059de:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	430a      	orrs	r2, r1
 80059e6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	69d9      	ldr	r1, [r3, #28]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6a1a      	ldr	r2, [r3, #32]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	430a      	orrs	r2, r1
 80059f6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f042 0201 	orr.w	r2, r2, #1
 8005a06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2220      	movs	r2, #32
 8005a12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005a24:	2300      	movs	r3, #0
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3708      	adds	r7, #8
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}
	...

08005a30 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b088      	sub	sp, #32
 8005a34:	af02      	add	r7, sp, #8
 8005a36:	60f8      	str	r0, [r7, #12]
 8005a38:	607a      	str	r2, [r7, #4]
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	460b      	mov	r3, r1
 8005a3e:	817b      	strh	r3, [r7, #10]
 8005a40:	4613      	mov	r3, r2
 8005a42:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	2b20      	cmp	r3, #32
 8005a4e:	f040 80da 	bne.w	8005c06 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d101      	bne.n	8005a60 <HAL_I2C_Master_Transmit+0x30>
 8005a5c:	2302      	movs	r3, #2
 8005a5e:	e0d3      	b.n	8005c08 <HAL_I2C_Master_Transmit+0x1d8>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005a68:	f7fe fc54 	bl	8004314 <HAL_GetTick>
 8005a6c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	9300      	str	r3, [sp, #0]
 8005a72:	2319      	movs	r3, #25
 8005a74:	2201      	movs	r2, #1
 8005a76:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005a7a:	68f8      	ldr	r0, [r7, #12]
 8005a7c:	f000 fa5e 	bl	8005f3c <I2C_WaitOnFlagUntilTimeout>
 8005a80:	4603      	mov	r3, r0
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d001      	beq.n	8005a8a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	e0be      	b.n	8005c08 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2221      	movs	r2, #33	@ 0x21
 8005a8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2210      	movs	r2, #16
 8005a96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	687a      	ldr	r2, [r7, #4]
 8005aa4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	893a      	ldrh	r2, [r7, #8]
 8005aaa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	2bff      	cmp	r3, #255	@ 0xff
 8005aba:	d90e      	bls.n	8005ada <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	22ff      	movs	r2, #255	@ 0xff
 8005ac0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ac6:	b2da      	uxtb	r2, r3
 8005ac8:	8979      	ldrh	r1, [r7, #10]
 8005aca:	4b51      	ldr	r3, [pc, #324]	@ (8005c10 <HAL_I2C_Master_Transmit+0x1e0>)
 8005acc:	9300      	str	r3, [sp, #0]
 8005ace:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005ad2:	68f8      	ldr	r0, [r7, #12]
 8005ad4:	f000 fbf6 	bl	80062c4 <I2C_TransferConfig>
 8005ad8:	e06c      	b.n	8005bb4 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ade:	b29a      	uxth	r2, r3
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ae8:	b2da      	uxtb	r2, r3
 8005aea:	8979      	ldrh	r1, [r7, #10]
 8005aec:	4b48      	ldr	r3, [pc, #288]	@ (8005c10 <HAL_I2C_Master_Transmit+0x1e0>)
 8005aee:	9300      	str	r3, [sp, #0]
 8005af0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005af4:	68f8      	ldr	r0, [r7, #12]
 8005af6:	f000 fbe5 	bl	80062c4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005afa:	e05b      	b.n	8005bb4 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005afc:	697a      	ldr	r2, [r7, #20]
 8005afe:	6a39      	ldr	r1, [r7, #32]
 8005b00:	68f8      	ldr	r0, [r7, #12]
 8005b02:	f000 fa74 	bl	8005fee <I2C_WaitOnTXISFlagUntilTimeout>
 8005b06:	4603      	mov	r3, r0
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d001      	beq.n	8005b10 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e07b      	b.n	8005c08 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b14:	781a      	ldrb	r2, [r3, #0]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b20:	1c5a      	adds	r2, r3, #1
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b2a:	b29b      	uxth	r3, r3
 8005b2c:	3b01      	subs	r3, #1
 8005b2e:	b29a      	uxth	r2, r3
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b38:	3b01      	subs	r3, #1
 8005b3a:	b29a      	uxth	r2, r3
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d034      	beq.n	8005bb4 <HAL_I2C_Master_Transmit+0x184>
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d130      	bne.n	8005bb4 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	9300      	str	r3, [sp, #0]
 8005b56:	6a3b      	ldr	r3, [r7, #32]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	2180      	movs	r1, #128	@ 0x80
 8005b5c:	68f8      	ldr	r0, [r7, #12]
 8005b5e:	f000 f9ed 	bl	8005f3c <I2C_WaitOnFlagUntilTimeout>
 8005b62:	4603      	mov	r3, r0
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d001      	beq.n	8005b6c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e04d      	b.n	8005c08 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b70:	b29b      	uxth	r3, r3
 8005b72:	2bff      	cmp	r3, #255	@ 0xff
 8005b74:	d90e      	bls.n	8005b94 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	22ff      	movs	r2, #255	@ 0xff
 8005b7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b80:	b2da      	uxtb	r2, r3
 8005b82:	8979      	ldrh	r1, [r7, #10]
 8005b84:	2300      	movs	r3, #0
 8005b86:	9300      	str	r3, [sp, #0]
 8005b88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005b8c:	68f8      	ldr	r0, [r7, #12]
 8005b8e:	f000 fb99 	bl	80062c4 <I2C_TransferConfig>
 8005b92:	e00f      	b.n	8005bb4 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b98:	b29a      	uxth	r2, r3
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ba2:	b2da      	uxtb	r2, r3
 8005ba4:	8979      	ldrh	r1, [r7, #10]
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	9300      	str	r3, [sp, #0]
 8005baa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f000 fb88 	bl	80062c4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d19e      	bne.n	8005afc <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005bbe:	697a      	ldr	r2, [r7, #20]
 8005bc0:	6a39      	ldr	r1, [r7, #32]
 8005bc2:	68f8      	ldr	r0, [r7, #12]
 8005bc4:	f000 fa5a 	bl	800607c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d001      	beq.n	8005bd2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e01a      	b.n	8005c08 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2220      	movs	r2, #32
 8005bd8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	6859      	ldr	r1, [r3, #4]
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	4b0b      	ldr	r3, [pc, #44]	@ (8005c14 <HAL_I2C_Master_Transmit+0x1e4>)
 8005be6:	400b      	ands	r3, r1
 8005be8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2220      	movs	r2, #32
 8005bee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005c02:	2300      	movs	r3, #0
 8005c04:	e000      	b.n	8005c08 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8005c06:	2302      	movs	r3, #2
  }
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3718      	adds	r7, #24
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}
 8005c10:	80002000 	.word	0x80002000
 8005c14:	fe00e800 	.word	0xfe00e800

08005c18 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b088      	sub	sp, #32
 8005c1c:	af02      	add	r7, sp, #8
 8005c1e:	60f8      	str	r0, [r7, #12]
 8005c20:	4608      	mov	r0, r1
 8005c22:	4611      	mov	r1, r2
 8005c24:	461a      	mov	r2, r3
 8005c26:	4603      	mov	r3, r0
 8005c28:	817b      	strh	r3, [r7, #10]
 8005c2a:	460b      	mov	r3, r1
 8005c2c:	813b      	strh	r3, [r7, #8]
 8005c2e:	4613      	mov	r3, r2
 8005c30:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c38:	b2db      	uxtb	r3, r3
 8005c3a:	2b20      	cmp	r3, #32
 8005c3c:	f040 80fd 	bne.w	8005e3a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c40:	6a3b      	ldr	r3, [r7, #32]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d002      	beq.n	8005c4c <HAL_I2C_Mem_Read+0x34>
 8005c46:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d105      	bne.n	8005c58 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c52:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e0f1      	b.n	8005e3c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d101      	bne.n	8005c66 <HAL_I2C_Mem_Read+0x4e>
 8005c62:	2302      	movs	r3, #2
 8005c64:	e0ea      	b.n	8005e3c <HAL_I2C_Mem_Read+0x224>
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2201      	movs	r2, #1
 8005c6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005c6e:	f7fe fb51 	bl	8004314 <HAL_GetTick>
 8005c72:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	9300      	str	r3, [sp, #0]
 8005c78:	2319      	movs	r3, #25
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005c80:	68f8      	ldr	r0, [r7, #12]
 8005c82:	f000 f95b 	bl	8005f3c <I2C_WaitOnFlagUntilTimeout>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d001      	beq.n	8005c90 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e0d5      	b.n	8005e3c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2222      	movs	r2, #34	@ 0x22
 8005c94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2240      	movs	r2, #64	@ 0x40
 8005c9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	6a3a      	ldr	r2, [r7, #32]
 8005caa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005cb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005cb8:	88f8      	ldrh	r0, [r7, #6]
 8005cba:	893a      	ldrh	r2, [r7, #8]
 8005cbc:	8979      	ldrh	r1, [r7, #10]
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	9301      	str	r3, [sp, #4]
 8005cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cc4:	9300      	str	r3, [sp, #0]
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	68f8      	ldr	r0, [r7, #12]
 8005cca:	f000 f8bf 	bl	8005e4c <I2C_RequestMemoryRead>
 8005cce:	4603      	mov	r3, r0
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d005      	beq.n	8005ce0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	e0ad      	b.n	8005e3c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	2bff      	cmp	r3, #255	@ 0xff
 8005ce8:	d90e      	bls.n	8005d08 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	22ff      	movs	r2, #255	@ 0xff
 8005cee:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cf4:	b2da      	uxtb	r2, r3
 8005cf6:	8979      	ldrh	r1, [r7, #10]
 8005cf8:	4b52      	ldr	r3, [pc, #328]	@ (8005e44 <HAL_I2C_Mem_Read+0x22c>)
 8005cfa:	9300      	str	r3, [sp, #0]
 8005cfc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005d00:	68f8      	ldr	r0, [r7, #12]
 8005d02:	f000 fadf 	bl	80062c4 <I2C_TransferConfig>
 8005d06:	e00f      	b.n	8005d28 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d0c:	b29a      	uxth	r2, r3
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d16:	b2da      	uxtb	r2, r3
 8005d18:	8979      	ldrh	r1, [r7, #10]
 8005d1a:	4b4a      	ldr	r3, [pc, #296]	@ (8005e44 <HAL_I2C_Mem_Read+0x22c>)
 8005d1c:	9300      	str	r3, [sp, #0]
 8005d1e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005d22:	68f8      	ldr	r0, [r7, #12]
 8005d24:	f000 face 	bl	80062c4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	9300      	str	r3, [sp, #0]
 8005d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d2e:	2200      	movs	r2, #0
 8005d30:	2104      	movs	r1, #4
 8005d32:	68f8      	ldr	r0, [r7, #12]
 8005d34:	f000 f902 	bl	8005f3c <I2C_WaitOnFlagUntilTimeout>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d001      	beq.n	8005d42 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e07c      	b.n	8005e3c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d4c:	b2d2      	uxtb	r2, r2
 8005d4e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d54:	1c5a      	adds	r2, r3, #1
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d5e:	3b01      	subs	r3, #1
 8005d60:	b29a      	uxth	r2, r3
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d6a:	b29b      	uxth	r3, r3
 8005d6c:	3b01      	subs	r3, #1
 8005d6e:	b29a      	uxth	r2, r3
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d78:	b29b      	uxth	r3, r3
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d034      	beq.n	8005de8 <HAL_I2C_Mem_Read+0x1d0>
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d130      	bne.n	8005de8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	9300      	str	r3, [sp, #0]
 8005d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	2180      	movs	r1, #128	@ 0x80
 8005d90:	68f8      	ldr	r0, [r7, #12]
 8005d92:	f000 f8d3 	bl	8005f3c <I2C_WaitOnFlagUntilTimeout>
 8005d96:	4603      	mov	r3, r0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d001      	beq.n	8005da0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	e04d      	b.n	8005e3c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005da4:	b29b      	uxth	r3, r3
 8005da6:	2bff      	cmp	r3, #255	@ 0xff
 8005da8:	d90e      	bls.n	8005dc8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	22ff      	movs	r2, #255	@ 0xff
 8005dae:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005db4:	b2da      	uxtb	r2, r3
 8005db6:	8979      	ldrh	r1, [r7, #10]
 8005db8:	2300      	movs	r3, #0
 8005dba:	9300      	str	r3, [sp, #0]
 8005dbc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005dc0:	68f8      	ldr	r0, [r7, #12]
 8005dc2:	f000 fa7f 	bl	80062c4 <I2C_TransferConfig>
 8005dc6:	e00f      	b.n	8005de8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dcc:	b29a      	uxth	r2, r3
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dd6:	b2da      	uxtb	r2, r3
 8005dd8:	8979      	ldrh	r1, [r7, #10]
 8005dda:	2300      	movs	r3, #0
 8005ddc:	9300      	str	r3, [sp, #0]
 8005dde:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005de2:	68f8      	ldr	r0, [r7, #12]
 8005de4:	f000 fa6e 	bl	80062c4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d19a      	bne.n	8005d28 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005df2:	697a      	ldr	r2, [r7, #20]
 8005df4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005df6:	68f8      	ldr	r0, [r7, #12]
 8005df8:	f000 f940 	bl	800607c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d001      	beq.n	8005e06 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e01a      	b.n	8005e3c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	2220      	movs	r2, #32
 8005e0c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	6859      	ldr	r1, [r3, #4]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681a      	ldr	r2, [r3, #0]
 8005e18:	4b0b      	ldr	r3, [pc, #44]	@ (8005e48 <HAL_I2C_Mem_Read+0x230>)
 8005e1a:	400b      	ands	r3, r1
 8005e1c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2220      	movs	r2, #32
 8005e22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005e36:	2300      	movs	r3, #0
 8005e38:	e000      	b.n	8005e3c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005e3a:	2302      	movs	r3, #2
  }
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	3718      	adds	r7, #24
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	80002400 	.word	0x80002400
 8005e48:	fe00e800 	.word	0xfe00e800

08005e4c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b086      	sub	sp, #24
 8005e50:	af02      	add	r7, sp, #8
 8005e52:	60f8      	str	r0, [r7, #12]
 8005e54:	4608      	mov	r0, r1
 8005e56:	4611      	mov	r1, r2
 8005e58:	461a      	mov	r2, r3
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	817b      	strh	r3, [r7, #10]
 8005e5e:	460b      	mov	r3, r1
 8005e60:	813b      	strh	r3, [r7, #8]
 8005e62:	4613      	mov	r3, r2
 8005e64:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005e66:	88fb      	ldrh	r3, [r7, #6]
 8005e68:	b2da      	uxtb	r2, r3
 8005e6a:	8979      	ldrh	r1, [r7, #10]
 8005e6c:	4b20      	ldr	r3, [pc, #128]	@ (8005ef0 <I2C_RequestMemoryRead+0xa4>)
 8005e6e:	9300      	str	r3, [sp, #0]
 8005e70:	2300      	movs	r3, #0
 8005e72:	68f8      	ldr	r0, [r7, #12]
 8005e74:	f000 fa26 	bl	80062c4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e78:	69fa      	ldr	r2, [r7, #28]
 8005e7a:	69b9      	ldr	r1, [r7, #24]
 8005e7c:	68f8      	ldr	r0, [r7, #12]
 8005e7e:	f000 f8b6 	bl	8005fee <I2C_WaitOnTXISFlagUntilTimeout>
 8005e82:	4603      	mov	r3, r0
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d001      	beq.n	8005e8c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	e02c      	b.n	8005ee6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e8c:	88fb      	ldrh	r3, [r7, #6]
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	d105      	bne.n	8005e9e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e92:	893b      	ldrh	r3, [r7, #8]
 8005e94:	b2da      	uxtb	r2, r3
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e9c:	e015      	b.n	8005eca <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005e9e:	893b      	ldrh	r3, [r7, #8]
 8005ea0:	0a1b      	lsrs	r3, r3, #8
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	b2da      	uxtb	r2, r3
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005eac:	69fa      	ldr	r2, [r7, #28]
 8005eae:	69b9      	ldr	r1, [r7, #24]
 8005eb0:	68f8      	ldr	r0, [r7, #12]
 8005eb2:	f000 f89c 	bl	8005fee <I2C_WaitOnTXISFlagUntilTimeout>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d001      	beq.n	8005ec0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	e012      	b.n	8005ee6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005ec0:	893b      	ldrh	r3, [r7, #8]
 8005ec2:	b2da      	uxtb	r2, r3
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005eca:	69fb      	ldr	r3, [r7, #28]
 8005ecc:	9300      	str	r3, [sp, #0]
 8005ece:	69bb      	ldr	r3, [r7, #24]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	2140      	movs	r1, #64	@ 0x40
 8005ed4:	68f8      	ldr	r0, [r7, #12]
 8005ed6:	f000 f831 	bl	8005f3c <I2C_WaitOnFlagUntilTimeout>
 8005eda:	4603      	mov	r3, r0
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d001      	beq.n	8005ee4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	e000      	b.n	8005ee6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005ee4:	2300      	movs	r3, #0
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3710      	adds	r7, #16
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
 8005eee:	bf00      	nop
 8005ef0:	80002000 	.word	0x80002000

08005ef4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b083      	sub	sp, #12
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	699b      	ldr	r3, [r3, #24]
 8005f02:	f003 0302 	and.w	r3, r3, #2
 8005f06:	2b02      	cmp	r3, #2
 8005f08:	d103      	bne.n	8005f12 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	699b      	ldr	r3, [r3, #24]
 8005f18:	f003 0301 	and.w	r3, r3, #1
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d007      	beq.n	8005f30 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	699a      	ldr	r2, [r3, #24]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f042 0201 	orr.w	r2, r2, #1
 8005f2e:	619a      	str	r2, [r3, #24]
  }
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b084      	sub	sp, #16
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	60f8      	str	r0, [r7, #12]
 8005f44:	60b9      	str	r1, [r7, #8]
 8005f46:	603b      	str	r3, [r7, #0]
 8005f48:	4613      	mov	r3, r2
 8005f4a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f4c:	e03b      	b.n	8005fc6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f4e:	69ba      	ldr	r2, [r7, #24]
 8005f50:	6839      	ldr	r1, [r7, #0]
 8005f52:	68f8      	ldr	r0, [r7, #12]
 8005f54:	f000 f8d6 	bl	8006104 <I2C_IsErrorOccurred>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d001      	beq.n	8005f62 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e041      	b.n	8005fe6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f68:	d02d      	beq.n	8005fc6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f6a:	f7fe f9d3 	bl	8004314 <HAL_GetTick>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	69bb      	ldr	r3, [r7, #24]
 8005f72:	1ad3      	subs	r3, r2, r3
 8005f74:	683a      	ldr	r2, [r7, #0]
 8005f76:	429a      	cmp	r2, r3
 8005f78:	d302      	bcc.n	8005f80 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d122      	bne.n	8005fc6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	699a      	ldr	r2, [r3, #24]
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	4013      	ands	r3, r2
 8005f8a:	68ba      	ldr	r2, [r7, #8]
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	bf0c      	ite	eq
 8005f90:	2301      	moveq	r3, #1
 8005f92:	2300      	movne	r3, #0
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	461a      	mov	r2, r3
 8005f98:	79fb      	ldrb	r3, [r7, #7]
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	d113      	bne.n	8005fc6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fa2:	f043 0220 	orr.w	r2, r3, #32
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2220      	movs	r2, #32
 8005fae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e00f      	b.n	8005fe6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	699a      	ldr	r2, [r3, #24]
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	4013      	ands	r3, r2
 8005fd0:	68ba      	ldr	r2, [r7, #8]
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	bf0c      	ite	eq
 8005fd6:	2301      	moveq	r3, #1
 8005fd8:	2300      	movne	r3, #0
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	461a      	mov	r2, r3
 8005fde:	79fb      	ldrb	r3, [r7, #7]
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d0b4      	beq.n	8005f4e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005fe4:	2300      	movs	r3, #0
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3710      	adds	r7, #16
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}

08005fee <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005fee:	b580      	push	{r7, lr}
 8005ff0:	b084      	sub	sp, #16
 8005ff2:	af00      	add	r7, sp, #0
 8005ff4:	60f8      	str	r0, [r7, #12]
 8005ff6:	60b9      	str	r1, [r7, #8]
 8005ff8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005ffa:	e033      	b.n	8006064 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ffc:	687a      	ldr	r2, [r7, #4]
 8005ffe:	68b9      	ldr	r1, [r7, #8]
 8006000:	68f8      	ldr	r0, [r7, #12]
 8006002:	f000 f87f 	bl	8006104 <I2C_IsErrorOccurred>
 8006006:	4603      	mov	r3, r0
 8006008:	2b00      	cmp	r3, #0
 800600a:	d001      	beq.n	8006010 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800600c:	2301      	movs	r3, #1
 800600e:	e031      	b.n	8006074 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006016:	d025      	beq.n	8006064 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006018:	f7fe f97c 	bl	8004314 <HAL_GetTick>
 800601c:	4602      	mov	r2, r0
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	68ba      	ldr	r2, [r7, #8]
 8006024:	429a      	cmp	r2, r3
 8006026:	d302      	bcc.n	800602e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d11a      	bne.n	8006064 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	699b      	ldr	r3, [r3, #24]
 8006034:	f003 0302 	and.w	r3, r3, #2
 8006038:	2b02      	cmp	r3, #2
 800603a:	d013      	beq.n	8006064 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006040:	f043 0220 	orr.w	r2, r3, #32
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2220      	movs	r2, #32
 800604c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2200      	movs	r2, #0
 8006054:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2200      	movs	r2, #0
 800605c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006060:	2301      	movs	r3, #1
 8006062:	e007      	b.n	8006074 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	699b      	ldr	r3, [r3, #24]
 800606a:	f003 0302 	and.w	r3, r3, #2
 800606e:	2b02      	cmp	r3, #2
 8006070:	d1c4      	bne.n	8005ffc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006072:	2300      	movs	r3, #0
}
 8006074:	4618      	mov	r0, r3
 8006076:	3710      	adds	r7, #16
 8006078:	46bd      	mov	sp, r7
 800607a:	bd80      	pop	{r7, pc}

0800607c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b084      	sub	sp, #16
 8006080:	af00      	add	r7, sp, #0
 8006082:	60f8      	str	r0, [r7, #12]
 8006084:	60b9      	str	r1, [r7, #8]
 8006086:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006088:	e02f      	b.n	80060ea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800608a:	687a      	ldr	r2, [r7, #4]
 800608c:	68b9      	ldr	r1, [r7, #8]
 800608e:	68f8      	ldr	r0, [r7, #12]
 8006090:	f000 f838 	bl	8006104 <I2C_IsErrorOccurred>
 8006094:	4603      	mov	r3, r0
 8006096:	2b00      	cmp	r3, #0
 8006098:	d001      	beq.n	800609e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800609a:	2301      	movs	r3, #1
 800609c:	e02d      	b.n	80060fa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800609e:	f7fe f939 	bl	8004314 <HAL_GetTick>
 80060a2:	4602      	mov	r2, r0
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	1ad3      	subs	r3, r2, r3
 80060a8:	68ba      	ldr	r2, [r7, #8]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d302      	bcc.n	80060b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d11a      	bne.n	80060ea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	f003 0320 	and.w	r3, r3, #32
 80060be:	2b20      	cmp	r3, #32
 80060c0:	d013      	beq.n	80060ea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060c6:	f043 0220 	orr.w	r2, r3, #32
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2220      	movs	r2, #32
 80060d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	e007      	b.n	80060fa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	699b      	ldr	r3, [r3, #24]
 80060f0:	f003 0320 	and.w	r3, r3, #32
 80060f4:	2b20      	cmp	r3, #32
 80060f6:	d1c8      	bne.n	800608a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80060f8:	2300      	movs	r3, #0
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3710      	adds	r7, #16
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}
	...

08006104 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b08a      	sub	sp, #40	@ 0x28
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006110:	2300      	movs	r3, #0
 8006112:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	699b      	ldr	r3, [r3, #24]
 800611c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800611e:	2300      	movs	r3, #0
 8006120:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006126:	69bb      	ldr	r3, [r7, #24]
 8006128:	f003 0310 	and.w	r3, r3, #16
 800612c:	2b00      	cmp	r3, #0
 800612e:	d068      	beq.n	8006202 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	2210      	movs	r2, #16
 8006136:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006138:	e049      	b.n	80061ce <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006140:	d045      	beq.n	80061ce <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006142:	f7fe f8e7 	bl	8004314 <HAL_GetTick>
 8006146:	4602      	mov	r2, r0
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	1ad3      	subs	r3, r2, r3
 800614c:	68ba      	ldr	r2, [r7, #8]
 800614e:	429a      	cmp	r2, r3
 8006150:	d302      	bcc.n	8006158 <I2C_IsErrorOccurred+0x54>
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d13a      	bne.n	80061ce <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	685b      	ldr	r3, [r3, #4]
 800615e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006162:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800616a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	699b      	ldr	r3, [r3, #24]
 8006172:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006176:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800617a:	d121      	bne.n	80061c0 <I2C_IsErrorOccurred+0xbc>
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006182:	d01d      	beq.n	80061c0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006184:	7cfb      	ldrb	r3, [r7, #19]
 8006186:	2b20      	cmp	r3, #32
 8006188:	d01a      	beq.n	80061c0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	685a      	ldr	r2, [r3, #4]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006198:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800619a:	f7fe f8bb 	bl	8004314 <HAL_GetTick>
 800619e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80061a0:	e00e      	b.n	80061c0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80061a2:	f7fe f8b7 	bl	8004314 <HAL_GetTick>
 80061a6:	4602      	mov	r2, r0
 80061a8:	69fb      	ldr	r3, [r7, #28]
 80061aa:	1ad3      	subs	r3, r2, r3
 80061ac:	2b19      	cmp	r3, #25
 80061ae:	d907      	bls.n	80061c0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80061b0:	6a3b      	ldr	r3, [r7, #32]
 80061b2:	f043 0320 	orr.w	r3, r3, #32
 80061b6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80061be:	e006      	b.n	80061ce <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	699b      	ldr	r3, [r3, #24]
 80061c6:	f003 0320 	and.w	r3, r3, #32
 80061ca:	2b20      	cmp	r3, #32
 80061cc:	d1e9      	bne.n	80061a2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	699b      	ldr	r3, [r3, #24]
 80061d4:	f003 0320 	and.w	r3, r3, #32
 80061d8:	2b20      	cmp	r3, #32
 80061da:	d003      	beq.n	80061e4 <I2C_IsErrorOccurred+0xe0>
 80061dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d0aa      	beq.n	800613a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80061e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d103      	bne.n	80061f4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2220      	movs	r2, #32
 80061f2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80061f4:	6a3b      	ldr	r3, [r7, #32]
 80061f6:	f043 0304 	orr.w	r3, r3, #4
 80061fa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	699b      	ldr	r3, [r3, #24]
 8006208:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006210:	2b00      	cmp	r3, #0
 8006212:	d00b      	beq.n	800622c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006214:	6a3b      	ldr	r3, [r7, #32]
 8006216:	f043 0301 	orr.w	r3, r3, #1
 800621a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006224:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800622c:	69bb      	ldr	r3, [r7, #24]
 800622e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006232:	2b00      	cmp	r3, #0
 8006234:	d00b      	beq.n	800624e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006236:	6a3b      	ldr	r3, [r7, #32]
 8006238:	f043 0308 	orr.w	r3, r3, #8
 800623c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006246:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006248:	2301      	movs	r3, #1
 800624a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800624e:	69bb      	ldr	r3, [r7, #24]
 8006250:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006254:	2b00      	cmp	r3, #0
 8006256:	d00b      	beq.n	8006270 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006258:	6a3b      	ldr	r3, [r7, #32]
 800625a:	f043 0302 	orr.w	r3, r3, #2
 800625e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006268:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006270:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006274:	2b00      	cmp	r3, #0
 8006276:	d01c      	beq.n	80062b2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006278:	68f8      	ldr	r0, [r7, #12]
 800627a:	f7ff fe3b 	bl	8005ef4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	6859      	ldr	r1, [r3, #4]
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681a      	ldr	r2, [r3, #0]
 8006288:	4b0d      	ldr	r3, [pc, #52]	@ (80062c0 <I2C_IsErrorOccurred+0x1bc>)
 800628a:	400b      	ands	r3, r1
 800628c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006292:	6a3b      	ldr	r3, [r7, #32]
 8006294:	431a      	orrs	r2, r3
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2220      	movs	r2, #32
 800629e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2200      	movs	r2, #0
 80062a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	2200      	movs	r2, #0
 80062ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80062b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3728      	adds	r7, #40	@ 0x28
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
 80062be:	bf00      	nop
 80062c0:	fe00e800 	.word	0xfe00e800

080062c4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b087      	sub	sp, #28
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	60f8      	str	r0, [r7, #12]
 80062cc:	607b      	str	r3, [r7, #4]
 80062ce:	460b      	mov	r3, r1
 80062d0:	817b      	strh	r3, [r7, #10]
 80062d2:	4613      	mov	r3, r2
 80062d4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80062d6:	897b      	ldrh	r3, [r7, #10]
 80062d8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80062dc:	7a7b      	ldrb	r3, [r7, #9]
 80062de:	041b      	lsls	r3, r3, #16
 80062e0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80062e4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80062ea:	6a3b      	ldr	r3, [r7, #32]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80062f2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	685a      	ldr	r2, [r3, #4]
 80062fa:	6a3b      	ldr	r3, [r7, #32]
 80062fc:	0d5b      	lsrs	r3, r3, #21
 80062fe:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006302:	4b08      	ldr	r3, [pc, #32]	@ (8006324 <I2C_TransferConfig+0x60>)
 8006304:	430b      	orrs	r3, r1
 8006306:	43db      	mvns	r3, r3
 8006308:	ea02 0103 	and.w	r1, r2, r3
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	697a      	ldr	r2, [r7, #20]
 8006312:	430a      	orrs	r2, r1
 8006314:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006316:	bf00      	nop
 8006318:	371c      	adds	r7, #28
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	03ff63ff 	.word	0x03ff63ff

08006328 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006328:	b480      	push	{r7}
 800632a:	b083      	sub	sp, #12
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
 8006330:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006338:	b2db      	uxtb	r3, r3
 800633a:	2b20      	cmp	r3, #32
 800633c:	d138      	bne.n	80063b0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006344:	2b01      	cmp	r3, #1
 8006346:	d101      	bne.n	800634c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006348:	2302      	movs	r3, #2
 800634a:	e032      	b.n	80063b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2201      	movs	r2, #1
 8006350:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2224      	movs	r2, #36	@ 0x24
 8006358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f022 0201 	bic.w	r2, r2, #1
 800636a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800637a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	6819      	ldr	r1, [r3, #0]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	683a      	ldr	r2, [r7, #0]
 8006388:	430a      	orrs	r2, r1
 800638a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f042 0201 	orr.w	r2, r2, #1
 800639a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2220      	movs	r2, #32
 80063a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80063ac:	2300      	movs	r3, #0
 80063ae:	e000      	b.n	80063b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80063b0:	2302      	movs	r3, #2
  }
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	370c      	adds	r7, #12
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr

080063be <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80063be:	b480      	push	{r7}
 80063c0:	b085      	sub	sp, #20
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	6078      	str	r0, [r7, #4]
 80063c6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	2b20      	cmp	r3, #32
 80063d2:	d139      	bne.n	8006448 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80063da:	2b01      	cmp	r3, #1
 80063dc:	d101      	bne.n	80063e2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80063de:	2302      	movs	r3, #2
 80063e0:	e033      	b.n	800644a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2201      	movs	r2, #1
 80063e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2224      	movs	r2, #36	@ 0x24
 80063ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	681a      	ldr	r2, [r3, #0]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f022 0201 	bic.w	r2, r2, #1
 8006400:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006410:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	021b      	lsls	r3, r3, #8
 8006416:	68fa      	ldr	r2, [r7, #12]
 8006418:	4313      	orrs	r3, r2
 800641a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	68fa      	ldr	r2, [r7, #12]
 8006422:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f042 0201 	orr.w	r2, r2, #1
 8006432:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2220      	movs	r2, #32
 8006438:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2200      	movs	r2, #0
 8006440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006444:	2300      	movs	r3, #0
 8006446:	e000      	b.n	800644a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006448:	2302      	movs	r3, #2
  }
}
 800644a:	4618      	mov	r0, r3
 800644c:	3714      	adds	r7, #20
 800644e:	46bd      	mov	sp, r7
 8006450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006454:	4770      	bx	lr
	...

08006458 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b084      	sub	sp, #16
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d101      	bne.n	800646a <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	e0e7      	b.n	800663a <HAL_LPTIM_Init+0x1e2>
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(hlptim->Init.Period));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8006476:	b2db      	uxtb	r3, r3
 8006478:	2b00      	cmp	r3, #0
 800647a:	d106      	bne.n	800648a <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2200      	movs	r2, #0
 8006480:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f7fb fcd7 	bl	8001e38 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2202      	movs	r2, #2
 800648e:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	691a      	ldr	r2, [r3, #16]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f042 0201 	orr.w	r2, r2, #1
 80064a0:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80064aa:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80064b4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 80064b6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 fb44 	bl	8006b48 <LPTIM_WaitForFlag>
 80064c0:	4603      	mov	r3, r0
 80064c2:	2b03      	cmp	r3, #3
 80064c4:	d101      	bne.n	80064ca <HAL_LPTIM_Init+0x72>
  {
    return HAL_TIMEOUT;
 80064c6:	2303      	movs	r3, #3
 80064c8:	e0b7      	b.n	800663a <HAL_LPTIM_Init+0x1e2>
  }


  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	2210      	movs	r2, #16
 80064d0:	605a      	str	r2, [r3, #4]

  /* Set LPTIM Period */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, hlptim->Init.Period);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	687a      	ldr	r2, [r7, #4]
 80064d8:	6a12      	ldr	r2, [r2, #32]
 80064da:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80064dc:	2110      	movs	r1, #16
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 fb32 	bl	8006b48 <LPTIM_WaitForFlag>
 80064e4:	4603      	mov	r3, r0
 80064e6:	2b03      	cmp	r3, #3
 80064e8:	d101      	bne.n	80064ee <HAL_LPTIM_Init+0x96>
  {
    return HAL_TIMEOUT;
 80064ea:	2303      	movs	r3, #3
 80064ec:	e0a5      	b.n	800663a <HAL_LPTIM_Init+0x1e2>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064f4:	f003 0302 	and.w	r3, r3, #2
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d10e      	bne.n	800651a <HAL_LPTIM_Init+0xc2>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006506:	2b00      	cmp	r3, #0
 8006508:	d107      	bne.n	800651a <HAL_LPTIM_Init+0xc2>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	691a      	ldr	r2, [r3, #16]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f022 0201 	bic.w	r2, r2, #1
 8006518:	611a      	str	r2, [r3, #16]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	2b01      	cmp	r3, #1
 8006528:	d004      	beq.n	8006534 <HAL_LPTIM_Init+0xdc>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800652e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006532:	d103      	bne.n	800653c <HAL_LPTIM_Init+0xe4>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f023 031e 	bic.w	r3, r3, #30
 800653a:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	695b      	ldr	r3, [r3, #20]
 8006540:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006544:	4293      	cmp	r3, r2
 8006546:	d005      	beq.n	8006554 <HAL_LPTIM_Init+0xfc>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800654e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006552:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8006554:	68fa      	ldr	r2, [r7, #12]
 8006556:	4b3b      	ldr	r3, [pc, #236]	@ (8006644 <HAL_LPTIM_Init+0x1ec>)
 8006558:	4013      	ands	r3, r2
 800655a:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006564:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.Clock.Prescaler |
 800656a:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8006570:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	4313      	orrs	r3, r2
 8006576:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d107      	bne.n	8006590 <HAL_LPTIM_Init+0x138>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8006588:	4313      	orrs	r3, r2
 800658a:	68fa      	ldr	r2, [r7, #12]
 800658c:	4313      	orrs	r3, r2
 800658e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	2b01      	cmp	r3, #1
 8006596:	d004      	beq.n	80065a2 <HAL_LPTIM_Init+0x14a>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800659c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80065a0:	d107      	bne.n	80065b2 <HAL_LPTIM_Init+0x15a>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80065aa:	4313      	orrs	r3, r2
 80065ac:	68fa      	ldr	r2, [r7, #12]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	695b      	ldr	r3, [r3, #20]
 80065b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d00a      	beq.n	80065d4 <HAL_LPTIM_Init+0x17c>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80065c6:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 80065cc:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80065ce:	68fa      	ldr	r2, [r7, #12]
 80065d0:	4313      	orrs	r3, r2
 80065d2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	68fa      	ldr	r2, [r7, #12]
 80065da:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a19      	ldr	r2, [pc, #100]	@ (8006648 <HAL_LPTIM_Init+0x1f0>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d004      	beq.n	80065f0 <HAL_LPTIM_Init+0x198>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a18      	ldr	r2, [pc, #96]	@ (800664c <HAL_LPTIM_Init+0x1f4>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d108      	bne.n	8006602 <HAL_LPTIM_Init+0x1aa>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	430a      	orrs	r2, r1
 80065fe:	625a      	str	r2, [r3, #36]	@ 0x24
 8006600:	e00e      	b.n	8006620 <HAL_LPTIM_Init+0x1c8>
  }
  else
  {
    if ((hlptim->Instance == LPTIM3) || (hlptim->Instance == LPTIM4))
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a12      	ldr	r2, [pc, #72]	@ (8006650 <HAL_LPTIM_Init+0x1f8>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d004      	beq.n	8006616 <HAL_LPTIM_Init+0x1be>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a10      	ldr	r2, [pc, #64]	@ (8006654 <HAL_LPTIM_Init+0x1fc>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d104      	bne.n	8006620 <HAL_LPTIM_Init+0x1c8>
    {
      /* Check LPTIM3 Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM3 Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800661e:	625a      	str	r2, [r3, #36]	@ 0x24
    }
  }

  /* Initialize the LPTIM channels state */
  LPTIM_CHANNEL_STATE_SET_ALL(hlptim, HAL_LPTIM_CHANNEL_STATE_READY);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2201      	movs	r2, #1
 8006624:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2201      	movs	r2, #1
 800662c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2201      	movs	r2, #1
 8006634:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Return function status */
  return HAL_OK;
 8006638:	2300      	movs	r3, #0
}
 800663a:	4618      	mov	r0, r3
 800663c:	3710      	adds	r7, #16
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}
 8006642:	bf00      	nop
 8006644:	ff39f1fe 	.word	0xff39f1fe
 8006648:	46004400 	.word	0x46004400
 800664c:	40009400 	.word	0x40009400
 8006650:	46004800 	.word	0x46004800
 8006654:	46004c00 	.word	0x46004c00

08006658 <HAL_LPTIM_TimeOut_Start_IT>:
  * @param  Timeout Specifies the TimeOut value to reset the counter.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_TimeOut_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Timeout)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b082      	sub	sp, #8
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PULSE(Timeout));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2202      	movs	r2, #2
 8006666:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Set TIMOUT bit to enable the timeout function */
  hlptim->Instance->CFGR |= LPTIM_CFGR_TIMOUT;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	68da      	ldr	r2, [r3, #12]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8006678:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	691a      	ldr	r2, [r3, #16]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f042 0201 	orr.w	r2, r2, #1
 8006688:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006692:	605a      	str	r2, [r3, #4]

  /* Enable Compare match CH1 interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CC1);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	689a      	ldr	r2, [r3, #8]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f042 0201 	orr.w	r2, r2, #1
 80066a2:	609a      	str	r2, [r3, #8]

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 80066a4:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f000 fa4d 	bl	8006b48 <LPTIM_WaitForFlag>
 80066ae:	4603      	mov	r3, r0
 80066b0:	2b03      	cmp	r3, #3
 80066b2:	d101      	bne.n	80066b8 <HAL_LPTIM_TimeOut_Start_IT+0x60>
  {
    return HAL_TIMEOUT;
 80066b4:	2303      	movs	r3, #3
 80066b6:	e01d      	b.n	80066f4 <HAL_LPTIM_TimeOut_Start_IT+0x9c>
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	2208      	movs	r2, #8
 80066be:	605a      	str	r2, [r3, #4]

  /* Load the Timeout value in the compare register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_1, Timeout);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	683a      	ldr	r2, [r7, #0]
 80066c6:	615a      	str	r2, [r3, #20]

  /* Wait for the completion of the write operation to the LPTIM_CCR1 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP1OK) == HAL_TIMEOUT)
 80066c8:	2108      	movs	r1, #8
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f000 fa3c 	bl	8006b48 <LPTIM_WaitForFlag>
 80066d0:	4603      	mov	r3, r0
 80066d2:	2b03      	cmp	r3, #3
 80066d4:	d101      	bne.n	80066da <HAL_LPTIM_TimeOut_Start_IT+0x82>
  {
    return HAL_TIMEOUT;
 80066d6:	2303      	movs	r3, #3
 80066d8:	e00c      	b.n	80066f4 <HAL_LPTIM_TimeOut_Start_IT+0x9c>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	691a      	ldr	r2, [r3, #16]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f042 0204 	orr.w	r2, r2, #4
 80066e8:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2201      	movs	r2, #1
 80066ee:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Return function status */
  return HAL_OK;
 80066f2:	2300      	movs	r3, #0
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3708      	adds	r7, #8
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <HAL_LPTIM_Counter_Stop_IT>:
  * @brief  Stop the Counter mode in interrupt mode.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b082      	sub	sp, #8
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2202      	movs	r2, #2
 8006708:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006712:	f003 0302 	and.w	r3, r3, #2
 8006716:	2b00      	cmp	r3, #0
 8006718:	d10e      	bne.n	8006738 <HAL_LPTIM_Counter_Stop_IT+0x3c>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006720:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006724:	2b00      	cmp	r3, #0
 8006726:	d107      	bne.n	8006738 <HAL_LPTIM_Counter_Stop_IT+0x3c>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	691a      	ldr	r2, [r3, #16]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f022 0201 	bic.w	r2, r2, #1
 8006736:	611a      	str	r2, [r3, #16]


  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	691a      	ldr	r2, [r3, #16]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f042 0201 	orr.w	r2, r2, #1
 8006746:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006750:	605a      	str	r2, [r3, #4]

  /* Disable interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK | LPTIM_IT_UPDATE);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	689a      	ldr	r2, [r3, #8]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f422 72c9 	bic.w	r2, r2, #402	@ 0x192
 8006760:	609a      	str	r2, [r3, #8]

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 8006762:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	f000 f9ee 	bl	8006b48 <LPTIM_WaitForFlag>
 800676c:	4603      	mov	r3, r0
 800676e:	2b03      	cmp	r3, #3
 8006770:	d101      	bne.n	8006776 <HAL_LPTIM_Counter_Stop_IT+0x7a>
  {
    return HAL_TIMEOUT;
 8006772:	2303      	movs	r3, #3
 8006774:	e01a      	b.n	80067ac <HAL_LPTIM_Counter_Stop_IT+0xb0>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800677c:	f003 0302 	and.w	r3, r3, #2
 8006780:	2b00      	cmp	r3, #0
 8006782:	d10e      	bne.n	80067a2 <HAL_LPTIM_Counter_Stop_IT+0xa6>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800678a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800678e:	2b00      	cmp	r3, #0
 8006790:	d107      	bne.n	80067a2 <HAL_LPTIM_Counter_Stop_IT+0xa6>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	691a      	ldr	r2, [r3, #16]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f022 0201 	bic.w	r2, r2, #1
 80067a0:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2201      	movs	r2, #1
 80067a6:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Return function status */
  return HAL_OK;
 80067aa:	2300      	movs	r3, #0
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3708      	adds	r7, #8
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}

080067b4 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b082      	sub	sp, #8
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  /* Capture Compare 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1) != RESET)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f003 0301 	and.w	r3, r3, #1
 80067c6:	2b01      	cmp	r3, #1
 80067c8:	d120      	bne.n	800680c <HAL_LPTIM_IRQHandler+0x58>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1) != RESET)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	f003 0301 	and.w	r3, r3, #1
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d119      	bne.n	800680c <HAL_LPTIM_IRQHandler+0x58>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	2201      	movs	r2, #1
 80067de:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC1SEL) != 0x00U)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ee:	f003 0301 	and.w	r3, r3, #1
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d003      	beq.n	80067fe <HAL_LPTIM_IRQHandler+0x4a>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f000 f992 	bl	8006b20 <HAL_LPTIM_IC_CaptureCallback>
 80067fc:	e002      	b.n	8006804 <HAL_LPTIM_IRQHandler+0x50>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f7fb f9a8 	bl	8001b54 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2200      	movs	r2, #0
 8006808:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Capture Compare 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2) != RESET)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006816:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800681a:	d122      	bne.n	8006862 <HAL_LPTIM_IRQHandler+0xae>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2) != RESET)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006826:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800682a:	d11a      	bne.n	8006862 <HAL_LPTIM_IRQHandler+0xae>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006834:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2202      	movs	r2, #2
 800683a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC2SEL) != 0x00U)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006844:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006848:	2b00      	cmp	r3, #0
 800684a:	d003      	beq.n	8006854 <HAL_LPTIM_IRQHandler+0xa0>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f000 f967 	bl	8006b20 <HAL_LPTIM_IC_CaptureCallback>
 8006852:	e002      	b.n	800685a <HAL_LPTIM_IRQHandler+0xa6>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f7fb f97d 	bl	8001b54 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2200      	movs	r2, #0
 800685e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Over Capture 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1O) != RESET)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800686c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006870:	d117      	bne.n	80068a2 <HAL_LPTIM_IRQHandler+0xee>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1O) != RESET)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800687c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006880:	d10f      	bne.n	80068a2 <HAL_LPTIM_IRQHandler+0xee>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1O);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800688a:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2201      	movs	r2, #1
 8006890:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f000 f94d 	bl	8006b34 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2200      	movs	r2, #0
 800689e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Over Capture 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2O) != RESET)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80068ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068b0:	d117      	bne.n	80068e2 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2O) != RESET)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80068bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068c0:	d10f      	bne.n	80068e2 <HAL_LPTIM_IRQHandler+0x12e>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2O);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80068ca:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2202      	movs	r2, #2
 80068d0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f000 f92d 	bl	8006b34 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f003 0302 	and.w	r3, r3, #2
 80068ec:	2b02      	cmp	r3, #2
 80068ee:	d10d      	bne.n	800690c <HAL_LPTIM_IRQHandler+0x158>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	f003 0302 	and.w	r3, r3, #2
 80068fa:	2b02      	cmp	r3, #2
 80068fc:	d106      	bne.n	800690c <HAL_LPTIM_IRQHandler+0x158>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	2202      	movs	r2, #2
 8006904:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f000 f8ba 	bl	8006a80 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 0304 	and.w	r3, r3, #4
 8006916:	2b04      	cmp	r3, #4
 8006918:	d10d      	bne.n	8006936 <HAL_LPTIM_IRQHandler+0x182>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	f003 0304 	and.w	r3, r3, #4
 8006924:	2b04      	cmp	r3, #4
 8006926:	d106      	bne.n	8006936 <HAL_LPTIM_IRQHandler+0x182>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	2204      	movs	r2, #4
 800692e:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f000 f8af 	bl	8006a94 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP1OK) != RESET)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 0308 	and.w	r3, r3, #8
 8006940:	2b08      	cmp	r3, #8
 8006942:	d111      	bne.n	8006968 <HAL_LPTIM_IRQHandler+0x1b4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP1OK) != RESET)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	689b      	ldr	r3, [r3, #8]
 800694a:	f003 0308 	and.w	r3, r3, #8
 800694e:	2b08      	cmp	r3, #8
 8006950:	d10a      	bne.n	8006968 <HAL_LPTIM_IRQHandler+0x1b4>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	2208      	movs	r2, #8
 8006958:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2201      	movs	r2, #1
 800695e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f000 f8a0 	bl	8006aa8 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP2OK) != RESET)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006972:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006976:	d113      	bne.n	80069a0 <HAL_LPTIM_IRQHandler+0x1ec>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP2OK) != RESET)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006982:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006986:	d10b      	bne.n	80069a0 <HAL_LPTIM_IRQHandler+0x1ec>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8006990:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2202      	movs	r2, #2
 8006996:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 f884 	bl	8006aa8 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f003 0310 	and.w	r3, r3, #16
 80069aa:	2b10      	cmp	r3, #16
 80069ac:	d10d      	bne.n	80069ca <HAL_LPTIM_IRQHandler+0x216>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	689b      	ldr	r3, [r3, #8]
 80069b4:	f003 0310 	and.w	r3, r3, #16
 80069b8:	2b10      	cmp	r3, #16
 80069ba:	d106      	bne.n	80069ca <HAL_LPTIM_IRQHandler+0x216>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	2210      	movs	r2, #16
 80069c2:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f000 f879 	bl	8006abc <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f003 0320 	and.w	r3, r3, #32
 80069d4:	2b20      	cmp	r3, #32
 80069d6:	d10d      	bne.n	80069f4 <HAL_LPTIM_IRQHandler+0x240>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	689b      	ldr	r3, [r3, #8]
 80069de:	f003 0320 	and.w	r3, r3, #32
 80069e2:	2b20      	cmp	r3, #32
 80069e4:	d106      	bne.n	80069f4 <HAL_LPTIM_IRQHandler+0x240>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	2220      	movs	r2, #32
 80069ec:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f000 f86e 	bl	8006ad0 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069fe:	2b40      	cmp	r3, #64	@ 0x40
 8006a00:	d10d      	bne.n	8006a1e <HAL_LPTIM_IRQHandler+0x26a>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a0c:	2b40      	cmp	r3, #64	@ 0x40
 8006a0e:	d106      	bne.n	8006a1e <HAL_LPTIM_IRQHandler+0x26a>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	2240      	movs	r2, #64	@ 0x40
 8006a16:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f000 f863 	bl	8006ae4 <HAL_LPTIM_DirectionDownCallback>
    }
  }

  /* Repetition counter underflowed (or contains zero) and the LPTIM counter
     overflowed */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UPDATE) != RESET)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a28:	2b80      	cmp	r3, #128	@ 0x80
 8006a2a:	d10d      	bne.n	8006a48 <HAL_LPTIM_IRQHandler+0x294>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UPDATE) != RESET)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a36:	2b80      	cmp	r3, #128	@ 0x80
 8006a38:	d106      	bne.n	8006a48 <HAL_LPTIM_IRQHandler+0x294>
    {
      /* Clear update event flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UPDATE);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	2280      	movs	r2, #128	@ 0x80
 8006a40:	605a      	str	r2, [r3, #4]

      /* Update event Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->UpdateEventCallback(hlptim);
#else
      HAL_LPTIM_UpdateEventCallback(hlptim);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 f858 	bl	8006af8 <HAL_LPTIM_UpdateEventCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Successful APB bus write to repetition counter register */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_REPOK) != RESET)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a56:	d10f      	bne.n	8006a78 <HAL_LPTIM_IRQHandler+0x2c4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_REPOK) != RESET)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a66:	d107      	bne.n	8006a78 <HAL_LPTIM_IRQHandler+0x2c4>
    {
      /* Clear successful APB bus write to repetition counter flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006a70:	605a      	str	r2, [r3, #4]

      /* Successful APB bus write to repetition counter Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->RepCounterWriteCallback(hlptim);
#else
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f000 f84a 	bl	8006b0c <HAL_LPTIM_RepCounterWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a78:	bf00      	nop
 8006a7a:	3708      	adds	r7, #8
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}

08006a80 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b083      	sub	sp, #12
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8006a88:	bf00      	nop
 8006a8a:	370c      	adds	r7, #12
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr

08006a94 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b083      	sub	sp, #12
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8006a9c:	bf00      	nop
 8006a9e:	370c      	adds	r7, #12
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa6:	4770      	bx	lr

08006aa8 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b083      	sub	sp, #12
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8006ab0:	bf00      	nop
 8006ab2:	370c      	adds	r7, #12
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aba:	4770      	bx	lr

08006abc <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b083      	sub	sp, #12
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8006ac4:	bf00      	nop
 8006ac6:	370c      	adds	r7, #12
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ace:	4770      	bx	lr

08006ad0 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b083      	sub	sp, #12
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8006ad8:	bf00      	nop
 8006ada:	370c      	adds	r7, #12
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr

08006ae4 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b083      	sub	sp, #12
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8006aec:	bf00      	nop
 8006aee:	370c      	adds	r7, #12
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr

08006af8 <HAL_LPTIM_UpdateEventCallback>:
  * @brief Repetition counter underflowed (or contains zero) and LPTIM counter overflowed callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_UpdateEventCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b083      	sub	sp, #12
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_UpdateEventCallback could be implemented in the user file
   */
}
 8006b00:	bf00      	nop
 8006b02:	370c      	adds	r7, #12
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr

08006b0c <HAL_LPTIM_RepCounterWriteCallback>:
  * @brief  Successful APB bus write to repetition counter register callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_RepCounterWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b083      	sub	sp, #12
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_RepCounterWriteCallback could be implemented in the user file
   */
}
 8006b14:	bf00      	nop
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <HAL_LPTIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_CaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b083      	sub	sp, #12
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b28:	bf00      	nop
 8006b2a:	370c      	adds	r7, #12
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr

08006b34 <HAL_LPTIM_IC_OverCaptureCallback>:
  * @brief  Over Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_OverCaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b083      	sub	sp, #12
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_OverCaptureCallback could be implemented in the user file
   */
}
 8006b3c:	bf00      	nop
 8006b3e:	370c      	adds	r7, #12
 8006b40:	46bd      	mov	sp, r7
 8006b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b46:	4770      	bx	lr

08006b48 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b085      	sub	sp, #20
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
 8006b50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8006b52:	2300      	movs	r3, #0
 8006b54:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8006b56:	4b12      	ldr	r3, [pc, #72]	@ (8006ba0 <LPTIM_WaitForFlag+0x58>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a12      	ldr	r2, [pc, #72]	@ (8006ba4 <LPTIM_WaitForFlag+0x5c>)
 8006b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8006b60:	0b9b      	lsrs	r3, r3, #14
 8006b62:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006b66:	fb02 f303 	mul.w	r3, r2, r3
 8006b6a:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	3b01      	subs	r3, #1
 8006b70:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d101      	bne.n	8006b7c <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8006b78:	2303      	movs	r3, #3
 8006b7a:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	681a      	ldr	r2, [r3, #0]
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	4013      	ands	r3, r2
 8006b86:	683a      	ldr	r2, [r7, #0]
 8006b88:	429a      	cmp	r2, r3
 8006b8a:	d002      	beq.n	8006b92 <LPTIM_WaitForFlag+0x4a>
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d1ec      	bne.n	8006b6c <LPTIM_WaitForFlag+0x24>

  return result;
 8006b92:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	3714      	adds	r7, #20
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr
 8006ba0:	20000010 	.word	0x20000010
 8006ba4:	d1b71759 	.word	0xd1b71759

08006ba8 <HAL_PWR_DisablePVD>:
/**
  * @brief  Disable the programmable voltage detector (PVD).
  * @retval None.
  */
void HAL_PWR_DisablePVD(void)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SVMCR, PWR_SVMCR_PVDE);
 8006bac:	4b05      	ldr	r3, [pc, #20]	@ (8006bc4 <HAL_PWR_DisablePVD+0x1c>)
 8006bae:	691b      	ldr	r3, [r3, #16]
 8006bb0:	4a04      	ldr	r2, [pc, #16]	@ (8006bc4 <HAL_PWR_DisablePVD+0x1c>)
 8006bb2:	f023 0310 	bic.w	r3, r3, #16
 8006bb6:	6113      	str	r3, [r2, #16]
}
 8006bb8:	bf00      	nop
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc0:	4770      	bx	lr
 8006bc2:	bf00      	nop
 8006bc4:	46020800 	.word	0x46020800

08006bc8 <HAL_PWR_DisableWakeUpPin>:
  *                     @arg @ref PWR_WAKEUP_PIN7
  *                     @arg @ref PWR_WAKEUP_PIN8
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPin));

  /* Disable wake-up pin */
  CLEAR_BIT(PWR->WUCR1, (PWR_EWUP_MASK & WakeUpPin));
 8006bd0:	4b06      	ldr	r3, [pc, #24]	@ (8006bec <HAL_PWR_DisableWakeUpPin+0x24>)
 8006bd2:	695a      	ldr	r2, [r3, #20]
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	b2db      	uxtb	r3, r3
 8006bd8:	43db      	mvns	r3, r3
 8006bda:	4904      	ldr	r1, [pc, #16]	@ (8006bec <HAL_PWR_DisableWakeUpPin+0x24>)
 8006bdc:	4013      	ands	r3, r2
 8006bde:	614b      	str	r3, [r1, #20]
}
 8006be0:	bf00      	nop
 8006be2:	370c      	adds	r7, #12
 8006be4:	46bd      	mov	sp, r7
 8006be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bea:	4770      	bx	lr
 8006bec:	46020800 	.word	0x46020800

08006bf0 <HAL_PWR_EnterSTOPMode>:
  *                                                  no clear of pending event before.
  * @note   In System STOP mode, all I/O pins keep the same state as in Run mode.
  * @retval None.
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t StopEntry)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b083      	sub	sp, #12
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	460b      	mov	r3, r1
 8006bfa:	70fb      	strb	r3, [r7, #3]

  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(StopEntry));

  /* Select Stop 0 mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, 0U);
 8006bfc:	4b11      	ldr	r3, [pc, #68]	@ (8006c44 <HAL_PWR_EnterSTOPMode+0x54>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a10      	ldr	r2, [pc, #64]	@ (8006c44 <HAL_PWR_EnterSTOPMode+0x54>)
 8006c02:	f023 0307 	bic.w	r3, r3, #7
 8006c06:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006c08:	4b0f      	ldr	r3, [pc, #60]	@ (8006c48 <HAL_PWR_EnterSTOPMode+0x58>)
 8006c0a:	691b      	ldr	r3, [r3, #16]
 8006c0c:	4a0e      	ldr	r2, [pc, #56]	@ (8006c48 <HAL_PWR_EnterSTOPMode+0x58>)
 8006c0e:	f043 0304 	orr.w	r3, r3, #4
 8006c12:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (StopEntry == PWR_STOPENTRY_WFI)
 8006c14:	78fb      	ldrb	r3, [r7, #3]
 8006c16:	2b01      	cmp	r3, #1
 8006c18:	d101      	bne.n	8006c1e <HAL_PWR_EnterSTOPMode+0x2e>
  {
    /* Wait For Interrupt Request */
    __WFI();
 8006c1a:	bf30      	wfi
 8006c1c:	e005      	b.n	8006c2a <HAL_PWR_EnterSTOPMode+0x3a>
  }
  else
  {
    if (StopEntry != PWR_STOPENTRY_WFE_NO_EVT_CLEAR)
 8006c1e:	78fb      	ldrb	r3, [r7, #3]
 8006c20:	2b03      	cmp	r3, #3
 8006c22:	d001      	beq.n	8006c28 <HAL_PWR_EnterSTOPMode+0x38>
    {
      /* Clear all pending event */
      __SEV();
 8006c24:	bf40      	sev
      __WFE();
 8006c26:	bf20      	wfe
    }

    /* Request Wait For Event */
    __WFE();
 8006c28:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8006c2a:	4b07      	ldr	r3, [pc, #28]	@ (8006c48 <HAL_PWR_EnterSTOPMode+0x58>)
 8006c2c:	691b      	ldr	r3, [r3, #16]
 8006c2e:	4a06      	ldr	r2, [pc, #24]	@ (8006c48 <HAL_PWR_EnterSTOPMode+0x58>)
 8006c30:	f023 0304 	bic.w	r3, r3, #4
 8006c34:	6113      	str	r3, [r2, #16]
}
 8006c36:	bf00      	nop
 8006c38:	370c      	adds	r7, #12
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c40:	4770      	bx	lr
 8006c42:	bf00      	nop
 8006c44:	46020800 	.word	0x46020800
 8006c48:	e000ed00 	.word	0xe000ed00

08006c4c <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	b085      	sub	sp, #20
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8006c54:	4b39      	ldr	r3, [pc, #228]	@ (8006d3c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006c56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006c5c:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8006c5e:	68ba      	ldr	r2, [r7, #8]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d10b      	bne.n	8006c7e <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c6c:	d905      	bls.n	8006c7a <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8006c6e:	4b33      	ldr	r3, [pc, #204]	@ (8006d3c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	4a32      	ldr	r2, [pc, #200]	@ (8006d3c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006c74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006c78:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	e057      	b.n	8006d2e <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c84:	d90a      	bls.n	8006c9c <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8006c86:	4b2d      	ldr	r3, [pc, #180]	@ (8006d3c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006c88:	68db      	ldr	r3, [r3, #12]
 8006c8a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	4a2a      	ldr	r2, [pc, #168]	@ (8006d3c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006c94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006c98:	60d3      	str	r3, [r2, #12]
 8006c9a:	e007      	b.n	8006cac <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8006c9c:	4b27      	ldr	r3, [pc, #156]	@ (8006d3c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006c9e:	68db      	ldr	r3, [r3, #12]
 8006ca0:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8006ca4:	4925      	ldr	r1, [pc, #148]	@ (8006d3c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8006cac:	4b24      	ldr	r3, [pc, #144]	@ (8006d40 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a24      	ldr	r2, [pc, #144]	@ (8006d44 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8006cb6:	099b      	lsrs	r3, r3, #6
 8006cb8:	2232      	movs	r2, #50	@ 0x32
 8006cba:	fb02 f303 	mul.w	r3, r2, r3
 8006cbe:	4a21      	ldr	r2, [pc, #132]	@ (8006d44 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8006cc4:	099b      	lsrs	r3, r3, #6
 8006cc6:	3301      	adds	r3, #1
 8006cc8:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8006cca:	e002      	b.n	8006cd2 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	3b01      	subs	r3, #1
 8006cd0:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8006cd2:	4b1a      	ldr	r3, [pc, #104]	@ (8006d3c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d102      	bne.n	8006ce4 <HAL_PWREx_ControlVoltageScaling+0x98>
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d1f3      	bne.n	8006ccc <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d01b      	beq.n	8006d22 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8006cea:	4b15      	ldr	r3, [pc, #84]	@ (8006d40 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a15      	ldr	r2, [pc, #84]	@ (8006d44 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8006cf4:	099b      	lsrs	r3, r3, #6
 8006cf6:	2232      	movs	r2, #50	@ 0x32
 8006cf8:	fb02 f303 	mul.w	r3, r2, r3
 8006cfc:	4a11      	ldr	r2, [pc, #68]	@ (8006d44 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8006d02:	099b      	lsrs	r3, r3, #6
 8006d04:	3301      	adds	r3, #1
 8006d06:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8006d08:	e002      	b.n	8006d10 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	3b01      	subs	r3, #1
 8006d0e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8006d10:	4b0a      	ldr	r3, [pc, #40]	@ (8006d3c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006d12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d102      	bne.n	8006d22 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d1f3      	bne.n	8006d0a <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d101      	bne.n	8006d2c <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8006d28:	2303      	movs	r3, #3
 8006d2a:	e000      	b.n	8006d2e <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8006d2c:	2300      	movs	r3, #0
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3714      	adds	r7, #20
 8006d32:	46bd      	mov	sp, r7
 8006d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d38:	4770      	bx	lr
 8006d3a:	bf00      	nop
 8006d3c:	46020800 	.word	0x46020800
 8006d40:	20000010 	.word	0x20000010
 8006d44:	10624dd3 	.word	0x10624dd3

08006d48 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8006d4c:	4b04      	ldr	r3, [pc, #16]	@ (8006d60 <HAL_PWREx_GetVoltageRange+0x18>)
 8006d4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	46bd      	mov	sp, r7
 8006d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5c:	4770      	bx	lr
 8006d5e:	bf00      	nop
 8006d60:	46020800 	.word	0x46020800

08006d64 <HAL_RCC_DeInit>:
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b082      	sub	sp, #8
 8006d68:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 8006d6a:	f7fd fad3 	bl	8004314 <HAL_GetTick>
 8006d6e:	6078      	str	r0, [r7, #4]

  /* Set MSION bit */
  SET_BIT(RCC->CR, RCC_CR_MSISON);
 8006d70:	4b71      	ldr	r3, [pc, #452]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a70      	ldr	r2, [pc, #448]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006d76:	f043 0301 	orr.w	r3, r3, #1
 8006d7a:	6013      	str	r3, [r2, #0]

  /* Insure MSIRDY bit is set before writing default MSIRANGE value */
  while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006d7c:	e008      	b.n	8006d90 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006d7e:	f7fd fac9 	bl	8004314 <HAL_GetTick>
 8006d82:	4602      	mov	r2, r0
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	1ad3      	subs	r3, r2, r3
 8006d88:	2b02      	cmp	r3, #2
 8006d8a:	d901      	bls.n	8006d90 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8006d8c:	2303      	movs	r3, #3
 8006d8e:	e0cf      	b.n	8006f30 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006d90:	4b69      	ldr	r3, [pc, #420]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f003 0304 	and.w	r3, r3, #4
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d0f0      	beq.n	8006d7e <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set MSIRANGE default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSISRANGE, RCC_MSIRANGE_4);
 8006d9c:	4b66      	ldr	r3, [pc, #408]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006da4:	4a64      	ldr	r2, [pc, #400]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006da6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006daa:	6093      	str	r3, [r2, #8]

  /* Set MSITRIM default value */
  WRITE_REG(RCC->ICSCR2, 0x00084210U);
 8006dac:	4b62      	ldr	r3, [pc, #392]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006dae:	4a63      	ldr	r2, [pc, #396]	@ (8006f3c <HAL_RCC_DeInit+0x1d8>)
 8006db0:	60da      	str	r2, [r3, #12]

  /* Set MSIKRANGE default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSIKRANGE, RCC_MSIKRANGE_4);
 8006db2:	4b61      	ldr	r3, [pc, #388]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8006dba:	4a5f      	ldr	r2, [pc, #380]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006dbc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006dc0:	6093      	str	r3, [r2, #8]

  /* Set MSIRGSEL default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL, 0x0U);
 8006dc2:	4b5d      	ldr	r3, [pc, #372]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006dc4:	689b      	ldr	r3, [r3, #8]
 8006dc6:	4a5c      	ldr	r2, [pc, #368]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006dc8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006dcc:	6093      	str	r3, [r2, #8]

  tickstart = HAL_GetTick();
 8006dce:	f7fd faa1 	bl	8004314 <HAL_GetTick>
 8006dd2:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR1);
 8006dd4:	4b58      	ldr	r3, [pc, #352]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	61da      	str	r2, [r3, #28]
  CLEAR_REG(RCC->CFGR2);
 8006dda:	4b57      	ldr	r3, [pc, #348]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006ddc:	2200      	movs	r2, #0
 8006dde:	621a      	str	r2, [r3, #32]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
 8006de0:	e00a      	b.n	8006df8 <HAL_RCC_DeInit+0x94>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006de2:	f7fd fa97 	bl	8004314 <HAL_GetTick>
 8006de6:	4602      	mov	r2, r0
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	1ad3      	subs	r3, r2, r3
 8006dec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d901      	bls.n	8006df8 <HAL_RCC_DeInit+0x94>
    {
      return HAL_TIMEOUT;
 8006df4:	2303      	movs	r3, #3
 8006df6:	e09b      	b.n	8006f30 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
 8006df8:	4b4f      	ldr	r3, [pc, #316]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006dfa:	69db      	ldr	r3, [r3, #28]
 8006dfc:	f003 030c 	and.w	r3, r3, #12
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d1ee      	bne.n	8006de2 <HAL_RCC_DeInit+0x7e>
    }
  }

  /* Reset MSIKON, HSECSSON , HSEON, HSEBYP, HSION, HSIKERON, PLL1ON, PLL2ON, PLL3ON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_MSIKON | RCC_CR_MSIPLLSEL | RCC_CR_MSIPLLFAST | RCC_CR_MSIKERON | RCC_CR_CSSON | \
 8006e04:	4b4c      	ldr	r3, [pc, #304]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	494b      	ldr	r1, [pc, #300]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006e0a:	4b4d      	ldr	r3, [pc, #308]	@ (8006f40 <HAL_RCC_DeInit+0x1dc>)
 8006e0c:	4013      	ands	r3, r2
 8006e0e:	600b      	str	r3, [r1, #0]
            RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON | RCC_CR_HSI48ON | \
            RCC_CR_HSEON | RCC_CR_SHSION);

  /* Reset HSEBYP & HSEEXT bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP | RCC_CR_HSEEXT);
 8006e10:	4b49      	ldr	r3, [pc, #292]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4a48      	ldr	r2, [pc, #288]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006e16:	f423 13a0 	bic.w	r3, r3, #1310720	@ 0x140000
 8006e1a:	6013      	str	r3, [r2, #0]

  tickstart = HAL_GetTick();
 8006e1c:	f7fd fa7a 	bl	8004314 <HAL_GetTick>
 8006e20:	6078      	str	r0, [r7, #4]

  /* Clear PLL1ON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON);
 8006e22:	4b45      	ldr	r3, [pc, #276]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a44      	ldr	r2, [pc, #272]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006e28:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e2c:	6013      	str	r3, [r2, #0]

  /* Wait till PLL1 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006e2e:	e008      	b.n	8006e42 <HAL_RCC_DeInit+0xde>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e30:	f7fd fa70 	bl	8004314 <HAL_GetTick>
 8006e34:	4602      	mov	r2, r0
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	1ad3      	subs	r3, r2, r3
 8006e3a:	2b02      	cmp	r3, #2
 8006e3c:	d901      	bls.n	8006e42 <HAL_RCC_DeInit+0xde>
    {
      return HAL_TIMEOUT;
 8006e3e:	2303      	movs	r3, #3
 8006e40:	e076      	b.n	8006f30 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006e42:	4b3d      	ldr	r3, [pc, #244]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d1f0      	bne.n	8006e30 <HAL_RCC_DeInit+0xcc>
    }
  }

  tickstart = HAL_GetTick();
 8006e4e:	f7fd fa61 	bl	8004314 <HAL_GetTick>
 8006e52:	6078      	str	r0, [r7, #4]

  /* Reset PLL2N bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON);
 8006e54:	4b38      	ldr	r3, [pc, #224]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a37      	ldr	r2, [pc, #220]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006e5a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006e5e:	6013      	str	r3, [r2, #0]

  /* Wait till PLL2 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 8006e60:	e008      	b.n	8006e74 <HAL_RCC_DeInit+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e62:	f7fd fa57 	bl	8004314 <HAL_GetTick>
 8006e66:	4602      	mov	r2, r0
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	1ad3      	subs	r3, r2, r3
 8006e6c:	2b02      	cmp	r3, #2
 8006e6e:	d901      	bls.n	8006e74 <HAL_RCC_DeInit+0x110>
    {
      return HAL_TIMEOUT;
 8006e70:	2303      	movs	r3, #3
 8006e72:	e05d      	b.n	8006f30 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 8006e74:	4b30      	ldr	r3, [pc, #192]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d1f0      	bne.n	8006e62 <HAL_RCC_DeInit+0xfe>
    }
  }

  tickstart = HAL_GetTick();
 8006e80:	f7fd fa48 	bl	8004314 <HAL_GetTick>
 8006e84:	6078      	str	r0, [r7, #4]

  /* Reset PLL3 bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON);
 8006e86:	4b2c      	ldr	r3, [pc, #176]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a2b      	ldr	r2, [pc, #172]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006e8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e90:	6013      	str	r3, [r2, #0]

  /* Wait till PLL3 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 8006e92:	e008      	b.n	8006ea6 <HAL_RCC_DeInit+0x142>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e94:	f7fd fa3e 	bl	8004314 <HAL_GetTick>
 8006e98:	4602      	mov	r2, r0
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	1ad3      	subs	r3, r2, r3
 8006e9e:	2b02      	cmp	r3, #2
 8006ea0:	d901      	bls.n	8006ea6 <HAL_RCC_DeInit+0x142>
    {
      return HAL_TIMEOUT;
 8006ea2:	2303      	movs	r3, #3
 8006ea4:	e044      	b.n	8006f30 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 8006ea6:	4b24      	ldr	r3, [pc, #144]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d1f0      	bne.n	8006e94 <HAL_RCC_DeInit+0x130>
    }
  }

  /* Reset PLL1CFGR register */
  CLEAR_REG(RCC->PLL1CFGR);
 8006eb2:	4b21      	ldr	r3, [pc, #132]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLL1DIVR register */
  WRITE_REG(RCC->PLL1DIVR, PLLDIVR_RESET_VALUE);
 8006eb8:	4b1f      	ldr	r3, [pc, #124]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006eba:	4a22      	ldr	r2, [pc, #136]	@ (8006f44 <HAL_RCC_DeInit+0x1e0>)
 8006ebc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL1FRACR register */
  CLEAR_REG(RCC->PLL1FRACR);
 8006ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2CFGR register */
  CLEAR_REG(RCC->PLL2CFGR);
 8006ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset PLL2DIVR register */
  WRITE_REG(RCC->PLL2DIVR, PLLDIVR_RESET_VALUE);
 8006eca:	4b1b      	ldr	r3, [pc, #108]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006ecc:	4a1d      	ldr	r2, [pc, #116]	@ (8006f44 <HAL_RCC_DeInit+0x1e0>)
 8006ece:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Reset PLL2FRACR register */
  CLEAR_REG(RCC->PLL2FRACR);
 8006ed0:	4b19      	ldr	r3, [pc, #100]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3CFGR register */
  CLEAR_REG(RCC->PLL3CFGR);
 8006ed6:	4b18      	ldr	r3, [pc, #96]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006ed8:	2200      	movs	r2, #0
 8006eda:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Reset PLL3DIVR register */
  WRITE_REG(RCC->PLL3DIVR, PLLDIVR_RESET_VALUE);
 8006edc:	4b16      	ldr	r3, [pc, #88]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006ede:	4a19      	ldr	r2, [pc, #100]	@ (8006f44 <HAL_RCC_DeInit+0x1e0>)
 8006ee0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset PLL3FRACR register */
  CLEAR_REG(RCC->PLL3FRACR);
 8006ee2:	4b15      	ldr	r3, [pc, #84]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 8006ee8:	4b13      	ldr	r3, [pc, #76]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006eea:	2200      	movs	r2, #0
 8006eec:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupts flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 8006eee:	4b12      	ldr	r3, [pc, #72]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ef4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8006ef6:	4b10      	ldr	r3, [pc, #64]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006ef8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006efc:	4a0e      	ldr	r2, [pc, #56]	@ (8006f38 <HAL_RCC_DeInit+0x1d4>)
 8006efe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006f02:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
 8006f06:	4b10      	ldr	r3, [pc, #64]	@ (8006f48 <HAL_RCC_DeInit+0x1e4>)
 8006f08:	4a10      	ldr	r2, [pc, #64]	@ (8006f4c <HAL_RCC_DeInit+0x1e8>)
 8006f0a:	601a      	str	r2, [r3, #0]

  /* Decreasing the number of wait states because of lower CPU frequency */

  /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
 8006f0c:	4b10      	ldr	r3, [pc, #64]	@ (8006f50 <HAL_RCC_DeInit+0x1ec>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a0f      	ldr	r2, [pc, #60]	@ (8006f50 <HAL_RCC_DeInit+0x1ec>)
 8006f12:	f023 030f 	bic.w	r3, r3, #15
 8006f16:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
 8006f18:	4b0d      	ldr	r3, [pc, #52]	@ (8006f50 <HAL_RCC_DeInit+0x1ec>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f003 030f 	and.w	r3, r3, #15
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d001      	beq.n	8006f28 <HAL_RCC_DeInit+0x1c4>
  {
    return HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	e003      	b.n	8006f30 <HAL_RCC_DeInit+0x1cc>
  }

  /* Adapt Systick interrupt period */
  return (HAL_InitTick(TICK_INT_PRIORITY));
 8006f28:	200f      	movs	r0, #15
 8006f2a:	f7fd f969 	bl	8004200 <HAL_InitTick>
 8006f2e:	4603      	mov	r3, r0

}
 8006f30:	4618      	mov	r0, r3
 8006f32:	3708      	adds	r7, #8
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}
 8006f38:	46020c00 	.word	0x46020c00
 8006f3c:	00084210 	.word	0x00084210
 8006f40:	eaf6ac2d 	.word	0xeaf6ac2d
 8006f44:	01010280 	.word	0x01010280
 8006f48:	20000010 	.word	0x20000010
 8006f4c:	003d0900 	.word	0x003d0900
 8006f50:	40022000 	.word	0x40022000

08006f54 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b08e      	sub	sp, #56	@ 0x38
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d102      	bne.n	8006f6e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	f000 bec8 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f6e:	4b99      	ldr	r3, [pc, #612]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8006f70:	69db      	ldr	r3, [r3, #28]
 8006f72:	f003 030c 	and.w	r3, r3, #12
 8006f76:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006f78:	4b96      	ldr	r3, [pc, #600]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8006f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f7c:	f003 0303 	and.w	r3, r3, #3
 8006f80:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f003 0310 	and.w	r3, r3, #16
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	f000 816c 	beq.w	8007268 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d007      	beq.n	8006fa6 <HAL_RCC_OscConfig+0x52>
 8006f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f98:	2b0c      	cmp	r3, #12
 8006f9a:	f040 80de 	bne.w	800715a <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006f9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fa0:	2b01      	cmp	r3, #1
 8006fa2:	f040 80da 	bne.w	800715a <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	69db      	ldr	r3, [r3, #28]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d102      	bne.n	8006fb4 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8006fae:	2301      	movs	r3, #1
 8006fb0:	f000 bea5 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006fb8:	4b86      	ldr	r3, [pc, #536]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d004      	beq.n	8006fce <HAL_RCC_OscConfig+0x7a>
 8006fc4:	4b83      	ldr	r3, [pc, #524]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006fcc:	e005      	b.n	8006fda <HAL_RCC_OscConfig+0x86>
 8006fce:	4b81      	ldr	r3, [pc, #516]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8006fd0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006fd4:	041b      	lsls	r3, r3, #16
 8006fd6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d255      	bcs.n	800708a <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d10a      	bne.n	8006ffa <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fe8:	4618      	mov	r0, r3
 8006fea:	f001 f99d 	bl	8008328 <RCC_SetFlashLatencyFromMSIRange>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d002      	beq.n	8006ffa <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	f000 be82 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8006ffa:	4b76      	ldr	r3, [pc, #472]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8006ffc:	689b      	ldr	r3, [r3, #8]
 8006ffe:	4a75      	ldr	r2, [pc, #468]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007000:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007004:	6093      	str	r3, [r2, #8]
 8007006:	4b73      	ldr	r3, [pc, #460]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007012:	4970      	ldr	r1, [pc, #448]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007014:	4313      	orrs	r3, r2
 8007016:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800701c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007020:	d309      	bcc.n	8007036 <HAL_RCC_OscConfig+0xe2>
 8007022:	4b6c      	ldr	r3, [pc, #432]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	f023 021f 	bic.w	r2, r3, #31
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6a1b      	ldr	r3, [r3, #32]
 800702e:	4969      	ldr	r1, [pc, #420]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007030:	4313      	orrs	r3, r2
 8007032:	60cb      	str	r3, [r1, #12]
 8007034:	e07e      	b.n	8007134 <HAL_RCC_OscConfig+0x1e0>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800703a:	2b00      	cmp	r3, #0
 800703c:	da0a      	bge.n	8007054 <HAL_RCC_OscConfig+0x100>
 800703e:	4b65      	ldr	r3, [pc, #404]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007040:	68db      	ldr	r3, [r3, #12]
 8007042:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6a1b      	ldr	r3, [r3, #32]
 800704a:	015b      	lsls	r3, r3, #5
 800704c:	4961      	ldr	r1, [pc, #388]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 800704e:	4313      	orrs	r3, r2
 8007050:	60cb      	str	r3, [r1, #12]
 8007052:	e06f      	b.n	8007134 <HAL_RCC_OscConfig+0x1e0>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007058:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800705c:	d30a      	bcc.n	8007074 <HAL_RCC_OscConfig+0x120>
 800705e:	4b5d      	ldr	r3, [pc, #372]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007060:	68db      	ldr	r3, [r3, #12]
 8007062:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6a1b      	ldr	r3, [r3, #32]
 800706a:	029b      	lsls	r3, r3, #10
 800706c:	4959      	ldr	r1, [pc, #356]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 800706e:	4313      	orrs	r3, r2
 8007070:	60cb      	str	r3, [r1, #12]
 8007072:	e05f      	b.n	8007134 <HAL_RCC_OscConfig+0x1e0>
 8007074:	4b57      	ldr	r3, [pc, #348]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007076:	68db      	ldr	r3, [r3, #12]
 8007078:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6a1b      	ldr	r3, [r3, #32]
 8007080:	03db      	lsls	r3, r3, #15
 8007082:	4954      	ldr	r1, [pc, #336]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007084:	4313      	orrs	r3, r2
 8007086:	60cb      	str	r3, [r1, #12]
 8007088:	e054      	b.n	8007134 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800708a:	4b52      	ldr	r3, [pc, #328]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	4a51      	ldr	r2, [pc, #324]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007090:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007094:	6093      	str	r3, [r2, #8]
 8007096:	4b4f      	ldr	r3, [pc, #316]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070a2:	494c      	ldr	r1, [pc, #304]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80070a4:	4313      	orrs	r3, r2
 80070a6:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ac:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80070b0:	d309      	bcc.n	80070c6 <HAL_RCC_OscConfig+0x172>
 80070b2:	4b48      	ldr	r3, [pc, #288]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80070b4:	68db      	ldr	r3, [r3, #12]
 80070b6:	f023 021f 	bic.w	r2, r3, #31
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6a1b      	ldr	r3, [r3, #32]
 80070be:	4945      	ldr	r1, [pc, #276]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80070c0:	4313      	orrs	r3, r2
 80070c2:	60cb      	str	r3, [r1, #12]
 80070c4:	e028      	b.n	8007118 <HAL_RCC_OscConfig+0x1c4>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	da0a      	bge.n	80070e4 <HAL_RCC_OscConfig+0x190>
 80070ce:	4b41      	ldr	r3, [pc, #260]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80070d0:	68db      	ldr	r3, [r3, #12]
 80070d2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6a1b      	ldr	r3, [r3, #32]
 80070da:	015b      	lsls	r3, r3, #5
 80070dc:	493d      	ldr	r1, [pc, #244]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80070de:	4313      	orrs	r3, r2
 80070e0:	60cb      	str	r3, [r1, #12]
 80070e2:	e019      	b.n	8007118 <HAL_RCC_OscConfig+0x1c4>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070ec:	d30a      	bcc.n	8007104 <HAL_RCC_OscConfig+0x1b0>
 80070ee:	4b39      	ldr	r3, [pc, #228]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80070f0:	68db      	ldr	r3, [r3, #12]
 80070f2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6a1b      	ldr	r3, [r3, #32]
 80070fa:	029b      	lsls	r3, r3, #10
 80070fc:	4935      	ldr	r1, [pc, #212]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80070fe:	4313      	orrs	r3, r2
 8007100:	60cb      	str	r3, [r1, #12]
 8007102:	e009      	b.n	8007118 <HAL_RCC_OscConfig+0x1c4>
 8007104:	4b33      	ldr	r3, [pc, #204]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6a1b      	ldr	r3, [r3, #32]
 8007110:	03db      	lsls	r3, r3, #15
 8007112:	4930      	ldr	r1, [pc, #192]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007114:	4313      	orrs	r3, r2
 8007116:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800711a:	2b00      	cmp	r3, #0
 800711c:	d10a      	bne.n	8007134 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007122:	4618      	mov	r0, r3
 8007124:	f001 f900 	bl	8008328 <RCC_SetFlashLatencyFromMSIRange>
 8007128:	4603      	mov	r3, r0
 800712a:	2b00      	cmp	r3, #0
 800712c:	d002      	beq.n	8007134 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	f000 bde5 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8007134:	f001 f8de 	bl	80082f4 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007138:	4b27      	ldr	r3, [pc, #156]	@ (80071d8 <HAL_RCC_OscConfig+0x284>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4618      	mov	r0, r3
 800713e:	f7fd f85f 	bl	8004200 <HAL_InitTick>
 8007142:	4603      	mov	r3, r0
 8007144:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8007148:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800714c:	2b00      	cmp	r3, #0
 800714e:	f000 808a 	beq.w	8007266 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8007152:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007156:	f000 bdd2 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	69db      	ldr	r3, [r3, #28]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d066      	beq.n	8007230 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8007162:	4b1c      	ldr	r3, [pc, #112]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4a1b      	ldr	r2, [pc, #108]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007168:	f043 0301 	orr.w	r3, r3, #1
 800716c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800716e:	f7fd f8d1 	bl	8004314 <HAL_GetTick>
 8007172:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8007174:	e009      	b.n	800718a <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007176:	f7fd f8cd 	bl	8004314 <HAL_GetTick>
 800717a:	4602      	mov	r2, r0
 800717c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800717e:	1ad3      	subs	r3, r2, r3
 8007180:	2b02      	cmp	r3, #2
 8007182:	d902      	bls.n	800718a <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8007184:	2303      	movs	r3, #3
 8007186:	f000 bdba 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800718a:	4b12      	ldr	r3, [pc, #72]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f003 0304 	and.w	r3, r3, #4
 8007192:	2b00      	cmp	r3, #0
 8007194:	d0ef      	beq.n	8007176 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8007196:	4b0f      	ldr	r3, [pc, #60]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	4a0e      	ldr	r2, [pc, #56]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 800719c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80071a0:	6093      	str	r3, [r2, #8]
 80071a2:	4b0c      	ldr	r3, [pc, #48]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80071a4:	689b      	ldr	r3, [r3, #8]
 80071a6:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ae:	4909      	ldr	r1, [pc, #36]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80071b0:	4313      	orrs	r3, r2
 80071b2:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071b8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80071bc:	d30e      	bcc.n	80071dc <HAL_RCC_OscConfig+0x288>
 80071be:	4b05      	ldr	r3, [pc, #20]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80071c0:	68db      	ldr	r3, [r3, #12]
 80071c2:	f023 021f 	bic.w	r2, r3, #31
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6a1b      	ldr	r3, [r3, #32]
 80071ca:	4902      	ldr	r1, [pc, #8]	@ (80071d4 <HAL_RCC_OscConfig+0x280>)
 80071cc:	4313      	orrs	r3, r2
 80071ce:	60cb      	str	r3, [r1, #12]
 80071d0:	e04a      	b.n	8007268 <HAL_RCC_OscConfig+0x314>
 80071d2:	bf00      	nop
 80071d4:	46020c00 	.word	0x46020c00
 80071d8:	20000014 	.word	0x20000014
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	da0a      	bge.n	80071fa <HAL_RCC_OscConfig+0x2a6>
 80071e4:	4b98      	ldr	r3, [pc, #608]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80071e6:	68db      	ldr	r3, [r3, #12]
 80071e8:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6a1b      	ldr	r3, [r3, #32]
 80071f0:	015b      	lsls	r3, r3, #5
 80071f2:	4995      	ldr	r1, [pc, #596]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80071f4:	4313      	orrs	r3, r2
 80071f6:	60cb      	str	r3, [r1, #12]
 80071f8:	e036      	b.n	8007268 <HAL_RCC_OscConfig+0x314>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007202:	d30a      	bcc.n	800721a <HAL_RCC_OscConfig+0x2c6>
 8007204:	4b90      	ldr	r3, [pc, #576]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007206:	68db      	ldr	r3, [r3, #12]
 8007208:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6a1b      	ldr	r3, [r3, #32]
 8007210:	029b      	lsls	r3, r3, #10
 8007212:	498d      	ldr	r1, [pc, #564]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007214:	4313      	orrs	r3, r2
 8007216:	60cb      	str	r3, [r1, #12]
 8007218:	e026      	b.n	8007268 <HAL_RCC_OscConfig+0x314>
 800721a:	4b8b      	ldr	r3, [pc, #556]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 800721c:	68db      	ldr	r3, [r3, #12]
 800721e:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6a1b      	ldr	r3, [r3, #32]
 8007226:	03db      	lsls	r3, r3, #15
 8007228:	4987      	ldr	r1, [pc, #540]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 800722a:	4313      	orrs	r3, r2
 800722c:	60cb      	str	r3, [r1, #12]
 800722e:	e01b      	b.n	8007268 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8007230:	4b85      	ldr	r3, [pc, #532]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	4a84      	ldr	r2, [pc, #528]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007236:	f023 0301 	bic.w	r3, r3, #1
 800723a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800723c:	f7fd f86a 	bl	8004314 <HAL_GetTick>
 8007240:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8007242:	e009      	b.n	8007258 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007244:	f7fd f866 	bl	8004314 <HAL_GetTick>
 8007248:	4602      	mov	r2, r0
 800724a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800724c:	1ad3      	subs	r3, r2, r3
 800724e:	2b02      	cmp	r3, #2
 8007250:	d902      	bls.n	8007258 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8007252:	2303      	movs	r3, #3
 8007254:	f000 bd53 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8007258:	4b7b      	ldr	r3, [pc, #492]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f003 0304 	and.w	r3, r3, #4
 8007260:	2b00      	cmp	r3, #0
 8007262:	d1ef      	bne.n	8007244 <HAL_RCC_OscConfig+0x2f0>
 8007264:	e000      	b.n	8007268 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8007266:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f003 0301 	and.w	r3, r3, #1
 8007270:	2b00      	cmp	r3, #0
 8007272:	f000 808b 	beq.w	800738c <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8007276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007278:	2b08      	cmp	r3, #8
 800727a:	d005      	beq.n	8007288 <HAL_RCC_OscConfig+0x334>
 800727c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800727e:	2b0c      	cmp	r3, #12
 8007280:	d109      	bne.n	8007296 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007284:	2b03      	cmp	r3, #3
 8007286:	d106      	bne.n	8007296 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d17d      	bne.n	800738c <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	f000 bd34 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800729e:	d106      	bne.n	80072ae <HAL_RCC_OscConfig+0x35a>
 80072a0:	4b69      	ldr	r3, [pc, #420]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a68      	ldr	r2, [pc, #416]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072aa:	6013      	str	r3, [r2, #0]
 80072ac:	e041      	b.n	8007332 <HAL_RCC_OscConfig+0x3de>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80072b6:	d112      	bne.n	80072de <HAL_RCC_OscConfig+0x38a>
 80072b8:	4b63      	ldr	r3, [pc, #396]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a62      	ldr	r2, [pc, #392]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072be:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80072c2:	6013      	str	r3, [r2, #0]
 80072c4:	4b60      	ldr	r3, [pc, #384]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a5f      	ldr	r2, [pc, #380]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072ca:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80072ce:	6013      	str	r3, [r2, #0]
 80072d0:	4b5d      	ldr	r3, [pc, #372]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a5c      	ldr	r2, [pc, #368]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072da:	6013      	str	r3, [r2, #0]
 80072dc:	e029      	b.n	8007332 <HAL_RCC_OscConfig+0x3de>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80072e6:	d112      	bne.n	800730e <HAL_RCC_OscConfig+0x3ba>
 80072e8:	4b57      	ldr	r3, [pc, #348]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a56      	ldr	r2, [pc, #344]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072ee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80072f2:	6013      	str	r3, [r2, #0]
 80072f4:	4b54      	ldr	r3, [pc, #336]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a53      	ldr	r2, [pc, #332]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80072fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80072fe:	6013      	str	r3, [r2, #0]
 8007300:	4b51      	ldr	r3, [pc, #324]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a50      	ldr	r2, [pc, #320]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007306:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800730a:	6013      	str	r3, [r2, #0]
 800730c:	e011      	b.n	8007332 <HAL_RCC_OscConfig+0x3de>
 800730e:	4b4e      	ldr	r3, [pc, #312]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a4d      	ldr	r2, [pc, #308]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007314:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007318:	6013      	str	r3, [r2, #0]
 800731a:	4b4b      	ldr	r3, [pc, #300]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a4a      	ldr	r2, [pc, #296]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007320:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007324:	6013      	str	r3, [r2, #0]
 8007326:	4b48      	ldr	r3, [pc, #288]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a47      	ldr	r2, [pc, #284]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 800732c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007330:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d014      	beq.n	8007364 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800733a:	f7fc ffeb 	bl	8004314 <HAL_GetTick>
 800733e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007340:	e009      	b.n	8007356 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007342:	f7fc ffe7 	bl	8004314 <HAL_GetTick>
 8007346:	4602      	mov	r2, r0
 8007348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800734a:	1ad3      	subs	r3, r2, r3
 800734c:	2b64      	cmp	r3, #100	@ 0x64
 800734e:	d902      	bls.n	8007356 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8007350:	2303      	movs	r3, #3
 8007352:	f000 bcd4 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007356:	4b3c      	ldr	r3, [pc, #240]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800735e:	2b00      	cmp	r3, #0
 8007360:	d0ef      	beq.n	8007342 <HAL_RCC_OscConfig+0x3ee>
 8007362:	e013      	b.n	800738c <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8007364:	f7fc ffd6 	bl	8004314 <HAL_GetTick>
 8007368:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800736a:	e009      	b.n	8007380 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800736c:	f7fc ffd2 	bl	8004314 <HAL_GetTick>
 8007370:	4602      	mov	r2, r0
 8007372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007374:	1ad3      	subs	r3, r2, r3
 8007376:	2b64      	cmp	r3, #100	@ 0x64
 8007378:	d902      	bls.n	8007380 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800737a:	2303      	movs	r3, #3
 800737c:	f000 bcbf 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007380:	4b31      	ldr	r3, [pc, #196]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007388:	2b00      	cmp	r3, #0
 800738a:	d1ef      	bne.n	800736c <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f003 0302 	and.w	r3, r3, #2
 8007394:	2b00      	cmp	r3, #0
 8007396:	d05f      	beq.n	8007458 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8007398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800739a:	2b04      	cmp	r3, #4
 800739c:	d005      	beq.n	80073aa <HAL_RCC_OscConfig+0x456>
 800739e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073a0:	2b0c      	cmp	r3, #12
 80073a2:	d114      	bne.n	80073ce <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80073a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073a6:	2b02      	cmp	r3, #2
 80073a8:	d111      	bne.n	80073ce <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	68db      	ldr	r3, [r3, #12]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d102      	bne.n	80073b8 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 80073b2:	2301      	movs	r3, #1
 80073b4:	f000 bca3 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80073b8:	4b23      	ldr	r3, [pc, #140]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80073ba:	691b      	ldr	r3, [r3, #16]
 80073bc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	691b      	ldr	r3, [r3, #16]
 80073c4:	041b      	lsls	r3, r3, #16
 80073c6:	4920      	ldr	r1, [pc, #128]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80073c8:	4313      	orrs	r3, r2
 80073ca:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80073cc:	e044      	b.n	8007458 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	68db      	ldr	r3, [r3, #12]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d024      	beq.n	8007420 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 80073d6:	4b1c      	ldr	r3, [pc, #112]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a1b      	ldr	r2, [pc, #108]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 80073dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073e0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80073e2:	f7fc ff97 	bl	8004314 <HAL_GetTick>
 80073e6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80073e8:	e009      	b.n	80073fe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073ea:	f7fc ff93 	bl	8004314 <HAL_GetTick>
 80073ee:	4602      	mov	r2, r0
 80073f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f2:	1ad3      	subs	r3, r2, r3
 80073f4:	2b02      	cmp	r3, #2
 80073f6:	d902      	bls.n	80073fe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80073f8:	2303      	movs	r3, #3
 80073fa:	f000 bc80 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80073fe:	4b12      	ldr	r3, [pc, #72]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007406:	2b00      	cmp	r3, #0
 8007408:	d0ef      	beq.n	80073ea <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800740a:	4b0f      	ldr	r3, [pc, #60]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 800740c:	691b      	ldr	r3, [r3, #16]
 800740e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	691b      	ldr	r3, [r3, #16]
 8007416:	041b      	lsls	r3, r3, #16
 8007418:	490b      	ldr	r1, [pc, #44]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 800741a:	4313      	orrs	r3, r2
 800741c:	610b      	str	r3, [r1, #16]
 800741e:	e01b      	b.n	8007458 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8007420:	4b09      	ldr	r3, [pc, #36]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4a08      	ldr	r2, [pc, #32]	@ (8007448 <HAL_RCC_OscConfig+0x4f4>)
 8007426:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800742a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800742c:	f7fc ff72 	bl	8004314 <HAL_GetTick>
 8007430:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007432:	e00b      	b.n	800744c <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007434:	f7fc ff6e 	bl	8004314 <HAL_GetTick>
 8007438:	4602      	mov	r2, r0
 800743a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800743c:	1ad3      	subs	r3, r2, r3
 800743e:	2b02      	cmp	r3, #2
 8007440:	d904      	bls.n	800744c <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8007442:	2303      	movs	r3, #3
 8007444:	f000 bc5b 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
 8007448:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800744c:	4baf      	ldr	r3, [pc, #700]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007454:	2b00      	cmp	r3, #0
 8007456:	d1ed      	bne.n	8007434 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f003 0308 	and.w	r3, r3, #8
 8007460:	2b00      	cmp	r3, #0
 8007462:	f000 80c8 	beq.w	80075f6 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8007466:	2300      	movs	r3, #0
 8007468:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800746c:	4ba7      	ldr	r3, [pc, #668]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800746e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007472:	f003 0304 	and.w	r3, r3, #4
 8007476:	2b00      	cmp	r3, #0
 8007478:	d111      	bne.n	800749e <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800747a:	4ba4      	ldr	r3, [pc, #656]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800747c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007480:	4aa2      	ldr	r2, [pc, #648]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 8007482:	f043 0304 	orr.w	r3, r3, #4
 8007486:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800748a:	4ba0      	ldr	r3, [pc, #640]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800748c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007490:	f003 0304 	and.w	r3, r3, #4
 8007494:	617b      	str	r3, [r7, #20]
 8007496:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8007498:	2301      	movs	r3, #1
 800749a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800749e:	4b9c      	ldr	r3, [pc, #624]	@ (8007710 <HAL_RCC_OscConfig+0x7bc>)
 80074a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074a2:	f003 0301 	and.w	r3, r3, #1
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d119      	bne.n	80074de <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80074aa:	4b99      	ldr	r3, [pc, #612]	@ (8007710 <HAL_RCC_OscConfig+0x7bc>)
 80074ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074ae:	4a98      	ldr	r2, [pc, #608]	@ (8007710 <HAL_RCC_OscConfig+0x7bc>)
 80074b0:	f043 0301 	orr.w	r3, r3, #1
 80074b4:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80074b6:	f7fc ff2d 	bl	8004314 <HAL_GetTick>
 80074ba:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80074bc:	e009      	b.n	80074d2 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80074be:	f7fc ff29 	bl	8004314 <HAL_GetTick>
 80074c2:	4602      	mov	r2, r0
 80074c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074c6:	1ad3      	subs	r3, r2, r3
 80074c8:	2b02      	cmp	r3, #2
 80074ca:	d902      	bls.n	80074d2 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80074cc:	2303      	movs	r3, #3
 80074ce:	f000 bc16 	b.w	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80074d2:	4b8f      	ldr	r3, [pc, #572]	@ (8007710 <HAL_RCC_OscConfig+0x7bc>)
 80074d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074d6:	f003 0301 	and.w	r3, r3, #1
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d0ef      	beq.n	80074be <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	695b      	ldr	r3, [r3, #20]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d05f      	beq.n	80075a6 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 80074e6:	4b89      	ldr	r3, [pc, #548]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80074e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074ec:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	699a      	ldr	r2, [r3, #24]
 80074f2:	6a3b      	ldr	r3, [r7, #32]
 80074f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074f8:	429a      	cmp	r2, r3
 80074fa:	d037      	beq.n	800756c <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80074fc:	6a3b      	ldr	r3, [r7, #32]
 80074fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007502:	2b00      	cmp	r3, #0
 8007504:	d006      	beq.n	8007514 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8007506:	6a3b      	ldr	r3, [r7, #32]
 8007508:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800750c:	2b00      	cmp	r3, #0
 800750e:	d101      	bne.n	8007514 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8007510:	2301      	movs	r3, #1
 8007512:	e3f4      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8007514:	6a3b      	ldr	r3, [r7, #32]
 8007516:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800751a:	2b00      	cmp	r3, #0
 800751c:	d01b      	beq.n	8007556 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 800751e:	4b7b      	ldr	r3, [pc, #492]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 8007520:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007524:	4a79      	ldr	r2, [pc, #484]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 8007526:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800752a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 800752e:	f7fc fef1 	bl	8004314 <HAL_GetTick>
 8007532:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007534:	e008      	b.n	8007548 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007536:	f7fc feed 	bl	8004314 <HAL_GetTick>
 800753a:	4602      	mov	r2, r0
 800753c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800753e:	1ad3      	subs	r3, r2, r3
 8007540:	2b05      	cmp	r3, #5
 8007542:	d901      	bls.n	8007548 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8007544:	2303      	movs	r3, #3
 8007546:	e3da      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8007548:	4b70      	ldr	r3, [pc, #448]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800754a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800754e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007552:	2b00      	cmp	r3, #0
 8007554:	d1ef      	bne.n	8007536 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8007556:	4b6d      	ldr	r3, [pc, #436]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 8007558:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800755c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	699b      	ldr	r3, [r3, #24]
 8007564:	4969      	ldr	r1, [pc, #420]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 8007566:	4313      	orrs	r3, r2
 8007568:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 800756c:	4b67      	ldr	r3, [pc, #412]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800756e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007572:	4a66      	ldr	r2, [pc, #408]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 8007574:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007578:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800757c:	f7fc feca 	bl	8004314 <HAL_GetTick>
 8007580:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007582:	e008      	b.n	8007596 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007584:	f7fc fec6 	bl	8004314 <HAL_GetTick>
 8007588:	4602      	mov	r2, r0
 800758a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800758c:	1ad3      	subs	r3, r2, r3
 800758e:	2b05      	cmp	r3, #5
 8007590:	d901      	bls.n	8007596 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8007592:	2303      	movs	r3, #3
 8007594:	e3b3      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8007596:	4b5d      	ldr	r3, [pc, #372]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 8007598:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800759c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d0ef      	beq.n	8007584 <HAL_RCC_OscConfig+0x630>
 80075a4:	e01b      	b.n	80075de <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 80075a6:	4b59      	ldr	r3, [pc, #356]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80075a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075ac:	4a57      	ldr	r2, [pc, #348]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80075ae:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80075b2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80075b6:	f7fc fead 	bl	8004314 <HAL_GetTick>
 80075ba:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80075bc:	e008      	b.n	80075d0 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80075be:	f7fc fea9 	bl	8004314 <HAL_GetTick>
 80075c2:	4602      	mov	r2, r0
 80075c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075c6:	1ad3      	subs	r3, r2, r3
 80075c8:	2b05      	cmp	r3, #5
 80075ca:	d901      	bls.n	80075d0 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80075cc:	2303      	movs	r3, #3
 80075ce:	e396      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80075d0:	4b4e      	ldr	r3, [pc, #312]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80075d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d1ef      	bne.n	80075be <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80075de:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80075e2:	2b01      	cmp	r3, #1
 80075e4:	d107      	bne.n	80075f6 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075e6:	4b49      	ldr	r3, [pc, #292]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80075e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075ec:	4a47      	ldr	r2, [pc, #284]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80075ee:	f023 0304 	bic.w	r3, r3, #4
 80075f2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f003 0304 	and.w	r3, r3, #4
 80075fe:	2b00      	cmp	r3, #0
 8007600:	f000 8111 	beq.w	8007826 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8007604:	2300      	movs	r3, #0
 8007606:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800760a:	4b40      	ldr	r3, [pc, #256]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800760c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007610:	f003 0304 	and.w	r3, r3, #4
 8007614:	2b00      	cmp	r3, #0
 8007616:	d111      	bne.n	800763c <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007618:	4b3c      	ldr	r3, [pc, #240]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800761a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800761e:	4a3b      	ldr	r2, [pc, #236]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 8007620:	f043 0304 	orr.w	r3, r3, #4
 8007624:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007628:	4b38      	ldr	r3, [pc, #224]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800762a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800762e:	f003 0304 	and.w	r3, r3, #4
 8007632:	613b      	str	r3, [r7, #16]
 8007634:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8007636:	2301      	movs	r3, #1
 8007638:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800763c:	4b34      	ldr	r3, [pc, #208]	@ (8007710 <HAL_RCC_OscConfig+0x7bc>)
 800763e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007640:	f003 0301 	and.w	r3, r3, #1
 8007644:	2b00      	cmp	r3, #0
 8007646:	d118      	bne.n	800767a <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8007648:	4b31      	ldr	r3, [pc, #196]	@ (8007710 <HAL_RCC_OscConfig+0x7bc>)
 800764a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800764c:	4a30      	ldr	r2, [pc, #192]	@ (8007710 <HAL_RCC_OscConfig+0x7bc>)
 800764e:	f043 0301 	orr.w	r3, r3, #1
 8007652:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007654:	f7fc fe5e 	bl	8004314 <HAL_GetTick>
 8007658:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800765a:	e008      	b.n	800766e <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800765c:	f7fc fe5a 	bl	8004314 <HAL_GetTick>
 8007660:	4602      	mov	r2, r0
 8007662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007664:	1ad3      	subs	r3, r2, r3
 8007666:	2b02      	cmp	r3, #2
 8007668:	d901      	bls.n	800766e <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800766a:	2303      	movs	r3, #3
 800766c:	e347      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800766e:	4b28      	ldr	r3, [pc, #160]	@ (8007710 <HAL_RCC_OscConfig+0x7bc>)
 8007670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007672:	f003 0301 	and.w	r3, r3, #1
 8007676:	2b00      	cmp	r3, #0
 8007678:	d0f0      	beq.n	800765c <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	689b      	ldr	r3, [r3, #8]
 800767e:	f003 0301 	and.w	r3, r3, #1
 8007682:	2b00      	cmp	r3, #0
 8007684:	d01f      	beq.n	80076c6 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	f003 0304 	and.w	r3, r3, #4
 800768e:	2b00      	cmp	r3, #0
 8007690:	d010      	beq.n	80076b4 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007692:	4b1e      	ldr	r3, [pc, #120]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 8007694:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007698:	4a1c      	ldr	r2, [pc, #112]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 800769a:	f043 0304 	orr.w	r3, r3, #4
 800769e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80076a2:	4b1a      	ldr	r3, [pc, #104]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80076a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076a8:	4a18      	ldr	r2, [pc, #96]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80076aa:	f043 0301 	orr.w	r3, r3, #1
 80076ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80076b2:	e018      	b.n	80076e6 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80076b4:	4b15      	ldr	r3, [pc, #84]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80076b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076ba:	4a14      	ldr	r2, [pc, #80]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80076bc:	f043 0301 	orr.w	r3, r3, #1
 80076c0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80076c4:	e00f      	b.n	80076e6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80076c6:	4b11      	ldr	r3, [pc, #68]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80076c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076cc:	4a0f      	ldr	r2, [pc, #60]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80076ce:	f023 0301 	bic.w	r3, r3, #1
 80076d2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80076d6:	4b0d      	ldr	r3, [pc, #52]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80076d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80076dc:	4a0b      	ldr	r2, [pc, #44]	@ (800770c <HAL_RCC_OscConfig+0x7b8>)
 80076de:	f023 0304 	bic.w	r3, r3, #4
 80076e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d057      	beq.n	800779e <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80076ee:	f7fc fe11 	bl	8004314 <HAL_GetTick>
 80076f2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80076f4:	e00e      	b.n	8007714 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076f6:	f7fc fe0d 	bl	8004314 <HAL_GetTick>
 80076fa:	4602      	mov	r2, r0
 80076fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076fe:	1ad3      	subs	r3, r2, r3
 8007700:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007704:	4293      	cmp	r3, r2
 8007706:	d905      	bls.n	8007714 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8007708:	2303      	movs	r3, #3
 800770a:	e2f8      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
 800770c:	46020c00 	.word	0x46020c00
 8007710:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007714:	4b9c      	ldr	r3, [pc, #624]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007716:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800771a:	f003 0302 	and.w	r3, r3, #2
 800771e:	2b00      	cmp	r3, #0
 8007720:	d0e9      	beq.n	80076f6 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800772a:	2b00      	cmp	r3, #0
 800772c:	d01b      	beq.n	8007766 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800772e:	4b96      	ldr	r3, [pc, #600]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007730:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007734:	4a94      	ldr	r2, [pc, #592]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007736:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800773a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800773e:	e00a      	b.n	8007756 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007740:	f7fc fde8 	bl	8004314 <HAL_GetTick>
 8007744:	4602      	mov	r2, r0
 8007746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007748:	1ad3      	subs	r3, r2, r3
 800774a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800774e:	4293      	cmp	r3, r2
 8007750:	d901      	bls.n	8007756 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8007752:	2303      	movs	r3, #3
 8007754:	e2d3      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8007756:	4b8c      	ldr	r3, [pc, #560]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007758:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800775c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007760:	2b00      	cmp	r3, #0
 8007762:	d0ed      	beq.n	8007740 <HAL_RCC_OscConfig+0x7ec>
 8007764:	e053      	b.n	800780e <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8007766:	4b88      	ldr	r3, [pc, #544]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007768:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800776c:	4a86      	ldr	r2, [pc, #536]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 800776e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007772:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007776:	e00a      	b.n	800778e <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007778:	f7fc fdcc 	bl	8004314 <HAL_GetTick>
 800777c:	4602      	mov	r2, r0
 800777e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007780:	1ad3      	subs	r3, r2, r3
 8007782:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007786:	4293      	cmp	r3, r2
 8007788:	d901      	bls.n	800778e <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 800778a:	2303      	movs	r3, #3
 800778c:	e2b7      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800778e:	4b7e      	ldr	r3, [pc, #504]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007790:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007794:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007798:	2b00      	cmp	r3, #0
 800779a:	d1ed      	bne.n	8007778 <HAL_RCC_OscConfig+0x824>
 800779c:	e037      	b.n	800780e <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 800779e:	f7fc fdb9 	bl	8004314 <HAL_GetTick>
 80077a2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80077a4:	e00a      	b.n	80077bc <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077a6:	f7fc fdb5 	bl	8004314 <HAL_GetTick>
 80077aa:	4602      	mov	r2, r0
 80077ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077ae:	1ad3      	subs	r3, r2, r3
 80077b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d901      	bls.n	80077bc <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80077b8:	2303      	movs	r3, #3
 80077ba:	e2a0      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80077bc:	4b72      	ldr	r3, [pc, #456]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 80077be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077c2:	f003 0302 	and.w	r3, r3, #2
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d1ed      	bne.n	80077a6 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80077ca:	4b6f      	ldr	r3, [pc, #444]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 80077cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d01a      	beq.n	800780e <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80077d8:	4b6b      	ldr	r3, [pc, #428]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 80077da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80077de:	4a6a      	ldr	r2, [pc, #424]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 80077e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077e4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80077e8:	e00a      	b.n	8007800 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077ea:	f7fc fd93 	bl	8004314 <HAL_GetTick>
 80077ee:	4602      	mov	r2, r0
 80077f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077f2:	1ad3      	subs	r3, r2, r3
 80077f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d901      	bls.n	8007800 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80077fc:	2303      	movs	r3, #3
 80077fe:	e27e      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8007800:	4b61      	ldr	r3, [pc, #388]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007802:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007806:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800780a:	2b00      	cmp	r3, #0
 800780c:	d1ed      	bne.n	80077ea <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800780e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8007812:	2b01      	cmp	r3, #1
 8007814:	d107      	bne.n	8007826 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007816:	4b5c      	ldr	r3, [pc, #368]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007818:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800781c:	4a5a      	ldr	r2, [pc, #360]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 800781e:	f023 0304 	bic.w	r3, r3, #4
 8007822:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f003 0320 	and.w	r3, r3, #32
 800782e:	2b00      	cmp	r3, #0
 8007830:	d036      	beq.n	80078a0 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007836:	2b00      	cmp	r3, #0
 8007838:	d019      	beq.n	800786e <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800783a:	4b53      	ldr	r3, [pc, #332]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	4a52      	ldr	r2, [pc, #328]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007840:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007844:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007846:	f7fc fd65 	bl	8004314 <HAL_GetTick>
 800784a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800784c:	e008      	b.n	8007860 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800784e:	f7fc fd61 	bl	8004314 <HAL_GetTick>
 8007852:	4602      	mov	r2, r0
 8007854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007856:	1ad3      	subs	r3, r2, r3
 8007858:	2b02      	cmp	r3, #2
 800785a:	d901      	bls.n	8007860 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 800785c:	2303      	movs	r3, #3
 800785e:	e24e      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8007860:	4b49      	ldr	r3, [pc, #292]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007868:	2b00      	cmp	r3, #0
 800786a:	d0f0      	beq.n	800784e <HAL_RCC_OscConfig+0x8fa>
 800786c:	e018      	b.n	80078a0 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800786e:	4b46      	ldr	r3, [pc, #280]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a45      	ldr	r2, [pc, #276]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007874:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007878:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800787a:	f7fc fd4b 	bl	8004314 <HAL_GetTick>
 800787e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8007880:	e008      	b.n	8007894 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007882:	f7fc fd47 	bl	8004314 <HAL_GetTick>
 8007886:	4602      	mov	r2, r0
 8007888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800788a:	1ad3      	subs	r3, r2, r3
 800788c:	2b02      	cmp	r3, #2
 800788e:	d901      	bls.n	8007894 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8007890:	2303      	movs	r3, #3
 8007892:	e234      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8007894:	4b3c      	ldr	r3, [pc, #240]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800789c:	2b00      	cmp	r3, #0
 800789e:	d1f0      	bne.n	8007882 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d036      	beq.n	800791a <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d019      	beq.n	80078e8 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80078b4:	4b34      	ldr	r3, [pc, #208]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a33      	ldr	r2, [pc, #204]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 80078ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80078be:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80078c0:	f7fc fd28 	bl	8004314 <HAL_GetTick>
 80078c4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80078c6:	e008      	b.n	80078da <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80078c8:	f7fc fd24 	bl	8004314 <HAL_GetTick>
 80078cc:	4602      	mov	r2, r0
 80078ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078d0:	1ad3      	subs	r3, r2, r3
 80078d2:	2b02      	cmp	r3, #2
 80078d4:	d901      	bls.n	80078da <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80078d6:	2303      	movs	r3, #3
 80078d8:	e211      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80078da:	4b2b      	ldr	r3, [pc, #172]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d0f0      	beq.n	80078c8 <HAL_RCC_OscConfig+0x974>
 80078e6:	e018      	b.n	800791a <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80078e8:	4b27      	ldr	r3, [pc, #156]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	4a26      	ldr	r2, [pc, #152]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 80078ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80078f2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80078f4:	f7fc fd0e 	bl	8004314 <HAL_GetTick>
 80078f8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80078fa:	e008      	b.n	800790e <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80078fc:	f7fc fd0a 	bl	8004314 <HAL_GetTick>
 8007900:	4602      	mov	r2, r0
 8007902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007904:	1ad3      	subs	r3, r2, r3
 8007906:	2b02      	cmp	r3, #2
 8007908:	d901      	bls.n	800790e <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800790a:	2303      	movs	r3, #3
 800790c:	e1f7      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800790e:	4b1e      	ldr	r3, [pc, #120]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007916:	2b00      	cmp	r3, #0
 8007918:	d1f0      	bne.n	80078fc <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007922:	2b00      	cmp	r3, #0
 8007924:	d07f      	beq.n	8007a26 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800792a:	2b00      	cmp	r3, #0
 800792c:	d062      	beq.n	80079f4 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800792e:	4b16      	ldr	r3, [pc, #88]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	4a15      	ldr	r2, [pc, #84]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007934:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007938:	6093      	str	r3, [r2, #8]
 800793a:	4b13      	ldr	r3, [pc, #76]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 800793c:	689b      	ldr	r3, [r3, #8]
 800793e:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007946:	4910      	ldr	r1, [pc, #64]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007948:	4313      	orrs	r3, r2
 800794a:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007950:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007954:	d309      	bcc.n	800796a <HAL_RCC_OscConfig+0xa16>
 8007956:	4b0c      	ldr	r3, [pc, #48]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007958:	68db      	ldr	r3, [r3, #12]
 800795a:	f023 021f 	bic.w	r2, r3, #31
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6a1b      	ldr	r3, [r3, #32]
 8007962:	4909      	ldr	r1, [pc, #36]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007964:	4313      	orrs	r3, r2
 8007966:	60cb      	str	r3, [r1, #12]
 8007968:	e02a      	b.n	80079c0 <HAL_RCC_OscConfig+0xa6c>
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800796e:	2b00      	cmp	r3, #0
 8007970:	da0c      	bge.n	800798c <HAL_RCC_OscConfig+0xa38>
 8007972:	4b05      	ldr	r3, [pc, #20]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007974:	68db      	ldr	r3, [r3, #12]
 8007976:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	015b      	lsls	r3, r3, #5
 8007980:	4901      	ldr	r1, [pc, #4]	@ (8007988 <HAL_RCC_OscConfig+0xa34>)
 8007982:	4313      	orrs	r3, r2
 8007984:	60cb      	str	r3, [r1, #12]
 8007986:	e01b      	b.n	80079c0 <HAL_RCC_OscConfig+0xa6c>
 8007988:	46020c00 	.word	0x46020c00
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007990:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007994:	d30a      	bcc.n	80079ac <HAL_RCC_OscConfig+0xa58>
 8007996:	4ba1      	ldr	r3, [pc, #644]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007998:	68db      	ldr	r3, [r3, #12]
 800799a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6a1b      	ldr	r3, [r3, #32]
 80079a2:	029b      	lsls	r3, r3, #10
 80079a4:	499d      	ldr	r1, [pc, #628]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 80079a6:	4313      	orrs	r3, r2
 80079a8:	60cb      	str	r3, [r1, #12]
 80079aa:	e009      	b.n	80079c0 <HAL_RCC_OscConfig+0xa6c>
 80079ac:	4b9b      	ldr	r3, [pc, #620]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 80079ae:	68db      	ldr	r3, [r3, #12]
 80079b0:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6a1b      	ldr	r3, [r3, #32]
 80079b8:	03db      	lsls	r3, r3, #15
 80079ba:	4998      	ldr	r1, [pc, #608]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 80079bc:	4313      	orrs	r3, r2
 80079be:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80079c0:	4b96      	ldr	r3, [pc, #600]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4a95      	ldr	r2, [pc, #596]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 80079c6:	f043 0310 	orr.w	r3, r3, #16
 80079ca:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80079cc:	f7fc fca2 	bl	8004314 <HAL_GetTick>
 80079d0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80079d2:	e008      	b.n	80079e6 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80079d4:	f7fc fc9e 	bl	8004314 <HAL_GetTick>
 80079d8:	4602      	mov	r2, r0
 80079da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079dc:	1ad3      	subs	r3, r2, r3
 80079de:	2b02      	cmp	r3, #2
 80079e0:	d901      	bls.n	80079e6 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80079e2:	2303      	movs	r3, #3
 80079e4:	e18b      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80079e6:	4b8d      	ldr	r3, [pc, #564]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f003 0320 	and.w	r3, r3, #32
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d0f0      	beq.n	80079d4 <HAL_RCC_OscConfig+0xa80>
 80079f2:	e018      	b.n	8007a26 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 80079f4:	4b89      	ldr	r3, [pc, #548]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a88      	ldr	r2, [pc, #544]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 80079fa:	f023 0310 	bic.w	r3, r3, #16
 80079fe:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8007a00:	f7fc fc88 	bl	8004314 <HAL_GetTick>
 8007a04:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8007a06:	e008      	b.n	8007a1a <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8007a08:	f7fc fc84 	bl	8004314 <HAL_GetTick>
 8007a0c:	4602      	mov	r2, r0
 8007a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a10:	1ad3      	subs	r3, r2, r3
 8007a12:	2b02      	cmp	r3, #2
 8007a14:	d901      	bls.n	8007a1a <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8007a16:	2303      	movs	r3, #3
 8007a18:	e171      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8007a1a:	4b80      	ldr	r3, [pc, #512]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f003 0320 	and.w	r3, r3, #32
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d1f0      	bne.n	8007a08 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	f000 8166 	beq.w	8007cfc <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8007a30:	2300      	movs	r3, #0
 8007a32:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007a36:	4b79      	ldr	r3, [pc, #484]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007a38:	69db      	ldr	r3, [r3, #28]
 8007a3a:	f003 030c 	and.w	r3, r3, #12
 8007a3e:	2b0c      	cmp	r3, #12
 8007a40:	f000 80f2 	beq.w	8007c28 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a48:	2b02      	cmp	r3, #2
 8007a4a:	f040 80c5 	bne.w	8007bd8 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8007a4e:	4b73      	ldr	r3, [pc, #460]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a72      	ldr	r2, [pc, #456]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007a54:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007a58:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007a5a:	f7fc fc5b 	bl	8004314 <HAL_GetTick>
 8007a5e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007a60:	e008      	b.n	8007a74 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a62:	f7fc fc57 	bl	8004314 <HAL_GetTick>
 8007a66:	4602      	mov	r2, r0
 8007a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a6a:	1ad3      	subs	r3, r2, r3
 8007a6c:	2b02      	cmp	r3, #2
 8007a6e:	d901      	bls.n	8007a74 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8007a70:	2303      	movs	r3, #3
 8007a72:	e144      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007a74:	4b69      	ldr	r3, [pc, #420]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d1f0      	bne.n	8007a62 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007a80:	4b66      	ldr	r3, [pc, #408]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007a82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a86:	f003 0304 	and.w	r3, r3, #4
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d111      	bne.n	8007ab2 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8007a8e:	4b63      	ldr	r3, [pc, #396]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007a90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a94:	4a61      	ldr	r2, [pc, #388]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007a96:	f043 0304 	orr.w	r3, r3, #4
 8007a9a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007a9e:	4b5f      	ldr	r3, [pc, #380]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007aa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007aa4:	f003 0304 	and.w	r3, r3, #4
 8007aa8:	60fb      	str	r3, [r7, #12]
 8007aaa:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8007aac:	2301      	movs	r3, #1
 8007aae:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8007ab2:	4b5b      	ldr	r3, [pc, #364]	@ (8007c20 <HAL_RCC_OscConfig+0xccc>)
 8007ab4:	68db      	ldr	r3, [r3, #12]
 8007ab6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007aba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007abe:	d102      	bne.n	8007ac6 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8007ac6:	4b56      	ldr	r3, [pc, #344]	@ (8007c20 <HAL_RCC_OscConfig+0xccc>)
 8007ac8:	68db      	ldr	r3, [r3, #12]
 8007aca:	4a55      	ldr	r2, [pc, #340]	@ (8007c20 <HAL_RCC_OscConfig+0xccc>)
 8007acc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007ad0:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8007ad2:	4b52      	ldr	r3, [pc, #328]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ad6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007ada:	f023 0303 	bic.w	r3, r3, #3
 8007ade:	687a      	ldr	r2, [r7, #4]
 8007ae0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8007ae2:	687a      	ldr	r2, [r7, #4]
 8007ae4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007ae6:	3a01      	subs	r2, #1
 8007ae8:	0212      	lsls	r2, r2, #8
 8007aea:	4311      	orrs	r1, r2
 8007aec:	687a      	ldr	r2, [r7, #4]
 8007aee:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8007af0:	430a      	orrs	r2, r1
 8007af2:	494a      	ldr	r1, [pc, #296]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007af4:	4313      	orrs	r3, r2
 8007af6:	628b      	str	r3, [r1, #40]	@ 0x28
 8007af8:	4b48      	ldr	r3, [pc, #288]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007afa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007afc:	4b49      	ldr	r3, [pc, #292]	@ (8007c24 <HAL_RCC_OscConfig+0xcd0>)
 8007afe:	4013      	ands	r3, r2
 8007b00:	687a      	ldr	r2, [r7, #4]
 8007b02:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007b04:	3a01      	subs	r2, #1
 8007b06:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007b0a:	687a      	ldr	r2, [r7, #4]
 8007b0c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007b0e:	3a01      	subs	r2, #1
 8007b10:	0252      	lsls	r2, r2, #9
 8007b12:	b292      	uxth	r2, r2
 8007b14:	4311      	orrs	r1, r2
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007b1a:	3a01      	subs	r2, #1
 8007b1c:	0412      	lsls	r2, r2, #16
 8007b1e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007b22:	4311      	orrs	r1, r2
 8007b24:	687a      	ldr	r2, [r7, #4]
 8007b26:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007b28:	3a01      	subs	r2, #1
 8007b2a:	0612      	lsls	r2, r2, #24
 8007b2c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007b30:	430a      	orrs	r2, r1
 8007b32:	493a      	ldr	r1, [pc, #232]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b34:	4313      	orrs	r3, r2
 8007b36:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8007b38:	4b38      	ldr	r3, [pc, #224]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b3c:	4a37      	ldr	r2, [pc, #220]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b3e:	f023 0310 	bic.w	r3, r3, #16
 8007b42:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b48:	4a34      	ldr	r2, [pc, #208]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b4a:	00db      	lsls	r3, r3, #3
 8007b4c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8007b4e:	4b33      	ldr	r3, [pc, #204]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b52:	4a32      	ldr	r2, [pc, #200]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b54:	f043 0310 	orr.w	r3, r3, #16
 8007b58:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8007b5a:	4b30      	ldr	r3, [pc, #192]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b5e:	f023 020c 	bic.w	r2, r3, #12
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b66:	492d      	ldr	r1, [pc, #180]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8007b6c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	d105      	bne.n	8007b80 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8007b74:	4b2a      	ldr	r3, [pc, #168]	@ (8007c20 <HAL_RCC_OscConfig+0xccc>)
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	4a29      	ldr	r2, [pc, #164]	@ (8007c20 <HAL_RCC_OscConfig+0xccc>)
 8007b7a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007b7e:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8007b80:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d107      	bne.n	8007b98 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8007b88:	4b24      	ldr	r3, [pc, #144]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b8e:	4a23      	ldr	r2, [pc, #140]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b90:	f023 0304 	bic.w	r3, r3, #4
 8007b94:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8007b98:	4b20      	ldr	r3, [pc, #128]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a1f      	ldr	r2, [pc, #124]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007b9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007ba2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007ba4:	f7fc fbb6 	bl	8004314 <HAL_GetTick>
 8007ba8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007baa:	e008      	b.n	8007bbe <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bac:	f7fc fbb2 	bl	8004314 <HAL_GetTick>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bb4:	1ad3      	subs	r3, r2, r3
 8007bb6:	2b02      	cmp	r3, #2
 8007bb8:	d901      	bls.n	8007bbe <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8007bba:	2303      	movs	r3, #3
 8007bbc:	e09f      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007bbe:	4b17      	ldr	r3, [pc, #92]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d0f0      	beq.n	8007bac <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007bca:	4b14      	ldr	r3, [pc, #80]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bce:	4a13      	ldr	r2, [pc, #76]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007bd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007bd4:	6293      	str	r3, [r2, #40]	@ 0x28
 8007bd6:	e091      	b.n	8007cfc <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8007bd8:	4b10      	ldr	r3, [pc, #64]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	4a0f      	ldr	r2, [pc, #60]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007bde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007be2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007be4:	f7fc fb96 	bl	8004314 <HAL_GetTick>
 8007be8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007bea:	e008      	b.n	8007bfe <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bec:	f7fc fb92 	bl	8004314 <HAL_GetTick>
 8007bf0:	4602      	mov	r2, r0
 8007bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bf4:	1ad3      	subs	r3, r2, r3
 8007bf6:	2b02      	cmp	r3, #2
 8007bf8:	d901      	bls.n	8007bfe <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8007bfa:	2303      	movs	r3, #3
 8007bfc:	e07f      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8007bfe:	4b07      	ldr	r3, [pc, #28]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d1f0      	bne.n	8007bec <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8007c0a:	4b04      	ldr	r3, [pc, #16]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c0e:	4a03      	ldr	r2, [pc, #12]	@ (8007c1c <HAL_RCC_OscConfig+0xcc8>)
 8007c10:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8007c14:	f023 0303 	bic.w	r3, r3, #3
 8007c18:	6293      	str	r3, [r2, #40]	@ 0x28
 8007c1a:	e06f      	b.n	8007cfc <HAL_RCC_OscConfig+0xda8>
 8007c1c:	46020c00 	.word	0x46020c00
 8007c20:	46020800 	.word	0x46020800
 8007c24:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8007c28:	4b37      	ldr	r3, [pc, #220]	@ (8007d08 <HAL_RCC_OscConfig+0xdb4>)
 8007c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c2c:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007c2e:	4b36      	ldr	r3, [pc, #216]	@ (8007d08 <HAL_RCC_OscConfig+0xdb4>)
 8007c30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c32:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c38:	2b01      	cmp	r3, #1
 8007c3a:	d039      	beq.n	8007cb0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8007c3c:	69fb      	ldr	r3, [r7, #28]
 8007c3e:	f003 0203 	and.w	r2, r3, #3
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007c46:	429a      	cmp	r2, r3
 8007c48:	d132      	bne.n	8007cb0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8007c4a:	69fb      	ldr	r3, [r7, #28]
 8007c4c:	0a1b      	lsrs	r3, r3, #8
 8007c4e:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c56:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8007c58:	429a      	cmp	r2, r3
 8007c5a:	d129      	bne.n	8007cb0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8007c5c:	69fb      	ldr	r3, [r7, #28]
 8007c5e:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d122      	bne.n	8007cb0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007c6a:	69bb      	ldr	r3, [r7, #24]
 8007c6c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c74:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8007c76:	429a      	cmp	r2, r3
 8007c78:	d11a      	bne.n	8007cb0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8007c7a:	69bb      	ldr	r3, [r7, #24]
 8007c7c:	0a5b      	lsrs	r3, r3, #9
 8007c7e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c86:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	d111      	bne.n	8007cb0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8007c8c:	69bb      	ldr	r3, [r7, #24]
 8007c8e:	0c1b      	lsrs	r3, r3, #16
 8007c90:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c98:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	d108      	bne.n	8007cb0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8007c9e:	69bb      	ldr	r3, [r7, #24]
 8007ca0:	0e1b      	lsrs	r3, r3, #24
 8007ca2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007caa:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d001      	beq.n	8007cb4 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	e024      	b.n	8007cfe <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8007cb4:	4b14      	ldr	r3, [pc, #80]	@ (8007d08 <HAL_RCC_OscConfig+0xdb4>)
 8007cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cb8:	08db      	lsrs	r3, r3, #3
 8007cba:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8007cc2:	429a      	cmp	r2, r3
 8007cc4:	d01a      	beq.n	8007cfc <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8007cc6:	4b10      	ldr	r3, [pc, #64]	@ (8007d08 <HAL_RCC_OscConfig+0xdb4>)
 8007cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cca:	4a0f      	ldr	r2, [pc, #60]	@ (8007d08 <HAL_RCC_OscConfig+0xdb4>)
 8007ccc:	f023 0310 	bic.w	r3, r3, #16
 8007cd0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cd2:	f7fc fb1f 	bl	8004314 <HAL_GetTick>
 8007cd6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8007cd8:	bf00      	nop
 8007cda:	f7fc fb1b 	bl	8004314 <HAL_GetTick>
 8007cde:	4602      	mov	r2, r0
 8007ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d0f9      	beq.n	8007cda <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007cea:	4a07      	ldr	r2, [pc, #28]	@ (8007d08 <HAL_RCC_OscConfig+0xdb4>)
 8007cec:	00db      	lsls	r3, r3, #3
 8007cee:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8007cf0:	4b05      	ldr	r3, [pc, #20]	@ (8007d08 <HAL_RCC_OscConfig+0xdb4>)
 8007cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cf4:	4a04      	ldr	r2, [pc, #16]	@ (8007d08 <HAL_RCC_OscConfig+0xdb4>)
 8007cf6:	f043 0310 	orr.w	r3, r3, #16
 8007cfa:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8007cfc:	2300      	movs	r3, #0
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3738      	adds	r7, #56	@ 0x38
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}
 8007d06:	bf00      	nop
 8007d08:	46020c00 	.word	0x46020c00

08007d0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b086      	sub	sp, #24
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
 8007d14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d101      	bne.n	8007d20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e1d9      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007d20:	4b9b      	ldr	r3, [pc, #620]	@ (8007f90 <HAL_RCC_ClockConfig+0x284>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f003 030f 	and.w	r3, r3, #15
 8007d28:	683a      	ldr	r2, [r7, #0]
 8007d2a:	429a      	cmp	r2, r3
 8007d2c:	d910      	bls.n	8007d50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d2e:	4b98      	ldr	r3, [pc, #608]	@ (8007f90 <HAL_RCC_ClockConfig+0x284>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f023 020f 	bic.w	r2, r3, #15
 8007d36:	4996      	ldr	r1, [pc, #600]	@ (8007f90 <HAL_RCC_ClockConfig+0x284>)
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d3e:	4b94      	ldr	r3, [pc, #592]	@ (8007f90 <HAL_RCC_ClockConfig+0x284>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f003 030f 	and.w	r3, r3, #15
 8007d46:	683a      	ldr	r2, [r7, #0]
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d001      	beq.n	8007d50 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	e1c1      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f003 0310 	and.w	r3, r3, #16
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d010      	beq.n	8007d7e <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	695a      	ldr	r2, [r3, #20]
 8007d60:	4b8c      	ldr	r3, [pc, #560]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d64:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d908      	bls.n	8007d7e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8007d6c:	4b89      	ldr	r3, [pc, #548]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d70:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	695b      	ldr	r3, [r3, #20]
 8007d78:	4986      	ldr	r1, [pc, #536]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f003 0308 	and.w	r3, r3, #8
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d012      	beq.n	8007db0 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	691a      	ldr	r2, [r3, #16]
 8007d8e:	4b81      	ldr	r3, [pc, #516]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007d90:	6a1b      	ldr	r3, [r3, #32]
 8007d92:	091b      	lsrs	r3, r3, #4
 8007d94:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	d909      	bls.n	8007db0 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8007d9c:	4b7d      	ldr	r3, [pc, #500]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007d9e:	6a1b      	ldr	r3, [r3, #32]
 8007da0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	691b      	ldr	r3, [r3, #16]
 8007da8:	011b      	lsls	r3, r3, #4
 8007daa:	497a      	ldr	r1, [pc, #488]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007dac:	4313      	orrs	r3, r2
 8007dae:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f003 0304 	and.w	r3, r3, #4
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d010      	beq.n	8007dde <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	68da      	ldr	r2, [r3, #12]
 8007dc0:	4b74      	ldr	r3, [pc, #464]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007dc2:	6a1b      	ldr	r3, [r3, #32]
 8007dc4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007dc8:	429a      	cmp	r2, r3
 8007dca:	d908      	bls.n	8007dde <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8007dcc:	4b71      	ldr	r3, [pc, #452]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007dce:	6a1b      	ldr	r3, [r3, #32]
 8007dd0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	68db      	ldr	r3, [r3, #12]
 8007dd8:	496e      	ldr	r1, [pc, #440]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f003 0302 	and.w	r3, r3, #2
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d010      	beq.n	8007e0c <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	689a      	ldr	r2, [r3, #8]
 8007dee:	4b69      	ldr	r3, [pc, #420]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007df0:	6a1b      	ldr	r3, [r3, #32]
 8007df2:	f003 030f 	and.w	r3, r3, #15
 8007df6:	429a      	cmp	r2, r3
 8007df8:	d908      	bls.n	8007e0c <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8007dfa:	4b66      	ldr	r3, [pc, #408]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007dfc:	6a1b      	ldr	r3, [r3, #32]
 8007dfe:	f023 020f 	bic.w	r2, r3, #15
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	689b      	ldr	r3, [r3, #8]
 8007e06:	4963      	ldr	r1, [pc, #396]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f003 0301 	and.w	r3, r3, #1
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	f000 80d2 	beq.w	8007fbe <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	2b03      	cmp	r3, #3
 8007e24:	d143      	bne.n	8007eae <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007e26:	4b5b      	ldr	r3, [pc, #364]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007e28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e2c:	f003 0304 	and.w	r3, r3, #4
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d110      	bne.n	8007e56 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8007e34:	4b57      	ldr	r3, [pc, #348]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007e36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e3a:	4a56      	ldr	r2, [pc, #344]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007e3c:	f043 0304 	orr.w	r3, r3, #4
 8007e40:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007e44:	4b53      	ldr	r3, [pc, #332]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007e46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e4a:	f003 0304 	and.w	r3, r3, #4
 8007e4e:	60bb      	str	r3, [r7, #8]
 8007e50:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8007e52:	2301      	movs	r3, #1
 8007e54:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8007e56:	f7fc fa5d 	bl	8004314 <HAL_GetTick>
 8007e5a:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8007e5c:	4b4e      	ldr	r3, [pc, #312]	@ (8007f98 <HAL_RCC_ClockConfig+0x28c>)
 8007e5e:	68db      	ldr	r3, [r3, #12]
 8007e60:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d00f      	beq.n	8007e88 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8007e68:	e008      	b.n	8007e7c <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8007e6a:	f7fc fa53 	bl	8004314 <HAL_GetTick>
 8007e6e:	4602      	mov	r2, r0
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	1ad3      	subs	r3, r2, r3
 8007e74:	2b02      	cmp	r3, #2
 8007e76:	d901      	bls.n	8007e7c <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8007e78:	2303      	movs	r3, #3
 8007e7a:	e12b      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8007e7c:	4b46      	ldr	r3, [pc, #280]	@ (8007f98 <HAL_RCC_ClockConfig+0x28c>)
 8007e7e:	68db      	ldr	r3, [r3, #12]
 8007e80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d0f0      	beq.n	8007e6a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8007e88:	7dfb      	ldrb	r3, [r7, #23]
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d107      	bne.n	8007e9e <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8007e8e:	4b41      	ldr	r3, [pc, #260]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007e90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e94:	4a3f      	ldr	r2, [pc, #252]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007e96:	f023 0304 	bic.w	r3, r3, #4
 8007e9a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007e9e:	4b3d      	ldr	r3, [pc, #244]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d121      	bne.n	8007eee <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8007eaa:	2301      	movs	r3, #1
 8007eac:	e112      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	2b02      	cmp	r3, #2
 8007eb4:	d107      	bne.n	8007ec6 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007eb6:	4b37      	ldr	r3, [pc, #220]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d115      	bne.n	8007eee <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	e106      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d107      	bne.n	8007ede <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8007ece:	4b31      	ldr	r3, [pc, #196]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f003 0304 	and.w	r3, r3, #4
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d109      	bne.n	8007eee <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007eda:	2301      	movs	r3, #1
 8007edc:	e0fa      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007ede:	4b2d      	ldr	r3, [pc, #180]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d101      	bne.n	8007eee <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007eea:	2301      	movs	r3, #1
 8007eec:	e0f2      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8007eee:	4b29      	ldr	r3, [pc, #164]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007ef0:	69db      	ldr	r3, [r3, #28]
 8007ef2:	f023 0203 	bic.w	r2, r3, #3
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	4926      	ldr	r1, [pc, #152]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007efc:	4313      	orrs	r3, r2
 8007efe:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8007f00:	f7fc fa08 	bl	8004314 <HAL_GetTick>
 8007f04:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	2b03      	cmp	r3, #3
 8007f0c:	d112      	bne.n	8007f34 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007f0e:	e00a      	b.n	8007f26 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f10:	f7fc fa00 	bl	8004314 <HAL_GetTick>
 8007f14:	4602      	mov	r2, r0
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	1ad3      	subs	r3, r2, r3
 8007f1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d901      	bls.n	8007f26 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8007f22:	2303      	movs	r3, #3
 8007f24:	e0d6      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007f26:	4b1b      	ldr	r3, [pc, #108]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007f28:	69db      	ldr	r3, [r3, #28]
 8007f2a:	f003 030c 	and.w	r3, r3, #12
 8007f2e:	2b0c      	cmp	r3, #12
 8007f30:	d1ee      	bne.n	8007f10 <HAL_RCC_ClockConfig+0x204>
 8007f32:	e044      	b.n	8007fbe <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	685b      	ldr	r3, [r3, #4]
 8007f38:	2b02      	cmp	r3, #2
 8007f3a:	d112      	bne.n	8007f62 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007f3c:	e00a      	b.n	8007f54 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f3e:	f7fc f9e9 	bl	8004314 <HAL_GetTick>
 8007f42:	4602      	mov	r2, r0
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	1ad3      	subs	r3, r2, r3
 8007f48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d901      	bls.n	8007f54 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007f50:	2303      	movs	r3, #3
 8007f52:	e0bf      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007f54:	4b0f      	ldr	r3, [pc, #60]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007f56:	69db      	ldr	r3, [r3, #28]
 8007f58:	f003 030c 	and.w	r3, r3, #12
 8007f5c:	2b08      	cmp	r3, #8
 8007f5e:	d1ee      	bne.n	8007f3e <HAL_RCC_ClockConfig+0x232>
 8007f60:	e02d      	b.n	8007fbe <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	685b      	ldr	r3, [r3, #4]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d123      	bne.n	8007fb2 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8007f6a:	e00a      	b.n	8007f82 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f6c:	f7fc f9d2 	bl	8004314 <HAL_GetTick>
 8007f70:	4602      	mov	r2, r0
 8007f72:	693b      	ldr	r3, [r7, #16]
 8007f74:	1ad3      	subs	r3, r2, r3
 8007f76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d901      	bls.n	8007f82 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8007f7e:	2303      	movs	r3, #3
 8007f80:	e0a8      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8007f82:	4b04      	ldr	r3, [pc, #16]	@ (8007f94 <HAL_RCC_ClockConfig+0x288>)
 8007f84:	69db      	ldr	r3, [r3, #28]
 8007f86:	f003 030c 	and.w	r3, r3, #12
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d1ee      	bne.n	8007f6c <HAL_RCC_ClockConfig+0x260>
 8007f8e:	e016      	b.n	8007fbe <HAL_RCC_ClockConfig+0x2b2>
 8007f90:	40022000 	.word	0x40022000
 8007f94:	46020c00 	.word	0x46020c00
 8007f98:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f9c:	f7fc f9ba 	bl	8004314 <HAL_GetTick>
 8007fa0:	4602      	mov	r2, r0
 8007fa2:	693b      	ldr	r3, [r7, #16]
 8007fa4:	1ad3      	subs	r3, r2, r3
 8007fa6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d901      	bls.n	8007fb2 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8007fae:	2303      	movs	r3, #3
 8007fb0:	e090      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007fb2:	4b4a      	ldr	r3, [pc, #296]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 8007fb4:	69db      	ldr	r3, [r3, #28]
 8007fb6:	f003 030c 	and.w	r3, r3, #12
 8007fba:	2b04      	cmp	r3, #4
 8007fbc:	d1ee      	bne.n	8007f9c <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f003 0302 	and.w	r3, r3, #2
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d010      	beq.n	8007fec <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	689a      	ldr	r2, [r3, #8]
 8007fce:	4b43      	ldr	r3, [pc, #268]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 8007fd0:	6a1b      	ldr	r3, [r3, #32]
 8007fd2:	f003 030f 	and.w	r3, r3, #15
 8007fd6:	429a      	cmp	r2, r3
 8007fd8:	d208      	bcs.n	8007fec <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8007fda:	4b40      	ldr	r3, [pc, #256]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 8007fdc:	6a1b      	ldr	r3, [r3, #32]
 8007fde:	f023 020f 	bic.w	r2, r3, #15
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	493d      	ldr	r1, [pc, #244]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007fec:	4b3c      	ldr	r3, [pc, #240]	@ (80080e0 <HAL_RCC_ClockConfig+0x3d4>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f003 030f 	and.w	r3, r3, #15
 8007ff4:	683a      	ldr	r2, [r7, #0]
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	d210      	bcs.n	800801c <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ffa:	4b39      	ldr	r3, [pc, #228]	@ (80080e0 <HAL_RCC_ClockConfig+0x3d4>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f023 020f 	bic.w	r2, r3, #15
 8008002:	4937      	ldr	r1, [pc, #220]	@ (80080e0 <HAL_RCC_ClockConfig+0x3d4>)
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	4313      	orrs	r3, r2
 8008008:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800800a:	4b35      	ldr	r3, [pc, #212]	@ (80080e0 <HAL_RCC_ClockConfig+0x3d4>)
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f003 030f 	and.w	r3, r3, #15
 8008012:	683a      	ldr	r2, [r7, #0]
 8008014:	429a      	cmp	r2, r3
 8008016:	d001      	beq.n	800801c <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8008018:	2301      	movs	r3, #1
 800801a:	e05b      	b.n	80080d4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f003 0304 	and.w	r3, r3, #4
 8008024:	2b00      	cmp	r3, #0
 8008026:	d010      	beq.n	800804a <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	68da      	ldr	r2, [r3, #12]
 800802c:	4b2b      	ldr	r3, [pc, #172]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 800802e:	6a1b      	ldr	r3, [r3, #32]
 8008030:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008034:	429a      	cmp	r2, r3
 8008036:	d208      	bcs.n	800804a <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8008038:	4b28      	ldr	r3, [pc, #160]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 800803a:	6a1b      	ldr	r3, [r3, #32]
 800803c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	68db      	ldr	r3, [r3, #12]
 8008044:	4925      	ldr	r1, [pc, #148]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 8008046:	4313      	orrs	r3, r2
 8008048:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f003 0308 	and.w	r3, r3, #8
 8008052:	2b00      	cmp	r3, #0
 8008054:	d012      	beq.n	800807c <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	691a      	ldr	r2, [r3, #16]
 800805a:	4b20      	ldr	r3, [pc, #128]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 800805c:	6a1b      	ldr	r3, [r3, #32]
 800805e:	091b      	lsrs	r3, r3, #4
 8008060:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008064:	429a      	cmp	r2, r3
 8008066:	d209      	bcs.n	800807c <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8008068:	4b1c      	ldr	r3, [pc, #112]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 800806a:	6a1b      	ldr	r3, [r3, #32]
 800806c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	691b      	ldr	r3, [r3, #16]
 8008074:	011b      	lsls	r3, r3, #4
 8008076:	4919      	ldr	r1, [pc, #100]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 8008078:	4313      	orrs	r3, r2
 800807a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f003 0310 	and.w	r3, r3, #16
 8008084:	2b00      	cmp	r3, #0
 8008086:	d010      	beq.n	80080aa <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	695a      	ldr	r2, [r3, #20]
 800808c:	4b13      	ldr	r3, [pc, #76]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 800808e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008090:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008094:	429a      	cmp	r2, r3
 8008096:	d208      	bcs.n	80080aa <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8008098:	4b10      	ldr	r3, [pc, #64]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 800809a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800809c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	695b      	ldr	r3, [r3, #20]
 80080a4:	490d      	ldr	r1, [pc, #52]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 80080a6:	4313      	orrs	r3, r2
 80080a8:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80080aa:	f000 f821 	bl	80080f0 <HAL_RCC_GetSysClockFreq>
 80080ae:	4602      	mov	r2, r0
 80080b0:	4b0a      	ldr	r3, [pc, #40]	@ (80080dc <HAL_RCC_ClockConfig+0x3d0>)
 80080b2:	6a1b      	ldr	r3, [r3, #32]
 80080b4:	f003 030f 	and.w	r3, r3, #15
 80080b8:	490a      	ldr	r1, [pc, #40]	@ (80080e4 <HAL_RCC_ClockConfig+0x3d8>)
 80080ba:	5ccb      	ldrb	r3, [r1, r3]
 80080bc:	fa22 f303 	lsr.w	r3, r2, r3
 80080c0:	4a09      	ldr	r2, [pc, #36]	@ (80080e8 <HAL_RCC_ClockConfig+0x3dc>)
 80080c2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80080c4:	4b09      	ldr	r3, [pc, #36]	@ (80080ec <HAL_RCC_ClockConfig+0x3e0>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	4618      	mov	r0, r3
 80080ca:	f7fc f899 	bl	8004200 <HAL_InitTick>
 80080ce:	4603      	mov	r3, r0
 80080d0:	73fb      	strb	r3, [r7, #15]

  return status;
 80080d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3718      	adds	r7, #24
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}
 80080dc:	46020c00 	.word	0x46020c00
 80080e0:	40022000 	.word	0x40022000
 80080e4:	0800c91c 	.word	0x0800c91c
 80080e8:	20000010 	.word	0x20000010
 80080ec:	20000014 	.word	0x20000014

080080f0 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b08b      	sub	sp, #44	@ 0x2c
 80080f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80080f6:	2300      	movs	r3, #0
 80080f8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 80080fa:	2300      	movs	r3, #0
 80080fc:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80080fe:	4b78      	ldr	r3, [pc, #480]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008100:	69db      	ldr	r3, [r3, #28]
 8008102:	f003 030c 	and.w	r3, r3, #12
 8008106:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008108:	4b75      	ldr	r3, [pc, #468]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800810a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800810c:	f003 0303 	and.w	r3, r3, #3
 8008110:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8008112:	69bb      	ldr	r3, [r7, #24]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d005      	beq.n	8008124 <HAL_RCC_GetSysClockFreq+0x34>
 8008118:	69bb      	ldr	r3, [r7, #24]
 800811a:	2b0c      	cmp	r3, #12
 800811c:	d121      	bne.n	8008162 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	2b01      	cmp	r3, #1
 8008122:	d11e      	bne.n	8008162 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8008124:	4b6e      	ldr	r3, [pc, #440]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008126:	689b      	ldr	r3, [r3, #8]
 8008128:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800812c:	2b00      	cmp	r3, #0
 800812e:	d107      	bne.n	8008140 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8008130:	4b6b      	ldr	r3, [pc, #428]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008132:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008136:	0b1b      	lsrs	r3, r3, #12
 8008138:	f003 030f 	and.w	r3, r3, #15
 800813c:	627b      	str	r3, [r7, #36]	@ 0x24
 800813e:	e005      	b.n	800814c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8008140:	4b67      	ldr	r3, [pc, #412]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008142:	689b      	ldr	r3, [r3, #8]
 8008144:	0f1b      	lsrs	r3, r3, #28
 8008146:	f003 030f 	and.w	r3, r3, #15
 800814a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800814c:	4a65      	ldr	r2, [pc, #404]	@ (80082e4 <HAL_RCC_GetSysClockFreq+0x1f4>)
 800814e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008154:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008156:	69bb      	ldr	r3, [r7, #24]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d110      	bne.n	800817e <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800815c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800815e:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008160:	e00d      	b.n	800817e <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008162:	4b5f      	ldr	r3, [pc, #380]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008164:	69db      	ldr	r3, [r3, #28]
 8008166:	f003 030c 	and.w	r3, r3, #12
 800816a:	2b04      	cmp	r3, #4
 800816c:	d102      	bne.n	8008174 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800816e:	4b5e      	ldr	r3, [pc, #376]	@ (80082e8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8008170:	623b      	str	r3, [r7, #32]
 8008172:	e004      	b.n	800817e <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008174:	69bb      	ldr	r3, [r7, #24]
 8008176:	2b08      	cmp	r3, #8
 8008178:	d101      	bne.n	800817e <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800817a:	4b5b      	ldr	r3, [pc, #364]	@ (80082e8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 800817c:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800817e:	69bb      	ldr	r3, [r7, #24]
 8008180:	2b0c      	cmp	r3, #12
 8008182:	f040 80a5 	bne.w	80082d0 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8008186:	4b56      	ldr	r3, [pc, #344]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800818a:	f003 0303 	and.w	r3, r3, #3
 800818e:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8008190:	4b53      	ldr	r3, [pc, #332]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008194:	0a1b      	lsrs	r3, r3, #8
 8008196:	f003 030f 	and.w	r3, r3, #15
 800819a:	3301      	adds	r3, #1
 800819c:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800819e:	4b50      	ldr	r3, [pc, #320]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80081a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081a2:	091b      	lsrs	r3, r3, #4
 80081a4:	f003 0301 	and.w	r3, r3, #1
 80081a8:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80081aa:	4b4d      	ldr	r3, [pc, #308]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80081ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081ae:	08db      	lsrs	r3, r3, #3
 80081b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80081b4:	68ba      	ldr	r2, [r7, #8]
 80081b6:	fb02 f303 	mul.w	r3, r2, r3
 80081ba:	ee07 3a90 	vmov	s15, r3
 80081be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081c2:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 80081c6:	693b      	ldr	r3, [r7, #16]
 80081c8:	2b02      	cmp	r3, #2
 80081ca:	d003      	beq.n	80081d4 <HAL_RCC_GetSysClockFreq+0xe4>
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	2b03      	cmp	r3, #3
 80081d0:	d022      	beq.n	8008218 <HAL_RCC_GetSysClockFreq+0x128>
 80081d2:	e043      	b.n	800825c <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	ee07 3a90 	vmov	s15, r3
 80081da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081de:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80082ec <HAL_RCC_GetSysClockFreq+0x1fc>
 80081e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081e6:	4b3e      	ldr	r3, [pc, #248]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80081e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081ee:	ee07 3a90 	vmov	s15, r3
 80081f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80081f6:	ed97 6a01 	vldr	s12, [r7, #4]
 80081fa:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 80082f0 <HAL_RCC_GetSysClockFreq+0x200>
 80081fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008202:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008206:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800820a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800820e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008212:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008216:	e046      	b.n	80082a6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	ee07 3a90 	vmov	s15, r3
 800821e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008222:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80082ec <HAL_RCC_GetSysClockFreq+0x1fc>
 8008226:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800822a:	4b2d      	ldr	r3, [pc, #180]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800822c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800822e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008232:	ee07 3a90 	vmov	s15, r3
 8008236:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800823a:	ed97 6a01 	vldr	s12, [r7, #4]
 800823e:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 80082f0 <HAL_RCC_GetSysClockFreq+0x200>
 8008242:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008246:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800824a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800824e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008252:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008256:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800825a:	e024      	b.n	80082a6 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800825c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800825e:	ee07 3a90 	vmov	s15, r3
 8008262:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	ee07 3a90 	vmov	s15, r3
 800826c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008270:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008274:	4b1a      	ldr	r3, [pc, #104]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008276:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008278:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800827c:	ee07 3a90 	vmov	s15, r3
 8008280:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008284:	ed97 6a01 	vldr	s12, [r7, #4]
 8008288:	eddf 5a19 	vldr	s11, [pc, #100]	@ 80082f0 <HAL_RCC_GetSysClockFreq+0x200>
 800828c:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008290:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8008294:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008298:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800829c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80082a0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80082a4:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 80082a6:	4b0e      	ldr	r3, [pc, #56]	@ (80082e0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80082a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082aa:	0e1b      	lsrs	r3, r3, #24
 80082ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082b0:	3301      	adds	r3, #1
 80082b2:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	ee07 3a90 	vmov	s15, r3
 80082ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80082be:	edd7 6a07 	vldr	s13, [r7, #28]
 80082c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80082c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80082ca:	ee17 3a90 	vmov	r3, s15
 80082ce:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80082d0:	6a3b      	ldr	r3, [r7, #32]
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	372c      	adds	r7, #44	@ 0x2c
 80082d6:	46bd      	mov	sp, r7
 80082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082dc:	4770      	bx	lr
 80082de:	bf00      	nop
 80082e0:	46020c00 	.word	0x46020c00
 80082e4:	0800c92c 	.word	0x0800c92c
 80082e8:	00f42400 	.word	0x00f42400
 80082ec:	4b742400 	.word	0x4b742400
 80082f0:	46000000 	.word	0x46000000

080082f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80082f8:	f7ff fefa 	bl	80080f0 <HAL_RCC_GetSysClockFreq>
 80082fc:	4602      	mov	r2, r0
 80082fe:	4b07      	ldr	r3, [pc, #28]	@ (800831c <HAL_RCC_GetHCLKFreq+0x28>)
 8008300:	6a1b      	ldr	r3, [r3, #32]
 8008302:	f003 030f 	and.w	r3, r3, #15
 8008306:	4906      	ldr	r1, [pc, #24]	@ (8008320 <HAL_RCC_GetHCLKFreq+0x2c>)
 8008308:	5ccb      	ldrb	r3, [r1, r3]
 800830a:	fa22 f303 	lsr.w	r3, r2, r3
 800830e:	4a05      	ldr	r2, [pc, #20]	@ (8008324 <HAL_RCC_GetHCLKFreq+0x30>)
 8008310:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8008312:	4b04      	ldr	r3, [pc, #16]	@ (8008324 <HAL_RCC_GetHCLKFreq+0x30>)
 8008314:	681b      	ldr	r3, [r3, #0]
}
 8008316:	4618      	mov	r0, r3
 8008318:	bd80      	pop	{r7, pc}
 800831a:	bf00      	nop
 800831c:	46020c00 	.word	0x46020c00
 8008320:	0800c91c 	.word	0x0800c91c
 8008324:	20000010 	.word	0x20000010

08008328 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b086      	sub	sp, #24
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008330:	4b3e      	ldr	r3, [pc, #248]	@ (800842c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008332:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008336:	f003 0304 	and.w	r3, r3, #4
 800833a:	2b00      	cmp	r3, #0
 800833c:	d003      	beq.n	8008346 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800833e:	f7fe fd03 	bl	8006d48 <HAL_PWREx_GetVoltageRange>
 8008342:	6178      	str	r0, [r7, #20]
 8008344:	e019      	b.n	800837a <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008346:	4b39      	ldr	r3, [pc, #228]	@ (800842c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008348:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800834c:	4a37      	ldr	r2, [pc, #220]	@ (800842c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800834e:	f043 0304 	orr.w	r3, r3, #4
 8008352:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8008356:	4b35      	ldr	r3, [pc, #212]	@ (800842c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008358:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800835c:	f003 0304 	and.w	r3, r3, #4
 8008360:	60fb      	str	r3, [r7, #12]
 8008362:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8008364:	f7fe fcf0 	bl	8006d48 <HAL_PWREx_GetVoltageRange>
 8008368:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800836a:	4b30      	ldr	r3, [pc, #192]	@ (800842c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800836c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008370:	4a2e      	ldr	r2, [pc, #184]	@ (800842c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8008372:	f023 0304 	bic.w	r3, r3, #4
 8008376:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008380:	d003      	beq.n	800838a <RCC_SetFlashLatencyFromMSIRange+0x62>
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008388:	d109      	bne.n	800839e <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008390:	d202      	bcs.n	8008398 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8008392:	2301      	movs	r3, #1
 8008394:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8008396:	e033      	b.n	8008400 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8008398:	2300      	movs	r3, #0
 800839a:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800839c:	e030      	b.n	8008400 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083a4:	d208      	bcs.n	80083b8 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083ac:	d102      	bne.n	80083b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80083ae:	2303      	movs	r3, #3
 80083b0:	613b      	str	r3, [r7, #16]
 80083b2:	e025      	b.n	8008400 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80083b4:	2301      	movs	r3, #1
 80083b6:	e035      	b.n	8008424 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083be:	d90f      	bls.n	80083e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d109      	bne.n	80083da <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80083cc:	d902      	bls.n	80083d4 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80083ce:	2300      	movs	r3, #0
 80083d0:	613b      	str	r3, [r7, #16]
 80083d2:	e015      	b.n	8008400 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80083d4:	2301      	movs	r3, #1
 80083d6:	613b      	str	r3, [r7, #16]
 80083d8:	e012      	b.n	8008400 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80083da:	2300      	movs	r3, #0
 80083dc:	613b      	str	r3, [r7, #16]
 80083de:	e00f      	b.n	8008400 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083e6:	d109      	bne.n	80083fc <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083ee:	d102      	bne.n	80083f6 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 80083f0:	2301      	movs	r3, #1
 80083f2:	613b      	str	r3, [r7, #16]
 80083f4:	e004      	b.n	8008400 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 80083f6:	2302      	movs	r3, #2
 80083f8:	613b      	str	r3, [r7, #16]
 80083fa:	e001      	b.n	8008400 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80083fc:	2301      	movs	r3, #1
 80083fe:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008400:	4b0b      	ldr	r3, [pc, #44]	@ (8008430 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f023 020f 	bic.w	r2, r3, #15
 8008408:	4909      	ldr	r1, [pc, #36]	@ (8008430 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	4313      	orrs	r3, r2
 800840e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8008410:	4b07      	ldr	r3, [pc, #28]	@ (8008430 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f003 030f 	and.w	r3, r3, #15
 8008418:	693a      	ldr	r2, [r7, #16]
 800841a:	429a      	cmp	r2, r3
 800841c:	d001      	beq.n	8008422 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800841e:	2301      	movs	r3, #1
 8008420:	e000      	b.n	8008424 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8008422:	2300      	movs	r3, #0
}
 8008424:	4618      	mov	r0, r3
 8008426:	3718      	adds	r7, #24
 8008428:	46bd      	mov	sp, r7
 800842a:	bd80      	pop	{r7, pc}
 800842c:	46020c00 	.word	0x46020c00
 8008430:	40022000 	.word	0x40022000

08008434 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8008434:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008438:	b0b4      	sub	sp, #208	@ 0xd0
 800843a:	af00      	add	r7, sp, #0
 800843c:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008440:	2300      	movs	r3, #0
 8008442:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008446:	2300      	movs	r3, #0
 8008448:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800844c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008454:	f002 0401 	and.w	r4, r2, #1
 8008458:	2500      	movs	r5, #0
 800845a:	ea54 0305 	orrs.w	r3, r4, r5
 800845e:	d00b      	beq.n	8008478 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8008460:	4bc4      	ldr	r3, [pc, #784]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008462:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008466:	f023 0103 	bic.w	r1, r3, #3
 800846a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800846e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008470:	4ac0      	ldr	r2, [pc, #768]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008472:	430b      	orrs	r3, r1
 8008474:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008478:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800847c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008480:	f002 0804 	and.w	r8, r2, #4
 8008484:	f04f 0900 	mov.w	r9, #0
 8008488:	ea58 0309 	orrs.w	r3, r8, r9
 800848c:	d00b      	beq.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800848e:	4bb9      	ldr	r3, [pc, #740]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008490:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008494:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008498:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800849c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800849e:	4ab5      	ldr	r2, [pc, #724]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80084a0:	430b      	orrs	r3, r1
 80084a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80084a6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80084aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ae:	f002 0a08 	and.w	sl, r2, #8
 80084b2:	f04f 0b00 	mov.w	fp, #0
 80084b6:	ea5a 030b 	orrs.w	r3, sl, fp
 80084ba:	d00b      	beq.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80084bc:	4bad      	ldr	r3, [pc, #692]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80084be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80084c2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80084c6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80084ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084cc:	4aa9      	ldr	r2, [pc, #676]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80084ce:	430b      	orrs	r3, r1
 80084d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80084d4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80084d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084dc:	f002 0310 	and.w	r3, r2, #16
 80084e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80084e4:	2300      	movs	r3, #0
 80084e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80084ea:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80084ee:	460b      	mov	r3, r1
 80084f0:	4313      	orrs	r3, r2
 80084f2:	d00b      	beq.n	800850c <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80084f4:	4b9f      	ldr	r3, [pc, #636]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80084f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80084fa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80084fe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008502:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008504:	4a9b      	ldr	r2, [pc, #620]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008506:	430b      	orrs	r3, r1
 8008508:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800850c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008514:	f002 0320 	and.w	r3, r2, #32
 8008518:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800851c:	2300      	movs	r3, #0
 800851e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008522:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008526:	460b      	mov	r3, r1
 8008528:	4313      	orrs	r3, r2
 800852a:	d00b      	beq.n	8008544 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800852c:	4b91      	ldr	r3, [pc, #580]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800852e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008532:	f023 0107 	bic.w	r1, r3, #7
 8008536:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800853a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800853c:	4a8d      	ldr	r2, [pc, #564]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800853e:	430b      	orrs	r3, r1
 8008540:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008544:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800854c:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8008550:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008554:	2300      	movs	r3, #0
 8008556:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800855a:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800855e:	460b      	mov	r3, r1
 8008560:	4313      	orrs	r3, r2
 8008562:	d00b      	beq.n	800857c <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8008564:	4b83      	ldr	r3, [pc, #524]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008566:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800856a:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800856e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008572:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008574:	4a7f      	ldr	r2, [pc, #508]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008576:	430b      	orrs	r3, r1
 8008578:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800857c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008584:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008588:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800858c:	2300      	movs	r3, #0
 800858e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008592:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8008596:	460b      	mov	r3, r1
 8008598:	4313      	orrs	r3, r2
 800859a:	d00b      	beq.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800859c:	4b75      	ldr	r3, [pc, #468]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800859e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80085a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80085a6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80085ac:	4a71      	ldr	r2, [pc, #452]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80085ae:	430b      	orrs	r3, r1
 80085b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80085b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085bc:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 80085c0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80085c4:	2300      	movs	r3, #0
 80085c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80085ca:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80085ce:	460b      	mov	r3, r1
 80085d0:	4313      	orrs	r3, r2
 80085d2:	d00b      	beq.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80085d4:	4b67      	ldr	r3, [pc, #412]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80085d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80085da:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80085de:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085e4:	4a63      	ldr	r2, [pc, #396]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80085e6:	430b      	orrs	r3, r1
 80085e8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80085ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80085f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80085fc:	2300      	movs	r3, #0
 80085fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008602:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008606:	460b      	mov	r3, r1
 8008608:	4313      	orrs	r3, r2
 800860a:	d00b      	beq.n	8008624 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 800860c:	4b59      	ldr	r3, [pc, #356]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800860e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008612:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8008616:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800861a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800861c:	4a55      	ldr	r2, [pc, #340]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800861e:	430b      	orrs	r3, r1
 8008620:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008624:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800862c:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8008630:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008634:	2300      	movs	r3, #0
 8008636:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800863a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800863e:	460b      	mov	r3, r1
 8008640:	4313      	orrs	r3, r2
 8008642:	d00b      	beq.n	800865c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8008644:	4b4b      	ldr	r3, [pc, #300]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008646:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800864a:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800864e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008652:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008654:	4a47      	ldr	r2, [pc, #284]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008656:	430b      	orrs	r3, r1
 8008658:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800865c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008664:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8008668:	67bb      	str	r3, [r7, #120]	@ 0x78
 800866a:	2300      	movs	r3, #0
 800866c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800866e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008672:	460b      	mov	r3, r1
 8008674:	4313      	orrs	r3, r2
 8008676:	d00b      	beq.n	8008690 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8008678:	4b3e      	ldr	r3, [pc, #248]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800867a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800867e:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8008682:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008686:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008688:	4a3a      	ldr	r2, [pc, #232]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800868a:	430b      	orrs	r3, r1
 800868c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8008690:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008698:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800869c:	673b      	str	r3, [r7, #112]	@ 0x70
 800869e:	2300      	movs	r3, #0
 80086a0:	677b      	str	r3, [r7, #116]	@ 0x74
 80086a2:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80086a6:	460b      	mov	r3, r1
 80086a8:	4313      	orrs	r3, r2
 80086aa:	d00b      	beq.n	80086c4 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 80086ac:	4b31      	ldr	r3, [pc, #196]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80086ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80086b2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80086b6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80086ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80086bc:	4a2d      	ldr	r2, [pc, #180]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80086be:	430b      	orrs	r3, r1
 80086c0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80086c4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80086c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086cc:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80086d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80086d2:	2300      	movs	r3, #0
 80086d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80086d6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80086da:	460b      	mov	r3, r1
 80086dc:	4313      	orrs	r3, r2
 80086de:	d04f      	beq.n	8008780 <HAL_RCCEx_PeriphCLKConfig+0x34c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80086e0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80086e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086e8:	2b80      	cmp	r3, #128	@ 0x80
 80086ea:	d02d      	beq.n	8008748 <HAL_RCCEx_PeriphCLKConfig+0x314>
 80086ec:	2b80      	cmp	r3, #128	@ 0x80
 80086ee:	d827      	bhi.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 80086f0:	2b60      	cmp	r3, #96	@ 0x60
 80086f2:	d02b      	beq.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x318>
 80086f4:	2b60      	cmp	r3, #96	@ 0x60
 80086f6:	d823      	bhi.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 80086f8:	2b40      	cmp	r3, #64	@ 0x40
 80086fa:	d006      	beq.n	800870a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 80086fc:	2b40      	cmp	r3, #64	@ 0x40
 80086fe:	d81f      	bhi.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8008700:	2b00      	cmp	r3, #0
 8008702:	d009      	beq.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 8008704:	2b20      	cmp	r3, #32
 8008706:	d011      	beq.n	800872c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 8008708:	e01a      	b.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800870a:	4b1a      	ldr	r3, [pc, #104]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800870c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800870e:	4a19      	ldr	r2, [pc, #100]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008710:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008714:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008716:	e01a      	b.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x31a>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008718:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800871c:	3308      	adds	r3, #8
 800871e:	4618      	mov	r0, r3
 8008720:	f000 fbaa 	bl	8008e78 <RCCEx_PLL2_Config>
 8008724:	4603      	mov	r3, r0
 8008726:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        /* SAI1 clock source config set later after clock selection check */
        break;
 800872a:	e010      	b.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x31a>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800872c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008730:	332c      	adds	r3, #44	@ 0x2c
 8008732:	4618      	mov	r0, r3
 8008734:	f000 fc38 	bl	8008fa8 <RCCEx_PLL3_Config>
 8008738:	4603      	mov	r3, r0
 800873a:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        /* SAI1 clock source config set later after clock selection check */
        break;
 800873e:	e006      	b.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x31a>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008740:	2301      	movs	r3, #1
 8008742:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008746:	e002      	b.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x31a>
        break;
 8008748:	bf00      	nop
 800874a:	e000      	b.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x31a>
        break;
 800874c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800874e:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008752:	2b00      	cmp	r3, #0
 8008754:	d110      	bne.n	8008778 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8008756:	4b07      	ldr	r3, [pc, #28]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008758:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800875c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8008760:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008764:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008768:	4a02      	ldr	r2, [pc, #8]	@ (8008774 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800876a:	430b      	orrs	r3, r1
 800876c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008770:	e006      	b.n	8008780 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8008772:	bf00      	nop
 8008774:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008778:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 800877c:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8008780:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008788:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800878c:	663b      	str	r3, [r7, #96]	@ 0x60
 800878e:	2300      	movs	r3, #0
 8008790:	667b      	str	r3, [r7, #100]	@ 0x64
 8008792:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008796:	460b      	mov	r3, r1
 8008798:	4313      	orrs	r3, r2
 800879a:	d046      	beq.n	800882a <HAL_RCCEx_PeriphCLKConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800879c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80087a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80087a4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80087a8:	d028      	beq.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 80087aa:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80087ae:	d821      	bhi.n	80087f4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80087b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80087b4:	d022      	beq.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 80087b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80087ba:	d81b      	bhi.n	80087f4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80087bc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80087c0:	d01c      	beq.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 80087c2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80087c6:	d815      	bhi.n	80087f4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80087c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087cc:	d008      	beq.n	80087e0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 80087ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087d2:	d80f      	bhi.n	80087f4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d011      	beq.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 80087d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087dc:	d00e      	beq.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 80087de:	e009      	b.n	80087f4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80087e0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80087e4:	3308      	adds	r3, #8
 80087e6:	4618      	mov	r0, r3
 80087e8:	f000 fb46 	bl	8008e78 <RCCEx_PLL2_Config>
 80087ec:	4603      	mov	r3, r0
 80087ee:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 80087f2:	e004      	b.n	80087fe <HAL_RCCEx_PeriphCLKConfig+0x3ca>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80087f4:	2301      	movs	r3, #1
 80087f6:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 80087fa:	e000      	b.n	80087fe <HAL_RCCEx_PeriphCLKConfig+0x3ca>
        break;
 80087fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80087fe:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008802:	2b00      	cmp	r3, #0
 8008804:	d10d      	bne.n	8008822 <HAL_RCCEx_PeriphCLKConfig+0x3ee>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8008806:	4bb6      	ldr	r3, [pc, #728]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008808:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800880c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008810:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008814:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008818:	4ab1      	ldr	r2, [pc, #708]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800881a:	430b      	orrs	r3, r1
 800881c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008820:	e003      	b.n	800882a <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008822:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008826:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800882a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800882e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008832:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008836:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008838:	2300      	movs	r3, #0
 800883a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800883c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008840:	460b      	mov	r3, r1
 8008842:	4313      	orrs	r3, r2
 8008844:	d03e      	beq.n	80088c4 <HAL_RCCEx_PeriphCLKConfig+0x490>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8008846:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800884a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800884e:	2b04      	cmp	r3, #4
 8008850:	d81d      	bhi.n	800888e <HAL_RCCEx_PeriphCLKConfig+0x45a>
 8008852:	a201      	add	r2, pc, #4	@ (adr r2, 8008858 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8008854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008858:	08008897 	.word	0x08008897
 800885c:	0800886d 	.word	0x0800886d
 8008860:	0800887b 	.word	0x0800887b
 8008864:	08008897 	.word	0x08008897
 8008868:	08008897 	.word	0x08008897
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800886c:	4b9c      	ldr	r3, [pc, #624]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800886e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008870:	4a9b      	ldr	r2, [pc, #620]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008872:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008876:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008878:	e00e      	b.n	8008898 <HAL_RCCEx_PeriphCLKConfig+0x464>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800887a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800887e:	332c      	adds	r3, #44	@ 0x2c
 8008880:	4618      	mov	r0, r3
 8008882:	f000 fb91 	bl	8008fa8 <RCCEx_PLL3_Config>
 8008886:	4603      	mov	r3, r0
 8008888:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 800888c:	e004      	b.n	8008898 <HAL_RCCEx_PeriphCLKConfig+0x464>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800888e:	2301      	movs	r3, #1
 8008890:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008894:	e000      	b.n	8008898 <HAL_RCCEx_PeriphCLKConfig+0x464>
        break;
 8008896:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008898:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 800889c:	2b00      	cmp	r3, #0
 800889e:	d10d      	bne.n	80088bc <HAL_RCCEx_PeriphCLKConfig+0x488>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 80088a0:	4b8f      	ldr	r3, [pc, #572]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80088a2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80088a6:	f023 0107 	bic.w	r1, r3, #7
 80088aa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80088ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80088b2:	4a8b      	ldr	r2, [pc, #556]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80088b4:	430b      	orrs	r3, r1
 80088b6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80088ba:	e003      	b.n	80088c4 <HAL_RCCEx_PeriphCLKConfig+0x490>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088bc:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 80088c0:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80088c4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80088c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088cc:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80088d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80088d2:	2300      	movs	r3, #0
 80088d4:	657b      	str	r3, [r7, #84]	@ 0x54
 80088d6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80088da:	460b      	mov	r3, r1
 80088dc:	4313      	orrs	r3, r2
 80088de:	d04a      	beq.n	8008976 <HAL_RCCEx_PeriphCLKConfig+0x542>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 80088e0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80088e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088e8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80088ec:	d028      	beq.n	8008940 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80088ee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80088f2:	d821      	bhi.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80088f4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80088f8:	d024      	beq.n	8008944 <HAL_RCCEx_PeriphCLKConfig+0x510>
 80088fa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80088fe:	d81b      	bhi.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8008900:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008904:	d00e      	beq.n	8008924 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8008906:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800890a:	d815      	bhi.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800890c:	2b00      	cmp	r3, #0
 800890e:	d01b      	beq.n	8008948 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8008910:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008914:	d110      	bne.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008916:	4b72      	ldr	r3, [pc, #456]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800891a:	4a71      	ldr	r2, [pc, #452]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800891c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008920:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008922:	e012      	b.n	800894a <HAL_RCCEx_PeriphCLKConfig+0x516>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008924:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008928:	332c      	adds	r3, #44	@ 0x2c
 800892a:	4618      	mov	r0, r3
 800892c:	f000 fb3c 	bl	8008fa8 <RCCEx_PLL3_Config>
 8008930:	4603      	mov	r3, r0
 8008932:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008936:	e008      	b.n	800894a <HAL_RCCEx_PeriphCLKConfig+0x516>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8008938:	2301      	movs	r3, #1
 800893a:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 800893e:	e004      	b.n	800894a <HAL_RCCEx_PeriphCLKConfig+0x516>
        break;
 8008940:	bf00      	nop
 8008942:	e002      	b.n	800894a <HAL_RCCEx_PeriphCLKConfig+0x516>
        break;
 8008944:	bf00      	nop
 8008946:	e000      	b.n	800894a <HAL_RCCEx_PeriphCLKConfig+0x516>
        break;
 8008948:	bf00      	nop
    }
    if (ret == HAL_OK)
 800894a:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 800894e:	2b00      	cmp	r3, #0
 8008950:	d10d      	bne.n	800896e <HAL_RCCEx_PeriphCLKConfig+0x53a>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8008952:	4b63      	ldr	r3, [pc, #396]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008954:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008958:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800895c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008960:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008964:	4a5e      	ldr	r2, [pc, #376]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008966:	430b      	orrs	r3, r1
 8008968:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800896c:	e003      	b.n	8008976 <HAL_RCCEx_PeriphCLKConfig+0x542>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800896e:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008972:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008976:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800897a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800897e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008982:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008984:	2300      	movs	r3, #0
 8008986:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008988:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800898c:	460b      	mov	r3, r1
 800898e:	4313      	orrs	r3, r2
 8008990:	f000 80ba 	beq.w	8008b08 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008994:	2300      	movs	r3, #0
 8008996:	f887 30c9 	strb.w	r3, [r7, #201]	@ 0xc9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800899a:	4b51      	ldr	r3, [pc, #324]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 800899c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80089a0:	f003 0304 	and.w	r3, r3, #4
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d113      	bne.n	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80089a8:	4b4d      	ldr	r3, [pc, #308]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80089aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80089ae:	4a4c      	ldr	r2, [pc, #304]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80089b0:	f043 0304 	orr.w	r3, r3, #4
 80089b4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80089b8:	4b49      	ldr	r3, [pc, #292]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80089ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80089be:	f003 0304 	and.w	r3, r3, #4
 80089c2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80089c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
      pwrclkchanged = SET;
 80089ca:	2301      	movs	r3, #1
 80089cc:	f887 30c9 	strb.w	r3, [r7, #201]	@ 0xc9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80089d0:	4b44      	ldr	r3, [pc, #272]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80089d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089d4:	4a43      	ldr	r2, [pc, #268]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80089d6:	f043 0301 	orr.w	r3, r3, #1
 80089da:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80089dc:	f7fb fc9a 	bl	8004314 <HAL_GetTick>
 80089e0:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80089e4:	e00b      	b.n	80089fe <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80089e6:	f7fb fc95 	bl	8004314 <HAL_GetTick>
 80089ea:	4602      	mov	r2, r0
 80089ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80089f0:	1ad3      	subs	r3, r2, r3
 80089f2:	2b02      	cmp	r3, #2
 80089f4:	d903      	bls.n	80089fe <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      {
        ret = HAL_TIMEOUT;
 80089f6:	2303      	movs	r3, #3
 80089f8:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 80089fc:	e005      	b.n	8008a0a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80089fe:	4b39      	ldr	r3, [pc, #228]	@ (8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8008a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a02:	f003 0301 	and.w	r3, r3, #1
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d0ed      	beq.n	80089e6 <HAL_RCCEx_PeriphCLKConfig+0x5b2>
      }
    }

    if (ret == HAL_OK)
 8008a0a:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d16a      	bne.n	8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x6b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008a12:	4b33      	ldr	r3, [pc, #204]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008a1c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8008a20:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d023      	beq.n	8008a70 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 8008a28:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008a2c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8008a30:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d01b      	beq.n	8008a70 <HAL_RCCEx_PeriphCLKConfig+0x63c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008a38:	4b29      	ldr	r3, [pc, #164]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a42:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008a46:	4b26      	ldr	r3, [pc, #152]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a4c:	4a24      	ldr	r2, [pc, #144]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008a56:	4b22      	ldr	r3, [pc, #136]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a5c:	4a20      	ldr	r2, [pc, #128]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a62:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008a66:	4a1e      	ldr	r2, [pc, #120]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008a68:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008a6c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008a70:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008a74:	f003 0301 	and.w	r3, r3, #1
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d019      	beq.n	8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x67c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a7c:	f7fb fc4a 	bl	8004314 <HAL_GetTick>
 8008a80:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008a84:	e00d      	b.n	8008aa2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a86:	f7fb fc45 	bl	8004314 <HAL_GetTick>
 8008a8a:	4602      	mov	r2, r0
 8008a8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008a90:	1ad2      	subs	r2, r2, r3
 8008a92:	f241 3388 	movw	r3, #5000	@ 0x1388
 8008a96:	429a      	cmp	r2, r3
 8008a98:	d903      	bls.n	8008aa2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 8008a9a:	2303      	movs	r3, #3
 8008a9c:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
            break;
 8008aa0:	e006      	b.n	8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x67c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008aa4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008aa8:	f003 0302 	and.w	r3, r3, #2
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d0ea      	beq.n	8008a86 <HAL_RCCEx_PeriphCLKConfig+0x652>
          }
        }
      }

      if (ret == HAL_OK)
 8008ab0:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d10d      	bne.n	8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8008ab8:	4b09      	ldr	r3, [pc, #36]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008aba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008abe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008ac2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008ac6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008aca:	4a05      	ldr	r2, [pc, #20]	@ (8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8008acc:	430b      	orrs	r3, r1
 8008ace:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008ad2:	e00d      	b.n	8008af0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008ad4:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008ad8:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
 8008adc:	e008      	b.n	8008af0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 8008ade:	bf00      	nop
 8008ae0:	46020c00 	.word	0x46020c00
 8008ae4:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ae8:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008aec:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008af0:	f897 30c9 	ldrb.w	r3, [r7, #201]	@ 0xc9
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d107      	bne.n	8008b08 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008af8:	4bc0      	ldr	r3, [pc, #768]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008afa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008afe:	4abf      	ldr	r2, [pc, #764]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008b00:	f023 0304 	bic.w	r3, r3, #4
 8008b04:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8008b08:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b10:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008b14:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b16:	2300      	movs	r3, #0
 8008b18:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b1a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008b1e:	460b      	mov	r3, r1
 8008b20:	4313      	orrs	r3, r2
 8008b22:	d042      	beq.n	8008baa <HAL_RCCEx_PeriphCLKConfig+0x776>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8008b24:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008b28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008b2c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008b30:	d022      	beq.n	8008b78 <HAL_RCCEx_PeriphCLKConfig+0x744>
 8008b32:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008b36:	d81b      	bhi.n	8008b70 <HAL_RCCEx_PeriphCLKConfig+0x73c>
 8008b38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b3c:	d011      	beq.n	8008b62 <HAL_RCCEx_PeriphCLKConfig+0x72e>
 8008b3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b42:	d815      	bhi.n	8008b70 <HAL_RCCEx_PeriphCLKConfig+0x73c>
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d019      	beq.n	8008b7c <HAL_RCCEx_PeriphCLKConfig+0x748>
 8008b48:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008b4c:	d110      	bne.n	8008b70 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008b4e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008b52:	3308      	adds	r3, #8
 8008b54:	4618      	mov	r0, r3
 8008b56:	f000 f98f 	bl	8008e78 <RCCEx_PLL2_Config>
 8008b5a:	4603      	mov	r3, r0
 8008b5c:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008b60:	e00d      	b.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0x74a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008b62:	4ba6      	ldr	r3, [pc, #664]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b66:	4aa5      	ldr	r2, [pc, #660]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008b68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008b6c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008b6e:	e006      	b.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0x74a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8008b70:	2301      	movs	r3, #1
 8008b72:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008b76:	e002      	b.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0x74a>
        break;
 8008b78:	bf00      	nop
 8008b7a:	e000      	b.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0x74a>
        break;
 8008b7c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008b7e:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d10d      	bne.n	8008ba2 <HAL_RCCEx_PeriphCLKConfig+0x76e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8008b86:	4b9d      	ldr	r3, [pc, #628]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008b88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008b8c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8008b90:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008b94:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008b98:	4a98      	ldr	r2, [pc, #608]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008b9a:	430b      	orrs	r3, r1
 8008b9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008ba0:	e003      	b.n	8008baa <HAL_RCCEx_PeriphCLKConfig+0x776>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ba2:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008ba6:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008baa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bb2:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008bb6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008bb8:	2300      	movs	r3, #0
 8008bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008bbc:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008bc0:	460b      	mov	r3, r1
 8008bc2:	4313      	orrs	r3, r2
 8008bc4:	d02d      	beq.n	8008c22 <HAL_RCCEx_PeriphCLKConfig+0x7ee>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8008bc6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008bd2:	d00b      	beq.n	8008bec <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 8008bd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008bd8:	d804      	bhi.n	8008be4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d008      	beq.n	8008bf0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8008bde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008be2:	d007      	beq.n	8008bf4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8008be4:	2301      	movs	r3, #1
 8008be6:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008bea:	e004      	b.n	8008bf6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        break;
 8008bec:	bf00      	nop
 8008bee:	e002      	b.n	8008bf6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        break;
 8008bf0:	bf00      	nop
 8008bf2:	e000      	b.n	8008bf6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        break;
 8008bf4:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008bf6:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d10d      	bne.n	8008c1a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8008bfe:	4b7f      	ldr	r3, [pc, #508]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c00:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008c04:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008c08:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c10:	4a7a      	ldr	r2, [pc, #488]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c12:	430b      	orrs	r3, r1
 8008c14:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008c18:	e003      	b.n	8008c22 <HAL_RCCEx_PeriphCLKConfig+0x7ee>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c1a:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008c1e:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8008c22:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c2a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008c2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008c30:	2300      	movs	r3, #0
 8008c32:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c34:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008c38:	460b      	mov	r3, r1
 8008c3a:	4313      	orrs	r3, r2
 8008c3c:	d019      	beq.n	8008c72 <HAL_RCCEx_PeriphCLKConfig+0x83e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8008c3e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008c42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008c46:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008c4a:	d105      	bne.n	8008c58 <HAL_RCCEx_PeriphCLKConfig+0x824>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008c4c:	4b6b      	ldr	r3, [pc, #428]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c50:	4a6a      	ldr	r2, [pc, #424]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c56:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8008c58:	4b68      	ldr	r3, [pc, #416]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c5a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008c5e:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8008c62:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008c66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008c6a:	4a64      	ldr	r2, [pc, #400]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c6c:	430b      	orrs	r3, r1
 8008c6e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8008c72:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c7a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008c7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008c80:	2300      	movs	r3, #0
 8008c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008c84:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008c88:	460b      	mov	r3, r1
 8008c8a:	4313      	orrs	r3, r2
 8008c8c:	d00c      	beq.n	8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x874>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8008c8e:	4b5b      	ldr	r3, [pc, #364]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008c90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008c94:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008c98:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008c9c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008ca0:	4956      	ldr	r1, [pc, #344]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8008ca8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cb0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008cb4:	623b      	str	r3, [r7, #32]
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8008cba:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008cbe:	460b      	mov	r3, r1
 8008cc0:	4313      	orrs	r3, r2
 8008cc2:	d00c      	beq.n	8008cde <HAL_RCCEx_PeriphCLKConfig+0x8aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8008cc4:	4b4d      	ldr	r3, [pc, #308]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008cc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008cca:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008cce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008cd2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008cd6:	4949      	ldr	r1, [pc, #292]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008cd8:	4313      	orrs	r3, r2
 8008cda:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8008cde:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ce6:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008cea:	61bb      	str	r3, [r7, #24]
 8008cec:	2300      	movs	r3, #0
 8008cee:	61fb      	str	r3, [r7, #28]
 8008cf0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008cf4:	460b      	mov	r3, r1
 8008cf6:	4313      	orrs	r3, r2
 8008cf8:	d00c      	beq.n	8008d14 <HAL_RCCEx_PeriphCLKConfig+0x8e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8008cfa:	4b40      	ldr	r3, [pc, #256]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008cfc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008d00:	f023 0218 	bic.w	r2, r3, #24
 8008d04:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d08:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008d0c:	493b      	ldr	r1, [pc, #236]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8008d14:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d1c:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8008d20:	613b      	str	r3, [r7, #16]
 8008d22:	2300      	movs	r3, #0
 8008d24:	617b      	str	r3, [r7, #20]
 8008d26:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008d2a:	460b      	mov	r3, r1
 8008d2c:	4313      	orrs	r3, r2
 8008d2e:	d032      	beq.n	8008d96 <HAL_RCCEx_PeriphCLKConfig+0x962>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8008d30:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d34:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008d38:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008d3c:	d105      	bne.n	8008d4a <HAL_RCCEx_PeriphCLKConfig+0x916>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d3e:	4b2f      	ldr	r3, [pc, #188]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d42:	4a2e      	ldr	r2, [pc, #184]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008d44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d48:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8008d4a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d4e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008d52:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008d56:	d108      	bne.n	8008d6a <HAL_RCCEx_PeriphCLKConfig+0x936>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008d58:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d5c:	3308      	adds	r3, #8
 8008d5e:	4618      	mov	r0, r3
 8008d60:	f000 f88a 	bl	8008e78 <RCCEx_PLL2_Config>
 8008d64:	4603      	mov	r3, r0
 8008d66:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
    }
    if (ret == HAL_OK)
 8008d6a:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d10d      	bne.n	8008d8e <HAL_RCCEx_PeriphCLKConfig+0x95a>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8008d72:	4b22      	ldr	r3, [pc, #136]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008d74:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008d78:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008d7c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d80:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008d84:	491d      	ldr	r1, [pc, #116]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008d86:	4313      	orrs	r3, r2
 8008d88:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008d8c:	e003      	b.n	8008d96 <HAL_RCCEx_PeriphCLKConfig+0x962>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d8e:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008d92:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8008d96:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d9e:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8008da2:	60bb      	str	r3, [r7, #8]
 8008da4:	2300      	movs	r3, #0
 8008da6:	60fb      	str	r3, [r7, #12]
 8008da8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008dac:	460b      	mov	r3, r1
 8008dae:	4313      	orrs	r3, r2
 8008db0:	d03d      	beq.n	8008e2e <HAL_RCCEx_PeriphCLKConfig+0x9fa>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8008db2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008db6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008dba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008dbe:	d00e      	beq.n	8008dde <HAL_RCCEx_PeriphCLKConfig+0x9aa>
 8008dc0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008dc4:	d815      	bhi.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d01a      	beq.n	8008e00 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8008dca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008dce:	d110      	bne.n	8008df2 <HAL_RCCEx_PeriphCLKConfig+0x9be>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008dd0:	4b0a      	ldr	r3, [pc, #40]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dd4:	4a09      	ldr	r2, [pc, #36]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8008dd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008dda:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8008ddc:	e011      	b.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0x9ce>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008dde:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008de2:	3308      	adds	r3, #8
 8008de4:	4618      	mov	r0, r3
 8008de6:	f000 f847 	bl	8008e78 <RCCEx_PLL2_Config>
 8008dea:	4603      	mov	r3, r0
 8008dec:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8008df0:	e007      	b.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0x9ce>
      default:
        ret = HAL_ERROR;
 8008df2:	2301      	movs	r3, #1
 8008df4:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8008df8:	e003      	b.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0x9ce>
 8008dfa:	bf00      	nop
 8008dfc:	46020c00 	.word	0x46020c00
        break;
 8008e00:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008e02:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d10d      	bne.n	8008e26 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8008e0a:	4b1a      	ldr	r3, [pc, #104]	@ (8008e74 <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8008e0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008e10:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008e14:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008e18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e1c:	4915      	ldr	r1, [pc, #84]	@ (8008e74 <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8008e1e:	4313      	orrs	r3, r2
 8008e20:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008e24:	e003      	b.n	8008e2e <HAL_RCCEx_PeriphCLKConfig+0x9fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e26:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8008e2a:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8008e2e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e36:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008e3a:	603b      	str	r3, [r7, #0]
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	607b      	str	r3, [r7, #4]
 8008e40:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008e44:	460b      	mov	r3, r1
 8008e46:	4313      	orrs	r3, r2
 8008e48:	d00c      	beq.n	8008e64 <HAL_RCCEx_PeriphCLKConfig+0xa30>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8008e4a:	4b0a      	ldr	r3, [pc, #40]	@ (8008e74 <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8008e4c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008e50:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8008e54:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008e58:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008e5c:	4905      	ldr	r1, [pc, #20]	@ (8008e74 <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8008e5e:	4313      	orrs	r3, r2
 8008e60:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8008e64:	f897 30ca 	ldrb.w	r3, [r7, #202]	@ 0xca
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	37d0      	adds	r7, #208	@ 0xd0
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008e72:	bf00      	nop
 8008e74:	46020c00 	.word	0x46020c00

08008e78 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b084      	sub	sp, #16
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8008e80:	4b47      	ldr	r3, [pc, #284]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	4a46      	ldr	r2, [pc, #280]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008e86:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008e8a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008e8c:	f7fb fa42 	bl	8004314 <HAL_GetTick>
 8008e90:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008e92:	e008      	b.n	8008ea6 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008e94:	f7fb fa3e 	bl	8004314 <HAL_GetTick>
 8008e98:	4602      	mov	r2, r0
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	1ad3      	subs	r3, r2, r3
 8008e9e:	2b02      	cmp	r3, #2
 8008ea0:	d901      	bls.n	8008ea6 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008ea2:	2303      	movs	r3, #3
 8008ea4:	e077      	b.n	8008f96 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008ea6:	4b3e      	ldr	r3, [pc, #248]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d1f0      	bne.n	8008e94 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8008eb2:	4b3b      	ldr	r3, [pc, #236]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eb6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008eba:	f023 0303 	bic.w	r3, r3, #3
 8008ebe:	687a      	ldr	r2, [r7, #4]
 8008ec0:	6811      	ldr	r1, [r2, #0]
 8008ec2:	687a      	ldr	r2, [r7, #4]
 8008ec4:	6852      	ldr	r2, [r2, #4]
 8008ec6:	3a01      	subs	r2, #1
 8008ec8:	0212      	lsls	r2, r2, #8
 8008eca:	430a      	orrs	r2, r1
 8008ecc:	4934      	ldr	r1, [pc, #208]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008ece:	4313      	orrs	r3, r2
 8008ed0:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8008ed2:	4b33      	ldr	r3, [pc, #204]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008ed4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008ed6:	4b33      	ldr	r3, [pc, #204]	@ (8008fa4 <RCCEx_PLL2_Config+0x12c>)
 8008ed8:	4013      	ands	r3, r2
 8008eda:	687a      	ldr	r2, [r7, #4]
 8008edc:	6892      	ldr	r2, [r2, #8]
 8008ede:	3a01      	subs	r2, #1
 8008ee0:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008ee4:	687a      	ldr	r2, [r7, #4]
 8008ee6:	68d2      	ldr	r2, [r2, #12]
 8008ee8:	3a01      	subs	r2, #1
 8008eea:	0252      	lsls	r2, r2, #9
 8008eec:	b292      	uxth	r2, r2
 8008eee:	4311      	orrs	r1, r2
 8008ef0:	687a      	ldr	r2, [r7, #4]
 8008ef2:	6912      	ldr	r2, [r2, #16]
 8008ef4:	3a01      	subs	r2, #1
 8008ef6:	0412      	lsls	r2, r2, #16
 8008ef8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008efc:	4311      	orrs	r1, r2
 8008efe:	687a      	ldr	r2, [r7, #4]
 8008f00:	6952      	ldr	r2, [r2, #20]
 8008f02:	3a01      	subs	r2, #1
 8008f04:	0612      	lsls	r2, r2, #24
 8008f06:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008f0a:	430a      	orrs	r2, r1
 8008f0c:	4924      	ldr	r1, [pc, #144]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008f0e:	4313      	orrs	r3, r2
 8008f10:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8008f12:	4b23      	ldr	r3, [pc, #140]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f16:	f023 020c 	bic.w	r2, r3, #12
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	699b      	ldr	r3, [r3, #24]
 8008f1e:	4920      	ldr	r1, [pc, #128]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008f20:	4313      	orrs	r3, r2
 8008f22:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8008f24:	4b1e      	ldr	r3, [pc, #120]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008f26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6a1b      	ldr	r3, [r3, #32]
 8008f2c:	491c      	ldr	r1, [pc, #112]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008f2e:	4313      	orrs	r3, r2
 8008f30:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8008f32:	4b1b      	ldr	r3, [pc, #108]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f36:	4a1a      	ldr	r2, [pc, #104]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008f38:	f023 0310 	bic.w	r3, r3, #16
 8008f3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008f3e:	4b18      	ldr	r3, [pc, #96]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008f46:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008f4a:	687a      	ldr	r2, [r7, #4]
 8008f4c:	69d2      	ldr	r2, [r2, #28]
 8008f4e:	00d2      	lsls	r2, r2, #3
 8008f50:	4913      	ldr	r1, [pc, #76]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008f52:	4313      	orrs	r3, r2
 8008f54:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8008f56:	4b12      	ldr	r3, [pc, #72]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f5a:	4a11      	ldr	r2, [pc, #68]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008f5c:	f043 0310 	orr.w	r3, r3, #16
 8008f60:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8008f62:	4b0f      	ldr	r3, [pc, #60]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	4a0e      	ldr	r2, [pc, #56]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008f68:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008f6c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008f6e:	f7fb f9d1 	bl	8004314 <HAL_GetTick>
 8008f72:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008f74:	e008      	b.n	8008f88 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008f76:	f7fb f9cd 	bl	8004314 <HAL_GetTick>
 8008f7a:	4602      	mov	r2, r0
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	1ad3      	subs	r3, r2, r3
 8008f80:	2b02      	cmp	r3, #2
 8008f82:	d901      	bls.n	8008f88 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008f84:	2303      	movs	r3, #3
 8008f86:	e006      	b.n	8008f96 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008f88:	4b05      	ldr	r3, [pc, #20]	@ (8008fa0 <RCCEx_PLL2_Config+0x128>)
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d0f0      	beq.n	8008f76 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8008f94:	2300      	movs	r3, #0

}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3710      	adds	r7, #16
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bd80      	pop	{r7, pc}
 8008f9e:	bf00      	nop
 8008fa0:	46020c00 	.word	0x46020c00
 8008fa4:	80800000 	.word	0x80800000

08008fa8 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b084      	sub	sp, #16
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8008fb0:	4b47      	ldr	r3, [pc, #284]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	4a46      	ldr	r2, [pc, #280]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 8008fb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008fba:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008fbc:	f7fb f9aa 	bl	8004314 <HAL_GetTick>
 8008fc0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008fc2:	e008      	b.n	8008fd6 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008fc4:	f7fb f9a6 	bl	8004314 <HAL_GetTick>
 8008fc8:	4602      	mov	r2, r0
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	1ad3      	subs	r3, r2, r3
 8008fce:	2b02      	cmp	r3, #2
 8008fd0:	d901      	bls.n	8008fd6 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008fd2:	2303      	movs	r3, #3
 8008fd4:	e077      	b.n	80090c6 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008fd6:	4b3e      	ldr	r3, [pc, #248]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d1f0      	bne.n	8008fc4 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8008fe2:	4b3b      	ldr	r3, [pc, #236]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 8008fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fe6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008fea:	f023 0303 	bic.w	r3, r3, #3
 8008fee:	687a      	ldr	r2, [r7, #4]
 8008ff0:	6811      	ldr	r1, [r2, #0]
 8008ff2:	687a      	ldr	r2, [r7, #4]
 8008ff4:	6852      	ldr	r2, [r2, #4]
 8008ff6:	3a01      	subs	r2, #1
 8008ff8:	0212      	lsls	r2, r2, #8
 8008ffa:	430a      	orrs	r2, r1
 8008ffc:	4934      	ldr	r1, [pc, #208]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 8008ffe:	4313      	orrs	r3, r2
 8009000:	630b      	str	r3, [r1, #48]	@ 0x30
 8009002:	4b33      	ldr	r3, [pc, #204]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 8009004:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009006:	4b33      	ldr	r3, [pc, #204]	@ (80090d4 <RCCEx_PLL3_Config+0x12c>)
 8009008:	4013      	ands	r3, r2
 800900a:	687a      	ldr	r2, [r7, #4]
 800900c:	6892      	ldr	r2, [r2, #8]
 800900e:	3a01      	subs	r2, #1
 8009010:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8009014:	687a      	ldr	r2, [r7, #4]
 8009016:	68d2      	ldr	r2, [r2, #12]
 8009018:	3a01      	subs	r2, #1
 800901a:	0252      	lsls	r2, r2, #9
 800901c:	b292      	uxth	r2, r2
 800901e:	4311      	orrs	r1, r2
 8009020:	687a      	ldr	r2, [r7, #4]
 8009022:	6912      	ldr	r2, [r2, #16]
 8009024:	3a01      	subs	r2, #1
 8009026:	0412      	lsls	r2, r2, #16
 8009028:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800902c:	4311      	orrs	r1, r2
 800902e:	687a      	ldr	r2, [r7, #4]
 8009030:	6952      	ldr	r2, [r2, #20]
 8009032:	3a01      	subs	r2, #1
 8009034:	0612      	lsls	r2, r2, #24
 8009036:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800903a:	430a      	orrs	r2, r1
 800903c:	4924      	ldr	r1, [pc, #144]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 800903e:	4313      	orrs	r3, r2
 8009040:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8009042:	4b23      	ldr	r3, [pc, #140]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 8009044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009046:	f023 020c 	bic.w	r2, r3, #12
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	699b      	ldr	r3, [r3, #24]
 800904e:	4920      	ldr	r1, [pc, #128]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 8009050:	4313      	orrs	r3, r2
 8009052:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8009054:	4b1e      	ldr	r3, [pc, #120]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 8009056:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	6a1b      	ldr	r3, [r3, #32]
 800905c:	491c      	ldr	r1, [pc, #112]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 800905e:	4313      	orrs	r3, r2
 8009060:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8009062:	4b1b      	ldr	r3, [pc, #108]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 8009064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009066:	4a1a      	ldr	r2, [pc, #104]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 8009068:	f023 0310 	bic.w	r3, r3, #16
 800906c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800906e:	4b18      	ldr	r3, [pc, #96]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 8009070:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009072:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009076:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800907a:	687a      	ldr	r2, [r7, #4]
 800907c:	69d2      	ldr	r2, [r2, #28]
 800907e:	00d2      	lsls	r2, r2, #3
 8009080:	4913      	ldr	r1, [pc, #76]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 8009082:	4313      	orrs	r3, r2
 8009084:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8009086:	4b12      	ldr	r3, [pc, #72]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 8009088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800908a:	4a11      	ldr	r2, [pc, #68]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 800908c:	f043 0310 	orr.w	r3, r3, #16
 8009090:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8009092:	4b0f      	ldr	r3, [pc, #60]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	4a0e      	ldr	r2, [pc, #56]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 8009098:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800909c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800909e:	f7fb f939 	bl	8004314 <HAL_GetTick>
 80090a2:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80090a4:	e008      	b.n	80090b8 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80090a6:	f7fb f935 	bl	8004314 <HAL_GetTick>
 80090aa:	4602      	mov	r2, r0
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	1ad3      	subs	r3, r2, r3
 80090b0:	2b02      	cmp	r3, #2
 80090b2:	d901      	bls.n	80090b8 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 80090b4:	2303      	movs	r3, #3
 80090b6:	e006      	b.n	80090c6 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80090b8:	4b05      	ldr	r3, [pc, #20]	@ (80090d0 <RCCEx_PLL3_Config+0x128>)
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d0f0      	beq.n	80090a6 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 80090c4:	2300      	movs	r3, #0
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	3710      	adds	r7, #16
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd80      	pop	{r7, pc}
 80090ce:	bf00      	nop
 80090d0:	46020c00 	.word	0x46020c00
 80090d4:	80800000 	.word	0x80800000

080090d8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b084      	sub	sp, #16
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d101      	bne.n	80090ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80090e6:	2301      	movs	r3, #1
 80090e8:	e0fb      	b.n	80092e2 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	4a7f      	ldr	r2, [pc, #508]	@ (80092ec <HAL_SPI_Init+0x214>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d004      	beq.n	80090fe <HAL_SPI_Init+0x26>
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4a7d      	ldr	r2, [pc, #500]	@ (80092f0 <HAL_SPI_Init+0x218>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	e000      	b.n	8009100 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 80090fe:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2200      	movs	r2, #0
 8009104:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	4a78      	ldr	r2, [pc, #480]	@ (80092ec <HAL_SPI_Init+0x214>)
 800910c:	4293      	cmp	r3, r2
 800910e:	d004      	beq.n	800911a <HAL_SPI_Init+0x42>
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	4a76      	ldr	r2, [pc, #472]	@ (80092f0 <HAL_SPI_Init+0x218>)
 8009116:	4293      	cmp	r3, r2
 8009118:	d105      	bne.n	8009126 <HAL_SPI_Init+0x4e>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	68db      	ldr	r3, [r3, #12]
 800911e:	2b0f      	cmp	r3, #15
 8009120:	d901      	bls.n	8009126 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8009122:	2301      	movs	r3, #1
 8009124:	e0dd      	b.n	80092e2 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f000 fd6c 	bl	8009c04 <SPI_GetPacketSize>
 800912c:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	4a6e      	ldr	r2, [pc, #440]	@ (80092ec <HAL_SPI_Init+0x214>)
 8009134:	4293      	cmp	r3, r2
 8009136:	d004      	beq.n	8009142 <HAL_SPI_Init+0x6a>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	4a6c      	ldr	r2, [pc, #432]	@ (80092f0 <HAL_SPI_Init+0x218>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d102      	bne.n	8009148 <HAL_SPI_Init+0x70>
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	2b08      	cmp	r3, #8
 8009146:	d816      	bhi.n	8009176 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800914c:	4a69      	ldr	r2, [pc, #420]	@ (80092f4 <HAL_SPI_Init+0x21c>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d00e      	beq.n	8009170 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4a68      	ldr	r2, [pc, #416]	@ (80092f8 <HAL_SPI_Init+0x220>)
 8009158:	4293      	cmp	r3, r2
 800915a:	d009      	beq.n	8009170 <HAL_SPI_Init+0x98>
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	4a66      	ldr	r2, [pc, #408]	@ (80092fc <HAL_SPI_Init+0x224>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d004      	beq.n	8009170 <HAL_SPI_Init+0x98>
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	4a65      	ldr	r2, [pc, #404]	@ (8009300 <HAL_SPI_Init+0x228>)
 800916c:	4293      	cmp	r3, r2
 800916e:	d104      	bne.n	800917a <HAL_SPI_Init+0xa2>
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	2b10      	cmp	r3, #16
 8009174:	d901      	bls.n	800917a <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 8009176:	2301      	movs	r3, #1
 8009178:	e0b3      	b.n	80092e2 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009180:	b2db      	uxtb	r3, r3
 8009182:	2b00      	cmp	r3, #0
 8009184:	d106      	bne.n	8009194 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2200      	movs	r2, #0
 800918a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	f7f8 fec8 	bl	8001f24 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2202      	movs	r2, #2
 8009198:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	681a      	ldr	r2, [r3, #0]
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f022 0201 	bic.w	r2, r2, #1
 80091aa:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	689b      	ldr	r3, [r3, #8]
 80091b2:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80091b6:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	699b      	ldr	r3, [r3, #24]
 80091bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80091c0:	d119      	bne.n	80091f6 <HAL_SPI_Init+0x11e>
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	685b      	ldr	r3, [r3, #4]
 80091c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80091ca:	d103      	bne.n	80091d4 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d008      	beq.n	80091e6 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d10c      	bne.n	80091f6 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80091e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80091e4:	d107      	bne.n	80091f6 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	681a      	ldr	r2, [r3, #0]
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80091f4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	685b      	ldr	r3, [r3, #4]
 80091fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d00f      	beq.n	8009222 <HAL_SPI_Init+0x14a>
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	68db      	ldr	r3, [r3, #12]
 8009206:	2b06      	cmp	r3, #6
 8009208:	d90b      	bls.n	8009222 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	430a      	orrs	r2, r1
 800921e:	601a      	str	r2, [r3, #0]
 8009220:	e007      	b.n	8009232 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	681a      	ldr	r2, [r3, #0]
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009230:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	69da      	ldr	r2, [r3, #28]
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800923a:	431a      	orrs	r2, r3
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	431a      	orrs	r2, r3
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009244:	ea42 0103 	orr.w	r1, r2, r3
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	68da      	ldr	r2, [r3, #12]
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	430a      	orrs	r2, r1
 8009252:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800925c:	431a      	orrs	r2, r3
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009262:	431a      	orrs	r2, r3
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	699b      	ldr	r3, [r3, #24]
 8009268:	431a      	orrs	r2, r3
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	691b      	ldr	r3, [r3, #16]
 800926e:	431a      	orrs	r2, r3
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	695b      	ldr	r3, [r3, #20]
 8009274:	431a      	orrs	r2, r3
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	6a1b      	ldr	r3, [r3, #32]
 800927a:	431a      	orrs	r2, r3
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	685b      	ldr	r3, [r3, #4]
 8009280:	431a      	orrs	r2, r3
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009286:	431a      	orrs	r2, r3
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	689b      	ldr	r3, [r3, #8]
 800928c:	431a      	orrs	r2, r3
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009292:	431a      	orrs	r2, r3
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009298:	431a      	orrs	r2, r3
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800929e:	ea42 0103 	orr.w	r1, r2, r3
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	430a      	orrs	r2, r1
 80092ac:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	685b      	ldr	r3, [r3, #4]
 80092b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d00a      	beq.n	80092d0 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	68db      	ldr	r3, [r3, #12]
 80092c0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	430a      	orrs	r2, r1
 80092ce:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2200      	movs	r2, #0
 80092d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2201      	movs	r2, #1
 80092dc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 80092e0:	2300      	movs	r3, #0
}
 80092e2:	4618      	mov	r0, r3
 80092e4:	3710      	adds	r7, #16
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bd80      	pop	{r7, pc}
 80092ea:	bf00      	nop
 80092ec:	46002000 	.word	0x46002000
 80092f0:	56002000 	.word	0x56002000
 80092f4:	40013000 	.word	0x40013000
 80092f8:	50013000 	.word	0x50013000
 80092fc:	40003800 	.word	0x40003800
 8009300:	50003800 	.word	0x50003800

08009304 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b088      	sub	sp, #32
 8009308:	af02      	add	r7, sp, #8
 800930a:	60f8      	str	r0, [r7, #12]
 800930c:	60b9      	str	r1, [r7, #8]
 800930e:	603b      	str	r3, [r7, #0]
 8009310:	4613      	mov	r3, r2
 8009312:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	3320      	adds	r3, #32
 800931a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800931c:	f7fa fffa 	bl	8004314 <HAL_GetTick>
 8009320:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009328:	b2db      	uxtb	r3, r3
 800932a:	2b01      	cmp	r3, #1
 800932c:	d001      	beq.n	8009332 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800932e:	2302      	movs	r3, #2
 8009330:	e1f3      	b.n	800971a <HAL_SPI_Transmit+0x416>
  }

  if ((pData == NULL) || (Size == 0UL))
 8009332:	68bb      	ldr	r3, [r7, #8]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d002      	beq.n	800933e <HAL_SPI_Transmit+0x3a>
 8009338:	88fb      	ldrh	r3, [r7, #6]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d101      	bne.n	8009342 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800933e:	2301      	movs	r3, #1
 8009340:	e1eb      	b.n	800971a <HAL_SPI_Transmit+0x416>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009348:	2b01      	cmp	r3, #1
 800934a:	d101      	bne.n	8009350 <HAL_SPI_Transmit+0x4c>
 800934c:	2302      	movs	r3, #2
 800934e:	e1e4      	b.n	800971a <HAL_SPI_Transmit+0x416>
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	2201      	movs	r2, #1
 8009354:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	2203      	movs	r2, #3
 800935c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2200      	movs	r2, #0
 8009364:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	68ba      	ldr	r2, [r7, #8]
 800936c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	88fa      	ldrh	r2, [r7, #6]
 8009372:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	88fa      	ldrh	r2, [r7, #6]
 800937a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	2200      	movs	r2, #0
 8009382:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	2200      	movs	r2, #0
 8009388:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	2200      	movs	r2, #0
 8009390:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	2200      	movs	r2, #0
 8009398:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	2200      	movs	r2, #0
 800939e:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	689b      	ldr	r3, [r3, #8]
 80093a4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80093a8:	d108      	bne.n	80093bc <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	681a      	ldr	r2, [r3, #0]
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80093b8:	601a      	str	r2, [r3, #0]
 80093ba:	e009      	b.n	80093d0 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	68db      	ldr	r3, [r3, #12]
 80093c2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80093ce:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	0c1b      	lsrs	r3, r3, #16
 80093d8:	041b      	lsls	r3, r3, #16
 80093da:	88f9      	ldrh	r1, [r7, #6]
 80093dc:	68fa      	ldr	r2, [r7, #12]
 80093de:	6812      	ldr	r2, [r2, #0]
 80093e0:	430b      	orrs	r3, r1
 80093e2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	681a      	ldr	r2, [r3, #0]
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f042 0201 	orr.w	r2, r2, #1
 80093f2:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	69db      	ldr	r3, [r3, #28]
 80093fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d10c      	bne.n	800941c <HAL_SPI_Transmit+0x118>
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	685b      	ldr	r3, [r3, #4]
 8009406:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800940a:	d107      	bne.n	800941c <HAL_SPI_Transmit+0x118>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	681a      	ldr	r2, [r3, #0]
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800941a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	68db      	ldr	r3, [r3, #12]
 8009420:	2b0f      	cmp	r3, #15
 8009422:	d95b      	bls.n	80094dc <HAL_SPI_Transmit+0x1d8>
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	4a8f      	ldr	r2, [pc, #572]	@ (8009668 <HAL_SPI_Transmit+0x364>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d04f      	beq.n	80094ce <HAL_SPI_Transmit+0x1ca>
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	4a8e      	ldr	r2, [pc, #568]	@ (800966c <HAL_SPI_Transmit+0x368>)
 8009434:	4293      	cmp	r3, r2
 8009436:	d04a      	beq.n	80094ce <HAL_SPI_Transmit+0x1ca>
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	4a8c      	ldr	r2, [pc, #560]	@ (8009670 <HAL_SPI_Transmit+0x36c>)
 800943e:	4293      	cmp	r3, r2
 8009440:	d045      	beq.n	80094ce <HAL_SPI_Transmit+0x1ca>
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	4a8b      	ldr	r2, [pc, #556]	@ (8009674 <HAL_SPI_Transmit+0x370>)
 8009448:	4293      	cmp	r3, r2
 800944a:	d147      	bne.n	80094dc <HAL_SPI_Transmit+0x1d8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800944c:	e03f      	b.n	80094ce <HAL_SPI_Transmit+0x1ca>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	695b      	ldr	r3, [r3, #20]
 8009454:	f003 0302 	and.w	r3, r3, #2
 8009458:	2b02      	cmp	r3, #2
 800945a:	d114      	bne.n	8009486 <HAL_SPI_Transmit+0x182>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	6812      	ldr	r2, [r2, #0]
 8009466:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800946c:	1d1a      	adds	r2, r3, #4
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009478:	b29b      	uxth	r3, r3
 800947a:	3b01      	subs	r3, #1
 800947c:	b29a      	uxth	r2, r3
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009484:	e023      	b.n	80094ce <HAL_SPI_Transmit+0x1ca>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009486:	f7fa ff45 	bl	8004314 <HAL_GetTick>
 800948a:	4602      	mov	r2, r0
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	1ad3      	subs	r3, r2, r3
 8009490:	683a      	ldr	r2, [r7, #0]
 8009492:	429a      	cmp	r2, r3
 8009494:	d803      	bhi.n	800949e <HAL_SPI_Transmit+0x19a>
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800949c:	d102      	bne.n	80094a4 <HAL_SPI_Transmit+0x1a0>
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d114      	bne.n	80094ce <HAL_SPI_Transmit+0x1ca>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80094a4:	68f8      	ldr	r0, [r7, #12]
 80094a6:	f000 fadf 	bl	8009a68 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80094b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	2201      	movs	r2, #1
 80094be:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	2200      	movs	r2, #0
 80094c6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80094ca:	2303      	movs	r3, #3
 80094cc:	e125      	b.n	800971a <HAL_SPI_Transmit+0x416>
    while (hspi->TxXferCount > 0UL)
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80094d4:	b29b      	uxth	r3, r3
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d1b9      	bne.n	800944e <HAL_SPI_Transmit+0x14a>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80094da:	e0f8      	b.n	80096ce <HAL_SPI_Transmit+0x3ca>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	68db      	ldr	r3, [r3, #12]
 80094e0:	2b07      	cmp	r3, #7
 80094e2:	f240 80ed 	bls.w	80096c0 <HAL_SPI_Transmit+0x3bc>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80094e6:	e05d      	b.n	80095a4 <HAL_SPI_Transmit+0x2a0>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	695b      	ldr	r3, [r3, #20]
 80094ee:	f003 0302 	and.w	r3, r3, #2
 80094f2:	2b02      	cmp	r3, #2
 80094f4:	d132      	bne.n	800955c <HAL_SPI_Transmit+0x258>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80094fc:	b29b      	uxth	r3, r3
 80094fe:	2b01      	cmp	r3, #1
 8009500:	d918      	bls.n	8009534 <HAL_SPI_Transmit+0x230>
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009506:	2b00      	cmp	r3, #0
 8009508:	d014      	beq.n	8009534 <HAL_SPI_Transmit+0x230>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	6812      	ldr	r2, [r2, #0]
 8009514:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800951a:	1d1a      	adds	r2, r3, #4
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009526:	b29b      	uxth	r3, r3
 8009528:	3b02      	subs	r3, #2
 800952a:	b29a      	uxth	r2, r3
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009532:	e037      	b.n	80095a4 <HAL_SPI_Transmit+0x2a0>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009538:	881a      	ldrh	r2, [r3, #0]
 800953a:	697b      	ldr	r3, [r7, #20]
 800953c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009542:	1c9a      	adds	r2, r3, #2
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800954e:	b29b      	uxth	r3, r3
 8009550:	3b01      	subs	r3, #1
 8009552:	b29a      	uxth	r2, r3
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800955a:	e023      	b.n	80095a4 <HAL_SPI_Transmit+0x2a0>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800955c:	f7fa feda 	bl	8004314 <HAL_GetTick>
 8009560:	4602      	mov	r2, r0
 8009562:	693b      	ldr	r3, [r7, #16]
 8009564:	1ad3      	subs	r3, r2, r3
 8009566:	683a      	ldr	r2, [r7, #0]
 8009568:	429a      	cmp	r2, r3
 800956a:	d803      	bhi.n	8009574 <HAL_SPI_Transmit+0x270>
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009572:	d102      	bne.n	800957a <HAL_SPI_Transmit+0x276>
 8009574:	683b      	ldr	r3, [r7, #0]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d114      	bne.n	80095a4 <HAL_SPI_Transmit+0x2a0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800957a:	68f8      	ldr	r0, [r7, #12]
 800957c:	f000 fa74 	bl	8009a68 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009586:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	2201      	movs	r2, #1
 8009594:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	2200      	movs	r2, #0
 800959c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80095a0:	2303      	movs	r3, #3
 80095a2:	e0ba      	b.n	800971a <HAL_SPI_Transmit+0x416>
    while (hspi->TxXferCount > 0UL)
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80095aa:	b29b      	uxth	r3, r3
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d19b      	bne.n	80094e8 <HAL_SPI_Transmit+0x1e4>
 80095b0:	e08d      	b.n	80096ce <HAL_SPI_Transmit+0x3ca>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	695b      	ldr	r3, [r3, #20]
 80095b8:	f003 0302 	and.w	r3, r3, #2
 80095bc:	2b02      	cmp	r3, #2
 80095be:	d15b      	bne.n	8009678 <HAL_SPI_Transmit+0x374>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80095c6:	b29b      	uxth	r3, r3
 80095c8:	2b03      	cmp	r3, #3
 80095ca:	d918      	bls.n	80095fe <HAL_SPI_Transmit+0x2fa>
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095d0:	2b40      	cmp	r3, #64	@ 0x40
 80095d2:	d914      	bls.n	80095fe <HAL_SPI_Transmit+0x2fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	6812      	ldr	r2, [r2, #0]
 80095de:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095e4:	1d1a      	adds	r2, r3, #4
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80095f0:	b29b      	uxth	r3, r3
 80095f2:	3b04      	subs	r3, #4
 80095f4:	b29a      	uxth	r2, r3
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80095fc:	e060      	b.n	80096c0 <HAL_SPI_Transmit+0x3bc>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009604:	b29b      	uxth	r3, r3
 8009606:	2b01      	cmp	r3, #1
 8009608:	d917      	bls.n	800963a <HAL_SPI_Transmit+0x336>
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800960e:	2b00      	cmp	r3, #0
 8009610:	d013      	beq.n	800963a <HAL_SPI_Transmit+0x336>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009616:	881a      	ldrh	r2, [r3, #0]
 8009618:	697b      	ldr	r3, [r7, #20]
 800961a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009620:	1c9a      	adds	r2, r3, #2
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800962c:	b29b      	uxth	r3, r3
 800962e:	3b02      	subs	r3, #2
 8009630:	b29a      	uxth	r2, r3
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009638:	e042      	b.n	80096c0 <HAL_SPI_Transmit+0x3bc>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	3320      	adds	r3, #32
 8009644:	7812      	ldrb	r2, [r2, #0]
 8009646:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800964c:	1c5a      	adds	r2, r3, #1
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009658:	b29b      	uxth	r3, r3
 800965a:	3b01      	subs	r3, #1
 800965c:	b29a      	uxth	r2, r3
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8009664:	e02c      	b.n	80096c0 <HAL_SPI_Transmit+0x3bc>
 8009666:	bf00      	nop
 8009668:	40013000 	.word	0x40013000
 800966c:	50013000 	.word	0x50013000
 8009670:	40003800 	.word	0x40003800
 8009674:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009678:	f7fa fe4c 	bl	8004314 <HAL_GetTick>
 800967c:	4602      	mov	r2, r0
 800967e:	693b      	ldr	r3, [r7, #16]
 8009680:	1ad3      	subs	r3, r2, r3
 8009682:	683a      	ldr	r2, [r7, #0]
 8009684:	429a      	cmp	r2, r3
 8009686:	d803      	bhi.n	8009690 <HAL_SPI_Transmit+0x38c>
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800968e:	d102      	bne.n	8009696 <HAL_SPI_Transmit+0x392>
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d114      	bne.n	80096c0 <HAL_SPI_Transmit+0x3bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009696:	68f8      	ldr	r0, [r7, #12]
 8009698:	f000 f9e6 	bl	8009a68 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80096a2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	2201      	movs	r2, #1
 80096b0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	2200      	movs	r2, #0
 80096b8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80096bc:	2303      	movs	r3, #3
 80096be:	e02c      	b.n	800971a <HAL_SPI_Transmit+0x416>
    while (hspi->TxXferCount > 0UL)
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80096c6:	b29b      	uxth	r3, r3
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	f47f af72 	bne.w	80095b2 <HAL_SPI_Transmit+0x2ae>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80096ce:	693b      	ldr	r3, [r7, #16]
 80096d0:	9300      	str	r3, [sp, #0]
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	2200      	movs	r2, #0
 80096d6:	2108      	movs	r1, #8
 80096d8:	68f8      	ldr	r0, [r7, #12]
 80096da:	f000 fa65 	bl	8009ba8 <SPI_WaitOnFlagUntilTimeout>
 80096de:	4603      	mov	r3, r0
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d007      	beq.n	80096f4 <HAL_SPI_Transmit+0x3f0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80096ea:	f043 0220 	orr.w	r2, r3, #32
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80096f4:	68f8      	ldr	r0, [r7, #12]
 80096f6:	f000 f9b7 	bl	8009a68 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	2201      	movs	r2, #1
 80096fe:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	2200      	movs	r2, #0
 8009706:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009710:	2b00      	cmp	r3, #0
 8009712:	d001      	beq.n	8009718 <HAL_SPI_Transmit+0x414>
  {
    return HAL_ERROR;
 8009714:	2301      	movs	r3, #1
 8009716:	e000      	b.n	800971a <HAL_SPI_Transmit+0x416>
  }
  else
  {
    return HAL_OK;
 8009718:	2300      	movs	r3, #0
  }
}
 800971a:	4618      	mov	r0, r3
 800971c:	3718      	adds	r7, #24
 800971e:	46bd      	mov	sp, r7
 8009720:	bd80      	pop	{r7, pc}
 8009722:	bf00      	nop

08009724 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009724:	b580      	push	{r7, lr}
 8009726:	b086      	sub	sp, #24
 8009728:	af00      	add	r7, sp, #0
 800972a:	60f8      	str	r0, [r7, #12]
 800972c:	60b9      	str	r1, [r7, #8]
 800972e:	603b      	str	r3, [r7, #0]
 8009730:	4613      	mov	r3, r2
 8009732:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	3330      	adds	r3, #48	@ 0x30
 800973a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800973c:	f7fa fdea 	bl	8004314 <HAL_GetTick>
 8009740:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009748:	b2db      	uxtb	r3, r3
 800974a:	2b01      	cmp	r3, #1
 800974c:	d001      	beq.n	8009752 <HAL_SPI_Receive+0x2e>
  {
    return HAL_BUSY;
 800974e:	2302      	movs	r3, #2
 8009750:	e17e      	b.n	8009a50 <HAL_SPI_Receive+0x32c>
  }

  if ((pData == NULL) || (Size == 0UL))
 8009752:	68bb      	ldr	r3, [r7, #8]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d002      	beq.n	800975e <HAL_SPI_Receive+0x3a>
 8009758:	88fb      	ldrh	r3, [r7, #6]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d101      	bne.n	8009762 <HAL_SPI_Receive+0x3e>
  {
    return HAL_ERROR;
 800975e:	2301      	movs	r3, #1
 8009760:	e176      	b.n	8009a50 <HAL_SPI_Receive+0x32c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009768:	2b01      	cmp	r3, #1
 800976a:	d101      	bne.n	8009770 <HAL_SPI_Receive+0x4c>
 800976c:	2302      	movs	r3, #2
 800976e:	e16f      	b.n	8009a50 <HAL_SPI_Receive+0x32c>
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	2201      	movs	r2, #1
 8009774:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	2204      	movs	r2, #4
 800977c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	2200      	movs	r2, #0
 8009784:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	68ba      	ldr	r2, [r7, #8]
 800978c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	88fa      	ldrh	r2, [r7, #6]
 8009792:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	88fa      	ldrh	r2, [r7, #6]
 800979a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	2200      	movs	r2, #0
 80097a2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	2200      	movs	r2, #0
 80097a8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	2200      	movs	r2, #0
 80097b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	2200      	movs	r2, #0
 80097b8:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	2200      	movs	r2, #0
 80097be:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	689b      	ldr	r3, [r3, #8]
 80097c4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80097c8:	d108      	bne.n	80097dc <HAL_SPI_Receive+0xb8>
  {
    SPI_1LINE_RX(hspi);
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	681a      	ldr	r2, [r3, #0]
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80097d8:	601a      	str	r2, [r3, #0]
 80097da:	e009      	b.n	80097f0 <HAL_SPI_Receive+0xcc>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	68db      	ldr	r3, [r3, #12]
 80097e2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80097ee:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	685b      	ldr	r3, [r3, #4]
 80097f6:	0c1b      	lsrs	r3, r3, #16
 80097f8:	041b      	lsls	r3, r3, #16
 80097fa:	88f9      	ldrh	r1, [r7, #6]
 80097fc:	68fa      	ldr	r2, [r7, #12]
 80097fe:	6812      	ldr	r2, [r2, #0]
 8009800:	430b      	orrs	r3, r1
 8009802:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	681a      	ldr	r2, [r3, #0]
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f042 0201 	orr.w	r2, r2, #1
 8009812:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	69db      	ldr	r3, [r3, #28]
 800981a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800981e:	2b00      	cmp	r3, #0
 8009820:	d10c      	bne.n	800983c <HAL_SPI_Receive+0x118>
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	685b      	ldr	r3, [r3, #4]
 8009826:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800982a:	d107      	bne.n	800983c <HAL_SPI_Receive+0x118>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	681a      	ldr	r2, [r3, #0]
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800983a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	68db      	ldr	r3, [r3, #12]
 8009840:	2b0f      	cmp	r3, #15
 8009842:	d95c      	bls.n	80098fe <HAL_SPI_Receive+0x1da>
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	4a83      	ldr	r2, [pc, #524]	@ (8009a58 <HAL_SPI_Receive+0x334>)
 800984a:	4293      	cmp	r3, r2
 800984c:	d050      	beq.n	80098f0 <HAL_SPI_Receive+0x1cc>
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	4a82      	ldr	r2, [pc, #520]	@ (8009a5c <HAL_SPI_Receive+0x338>)
 8009854:	4293      	cmp	r3, r2
 8009856:	d04b      	beq.n	80098f0 <HAL_SPI_Receive+0x1cc>
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	4a80      	ldr	r2, [pc, #512]	@ (8009a60 <HAL_SPI_Receive+0x33c>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d046      	beq.n	80098f0 <HAL_SPI_Receive+0x1cc>
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	4a7f      	ldr	r2, [pc, #508]	@ (8009a64 <HAL_SPI_Receive+0x340>)
 8009868:	4293      	cmp	r3, r2
 800986a:	d148      	bne.n	80098fe <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800986c:	e040      	b.n	80098f0 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	695a      	ldr	r2, [r3, #20]
 8009874:	f248 0308 	movw	r3, #32776	@ 0x8008
 8009878:	4013      	ands	r3, r2
 800987a:	2b00      	cmp	r3, #0
 800987c:	d014      	beq.n	80098a8 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681a      	ldr	r2, [r3, #0]
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009886:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009888:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800988e:	1d1a      	adds	r2, r3, #4
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800989a:	b29b      	uxth	r3, r3
 800989c:	3b01      	subs	r3, #1
 800989e:	b29a      	uxth	r2, r3
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80098a6:	e023      	b.n	80098f0 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80098a8:	f7fa fd34 	bl	8004314 <HAL_GetTick>
 80098ac:	4602      	mov	r2, r0
 80098ae:	693b      	ldr	r3, [r7, #16]
 80098b0:	1ad3      	subs	r3, r2, r3
 80098b2:	683a      	ldr	r2, [r7, #0]
 80098b4:	429a      	cmp	r2, r3
 80098b6:	d803      	bhi.n	80098c0 <HAL_SPI_Receive+0x19c>
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098be:	d102      	bne.n	80098c6 <HAL_SPI_Receive+0x1a2>
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d114      	bne.n	80098f0 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80098c6:	68f8      	ldr	r0, [r7, #12]
 80098c8:	f000 f8ce 	bl	8009a68 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80098d2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	2201      	movs	r2, #1
 80098e0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	2200      	movs	r2, #0
 80098e8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80098ec:	2303      	movs	r3, #3
 80098ee:	e0af      	b.n	8009a50 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80098f6:	b29b      	uxth	r3, r3
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d1b8      	bne.n	800986e <HAL_SPI_Receive+0x14a>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80098fc:	e095      	b.n	8009a2a <HAL_SPI_Receive+0x306>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	68db      	ldr	r3, [r3, #12]
 8009902:	2b07      	cmp	r3, #7
 8009904:	f240 808b 	bls.w	8009a1e <HAL_SPI_Receive+0x2fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8009908:	e03f      	b.n	800998a <HAL_SPI_Receive+0x266>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	695b      	ldr	r3, [r3, #20]
 8009910:	f003 0301 	and.w	r3, r3, #1
 8009914:	2b01      	cmp	r3, #1
 8009916:	d114      	bne.n	8009942 <HAL_SPI_Receive+0x21e>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800991c:	697a      	ldr	r2, [r7, #20]
 800991e:	8812      	ldrh	r2, [r2, #0]
 8009920:	b292      	uxth	r2, r2
 8009922:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009928:	1c9a      	adds	r2, r3, #2
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009934:	b29b      	uxth	r3, r3
 8009936:	3b01      	subs	r3, #1
 8009938:	b29a      	uxth	r2, r3
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8009940:	e023      	b.n	800998a <HAL_SPI_Receive+0x266>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009942:	f7fa fce7 	bl	8004314 <HAL_GetTick>
 8009946:	4602      	mov	r2, r0
 8009948:	693b      	ldr	r3, [r7, #16]
 800994a:	1ad3      	subs	r3, r2, r3
 800994c:	683a      	ldr	r2, [r7, #0]
 800994e:	429a      	cmp	r2, r3
 8009950:	d803      	bhi.n	800995a <HAL_SPI_Receive+0x236>
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009958:	d102      	bne.n	8009960 <HAL_SPI_Receive+0x23c>
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d114      	bne.n	800998a <HAL_SPI_Receive+0x266>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009960:	68f8      	ldr	r0, [r7, #12]
 8009962:	f000 f881 	bl	8009a68 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800996c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	2201      	movs	r2, #1
 800997a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	2200      	movs	r2, #0
 8009982:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009986:	2303      	movs	r3, #3
 8009988:	e062      	b.n	8009a50 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009990:	b29b      	uxth	r3, r3
 8009992:	2b00      	cmp	r3, #0
 8009994:	d1b9      	bne.n	800990a <HAL_SPI_Receive+0x1e6>
 8009996:	e048      	b.n	8009a2a <HAL_SPI_Receive+0x306>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	695b      	ldr	r3, [r3, #20]
 800999e:	f003 0301 	and.w	r3, r3, #1
 80099a2:	2b01      	cmp	r3, #1
 80099a4:	d117      	bne.n	80099d6 <HAL_SPI_Receive+0x2b2>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099b2:	7812      	ldrb	r2, [r2, #0]
 80099b4:	b2d2      	uxtb	r2, r2
 80099b6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099bc:	1c5a      	adds	r2, r3, #1
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80099c8:	b29b      	uxth	r3, r3
 80099ca:	3b01      	subs	r3, #1
 80099cc:	b29a      	uxth	r2, r3
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80099d4:	e023      	b.n	8009a1e <HAL_SPI_Receive+0x2fa>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80099d6:	f7fa fc9d 	bl	8004314 <HAL_GetTick>
 80099da:	4602      	mov	r2, r0
 80099dc:	693b      	ldr	r3, [r7, #16]
 80099de:	1ad3      	subs	r3, r2, r3
 80099e0:	683a      	ldr	r2, [r7, #0]
 80099e2:	429a      	cmp	r2, r3
 80099e4:	d803      	bhi.n	80099ee <HAL_SPI_Receive+0x2ca>
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099ec:	d102      	bne.n	80099f4 <HAL_SPI_Receive+0x2d0>
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d114      	bne.n	8009a1e <HAL_SPI_Receive+0x2fa>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80099f4:	68f8      	ldr	r0, [r7, #12]
 80099f6:	f000 f837 	bl	8009a68 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009a00:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	2201      	movs	r2, #1
 8009a0e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	2200      	movs	r2, #0
 8009a16:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8009a1a:	2303      	movs	r3, #3
 8009a1c:	e018      	b.n	8009a50 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009a24:	b29b      	uxth	r3, r3
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d1b6      	bne.n	8009998 <HAL_SPI_Receive+0x274>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8009a2a:	68f8      	ldr	r0, [r7, #12]
 8009a2c:	f000 f81c 	bl	8009a68 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	2201      	movs	r2, #1
 8009a34:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d001      	beq.n	8009a4e <HAL_SPI_Receive+0x32a>
  {
    return HAL_ERROR;
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	e000      	b.n	8009a50 <HAL_SPI_Receive+0x32c>
  }
  else
  {
    return HAL_OK;
 8009a4e:	2300      	movs	r3, #0
  }
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	3718      	adds	r7, #24
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}
 8009a58:	40013000 	.word	0x40013000
 8009a5c:	50013000 	.word	0x50013000
 8009a60:	40003800 	.word	0x40003800
 8009a64:	50003800 	.word	0x50003800

08009a68 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8009a68:	b480      	push	{r7}
 8009a6a:	b085      	sub	sp, #20
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	695b      	ldr	r3, [r3, #20]
 8009a76:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	699a      	ldr	r2, [r3, #24]
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	f042 0208 	orr.w	r2, r2, #8
 8009a86:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	699a      	ldr	r2, [r3, #24]
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	f042 0210 	orr.w	r2, r2, #16
 8009a96:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	681a      	ldr	r2, [r3, #0]
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f022 0201 	bic.w	r2, r2, #1
 8009aa6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	691b      	ldr	r3, [r3, #16]
 8009aae:	687a      	ldr	r2, [r7, #4]
 8009ab0:	6812      	ldr	r2, [r2, #0]
 8009ab2:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8009ab6:	f023 0303 	bic.w	r3, r3, #3
 8009aba:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	689a      	ldr	r2, [r3, #8]
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009aca:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009ad2:	b2db      	uxtb	r3, r3
 8009ad4:	2b04      	cmp	r3, #4
 8009ad6:	d014      	beq.n	8009b02 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	f003 0320 	and.w	r3, r3, #32
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d00f      	beq.n	8009b02 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ae8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	699a      	ldr	r2, [r3, #24]
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	f042 0220 	orr.w	r2, r2, #32
 8009b00:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009b08:	b2db      	uxtb	r3, r3
 8009b0a:	2b03      	cmp	r3, #3
 8009b0c:	d014      	beq.n	8009b38 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d00f      	beq.n	8009b38 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b1e:	f043 0204 	orr.w	r2, r3, #4
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	699a      	ldr	r2, [r3, #24]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009b36:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d00f      	beq.n	8009b62 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b48:	f043 0201 	orr.w	r2, r3, #1
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	699a      	ldr	r2, [r3, #24]
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009b60:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d00f      	beq.n	8009b8c <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b72:	f043 0208 	orr.w	r2, r3, #8
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	699a      	ldr	r2, [r3, #24]
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009b8a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2200      	movs	r2, #0
 8009b90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2200      	movs	r2, #0
 8009b98:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8009b9c:	bf00      	nop
 8009b9e:	3714      	adds	r7, #20
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba6:	4770      	bx	lr

08009ba8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b084      	sub	sp, #16
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	60f8      	str	r0, [r7, #12]
 8009bb0:	60b9      	str	r1, [r7, #8]
 8009bb2:	603b      	str	r3, [r7, #0]
 8009bb4:	4613      	mov	r3, r2
 8009bb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009bb8:	e010      	b.n	8009bdc <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009bba:	f7fa fbab 	bl	8004314 <HAL_GetTick>
 8009bbe:	4602      	mov	r2, r0
 8009bc0:	69bb      	ldr	r3, [r7, #24]
 8009bc2:	1ad3      	subs	r3, r2, r3
 8009bc4:	683a      	ldr	r2, [r7, #0]
 8009bc6:	429a      	cmp	r2, r3
 8009bc8:	d803      	bhi.n	8009bd2 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bd0:	d102      	bne.n	8009bd8 <SPI_WaitOnFlagUntilTimeout+0x30>
 8009bd2:	683b      	ldr	r3, [r7, #0]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d101      	bne.n	8009bdc <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8009bd8:	2303      	movs	r3, #3
 8009bda:	e00f      	b.n	8009bfc <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	695a      	ldr	r2, [r3, #20]
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	4013      	ands	r3, r2
 8009be6:	68ba      	ldr	r2, [r7, #8]
 8009be8:	429a      	cmp	r2, r3
 8009bea:	bf0c      	ite	eq
 8009bec:	2301      	moveq	r3, #1
 8009bee:	2300      	movne	r3, #0
 8009bf0:	b2db      	uxtb	r3, r3
 8009bf2:	461a      	mov	r2, r3
 8009bf4:	79fb      	ldrb	r3, [r7, #7]
 8009bf6:	429a      	cmp	r2, r3
 8009bf8:	d0df      	beq.n	8009bba <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8009bfa:	2300      	movs	r3, #0
}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	3710      	adds	r7, #16
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}

08009c04 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8009c04:	b480      	push	{r7}
 8009c06:	b085      	sub	sp, #20
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c10:	095b      	lsrs	r3, r3, #5
 8009c12:	3301      	adds	r3, #1
 8009c14:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	68db      	ldr	r3, [r3, #12]
 8009c1a:	3301      	adds	r3, #1
 8009c1c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009c1e:	68bb      	ldr	r3, [r7, #8]
 8009c20:	3307      	adds	r3, #7
 8009c22:	08db      	lsrs	r3, r3, #3
 8009c24:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	68fa      	ldr	r2, [r7, #12]
 8009c2a:	fb02 f303 	mul.w	r3, r2, r3
}
 8009c2e:	4618      	mov	r0, r3
 8009c30:	3714      	adds	r7, #20
 8009c32:	46bd      	mov	sp, r7
 8009c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c38:	4770      	bx	lr

08009c3a <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8009c3a:	b480      	push	{r7}
 8009c3c:	b083      	sub	sp, #12
 8009c3e:	af00      	add	r7, sp, #0
 8009c40:	6078      	str	r0, [r7, #4]
 8009c42:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009c4a:	b2db      	uxtb	r3, r3
 8009c4c:	2b01      	cmp	r3, #1
 8009c4e:	d12e      	bne.n	8009cae <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009c56:	2b01      	cmp	r3, #1
 8009c58:	d101      	bne.n	8009c5e <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8009c5a:	2302      	movs	r3, #2
 8009c5c:	e028      	b.n	8009cb0 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2201      	movs	r2, #1
 8009c62:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2202      	movs	r2, #2
 8009c6a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	681a      	ldr	r2, [r3, #0]
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	f022 0201 	bic.w	r2, r2, #1
 8009c7c:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	681a      	ldr	r2, [r3, #0]
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	685b      	ldr	r3, [r3, #4]
 8009c86:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8009c8a:	ea42 0103 	orr.w	r1, r2, r3
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	689a      	ldr	r2, [r3, #8]
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	430a      	orrs	r2, r1
 8009c98:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2201      	movs	r2, #1
 8009c9e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009caa:	2300      	movs	r3, #0
 8009cac:	e000      	b.n	8009cb0 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8009cae:	2301      	movs	r3, #1
  }
}
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	370c      	adds	r7, #12
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cba:	4770      	bx	lr

08009cbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b082      	sub	sp, #8
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d101      	bne.n	8009cce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009cca:	2301      	movs	r3, #1
 8009ccc:	e049      	b.n	8009d62 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009cd4:	b2db      	uxtb	r3, r3
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d106      	bne.n	8009ce8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	2200      	movs	r2, #0
 8009cde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f7f8 f99e 	bl	8002024 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2202      	movs	r2, #2
 8009cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681a      	ldr	r2, [r3, #0]
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	3304      	adds	r3, #4
 8009cf8:	4619      	mov	r1, r3
 8009cfa:	4610      	mov	r0, r2
 8009cfc:	f000 ff3e 	bl	800ab7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2201      	movs	r2, #1
 8009d04:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2201      	movs	r2, #1
 8009d14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2201      	movs	r2, #1
 8009d24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2201      	movs	r2, #1
 8009d2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2201      	movs	r2, #1
 8009d34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2201      	movs	r2, #1
 8009d3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	2201      	movs	r2, #1
 8009d44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2201      	movs	r2, #1
 8009d4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2201      	movs	r2, #1
 8009d54:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2201      	movs	r2, #1
 8009d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009d60:	2300      	movs	r3, #0
}
 8009d62:	4618      	mov	r0, r3
 8009d64:	3708      	adds	r7, #8
 8009d66:	46bd      	mov	sp, r7
 8009d68:	bd80      	pop	{r7, pc}

08009d6a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009d6a:	b580      	push	{r7, lr}
 8009d6c:	b082      	sub	sp, #8
 8009d6e:	af00      	add	r7, sp, #0
 8009d70:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d101      	bne.n	8009d7c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009d78:	2301      	movs	r3, #1
 8009d7a:	e049      	b.n	8009e10 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009d82:	b2db      	uxtb	r3, r3
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d106      	bne.n	8009d96 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009d90:	6878      	ldr	r0, [r7, #4]
 8009d92:	f000 f841 	bl	8009e18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2202      	movs	r2, #2
 8009d9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681a      	ldr	r2, [r3, #0]
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	3304      	adds	r3, #4
 8009da6:	4619      	mov	r1, r3
 8009da8:	4610      	mov	r0, r2
 8009daa:	f000 fee7 	bl	800ab7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2201      	movs	r2, #1
 8009db2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2201      	movs	r2, #1
 8009dba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2201      	movs	r2, #1
 8009dc2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	2201      	movs	r2, #1
 8009dca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2201      	movs	r2, #1
 8009dd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2201      	movs	r2, #1
 8009dda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2201      	movs	r2, #1
 8009de2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2201      	movs	r2, #1
 8009dea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2201      	movs	r2, #1
 8009df2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2201      	movs	r2, #1
 8009dfa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2201      	movs	r2, #1
 8009e02:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2201      	movs	r2, #1
 8009e0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009e0e:	2300      	movs	r3, #0
}
 8009e10:	4618      	mov	r0, r3
 8009e12:	3708      	adds	r7, #8
 8009e14:	46bd      	mov	sp, r7
 8009e16:	bd80      	pop	{r7, pc}

08009e18 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009e18:	b480      	push	{r7}
 8009e1a:	b083      	sub	sp, #12
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009e20:	bf00      	nop
 8009e22:	370c      	adds	r7, #12
 8009e24:	46bd      	mov	sp, r7
 8009e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2a:	4770      	bx	lr

08009e2c <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b086      	sub	sp, #24
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	60f8      	str	r0, [r7, #12]
 8009e34:	60b9      	str	r1, [r7, #8]
 8009e36:	607a      	str	r2, [r7, #4]
 8009e38:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8009e3e:	68bb      	ldr	r3, [r7, #8]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d109      	bne.n	8009e58 <HAL_TIM_PWM_Start_DMA+0x2c>
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009e4a:	b2db      	uxtb	r3, r3
 8009e4c:	2b02      	cmp	r3, #2
 8009e4e:	bf0c      	ite	eq
 8009e50:	2301      	moveq	r3, #1
 8009e52:	2300      	movne	r3, #0
 8009e54:	b2db      	uxtb	r3, r3
 8009e56:	e03c      	b.n	8009ed2 <HAL_TIM_PWM_Start_DMA+0xa6>
 8009e58:	68bb      	ldr	r3, [r7, #8]
 8009e5a:	2b04      	cmp	r3, #4
 8009e5c:	d109      	bne.n	8009e72 <HAL_TIM_PWM_Start_DMA+0x46>
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009e64:	b2db      	uxtb	r3, r3
 8009e66:	2b02      	cmp	r3, #2
 8009e68:	bf0c      	ite	eq
 8009e6a:	2301      	moveq	r3, #1
 8009e6c:	2300      	movne	r3, #0
 8009e6e:	b2db      	uxtb	r3, r3
 8009e70:	e02f      	b.n	8009ed2 <HAL_TIM_PWM_Start_DMA+0xa6>
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	2b08      	cmp	r3, #8
 8009e76:	d109      	bne.n	8009e8c <HAL_TIM_PWM_Start_DMA+0x60>
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009e7e:	b2db      	uxtb	r3, r3
 8009e80:	2b02      	cmp	r3, #2
 8009e82:	bf0c      	ite	eq
 8009e84:	2301      	moveq	r3, #1
 8009e86:	2300      	movne	r3, #0
 8009e88:	b2db      	uxtb	r3, r3
 8009e8a:	e022      	b.n	8009ed2 <HAL_TIM_PWM_Start_DMA+0xa6>
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	2b0c      	cmp	r3, #12
 8009e90:	d109      	bne.n	8009ea6 <HAL_TIM_PWM_Start_DMA+0x7a>
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e98:	b2db      	uxtb	r3, r3
 8009e9a:	2b02      	cmp	r3, #2
 8009e9c:	bf0c      	ite	eq
 8009e9e:	2301      	moveq	r3, #1
 8009ea0:	2300      	movne	r3, #0
 8009ea2:	b2db      	uxtb	r3, r3
 8009ea4:	e015      	b.n	8009ed2 <HAL_TIM_PWM_Start_DMA+0xa6>
 8009ea6:	68bb      	ldr	r3, [r7, #8]
 8009ea8:	2b10      	cmp	r3, #16
 8009eaa:	d109      	bne.n	8009ec0 <HAL_TIM_PWM_Start_DMA+0x94>
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009eb2:	b2db      	uxtb	r3, r3
 8009eb4:	2b02      	cmp	r3, #2
 8009eb6:	bf0c      	ite	eq
 8009eb8:	2301      	moveq	r3, #1
 8009eba:	2300      	movne	r3, #0
 8009ebc:	b2db      	uxtb	r3, r3
 8009ebe:	e008      	b.n	8009ed2 <HAL_TIM_PWM_Start_DMA+0xa6>
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009ec6:	b2db      	uxtb	r3, r3
 8009ec8:	2b02      	cmp	r3, #2
 8009eca:	bf0c      	ite	eq
 8009ecc:	2301      	moveq	r3, #1
 8009ece:	2300      	movne	r3, #0
 8009ed0:	b2db      	uxtb	r3, r3
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d001      	beq.n	8009eda <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8009ed6:	2302      	movs	r3, #2
 8009ed8:	e202      	b.n	800a2e0 <HAL_TIM_PWM_Start_DMA+0x4b4>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8009eda:	68bb      	ldr	r3, [r7, #8]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d109      	bne.n	8009ef4 <HAL_TIM_PWM_Start_DMA+0xc8>
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009ee6:	b2db      	uxtb	r3, r3
 8009ee8:	2b01      	cmp	r3, #1
 8009eea:	bf0c      	ite	eq
 8009eec:	2301      	moveq	r3, #1
 8009eee:	2300      	movne	r3, #0
 8009ef0:	b2db      	uxtb	r3, r3
 8009ef2:	e03c      	b.n	8009f6e <HAL_TIM_PWM_Start_DMA+0x142>
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	2b04      	cmp	r3, #4
 8009ef8:	d109      	bne.n	8009f0e <HAL_TIM_PWM_Start_DMA+0xe2>
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009f00:	b2db      	uxtb	r3, r3
 8009f02:	2b01      	cmp	r3, #1
 8009f04:	bf0c      	ite	eq
 8009f06:	2301      	moveq	r3, #1
 8009f08:	2300      	movne	r3, #0
 8009f0a:	b2db      	uxtb	r3, r3
 8009f0c:	e02f      	b.n	8009f6e <HAL_TIM_PWM_Start_DMA+0x142>
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	2b08      	cmp	r3, #8
 8009f12:	d109      	bne.n	8009f28 <HAL_TIM_PWM_Start_DMA+0xfc>
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009f1a:	b2db      	uxtb	r3, r3
 8009f1c:	2b01      	cmp	r3, #1
 8009f1e:	bf0c      	ite	eq
 8009f20:	2301      	moveq	r3, #1
 8009f22:	2300      	movne	r3, #0
 8009f24:	b2db      	uxtb	r3, r3
 8009f26:	e022      	b.n	8009f6e <HAL_TIM_PWM_Start_DMA+0x142>
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	2b0c      	cmp	r3, #12
 8009f2c:	d109      	bne.n	8009f42 <HAL_TIM_PWM_Start_DMA+0x116>
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f34:	b2db      	uxtb	r3, r3
 8009f36:	2b01      	cmp	r3, #1
 8009f38:	bf0c      	ite	eq
 8009f3a:	2301      	moveq	r3, #1
 8009f3c:	2300      	movne	r3, #0
 8009f3e:	b2db      	uxtb	r3, r3
 8009f40:	e015      	b.n	8009f6e <HAL_TIM_PWM_Start_DMA+0x142>
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	2b10      	cmp	r3, #16
 8009f46:	d109      	bne.n	8009f5c <HAL_TIM_PWM_Start_DMA+0x130>
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009f4e:	b2db      	uxtb	r3, r3
 8009f50:	2b01      	cmp	r3, #1
 8009f52:	bf0c      	ite	eq
 8009f54:	2301      	moveq	r3, #1
 8009f56:	2300      	movne	r3, #0
 8009f58:	b2db      	uxtb	r3, r3
 8009f5a:	e008      	b.n	8009f6e <HAL_TIM_PWM_Start_DMA+0x142>
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009f62:	b2db      	uxtb	r3, r3
 8009f64:	2b01      	cmp	r3, #1
 8009f66:	bf0c      	ite	eq
 8009f68:	2301      	moveq	r3, #1
 8009f6a:	2300      	movne	r3, #0
 8009f6c:	b2db      	uxtb	r3, r3
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d034      	beq.n	8009fdc <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d002      	beq.n	8009f7e <HAL_TIM_PWM_Start_DMA+0x152>
 8009f78:	887b      	ldrh	r3, [r7, #2]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d101      	bne.n	8009f82 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8009f7e:	2301      	movs	r3, #1
 8009f80:	e1ae      	b.n	800a2e0 <HAL_TIM_PWM_Start_DMA+0x4b4>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d104      	bne.n	8009f92 <HAL_TIM_PWM_Start_DMA+0x166>
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	2202      	movs	r2, #2
 8009f8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009f90:	e026      	b.n	8009fe0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	2b04      	cmp	r3, #4
 8009f96:	d104      	bne.n	8009fa2 <HAL_TIM_PWM_Start_DMA+0x176>
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	2202      	movs	r2, #2
 8009f9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009fa0:	e01e      	b.n	8009fe0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8009fa2:	68bb      	ldr	r3, [r7, #8]
 8009fa4:	2b08      	cmp	r3, #8
 8009fa6:	d104      	bne.n	8009fb2 <HAL_TIM_PWM_Start_DMA+0x186>
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	2202      	movs	r2, #2
 8009fac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009fb0:	e016      	b.n	8009fe0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	2b0c      	cmp	r3, #12
 8009fb6:	d104      	bne.n	8009fc2 <HAL_TIM_PWM_Start_DMA+0x196>
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	2202      	movs	r2, #2
 8009fbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009fc0:	e00e      	b.n	8009fe0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8009fc2:	68bb      	ldr	r3, [r7, #8]
 8009fc4:	2b10      	cmp	r3, #16
 8009fc6:	d104      	bne.n	8009fd2 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	2202      	movs	r2, #2
 8009fcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009fd0:	e006      	b.n	8009fe0 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	2202      	movs	r2, #2
 8009fd6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009fda:	e001      	b.n	8009fe0 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8009fdc:	2301      	movs	r3, #1
 8009fde:	e17f      	b.n	800a2e0 <HAL_TIM_PWM_Start_DMA+0x4b4>
  }

  switch (Channel)
 8009fe0:	68bb      	ldr	r3, [r7, #8]
 8009fe2:	2b0c      	cmp	r3, #12
 8009fe4:	f200 80ae 	bhi.w	800a144 <HAL_TIM_PWM_Start_DMA+0x318>
 8009fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8009ff0 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8009fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fee:	bf00      	nop
 8009ff0:	0800a025 	.word	0x0800a025
 8009ff4:	0800a145 	.word	0x0800a145
 8009ff8:	0800a145 	.word	0x0800a145
 8009ffc:	0800a145 	.word	0x0800a145
 800a000:	0800a06d 	.word	0x0800a06d
 800a004:	0800a145 	.word	0x0800a145
 800a008:	0800a145 	.word	0x0800a145
 800a00c:	0800a145 	.word	0x0800a145
 800a010:	0800a0b5 	.word	0x0800a0b5
 800a014:	0800a145 	.word	0x0800a145
 800a018:	0800a145 	.word	0x0800a145
 800a01c:	0800a145 	.word	0x0800a145
 800a020:	0800a0fd 	.word	0x0800a0fd
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a028:	4a67      	ldr	r2, [pc, #412]	@ (800a1c8 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800a02a:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a030:	4a66      	ldr	r2, [pc, #408]	@ (800a1cc <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800a032:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a038:	4a65      	ldr	r2, [pc, #404]	@ (800a1d0 <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800a03a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800a040:	6879      	ldr	r1, [r7, #4]
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	3334      	adds	r3, #52	@ 0x34
 800a048:	461a      	mov	r2, r3
 800a04a:	887b      	ldrh	r3, [r7, #2]
 800a04c:	f000 fc96 	bl	800a97c <TIM_DMA_Start_IT>
 800a050:	4603      	mov	r3, r0
 800a052:	2b00      	cmp	r3, #0
 800a054:	d001      	beq.n	800a05a <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a056:	2301      	movs	r3, #1
 800a058:	e142      	b.n	800a2e0 <HAL_TIM_PWM_Start_DMA+0x4b4>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	68da      	ldr	r2, [r3, #12]
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a068:	60da      	str	r2, [r3, #12]
      break;
 800a06a:	e06e      	b.n	800a14a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a070:	4a55      	ldr	r2, [pc, #340]	@ (800a1c8 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800a072:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a078:	4a54      	ldr	r2, [pc, #336]	@ (800a1cc <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800a07a:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a080:	4a53      	ldr	r2, [pc, #332]	@ (800a1d0 <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800a082:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800a088:	6879      	ldr	r1, [r7, #4]
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	3338      	adds	r3, #56	@ 0x38
 800a090:	461a      	mov	r2, r3
 800a092:	887b      	ldrh	r3, [r7, #2]
 800a094:	f000 fc72 	bl	800a97c <TIM_DMA_Start_IT>
 800a098:	4603      	mov	r3, r0
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d001      	beq.n	800a0a2 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a09e:	2301      	movs	r3, #1
 800a0a0:	e11e      	b.n	800a2e0 <HAL_TIM_PWM_Start_DMA+0x4b4>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	68da      	ldr	r2, [r3, #12]
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a0b0:	60da      	str	r2, [r3, #12]
      break;
 800a0b2:	e04a      	b.n	800a14a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0b8:	4a43      	ldr	r2, [pc, #268]	@ (800a1c8 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800a0ba:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0c0:	4a42      	ldr	r2, [pc, #264]	@ (800a1cc <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800a0c2:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0c8:	4a41      	ldr	r2, [pc, #260]	@ (800a1d0 <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800a0ca:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800a0d0:	6879      	ldr	r1, [r7, #4]
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	333c      	adds	r3, #60	@ 0x3c
 800a0d8:	461a      	mov	r2, r3
 800a0da:	887b      	ldrh	r3, [r7, #2]
 800a0dc:	f000 fc4e 	bl	800a97c <TIM_DMA_Start_IT>
 800a0e0:	4603      	mov	r3, r0
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d001      	beq.n	800a0ea <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	e0fa      	b.n	800a2e0 <HAL_TIM_PWM_Start_DMA+0x4b4>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	68da      	ldr	r2, [r3, #12]
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a0f8:	60da      	str	r2, [r3, #12]
      break;
 800a0fa:	e026      	b.n	800a14a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a100:	4a31      	ldr	r2, [pc, #196]	@ (800a1c8 <HAL_TIM_PWM_Start_DMA+0x39c>)
 800a102:	661a      	str	r2, [r3, #96]	@ 0x60
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a108:	4a30      	ldr	r2, [pc, #192]	@ (800a1cc <HAL_TIM_PWM_Start_DMA+0x3a0>)
 800a10a:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a110:	4a2f      	ldr	r2, [pc, #188]	@ (800a1d0 <HAL_TIM_PWM_Start_DMA+0x3a4>)
 800a112:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Enable the DMA channel */
      if (TIM_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a118:	6879      	ldr	r1, [r7, #4]
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	3340      	adds	r3, #64	@ 0x40
 800a120:	461a      	mov	r2, r3
 800a122:	887b      	ldrh	r3, [r7, #2]
 800a124:	f000 fc2a 	bl	800a97c <TIM_DMA_Start_IT>
 800a128:	4603      	mov	r3, r0
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d001      	beq.n	800a132 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a12e:	2301      	movs	r3, #1
 800a130:	e0d6      	b.n	800a2e0 <HAL_TIM_PWM_Start_DMA+0x4b4>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	68da      	ldr	r2, [r3, #12]
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a140:	60da      	str	r2, [r3, #12]
      break;
 800a142:	e002      	b.n	800a14a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800a144:	2301      	movs	r3, #1
 800a146:	75fb      	strb	r3, [r7, #23]
      break;
 800a148:	bf00      	nop
  }

  if (status == HAL_OK)
 800a14a:	7dfb      	ldrb	r3, [r7, #23]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	f040 80c6 	bne.w	800a2de <HAL_TIM_PWM_Start_DMA+0x4b2>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	2201      	movs	r2, #1
 800a158:	68b9      	ldr	r1, [r7, #8]
 800a15a:	4618      	mov	r0, r3
 800a15c:	f001 fa86 	bl	800b66c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	4a1b      	ldr	r2, [pc, #108]	@ (800a1d4 <HAL_TIM_PWM_Start_DMA+0x3a8>)
 800a166:	4293      	cmp	r3, r2
 800a168:	d02c      	beq.n	800a1c4 <HAL_TIM_PWM_Start_DMA+0x398>
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	4a1a      	ldr	r2, [pc, #104]	@ (800a1d8 <HAL_TIM_PWM_Start_DMA+0x3ac>)
 800a170:	4293      	cmp	r3, r2
 800a172:	d027      	beq.n	800a1c4 <HAL_TIM_PWM_Start_DMA+0x398>
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	4a18      	ldr	r2, [pc, #96]	@ (800a1dc <HAL_TIM_PWM_Start_DMA+0x3b0>)
 800a17a:	4293      	cmp	r3, r2
 800a17c:	d022      	beq.n	800a1c4 <HAL_TIM_PWM_Start_DMA+0x398>
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	4a17      	ldr	r2, [pc, #92]	@ (800a1e0 <HAL_TIM_PWM_Start_DMA+0x3b4>)
 800a184:	4293      	cmp	r3, r2
 800a186:	d01d      	beq.n	800a1c4 <HAL_TIM_PWM_Start_DMA+0x398>
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	4a15      	ldr	r2, [pc, #84]	@ (800a1e4 <HAL_TIM_PWM_Start_DMA+0x3b8>)
 800a18e:	4293      	cmp	r3, r2
 800a190:	d018      	beq.n	800a1c4 <HAL_TIM_PWM_Start_DMA+0x398>
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	4a14      	ldr	r2, [pc, #80]	@ (800a1e8 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 800a198:	4293      	cmp	r3, r2
 800a19a:	d013      	beq.n	800a1c4 <HAL_TIM_PWM_Start_DMA+0x398>
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	4a12      	ldr	r2, [pc, #72]	@ (800a1ec <HAL_TIM_PWM_Start_DMA+0x3c0>)
 800a1a2:	4293      	cmp	r3, r2
 800a1a4:	d00e      	beq.n	800a1c4 <HAL_TIM_PWM_Start_DMA+0x398>
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	4a11      	ldr	r2, [pc, #68]	@ (800a1f0 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 800a1ac:	4293      	cmp	r3, r2
 800a1ae:	d009      	beq.n	800a1c4 <HAL_TIM_PWM_Start_DMA+0x398>
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	4a0f      	ldr	r2, [pc, #60]	@ (800a1f4 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	d004      	beq.n	800a1c4 <HAL_TIM_PWM_Start_DMA+0x398>
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	4a0e      	ldr	r2, [pc, #56]	@ (800a1f8 <HAL_TIM_PWM_Start_DMA+0x3cc>)
 800a1c0:	4293      	cmp	r3, r2
 800a1c2:	d11b      	bne.n	800a1fc <HAL_TIM_PWM_Start_DMA+0x3d0>
 800a1c4:	2301      	movs	r3, #1
 800a1c6:	e01a      	b.n	800a1fe <HAL_TIM_PWM_Start_DMA+0x3d2>
 800a1c8:	0800aaad 	.word	0x0800aaad
 800a1cc:	0800ab15 	.word	0x0800ab15
 800a1d0:	0800aa1b 	.word	0x0800aa1b
 800a1d4:	40012c00 	.word	0x40012c00
 800a1d8:	50012c00 	.word	0x50012c00
 800a1dc:	40013400 	.word	0x40013400
 800a1e0:	50013400 	.word	0x50013400
 800a1e4:	40014000 	.word	0x40014000
 800a1e8:	50014000 	.word	0x50014000
 800a1ec:	40014400 	.word	0x40014400
 800a1f0:	50014400 	.word	0x50014400
 800a1f4:	40014800 	.word	0x40014800
 800a1f8:	50014800 	.word	0x50014800
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d007      	beq.n	800a212 <HAL_TIM_PWM_Start_DMA+0x3e6>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a210:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	4a34      	ldr	r2, [pc, #208]	@ (800a2e8 <HAL_TIM_PWM_Start_DMA+0x4bc>)
 800a218:	4293      	cmp	r3, r2
 800a21a:	d040      	beq.n	800a29e <HAL_TIM_PWM_Start_DMA+0x472>
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	4a32      	ldr	r2, [pc, #200]	@ (800a2ec <HAL_TIM_PWM_Start_DMA+0x4c0>)
 800a222:	4293      	cmp	r3, r2
 800a224:	d03b      	beq.n	800a29e <HAL_TIM_PWM_Start_DMA+0x472>
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a22e:	d036      	beq.n	800a29e <HAL_TIM_PWM_Start_DMA+0x472>
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a238:	d031      	beq.n	800a29e <HAL_TIM_PWM_Start_DMA+0x472>
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	4a2c      	ldr	r2, [pc, #176]	@ (800a2f0 <HAL_TIM_PWM_Start_DMA+0x4c4>)
 800a240:	4293      	cmp	r3, r2
 800a242:	d02c      	beq.n	800a29e <HAL_TIM_PWM_Start_DMA+0x472>
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	4a2a      	ldr	r2, [pc, #168]	@ (800a2f4 <HAL_TIM_PWM_Start_DMA+0x4c8>)
 800a24a:	4293      	cmp	r3, r2
 800a24c:	d027      	beq.n	800a29e <HAL_TIM_PWM_Start_DMA+0x472>
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	4a29      	ldr	r2, [pc, #164]	@ (800a2f8 <HAL_TIM_PWM_Start_DMA+0x4cc>)
 800a254:	4293      	cmp	r3, r2
 800a256:	d022      	beq.n	800a29e <HAL_TIM_PWM_Start_DMA+0x472>
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	4a27      	ldr	r2, [pc, #156]	@ (800a2fc <HAL_TIM_PWM_Start_DMA+0x4d0>)
 800a25e:	4293      	cmp	r3, r2
 800a260:	d01d      	beq.n	800a29e <HAL_TIM_PWM_Start_DMA+0x472>
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	4a26      	ldr	r2, [pc, #152]	@ (800a300 <HAL_TIM_PWM_Start_DMA+0x4d4>)
 800a268:	4293      	cmp	r3, r2
 800a26a:	d018      	beq.n	800a29e <HAL_TIM_PWM_Start_DMA+0x472>
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	4a24      	ldr	r2, [pc, #144]	@ (800a304 <HAL_TIM_PWM_Start_DMA+0x4d8>)
 800a272:	4293      	cmp	r3, r2
 800a274:	d013      	beq.n	800a29e <HAL_TIM_PWM_Start_DMA+0x472>
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	4a23      	ldr	r2, [pc, #140]	@ (800a308 <HAL_TIM_PWM_Start_DMA+0x4dc>)
 800a27c:	4293      	cmp	r3, r2
 800a27e:	d00e      	beq.n	800a29e <HAL_TIM_PWM_Start_DMA+0x472>
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	4a21      	ldr	r2, [pc, #132]	@ (800a30c <HAL_TIM_PWM_Start_DMA+0x4e0>)
 800a286:	4293      	cmp	r3, r2
 800a288:	d009      	beq.n	800a29e <HAL_TIM_PWM_Start_DMA+0x472>
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	4a20      	ldr	r2, [pc, #128]	@ (800a310 <HAL_TIM_PWM_Start_DMA+0x4e4>)
 800a290:	4293      	cmp	r3, r2
 800a292:	d004      	beq.n	800a29e <HAL_TIM_PWM_Start_DMA+0x472>
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	4a1e      	ldr	r2, [pc, #120]	@ (800a314 <HAL_TIM_PWM_Start_DMA+0x4e8>)
 800a29a:	4293      	cmp	r3, r2
 800a29c:	d115      	bne.n	800a2ca <HAL_TIM_PWM_Start_DMA+0x49e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	689a      	ldr	r2, [r3, #8]
 800a2a4:	4b1c      	ldr	r3, [pc, #112]	@ (800a318 <HAL_TIM_PWM_Start_DMA+0x4ec>)
 800a2a6:	4013      	ands	r3, r2
 800a2a8:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2aa:	693b      	ldr	r3, [r7, #16]
 800a2ac:	2b06      	cmp	r3, #6
 800a2ae:	d015      	beq.n	800a2dc <HAL_TIM_PWM_Start_DMA+0x4b0>
 800a2b0:	693b      	ldr	r3, [r7, #16]
 800a2b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a2b6:	d011      	beq.n	800a2dc <HAL_TIM_PWM_Start_DMA+0x4b0>
      {
        __HAL_TIM_ENABLE(htim);
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	681a      	ldr	r2, [r3, #0]
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	f042 0201 	orr.w	r2, r2, #1
 800a2c6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2c8:	e008      	b.n	800a2dc <HAL_TIM_PWM_Start_DMA+0x4b0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	681a      	ldr	r2, [r3, #0]
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	f042 0201 	orr.w	r2, r2, #1
 800a2d8:	601a      	str	r2, [r3, #0]
 800a2da:	e000      	b.n	800a2de <HAL_TIM_PWM_Start_DMA+0x4b2>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2dc:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800a2de:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	3718      	adds	r7, #24
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	bd80      	pop	{r7, pc}
 800a2e8:	40012c00 	.word	0x40012c00
 800a2ec:	50012c00 	.word	0x50012c00
 800a2f0:	40000400 	.word	0x40000400
 800a2f4:	50000400 	.word	0x50000400
 800a2f8:	40000800 	.word	0x40000800
 800a2fc:	50000800 	.word	0x50000800
 800a300:	40000c00 	.word	0x40000c00
 800a304:	50000c00 	.word	0x50000c00
 800a308:	40013400 	.word	0x40013400
 800a30c:	50013400 	.word	0x50013400
 800a310:	40014000 	.word	0x40014000
 800a314:	50014000 	.word	0x50014000
 800a318:	00010007 	.word	0x00010007

0800a31c <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b084      	sub	sp, #16
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
 800a324:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a326:	2300      	movs	r3, #0
 800a328:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	2b0c      	cmp	r3, #12
 800a32e:	d855      	bhi.n	800a3dc <HAL_TIM_PWM_Stop_DMA+0xc0>
 800a330:	a201      	add	r2, pc, #4	@ (adr r2, 800a338 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800a332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a336:	bf00      	nop
 800a338:	0800a36d 	.word	0x0800a36d
 800a33c:	0800a3dd 	.word	0x0800a3dd
 800a340:	0800a3dd 	.word	0x0800a3dd
 800a344:	0800a3dd 	.word	0x0800a3dd
 800a348:	0800a389 	.word	0x0800a389
 800a34c:	0800a3dd 	.word	0x0800a3dd
 800a350:	0800a3dd 	.word	0x0800a3dd
 800a354:	0800a3dd 	.word	0x0800a3dd
 800a358:	0800a3a5 	.word	0x0800a3a5
 800a35c:	0800a3dd 	.word	0x0800a3dd
 800a360:	0800a3dd 	.word	0x0800a3dd
 800a364:	0800a3dd 	.word	0x0800a3dd
 800a368:	0800a3c1 	.word	0x0800a3c1
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	68da      	ldr	r2, [r3, #12]
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800a37a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a380:	4618      	mov	r0, r3
 800a382:	f7fa fb37 	bl	80049f4 <HAL_DMA_Abort_IT>
      break;
 800a386:	e02c      	b.n	800a3e2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	68da      	ldr	r2, [r3, #12]
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a396:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a39c:	4618      	mov	r0, r3
 800a39e:	f7fa fb29 	bl	80049f4 <HAL_DMA_Abort_IT>
      break;
 800a3a2:	e01e      	b.n	800a3e2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	68da      	ldr	r2, [r3, #12]
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a3b2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	f7fa fb1b 	bl	80049f4 <HAL_DMA_Abort_IT>
      break;
 800a3be:	e010      	b.n	800a3e2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	68da      	ldr	r2, [r3, #12]
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a3ce:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	f7fa fb0d 	bl	80049f4 <HAL_DMA_Abort_IT>
      break;
 800a3da:	e002      	b.n	800a3e2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800a3dc:	2301      	movs	r3, #1
 800a3de:	73fb      	strb	r3, [r7, #15]
      break;
 800a3e0:	bf00      	nop
  }

  if (status == HAL_OK)
 800a3e2:	7bfb      	ldrb	r3, [r7, #15]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	f040 809a 	bne.w	800a51e <HAL_TIM_PWM_Stop_DMA+0x202>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	6839      	ldr	r1, [r7, #0]
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	f001 f93a 	bl	800b66c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	4a4a      	ldr	r2, [pc, #296]	@ (800a528 <HAL_TIM_PWM_Stop_DMA+0x20c>)
 800a3fe:	4293      	cmp	r3, r2
 800a400:	d02c      	beq.n	800a45c <HAL_TIM_PWM_Stop_DMA+0x140>
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	4a49      	ldr	r2, [pc, #292]	@ (800a52c <HAL_TIM_PWM_Stop_DMA+0x210>)
 800a408:	4293      	cmp	r3, r2
 800a40a:	d027      	beq.n	800a45c <HAL_TIM_PWM_Stop_DMA+0x140>
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	4a47      	ldr	r2, [pc, #284]	@ (800a530 <HAL_TIM_PWM_Stop_DMA+0x214>)
 800a412:	4293      	cmp	r3, r2
 800a414:	d022      	beq.n	800a45c <HAL_TIM_PWM_Stop_DMA+0x140>
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	4a46      	ldr	r2, [pc, #280]	@ (800a534 <HAL_TIM_PWM_Stop_DMA+0x218>)
 800a41c:	4293      	cmp	r3, r2
 800a41e:	d01d      	beq.n	800a45c <HAL_TIM_PWM_Stop_DMA+0x140>
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	4a44      	ldr	r2, [pc, #272]	@ (800a538 <HAL_TIM_PWM_Stop_DMA+0x21c>)
 800a426:	4293      	cmp	r3, r2
 800a428:	d018      	beq.n	800a45c <HAL_TIM_PWM_Stop_DMA+0x140>
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	4a43      	ldr	r2, [pc, #268]	@ (800a53c <HAL_TIM_PWM_Stop_DMA+0x220>)
 800a430:	4293      	cmp	r3, r2
 800a432:	d013      	beq.n	800a45c <HAL_TIM_PWM_Stop_DMA+0x140>
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	4a41      	ldr	r2, [pc, #260]	@ (800a540 <HAL_TIM_PWM_Stop_DMA+0x224>)
 800a43a:	4293      	cmp	r3, r2
 800a43c:	d00e      	beq.n	800a45c <HAL_TIM_PWM_Stop_DMA+0x140>
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	4a40      	ldr	r2, [pc, #256]	@ (800a544 <HAL_TIM_PWM_Stop_DMA+0x228>)
 800a444:	4293      	cmp	r3, r2
 800a446:	d009      	beq.n	800a45c <HAL_TIM_PWM_Stop_DMA+0x140>
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	4a3e      	ldr	r2, [pc, #248]	@ (800a548 <HAL_TIM_PWM_Stop_DMA+0x22c>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d004      	beq.n	800a45c <HAL_TIM_PWM_Stop_DMA+0x140>
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	4a3d      	ldr	r2, [pc, #244]	@ (800a54c <HAL_TIM_PWM_Stop_DMA+0x230>)
 800a458:	4293      	cmp	r3, r2
 800a45a:	d101      	bne.n	800a460 <HAL_TIM_PWM_Stop_DMA+0x144>
 800a45c:	2301      	movs	r3, #1
 800a45e:	e000      	b.n	800a462 <HAL_TIM_PWM_Stop_DMA+0x146>
 800a460:	2300      	movs	r3, #0
 800a462:	2b00      	cmp	r3, #0
 800a464:	d017      	beq.n	800a496 <HAL_TIM_PWM_Stop_DMA+0x17a>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	6a1a      	ldr	r2, [r3, #32]
 800a46c:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a470:	4013      	ands	r3, r2
 800a472:	2b00      	cmp	r3, #0
 800a474:	d10f      	bne.n	800a496 <HAL_TIM_PWM_Stop_DMA+0x17a>
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	6a1a      	ldr	r2, [r3, #32]
 800a47c:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a480:	4013      	ands	r3, r2
 800a482:	2b00      	cmp	r3, #0
 800a484:	d107      	bne.n	800a496 <HAL_TIM_PWM_Stop_DMA+0x17a>
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a494:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	6a1a      	ldr	r2, [r3, #32]
 800a49c:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a4a0:	4013      	ands	r3, r2
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d10f      	bne.n	800a4c6 <HAL_TIM_PWM_Stop_DMA+0x1aa>
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	6a1a      	ldr	r2, [r3, #32]
 800a4ac:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a4b0:	4013      	ands	r3, r2
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d107      	bne.n	800a4c6 <HAL_TIM_PWM_Stop_DMA+0x1aa>
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	681a      	ldr	r2, [r3, #0]
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	f022 0201 	bic.w	r2, r2, #1
 800a4c4:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d104      	bne.n	800a4d6 <HAL_TIM_PWM_Stop_DMA+0x1ba>
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a4d4:	e023      	b.n	800a51e <HAL_TIM_PWM_Stop_DMA+0x202>
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	2b04      	cmp	r3, #4
 800a4da:	d104      	bne.n	800a4e6 <HAL_TIM_PWM_Stop_DMA+0x1ca>
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2201      	movs	r2, #1
 800a4e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a4e4:	e01b      	b.n	800a51e <HAL_TIM_PWM_Stop_DMA+0x202>
 800a4e6:	683b      	ldr	r3, [r7, #0]
 800a4e8:	2b08      	cmp	r3, #8
 800a4ea:	d104      	bne.n	800a4f6 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2201      	movs	r2, #1
 800a4f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a4f4:	e013      	b.n	800a51e <HAL_TIM_PWM_Stop_DMA+0x202>
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	2b0c      	cmp	r3, #12
 800a4fa:	d104      	bne.n	800a506 <HAL_TIM_PWM_Stop_DMA+0x1ea>
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2201      	movs	r2, #1
 800a500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a504:	e00b      	b.n	800a51e <HAL_TIM_PWM_Stop_DMA+0x202>
 800a506:	683b      	ldr	r3, [r7, #0]
 800a508:	2b10      	cmp	r3, #16
 800a50a:	d104      	bne.n	800a516 <HAL_TIM_PWM_Stop_DMA+0x1fa>
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2201      	movs	r2, #1
 800a510:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a514:	e003      	b.n	800a51e <HAL_TIM_PWM_Stop_DMA+0x202>
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	2201      	movs	r2, #1
 800a51a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800a51e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a520:	4618      	mov	r0, r3
 800a522:	3710      	adds	r7, #16
 800a524:	46bd      	mov	sp, r7
 800a526:	bd80      	pop	{r7, pc}
 800a528:	40012c00 	.word	0x40012c00
 800a52c:	50012c00 	.word	0x50012c00
 800a530:	40013400 	.word	0x40013400
 800a534:	50013400 	.word	0x50013400
 800a538:	40014000 	.word	0x40014000
 800a53c:	50014000 	.word	0x50014000
 800a540:	40014400 	.word	0x40014400
 800a544:	50014400 	.word	0x50014400
 800a548:	40014800 	.word	0x40014800
 800a54c:	50014800 	.word	0x50014800

0800a550 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b086      	sub	sp, #24
 800a554:	af00      	add	r7, sp, #0
 800a556:	60f8      	str	r0, [r7, #12]
 800a558:	60b9      	str	r1, [r7, #8]
 800a55a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a55c:	2300      	movs	r3, #0
 800a55e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a566:	2b01      	cmp	r3, #1
 800a568:	d101      	bne.n	800a56e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a56a:	2302      	movs	r3, #2
 800a56c:	e0ff      	b.n	800a76e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	2201      	movs	r2, #1
 800a572:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2b14      	cmp	r3, #20
 800a57a:	f200 80f0 	bhi.w	800a75e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a57e:	a201      	add	r2, pc, #4	@ (adr r2, 800a584 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a584:	0800a5d9 	.word	0x0800a5d9
 800a588:	0800a75f 	.word	0x0800a75f
 800a58c:	0800a75f 	.word	0x0800a75f
 800a590:	0800a75f 	.word	0x0800a75f
 800a594:	0800a619 	.word	0x0800a619
 800a598:	0800a75f 	.word	0x0800a75f
 800a59c:	0800a75f 	.word	0x0800a75f
 800a5a0:	0800a75f 	.word	0x0800a75f
 800a5a4:	0800a65b 	.word	0x0800a65b
 800a5a8:	0800a75f 	.word	0x0800a75f
 800a5ac:	0800a75f 	.word	0x0800a75f
 800a5b0:	0800a75f 	.word	0x0800a75f
 800a5b4:	0800a69b 	.word	0x0800a69b
 800a5b8:	0800a75f 	.word	0x0800a75f
 800a5bc:	0800a75f 	.word	0x0800a75f
 800a5c0:	0800a75f 	.word	0x0800a75f
 800a5c4:	0800a6dd 	.word	0x0800a6dd
 800a5c8:	0800a75f 	.word	0x0800a75f
 800a5cc:	0800a75f 	.word	0x0800a75f
 800a5d0:	0800a75f 	.word	0x0800a75f
 800a5d4:	0800a71d 	.word	0x0800a71d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	68b9      	ldr	r1, [r7, #8]
 800a5de:	4618      	mov	r0, r3
 800a5e0:	f000 fbd2 	bl	800ad88 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	699a      	ldr	r2, [r3, #24]
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	f042 0208 	orr.w	r2, r2, #8
 800a5f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	699a      	ldr	r2, [r3, #24]
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	f022 0204 	bic.w	r2, r2, #4
 800a602:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	6999      	ldr	r1, [r3, #24]
 800a60a:	68bb      	ldr	r3, [r7, #8]
 800a60c:	691a      	ldr	r2, [r3, #16]
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	430a      	orrs	r2, r1
 800a614:	619a      	str	r2, [r3, #24]
      break;
 800a616:	e0a5      	b.n	800a764 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	68b9      	ldr	r1, [r7, #8]
 800a61e:	4618      	mov	r0, r3
 800a620:	f000 fc74 	bl	800af0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	699a      	ldr	r2, [r3, #24]
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a632:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	699a      	ldr	r2, [r3, #24]
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a642:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	6999      	ldr	r1, [r3, #24]
 800a64a:	68bb      	ldr	r3, [r7, #8]
 800a64c:	691b      	ldr	r3, [r3, #16]
 800a64e:	021a      	lsls	r2, r3, #8
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	430a      	orrs	r2, r1
 800a656:	619a      	str	r2, [r3, #24]
      break;
 800a658:	e084      	b.n	800a764 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	68b9      	ldr	r1, [r7, #8]
 800a660:	4618      	mov	r0, r3
 800a662:	f000 fd03 	bl	800b06c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	69da      	ldr	r2, [r3, #28]
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	f042 0208 	orr.w	r2, r2, #8
 800a674:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	69da      	ldr	r2, [r3, #28]
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	f022 0204 	bic.w	r2, r2, #4
 800a684:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	69d9      	ldr	r1, [r3, #28]
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	691a      	ldr	r2, [r3, #16]
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	430a      	orrs	r2, r1
 800a696:	61da      	str	r2, [r3, #28]
      break;
 800a698:	e064      	b.n	800a764 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	68b9      	ldr	r1, [r7, #8]
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	f000 fd91 	bl	800b1c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	69da      	ldr	r2, [r3, #28]
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a6b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	69da      	ldr	r2, [r3, #28]
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a6c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	69d9      	ldr	r1, [r3, #28]
 800a6cc:	68bb      	ldr	r3, [r7, #8]
 800a6ce:	691b      	ldr	r3, [r3, #16]
 800a6d0:	021a      	lsls	r2, r3, #8
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	430a      	orrs	r2, r1
 800a6d8:	61da      	str	r2, [r3, #28]
      break;
 800a6da:	e043      	b.n	800a764 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	68b9      	ldr	r1, [r7, #8]
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	f000 fe20 	bl	800b328 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f042 0208 	orr.w	r2, r2, #8
 800a6f6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	f022 0204 	bic.w	r2, r2, #4
 800a706:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a70e:	68bb      	ldr	r3, [r7, #8]
 800a710:	691a      	ldr	r2, [r3, #16]
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	430a      	orrs	r2, r1
 800a718:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a71a:	e023      	b.n	800a764 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	68b9      	ldr	r1, [r7, #8]
 800a722:	4618      	mov	r0, r3
 800a724:	f000 fe82 	bl	800b42c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a736:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a746:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a74e:	68bb      	ldr	r3, [r7, #8]
 800a750:	691b      	ldr	r3, [r3, #16]
 800a752:	021a      	lsls	r2, r3, #8
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	430a      	orrs	r2, r1
 800a75a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a75c:	e002      	b.n	800a764 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a75e:	2301      	movs	r3, #1
 800a760:	75fb      	strb	r3, [r7, #23]
      break;
 800a762:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	2200      	movs	r2, #0
 800a768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a76c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a76e:	4618      	mov	r0, r3
 800a770:	3718      	adds	r7, #24
 800a772:	46bd      	mov	sp, r7
 800a774:	bd80      	pop	{r7, pc}
 800a776:	bf00      	nop

0800a778 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b084      	sub	sp, #16
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a782:	2300      	movs	r3, #0
 800a784:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a78c:	2b01      	cmp	r3, #1
 800a78e:	d101      	bne.n	800a794 <HAL_TIM_ConfigClockSource+0x1c>
 800a790:	2302      	movs	r3, #2
 800a792:	e0e6      	b.n	800a962 <HAL_TIM_ConfigClockSource+0x1ea>
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	2201      	movs	r2, #1
 800a798:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	2202      	movs	r2, #2
 800a7a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	689b      	ldr	r3, [r3, #8]
 800a7aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a7ac:	68bb      	ldr	r3, [r7, #8]
 800a7ae:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800a7b2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a7b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a7be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	68ba      	ldr	r2, [r7, #8]
 800a7c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	4a67      	ldr	r2, [pc, #412]	@ (800a96c <HAL_TIM_ConfigClockSource+0x1f4>)
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	f000 80b1 	beq.w	800a936 <HAL_TIM_ConfigClockSource+0x1be>
 800a7d4:	4a65      	ldr	r2, [pc, #404]	@ (800a96c <HAL_TIM_ConfigClockSource+0x1f4>)
 800a7d6:	4293      	cmp	r3, r2
 800a7d8:	f200 80b6 	bhi.w	800a948 <HAL_TIM_ConfigClockSource+0x1d0>
 800a7dc:	4a64      	ldr	r2, [pc, #400]	@ (800a970 <HAL_TIM_ConfigClockSource+0x1f8>)
 800a7de:	4293      	cmp	r3, r2
 800a7e0:	f000 80a9 	beq.w	800a936 <HAL_TIM_ConfigClockSource+0x1be>
 800a7e4:	4a62      	ldr	r2, [pc, #392]	@ (800a970 <HAL_TIM_ConfigClockSource+0x1f8>)
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	f200 80ae 	bhi.w	800a948 <HAL_TIM_ConfigClockSource+0x1d0>
 800a7ec:	4a61      	ldr	r2, [pc, #388]	@ (800a974 <HAL_TIM_ConfigClockSource+0x1fc>)
 800a7ee:	4293      	cmp	r3, r2
 800a7f0:	f000 80a1 	beq.w	800a936 <HAL_TIM_ConfigClockSource+0x1be>
 800a7f4:	4a5f      	ldr	r2, [pc, #380]	@ (800a974 <HAL_TIM_ConfigClockSource+0x1fc>)
 800a7f6:	4293      	cmp	r3, r2
 800a7f8:	f200 80a6 	bhi.w	800a948 <HAL_TIM_ConfigClockSource+0x1d0>
 800a7fc:	4a5e      	ldr	r2, [pc, #376]	@ (800a978 <HAL_TIM_ConfigClockSource+0x200>)
 800a7fe:	4293      	cmp	r3, r2
 800a800:	f000 8099 	beq.w	800a936 <HAL_TIM_ConfigClockSource+0x1be>
 800a804:	4a5c      	ldr	r2, [pc, #368]	@ (800a978 <HAL_TIM_ConfigClockSource+0x200>)
 800a806:	4293      	cmp	r3, r2
 800a808:	f200 809e 	bhi.w	800a948 <HAL_TIM_ConfigClockSource+0x1d0>
 800a80c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a810:	f000 8091 	beq.w	800a936 <HAL_TIM_ConfigClockSource+0x1be>
 800a814:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a818:	f200 8096 	bhi.w	800a948 <HAL_TIM_ConfigClockSource+0x1d0>
 800a81c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a820:	f000 8089 	beq.w	800a936 <HAL_TIM_ConfigClockSource+0x1be>
 800a824:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a828:	f200 808e 	bhi.w	800a948 <HAL_TIM_ConfigClockSource+0x1d0>
 800a82c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a830:	d03e      	beq.n	800a8b0 <HAL_TIM_ConfigClockSource+0x138>
 800a832:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a836:	f200 8087 	bhi.w	800a948 <HAL_TIM_ConfigClockSource+0x1d0>
 800a83a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a83e:	f000 8086 	beq.w	800a94e <HAL_TIM_ConfigClockSource+0x1d6>
 800a842:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a846:	d87f      	bhi.n	800a948 <HAL_TIM_ConfigClockSource+0x1d0>
 800a848:	2b70      	cmp	r3, #112	@ 0x70
 800a84a:	d01a      	beq.n	800a882 <HAL_TIM_ConfigClockSource+0x10a>
 800a84c:	2b70      	cmp	r3, #112	@ 0x70
 800a84e:	d87b      	bhi.n	800a948 <HAL_TIM_ConfigClockSource+0x1d0>
 800a850:	2b60      	cmp	r3, #96	@ 0x60
 800a852:	d050      	beq.n	800a8f6 <HAL_TIM_ConfigClockSource+0x17e>
 800a854:	2b60      	cmp	r3, #96	@ 0x60
 800a856:	d877      	bhi.n	800a948 <HAL_TIM_ConfigClockSource+0x1d0>
 800a858:	2b50      	cmp	r3, #80	@ 0x50
 800a85a:	d03c      	beq.n	800a8d6 <HAL_TIM_ConfigClockSource+0x15e>
 800a85c:	2b50      	cmp	r3, #80	@ 0x50
 800a85e:	d873      	bhi.n	800a948 <HAL_TIM_ConfigClockSource+0x1d0>
 800a860:	2b40      	cmp	r3, #64	@ 0x40
 800a862:	d058      	beq.n	800a916 <HAL_TIM_ConfigClockSource+0x19e>
 800a864:	2b40      	cmp	r3, #64	@ 0x40
 800a866:	d86f      	bhi.n	800a948 <HAL_TIM_ConfigClockSource+0x1d0>
 800a868:	2b30      	cmp	r3, #48	@ 0x30
 800a86a:	d064      	beq.n	800a936 <HAL_TIM_ConfigClockSource+0x1be>
 800a86c:	2b30      	cmp	r3, #48	@ 0x30
 800a86e:	d86b      	bhi.n	800a948 <HAL_TIM_ConfigClockSource+0x1d0>
 800a870:	2b20      	cmp	r3, #32
 800a872:	d060      	beq.n	800a936 <HAL_TIM_ConfigClockSource+0x1be>
 800a874:	2b20      	cmp	r3, #32
 800a876:	d867      	bhi.n	800a948 <HAL_TIM_ConfigClockSource+0x1d0>
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d05c      	beq.n	800a936 <HAL_TIM_ConfigClockSource+0x1be>
 800a87c:	2b10      	cmp	r3, #16
 800a87e:	d05a      	beq.n	800a936 <HAL_TIM_ConfigClockSource+0x1be>
 800a880:	e062      	b.n	800a948 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a88a:	683b      	ldr	r3, [r7, #0]
 800a88c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a88e:	683b      	ldr	r3, [r7, #0]
 800a890:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a892:	f000 fecb 	bl	800b62c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	689b      	ldr	r3, [r3, #8]
 800a89c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a8a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	68ba      	ldr	r2, [r7, #8]
 800a8ac:	609a      	str	r2, [r3, #8]
      break;
 800a8ae:	e04f      	b.n	800a950 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a8bc:	683b      	ldr	r3, [r7, #0]
 800a8be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a8c0:	f000 feb4 	bl	800b62c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	689a      	ldr	r2, [r3, #8]
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a8d2:	609a      	str	r2, [r3, #8]
      break;
 800a8d4:	e03c      	b.n	800a950 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a8e2:	461a      	mov	r2, r3
 800a8e4:	f000 fe26 	bl	800b534 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	2150      	movs	r1, #80	@ 0x50
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	f000 fe7f 	bl	800b5f2 <TIM_ITRx_SetConfig>
      break;
 800a8f4:	e02c      	b.n	800a950 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a8fa:	683b      	ldr	r3, [r7, #0]
 800a8fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a902:	461a      	mov	r2, r3
 800a904:	f000 fe45 	bl	800b592 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	2160      	movs	r1, #96	@ 0x60
 800a90e:	4618      	mov	r0, r3
 800a910:	f000 fe6f 	bl	800b5f2 <TIM_ITRx_SetConfig>
      break;
 800a914:	e01c      	b.n	800a950 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a922:	461a      	mov	r2, r3
 800a924:	f000 fe06 	bl	800b534 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	2140      	movs	r1, #64	@ 0x40
 800a92e:	4618      	mov	r0, r3
 800a930:	f000 fe5f 	bl	800b5f2 <TIM_ITRx_SetConfig>
      break;
 800a934:	e00c      	b.n	800a950 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681a      	ldr	r2, [r3, #0]
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	4619      	mov	r1, r3
 800a940:	4610      	mov	r0, r2
 800a942:	f000 fe56 	bl	800b5f2 <TIM_ITRx_SetConfig>
      break;
 800a946:	e003      	b.n	800a950 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 800a948:	2301      	movs	r3, #1
 800a94a:	73fb      	strb	r3, [r7, #15]
      break;
 800a94c:	e000      	b.n	800a950 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 800a94e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2201      	movs	r2, #1
 800a954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2200      	movs	r2, #0
 800a95c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a960:	7bfb      	ldrb	r3, [r7, #15]
}
 800a962:	4618      	mov	r0, r3
 800a964:	3710      	adds	r7, #16
 800a966:	46bd      	mov	sp, r7
 800a968:	bd80      	pop	{r7, pc}
 800a96a:	bf00      	nop
 800a96c:	00100070 	.word	0x00100070
 800a970:	00100040 	.word	0x00100040
 800a974:	00100030 	.word	0x00100030
 800a978:	00100020 	.word	0x00100020

0800a97c <TIM_DMA_Start_IT>:
  * @param  length   : The size of a source block transfer in byte.
  * @retval HAL status
  */
HAL_StatusTypeDef TIM_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t src, uint32_t dst,
                                   uint32_t length)
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b086      	sub	sp, #24
 800a980:	af00      	add	r7, sp, #0
 800a982:	60f8      	str	r0, [r7, #12]
 800a984:	60b9      	str	r1, [r7, #8]
 800a986:	607a      	str	r2, [r7, #4]
 800a988:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status ;

  /* Enable the DMA channel */
  if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a98e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a992:	2b00      	cmp	r3, #0
 800a994:	d020      	beq.n	800a9d8 <TIM_DMA_Start_IT+0x5c>
  {
    if ((hdma->LinkedListQueue != 0U) && (hdma->LinkedListQueue->Head != 0U))
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d019      	beq.n	800a9d2 <TIM_DMA_Start_IT+0x56>
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d014      	beq.n	800a9d2 <TIM_DMA_Start_IT+0x56>
    {
      /* Enable the DMA channel */
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = length;
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	683a      	ldr	r2, [r7, #0]
 800a9b0:	609a      	str	r2, [r3, #8]
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = src;
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	68ba      	ldr	r2, [r7, #8]
 800a9ba:	60da      	str	r2, [r3, #12]
      hdma->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = dst;
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	687a      	ldr	r2, [r7, #4]
 800a9c4:	611a      	str	r2, [r3, #16]

      status = HAL_DMAEx_List_Start_IT(hdma);
 800a9c6:	68f8      	ldr	r0, [r7, #12]
 800a9c8:	f7fa fc80 	bl	80052cc <HAL_DMAEx_List_Start_IT>
 800a9cc:	4603      	mov	r3, r0
 800a9ce:	75fb      	strb	r3, [r7, #23]
 800a9d0:	e00a      	b.n	800a9e8 <TIM_DMA_Start_IT+0x6c>
    }
    else
    {
      status = HAL_ERROR;
 800a9d2:	2301      	movs	r3, #1
 800a9d4:	75fb      	strb	r3, [r7, #23]
 800a9d6:	e007      	b.n	800a9e8 <TIM_DMA_Start_IT+0x6c>
    }
  }
  else
  {
    status = HAL_DMA_Start_IT(hdma, src, dst, length);
 800a9d8:	683b      	ldr	r3, [r7, #0]
 800a9da:	687a      	ldr	r2, [r7, #4]
 800a9dc:	68b9      	ldr	r1, [r7, #8]
 800a9de:	68f8      	ldr	r0, [r7, #12]
 800a9e0:	f7f9 ffa8 	bl	8004934 <HAL_DMA_Start_IT>
 800a9e4:	4603      	mov	r3, r0
 800a9e6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800a9e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	3718      	adds	r7, #24
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	bd80      	pop	{r7, pc}

0800a9f2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a9f2:	b480      	push	{r7}
 800a9f4:	b083      	sub	sp, #12
 800a9f6:	af00      	add	r7, sp, #0
 800a9f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800a9fa:	bf00      	nop
 800a9fc:	370c      	adds	r7, #12
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa04:	4770      	bx	lr

0800aa06 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800aa06:	b480      	push	{r7}
 800aa08:	b083      	sub	sp, #12
 800aa0a:	af00      	add	r7, sp, #0
 800aa0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800aa0e:	bf00      	nop
 800aa10:	370c      	adds	r7, #12
 800aa12:	46bd      	mov	sp, r7
 800aa14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa18:	4770      	bx	lr

0800aa1a <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800aa1a:	b580      	push	{r7, lr}
 800aa1c:	b084      	sub	sp, #16
 800aa1e:	af00      	add	r7, sp, #0
 800aa20:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aa26:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa2c:	687a      	ldr	r2, [r7, #4]
 800aa2e:	429a      	cmp	r2, r3
 800aa30:	d107      	bne.n	800aa42 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	2201      	movs	r2, #1
 800aa36:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	2201      	movs	r2, #1
 800aa3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aa40:	e02a      	b.n	800aa98 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa46:	687a      	ldr	r2, [r7, #4]
 800aa48:	429a      	cmp	r2, r3
 800aa4a:	d107      	bne.n	800aa5c <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	2202      	movs	r2, #2
 800aa50:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	2201      	movs	r2, #1
 800aa56:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aa5a:	e01d      	b.n	800aa98 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa60:	687a      	ldr	r2, [r7, #4]
 800aa62:	429a      	cmp	r2, r3
 800aa64:	d107      	bne.n	800aa76 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	2204      	movs	r2, #4
 800aa6a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	2201      	movs	r2, #1
 800aa70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aa74:	e010      	b.n	800aa98 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa7a:	687a      	ldr	r2, [r7, #4]
 800aa7c:	429a      	cmp	r2, r3
 800aa7e:	d107      	bne.n	800aa90 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	2208      	movs	r2, #8
 800aa84:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	2201      	movs	r2, #1
 800aa8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aa8e:	e003      	b.n	800aa98 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	2201      	movs	r2, #1
 800aa94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800aa98:	68f8      	ldr	r0, [r7, #12]
 800aa9a:	f7ff ffb4 	bl	800aa06 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	771a      	strb	r2, [r3, #28]
}
 800aaa4:	bf00      	nop
 800aaa6:	3710      	adds	r7, #16
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	bd80      	pop	{r7, pc}

0800aaac <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b084      	sub	sp, #16
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aab8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aabe:	687a      	ldr	r2, [r7, #4]
 800aac0:	429a      	cmp	r2, r3
 800aac2:	d103      	bne.n	800aacc <TIM_DMADelayPulseCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	2201      	movs	r2, #1
 800aac8:	771a      	strb	r2, [r3, #28]
 800aaca:	e019      	b.n	800ab00 <TIM_DMADelayPulseCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aad0:	687a      	ldr	r2, [r7, #4]
 800aad2:	429a      	cmp	r2, r3
 800aad4:	d103      	bne.n	800aade <TIM_DMADelayPulseCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	2202      	movs	r2, #2
 800aada:	771a      	strb	r2, [r3, #28]
 800aadc:	e010      	b.n	800ab00 <TIM_DMADelayPulseCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aae2:	687a      	ldr	r2, [r7, #4]
 800aae4:	429a      	cmp	r2, r3
 800aae6:	d103      	bne.n	800aaf0 <TIM_DMADelayPulseCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	2204      	movs	r2, #4
 800aaec:	771a      	strb	r2, [r3, #28]
 800aaee:	e007      	b.n	800ab00 <TIM_DMADelayPulseCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aaf4:	687a      	ldr	r2, [r7, #4]
 800aaf6:	429a      	cmp	r2, r3
 800aaf8:	d102      	bne.n	800ab00 <TIM_DMADelayPulseCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	2208      	movs	r2, #8
 800aafe:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab00:	68f8      	ldr	r0, [r7, #12]
 800ab02:	f7f7 f86b 	bl	8001bdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	2200      	movs	r2, #0
 800ab0a:	771a      	strb	r2, [r3, #28]
}
 800ab0c:	bf00      	nop
 800ab0e:	3710      	adds	r7, #16
 800ab10:	46bd      	mov	sp, r7
 800ab12:	bd80      	pop	{r7, pc}

0800ab14 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b084      	sub	sp, #16
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab20:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab26:	687a      	ldr	r2, [r7, #4]
 800ab28:	429a      	cmp	r2, r3
 800ab2a:	d103      	bne.n	800ab34 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	2201      	movs	r2, #1
 800ab30:	771a      	strb	r2, [r3, #28]
 800ab32:	e019      	b.n	800ab68 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab38:	687a      	ldr	r2, [r7, #4]
 800ab3a:	429a      	cmp	r2, r3
 800ab3c:	d103      	bne.n	800ab46 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	2202      	movs	r2, #2
 800ab42:	771a      	strb	r2, [r3, #28]
 800ab44:	e010      	b.n	800ab68 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab4a:	687a      	ldr	r2, [r7, #4]
 800ab4c:	429a      	cmp	r2, r3
 800ab4e:	d103      	bne.n	800ab58 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	2204      	movs	r2, #4
 800ab54:	771a      	strb	r2, [r3, #28]
 800ab56:	e007      	b.n	800ab68 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab5c:	687a      	ldr	r2, [r7, #4]
 800ab5e:	429a      	cmp	r2, r3
 800ab60:	d102      	bne.n	800ab68 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	2208      	movs	r2, #8
 800ab66:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800ab68:	68f8      	ldr	r0, [r7, #12]
 800ab6a:	f7ff ff42 	bl	800a9f2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	2200      	movs	r2, #0
 800ab72:	771a      	strb	r2, [r3, #28]
}
 800ab74:	bf00      	nop
 800ab76:	3710      	adds	r7, #16
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	bd80      	pop	{r7, pc}

0800ab7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ab7c:	b480      	push	{r7}
 800ab7e:	b085      	sub	sp, #20
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
 800ab84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	4a6e      	ldr	r2, [pc, #440]	@ (800ad48 <TIM_Base_SetConfig+0x1cc>)
 800ab90:	4293      	cmp	r3, r2
 800ab92:	d02b      	beq.n	800abec <TIM_Base_SetConfig+0x70>
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	4a6d      	ldr	r2, [pc, #436]	@ (800ad4c <TIM_Base_SetConfig+0x1d0>)
 800ab98:	4293      	cmp	r3, r2
 800ab9a:	d027      	beq.n	800abec <TIM_Base_SetConfig+0x70>
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aba2:	d023      	beq.n	800abec <TIM_Base_SetConfig+0x70>
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800abaa:	d01f      	beq.n	800abec <TIM_Base_SetConfig+0x70>
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	4a68      	ldr	r2, [pc, #416]	@ (800ad50 <TIM_Base_SetConfig+0x1d4>)
 800abb0:	4293      	cmp	r3, r2
 800abb2:	d01b      	beq.n	800abec <TIM_Base_SetConfig+0x70>
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	4a67      	ldr	r2, [pc, #412]	@ (800ad54 <TIM_Base_SetConfig+0x1d8>)
 800abb8:	4293      	cmp	r3, r2
 800abba:	d017      	beq.n	800abec <TIM_Base_SetConfig+0x70>
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	4a66      	ldr	r2, [pc, #408]	@ (800ad58 <TIM_Base_SetConfig+0x1dc>)
 800abc0:	4293      	cmp	r3, r2
 800abc2:	d013      	beq.n	800abec <TIM_Base_SetConfig+0x70>
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	4a65      	ldr	r2, [pc, #404]	@ (800ad5c <TIM_Base_SetConfig+0x1e0>)
 800abc8:	4293      	cmp	r3, r2
 800abca:	d00f      	beq.n	800abec <TIM_Base_SetConfig+0x70>
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	4a64      	ldr	r2, [pc, #400]	@ (800ad60 <TIM_Base_SetConfig+0x1e4>)
 800abd0:	4293      	cmp	r3, r2
 800abd2:	d00b      	beq.n	800abec <TIM_Base_SetConfig+0x70>
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	4a63      	ldr	r2, [pc, #396]	@ (800ad64 <TIM_Base_SetConfig+0x1e8>)
 800abd8:	4293      	cmp	r3, r2
 800abda:	d007      	beq.n	800abec <TIM_Base_SetConfig+0x70>
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	4a62      	ldr	r2, [pc, #392]	@ (800ad68 <TIM_Base_SetConfig+0x1ec>)
 800abe0:	4293      	cmp	r3, r2
 800abe2:	d003      	beq.n	800abec <TIM_Base_SetConfig+0x70>
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	4a61      	ldr	r2, [pc, #388]	@ (800ad6c <TIM_Base_SetConfig+0x1f0>)
 800abe8:	4293      	cmp	r3, r2
 800abea:	d108      	bne.n	800abfe <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800abf2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	685b      	ldr	r3, [r3, #4]
 800abf8:	68fa      	ldr	r2, [r7, #12]
 800abfa:	4313      	orrs	r3, r2
 800abfc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	4a51      	ldr	r2, [pc, #324]	@ (800ad48 <TIM_Base_SetConfig+0x1cc>)
 800ac02:	4293      	cmp	r3, r2
 800ac04:	d043      	beq.n	800ac8e <TIM_Base_SetConfig+0x112>
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	4a50      	ldr	r2, [pc, #320]	@ (800ad4c <TIM_Base_SetConfig+0x1d0>)
 800ac0a:	4293      	cmp	r3, r2
 800ac0c:	d03f      	beq.n	800ac8e <TIM_Base_SetConfig+0x112>
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac14:	d03b      	beq.n	800ac8e <TIM_Base_SetConfig+0x112>
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ac1c:	d037      	beq.n	800ac8e <TIM_Base_SetConfig+0x112>
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	4a4b      	ldr	r2, [pc, #300]	@ (800ad50 <TIM_Base_SetConfig+0x1d4>)
 800ac22:	4293      	cmp	r3, r2
 800ac24:	d033      	beq.n	800ac8e <TIM_Base_SetConfig+0x112>
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	4a4a      	ldr	r2, [pc, #296]	@ (800ad54 <TIM_Base_SetConfig+0x1d8>)
 800ac2a:	4293      	cmp	r3, r2
 800ac2c:	d02f      	beq.n	800ac8e <TIM_Base_SetConfig+0x112>
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	4a49      	ldr	r2, [pc, #292]	@ (800ad58 <TIM_Base_SetConfig+0x1dc>)
 800ac32:	4293      	cmp	r3, r2
 800ac34:	d02b      	beq.n	800ac8e <TIM_Base_SetConfig+0x112>
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	4a48      	ldr	r2, [pc, #288]	@ (800ad5c <TIM_Base_SetConfig+0x1e0>)
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	d027      	beq.n	800ac8e <TIM_Base_SetConfig+0x112>
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	4a47      	ldr	r2, [pc, #284]	@ (800ad60 <TIM_Base_SetConfig+0x1e4>)
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d023      	beq.n	800ac8e <TIM_Base_SetConfig+0x112>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	4a46      	ldr	r2, [pc, #280]	@ (800ad64 <TIM_Base_SetConfig+0x1e8>)
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	d01f      	beq.n	800ac8e <TIM_Base_SetConfig+0x112>
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	4a45      	ldr	r2, [pc, #276]	@ (800ad68 <TIM_Base_SetConfig+0x1ec>)
 800ac52:	4293      	cmp	r3, r2
 800ac54:	d01b      	beq.n	800ac8e <TIM_Base_SetConfig+0x112>
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	4a44      	ldr	r2, [pc, #272]	@ (800ad6c <TIM_Base_SetConfig+0x1f0>)
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	d017      	beq.n	800ac8e <TIM_Base_SetConfig+0x112>
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	4a43      	ldr	r2, [pc, #268]	@ (800ad70 <TIM_Base_SetConfig+0x1f4>)
 800ac62:	4293      	cmp	r3, r2
 800ac64:	d013      	beq.n	800ac8e <TIM_Base_SetConfig+0x112>
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	4a42      	ldr	r2, [pc, #264]	@ (800ad74 <TIM_Base_SetConfig+0x1f8>)
 800ac6a:	4293      	cmp	r3, r2
 800ac6c:	d00f      	beq.n	800ac8e <TIM_Base_SetConfig+0x112>
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	4a41      	ldr	r2, [pc, #260]	@ (800ad78 <TIM_Base_SetConfig+0x1fc>)
 800ac72:	4293      	cmp	r3, r2
 800ac74:	d00b      	beq.n	800ac8e <TIM_Base_SetConfig+0x112>
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	4a40      	ldr	r2, [pc, #256]	@ (800ad7c <TIM_Base_SetConfig+0x200>)
 800ac7a:	4293      	cmp	r3, r2
 800ac7c:	d007      	beq.n	800ac8e <TIM_Base_SetConfig+0x112>
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	4a3f      	ldr	r2, [pc, #252]	@ (800ad80 <TIM_Base_SetConfig+0x204>)
 800ac82:	4293      	cmp	r3, r2
 800ac84:	d003      	beq.n	800ac8e <TIM_Base_SetConfig+0x112>
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	4a3e      	ldr	r2, [pc, #248]	@ (800ad84 <TIM_Base_SetConfig+0x208>)
 800ac8a:	4293      	cmp	r3, r2
 800ac8c:	d108      	bne.n	800aca0 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ac94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	68db      	ldr	r3, [r3, #12]
 800ac9a:	68fa      	ldr	r2, [r7, #12]
 800ac9c:	4313      	orrs	r3, r2
 800ac9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800aca6:	683b      	ldr	r3, [r7, #0]
 800aca8:	695b      	ldr	r3, [r3, #20]
 800acaa:	4313      	orrs	r3, r2
 800acac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	68fa      	ldr	r2, [r7, #12]
 800acb2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800acb4:	683b      	ldr	r3, [r7, #0]
 800acb6:	689a      	ldr	r2, [r3, #8]
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	681a      	ldr	r2, [r3, #0]
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	4a20      	ldr	r2, [pc, #128]	@ (800ad48 <TIM_Base_SetConfig+0x1cc>)
 800acc8:	4293      	cmp	r3, r2
 800acca:	d023      	beq.n	800ad14 <TIM_Base_SetConfig+0x198>
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	4a1f      	ldr	r2, [pc, #124]	@ (800ad4c <TIM_Base_SetConfig+0x1d0>)
 800acd0:	4293      	cmp	r3, r2
 800acd2:	d01f      	beq.n	800ad14 <TIM_Base_SetConfig+0x198>
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	4a24      	ldr	r2, [pc, #144]	@ (800ad68 <TIM_Base_SetConfig+0x1ec>)
 800acd8:	4293      	cmp	r3, r2
 800acda:	d01b      	beq.n	800ad14 <TIM_Base_SetConfig+0x198>
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	4a23      	ldr	r2, [pc, #140]	@ (800ad6c <TIM_Base_SetConfig+0x1f0>)
 800ace0:	4293      	cmp	r3, r2
 800ace2:	d017      	beq.n	800ad14 <TIM_Base_SetConfig+0x198>
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	4a22      	ldr	r2, [pc, #136]	@ (800ad70 <TIM_Base_SetConfig+0x1f4>)
 800ace8:	4293      	cmp	r3, r2
 800acea:	d013      	beq.n	800ad14 <TIM_Base_SetConfig+0x198>
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	4a21      	ldr	r2, [pc, #132]	@ (800ad74 <TIM_Base_SetConfig+0x1f8>)
 800acf0:	4293      	cmp	r3, r2
 800acf2:	d00f      	beq.n	800ad14 <TIM_Base_SetConfig+0x198>
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	4a20      	ldr	r2, [pc, #128]	@ (800ad78 <TIM_Base_SetConfig+0x1fc>)
 800acf8:	4293      	cmp	r3, r2
 800acfa:	d00b      	beq.n	800ad14 <TIM_Base_SetConfig+0x198>
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	4a1f      	ldr	r2, [pc, #124]	@ (800ad7c <TIM_Base_SetConfig+0x200>)
 800ad00:	4293      	cmp	r3, r2
 800ad02:	d007      	beq.n	800ad14 <TIM_Base_SetConfig+0x198>
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	4a1e      	ldr	r2, [pc, #120]	@ (800ad80 <TIM_Base_SetConfig+0x204>)
 800ad08:	4293      	cmp	r3, r2
 800ad0a:	d003      	beq.n	800ad14 <TIM_Base_SetConfig+0x198>
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	4a1d      	ldr	r2, [pc, #116]	@ (800ad84 <TIM_Base_SetConfig+0x208>)
 800ad10:	4293      	cmp	r3, r2
 800ad12:	d103      	bne.n	800ad1c <TIM_Base_SetConfig+0x1a0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ad14:	683b      	ldr	r3, [r7, #0]
 800ad16:	691a      	ldr	r2, [r3, #16]
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	2201      	movs	r2, #1
 800ad20:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	691b      	ldr	r3, [r3, #16]
 800ad26:	f003 0301 	and.w	r3, r3, #1
 800ad2a:	2b01      	cmp	r3, #1
 800ad2c:	d105      	bne.n	800ad3a <TIM_Base_SetConfig+0x1be>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	691b      	ldr	r3, [r3, #16]
 800ad32:	f023 0201 	bic.w	r2, r3, #1
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	611a      	str	r2, [r3, #16]
  }
}
 800ad3a:	bf00      	nop
 800ad3c:	3714      	adds	r7, #20
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad44:	4770      	bx	lr
 800ad46:	bf00      	nop
 800ad48:	40012c00 	.word	0x40012c00
 800ad4c:	50012c00 	.word	0x50012c00
 800ad50:	40000400 	.word	0x40000400
 800ad54:	50000400 	.word	0x50000400
 800ad58:	40000800 	.word	0x40000800
 800ad5c:	50000800 	.word	0x50000800
 800ad60:	40000c00 	.word	0x40000c00
 800ad64:	50000c00 	.word	0x50000c00
 800ad68:	40013400 	.word	0x40013400
 800ad6c:	50013400 	.word	0x50013400
 800ad70:	40014000 	.word	0x40014000
 800ad74:	50014000 	.word	0x50014000
 800ad78:	40014400 	.word	0x40014400
 800ad7c:	50014400 	.word	0x50014400
 800ad80:	40014800 	.word	0x40014800
 800ad84:	50014800 	.word	0x50014800

0800ad88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ad88:	b480      	push	{r7}
 800ad8a:	b087      	sub	sp, #28
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
 800ad90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	6a1b      	ldr	r3, [r3, #32]
 800ad96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	6a1b      	ldr	r3, [r3, #32]
 800ad9c:	f023 0201 	bic.w	r2, r3, #1
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	685b      	ldr	r3, [r3, #4]
 800ada8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	699b      	ldr	r3, [r3, #24]
 800adae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800adb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800adba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	f023 0303 	bic.w	r3, r3, #3
 800adc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	68fa      	ldr	r2, [r7, #12]
 800adca:	4313      	orrs	r3, r2
 800adcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800adce:	697b      	ldr	r3, [r7, #20]
 800add0:	f023 0302 	bic.w	r3, r3, #2
 800add4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800add6:	683b      	ldr	r3, [r7, #0]
 800add8:	689b      	ldr	r3, [r3, #8]
 800adda:	697a      	ldr	r2, [r7, #20]
 800addc:	4313      	orrs	r3, r2
 800adde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	4a40      	ldr	r2, [pc, #256]	@ (800aee4 <TIM_OC1_SetConfig+0x15c>)
 800ade4:	4293      	cmp	r3, r2
 800ade6:	d023      	beq.n	800ae30 <TIM_OC1_SetConfig+0xa8>
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	4a3f      	ldr	r2, [pc, #252]	@ (800aee8 <TIM_OC1_SetConfig+0x160>)
 800adec:	4293      	cmp	r3, r2
 800adee:	d01f      	beq.n	800ae30 <TIM_OC1_SetConfig+0xa8>
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	4a3e      	ldr	r2, [pc, #248]	@ (800aeec <TIM_OC1_SetConfig+0x164>)
 800adf4:	4293      	cmp	r3, r2
 800adf6:	d01b      	beq.n	800ae30 <TIM_OC1_SetConfig+0xa8>
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	4a3d      	ldr	r2, [pc, #244]	@ (800aef0 <TIM_OC1_SetConfig+0x168>)
 800adfc:	4293      	cmp	r3, r2
 800adfe:	d017      	beq.n	800ae30 <TIM_OC1_SetConfig+0xa8>
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	4a3c      	ldr	r2, [pc, #240]	@ (800aef4 <TIM_OC1_SetConfig+0x16c>)
 800ae04:	4293      	cmp	r3, r2
 800ae06:	d013      	beq.n	800ae30 <TIM_OC1_SetConfig+0xa8>
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	4a3b      	ldr	r2, [pc, #236]	@ (800aef8 <TIM_OC1_SetConfig+0x170>)
 800ae0c:	4293      	cmp	r3, r2
 800ae0e:	d00f      	beq.n	800ae30 <TIM_OC1_SetConfig+0xa8>
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	4a3a      	ldr	r2, [pc, #232]	@ (800aefc <TIM_OC1_SetConfig+0x174>)
 800ae14:	4293      	cmp	r3, r2
 800ae16:	d00b      	beq.n	800ae30 <TIM_OC1_SetConfig+0xa8>
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	4a39      	ldr	r2, [pc, #228]	@ (800af00 <TIM_OC1_SetConfig+0x178>)
 800ae1c:	4293      	cmp	r3, r2
 800ae1e:	d007      	beq.n	800ae30 <TIM_OC1_SetConfig+0xa8>
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	4a38      	ldr	r2, [pc, #224]	@ (800af04 <TIM_OC1_SetConfig+0x17c>)
 800ae24:	4293      	cmp	r3, r2
 800ae26:	d003      	beq.n	800ae30 <TIM_OC1_SetConfig+0xa8>
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	4a37      	ldr	r2, [pc, #220]	@ (800af08 <TIM_OC1_SetConfig+0x180>)
 800ae2c:	4293      	cmp	r3, r2
 800ae2e:	d10c      	bne.n	800ae4a <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ae30:	697b      	ldr	r3, [r7, #20]
 800ae32:	f023 0308 	bic.w	r3, r3, #8
 800ae36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	68db      	ldr	r3, [r3, #12]
 800ae3c:	697a      	ldr	r2, [r7, #20]
 800ae3e:	4313      	orrs	r3, r2
 800ae40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ae42:	697b      	ldr	r3, [r7, #20]
 800ae44:	f023 0304 	bic.w	r3, r3, #4
 800ae48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	4a25      	ldr	r2, [pc, #148]	@ (800aee4 <TIM_OC1_SetConfig+0x15c>)
 800ae4e:	4293      	cmp	r3, r2
 800ae50:	d023      	beq.n	800ae9a <TIM_OC1_SetConfig+0x112>
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	4a24      	ldr	r2, [pc, #144]	@ (800aee8 <TIM_OC1_SetConfig+0x160>)
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d01f      	beq.n	800ae9a <TIM_OC1_SetConfig+0x112>
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	4a23      	ldr	r2, [pc, #140]	@ (800aeec <TIM_OC1_SetConfig+0x164>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d01b      	beq.n	800ae9a <TIM_OC1_SetConfig+0x112>
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	4a22      	ldr	r2, [pc, #136]	@ (800aef0 <TIM_OC1_SetConfig+0x168>)
 800ae66:	4293      	cmp	r3, r2
 800ae68:	d017      	beq.n	800ae9a <TIM_OC1_SetConfig+0x112>
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	4a21      	ldr	r2, [pc, #132]	@ (800aef4 <TIM_OC1_SetConfig+0x16c>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d013      	beq.n	800ae9a <TIM_OC1_SetConfig+0x112>
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	4a20      	ldr	r2, [pc, #128]	@ (800aef8 <TIM_OC1_SetConfig+0x170>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d00f      	beq.n	800ae9a <TIM_OC1_SetConfig+0x112>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	4a1f      	ldr	r2, [pc, #124]	@ (800aefc <TIM_OC1_SetConfig+0x174>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d00b      	beq.n	800ae9a <TIM_OC1_SetConfig+0x112>
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	4a1e      	ldr	r2, [pc, #120]	@ (800af00 <TIM_OC1_SetConfig+0x178>)
 800ae86:	4293      	cmp	r3, r2
 800ae88:	d007      	beq.n	800ae9a <TIM_OC1_SetConfig+0x112>
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	4a1d      	ldr	r2, [pc, #116]	@ (800af04 <TIM_OC1_SetConfig+0x17c>)
 800ae8e:	4293      	cmp	r3, r2
 800ae90:	d003      	beq.n	800ae9a <TIM_OC1_SetConfig+0x112>
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	4a1c      	ldr	r2, [pc, #112]	@ (800af08 <TIM_OC1_SetConfig+0x180>)
 800ae96:	4293      	cmp	r3, r2
 800ae98:	d111      	bne.n	800aebe <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ae9a:	693b      	ldr	r3, [r7, #16]
 800ae9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aea0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800aea2:	693b      	ldr	r3, [r7, #16]
 800aea4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800aea8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	695b      	ldr	r3, [r3, #20]
 800aeae:	693a      	ldr	r2, [r7, #16]
 800aeb0:	4313      	orrs	r3, r2
 800aeb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800aeb4:	683b      	ldr	r3, [r7, #0]
 800aeb6:	699b      	ldr	r3, [r3, #24]
 800aeb8:	693a      	ldr	r2, [r7, #16]
 800aeba:	4313      	orrs	r3, r2
 800aebc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	693a      	ldr	r2, [r7, #16]
 800aec2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	68fa      	ldr	r2, [r7, #12]
 800aec8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800aeca:	683b      	ldr	r3, [r7, #0]
 800aecc:	685a      	ldr	r2, [r3, #4]
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	697a      	ldr	r2, [r7, #20]
 800aed6:	621a      	str	r2, [r3, #32]
}
 800aed8:	bf00      	nop
 800aeda:	371c      	adds	r7, #28
 800aedc:	46bd      	mov	sp, r7
 800aede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee2:	4770      	bx	lr
 800aee4:	40012c00 	.word	0x40012c00
 800aee8:	50012c00 	.word	0x50012c00
 800aeec:	40013400 	.word	0x40013400
 800aef0:	50013400 	.word	0x50013400
 800aef4:	40014000 	.word	0x40014000
 800aef8:	50014000 	.word	0x50014000
 800aefc:	40014400 	.word	0x40014400
 800af00:	50014400 	.word	0x50014400
 800af04:	40014800 	.word	0x40014800
 800af08:	50014800 	.word	0x50014800

0800af0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800af0c:	b480      	push	{r7}
 800af0e:	b087      	sub	sp, #28
 800af10:	af00      	add	r7, sp, #0
 800af12:	6078      	str	r0, [r7, #4]
 800af14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	6a1b      	ldr	r3, [r3, #32]
 800af1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	6a1b      	ldr	r3, [r3, #32]
 800af20:	f023 0210 	bic.w	r2, r3, #16
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	685b      	ldr	r3, [r3, #4]
 800af2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	699b      	ldr	r3, [r3, #24]
 800af32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800af3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800af3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800af46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800af48:	683b      	ldr	r3, [r7, #0]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	021b      	lsls	r3, r3, #8
 800af4e:	68fa      	ldr	r2, [r7, #12]
 800af50:	4313      	orrs	r3, r2
 800af52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800af54:	697b      	ldr	r3, [r7, #20]
 800af56:	f023 0320 	bic.w	r3, r3, #32
 800af5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	689b      	ldr	r3, [r3, #8]
 800af60:	011b      	lsls	r3, r3, #4
 800af62:	697a      	ldr	r2, [r7, #20]
 800af64:	4313      	orrs	r3, r2
 800af66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	4a36      	ldr	r2, [pc, #216]	@ (800b044 <TIM_OC2_SetConfig+0x138>)
 800af6c:	4293      	cmp	r3, r2
 800af6e:	d00b      	beq.n	800af88 <TIM_OC2_SetConfig+0x7c>
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	4a35      	ldr	r2, [pc, #212]	@ (800b048 <TIM_OC2_SetConfig+0x13c>)
 800af74:	4293      	cmp	r3, r2
 800af76:	d007      	beq.n	800af88 <TIM_OC2_SetConfig+0x7c>
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	4a34      	ldr	r2, [pc, #208]	@ (800b04c <TIM_OC2_SetConfig+0x140>)
 800af7c:	4293      	cmp	r3, r2
 800af7e:	d003      	beq.n	800af88 <TIM_OC2_SetConfig+0x7c>
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	4a33      	ldr	r2, [pc, #204]	@ (800b050 <TIM_OC2_SetConfig+0x144>)
 800af84:	4293      	cmp	r3, r2
 800af86:	d10d      	bne.n	800afa4 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800af88:	697b      	ldr	r3, [r7, #20]
 800af8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800af8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800af90:	683b      	ldr	r3, [r7, #0]
 800af92:	68db      	ldr	r3, [r3, #12]
 800af94:	011b      	lsls	r3, r3, #4
 800af96:	697a      	ldr	r2, [r7, #20]
 800af98:	4313      	orrs	r3, r2
 800af9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800af9c:	697b      	ldr	r3, [r7, #20]
 800af9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800afa2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	4a27      	ldr	r2, [pc, #156]	@ (800b044 <TIM_OC2_SetConfig+0x138>)
 800afa8:	4293      	cmp	r3, r2
 800afaa:	d023      	beq.n	800aff4 <TIM_OC2_SetConfig+0xe8>
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	4a26      	ldr	r2, [pc, #152]	@ (800b048 <TIM_OC2_SetConfig+0x13c>)
 800afb0:	4293      	cmp	r3, r2
 800afb2:	d01f      	beq.n	800aff4 <TIM_OC2_SetConfig+0xe8>
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	4a25      	ldr	r2, [pc, #148]	@ (800b04c <TIM_OC2_SetConfig+0x140>)
 800afb8:	4293      	cmp	r3, r2
 800afba:	d01b      	beq.n	800aff4 <TIM_OC2_SetConfig+0xe8>
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	4a24      	ldr	r2, [pc, #144]	@ (800b050 <TIM_OC2_SetConfig+0x144>)
 800afc0:	4293      	cmp	r3, r2
 800afc2:	d017      	beq.n	800aff4 <TIM_OC2_SetConfig+0xe8>
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	4a23      	ldr	r2, [pc, #140]	@ (800b054 <TIM_OC2_SetConfig+0x148>)
 800afc8:	4293      	cmp	r3, r2
 800afca:	d013      	beq.n	800aff4 <TIM_OC2_SetConfig+0xe8>
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	4a22      	ldr	r2, [pc, #136]	@ (800b058 <TIM_OC2_SetConfig+0x14c>)
 800afd0:	4293      	cmp	r3, r2
 800afd2:	d00f      	beq.n	800aff4 <TIM_OC2_SetConfig+0xe8>
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	4a21      	ldr	r2, [pc, #132]	@ (800b05c <TIM_OC2_SetConfig+0x150>)
 800afd8:	4293      	cmp	r3, r2
 800afda:	d00b      	beq.n	800aff4 <TIM_OC2_SetConfig+0xe8>
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	4a20      	ldr	r2, [pc, #128]	@ (800b060 <TIM_OC2_SetConfig+0x154>)
 800afe0:	4293      	cmp	r3, r2
 800afe2:	d007      	beq.n	800aff4 <TIM_OC2_SetConfig+0xe8>
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	4a1f      	ldr	r2, [pc, #124]	@ (800b064 <TIM_OC2_SetConfig+0x158>)
 800afe8:	4293      	cmp	r3, r2
 800afea:	d003      	beq.n	800aff4 <TIM_OC2_SetConfig+0xe8>
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	4a1e      	ldr	r2, [pc, #120]	@ (800b068 <TIM_OC2_SetConfig+0x15c>)
 800aff0:	4293      	cmp	r3, r2
 800aff2:	d113      	bne.n	800b01c <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800affa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800affc:	693b      	ldr	r3, [r7, #16]
 800affe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b002:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b004:	683b      	ldr	r3, [r7, #0]
 800b006:	695b      	ldr	r3, [r3, #20]
 800b008:	009b      	lsls	r3, r3, #2
 800b00a:	693a      	ldr	r2, [r7, #16]
 800b00c:	4313      	orrs	r3, r2
 800b00e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	699b      	ldr	r3, [r3, #24]
 800b014:	009b      	lsls	r3, r3, #2
 800b016:	693a      	ldr	r2, [r7, #16]
 800b018:	4313      	orrs	r3, r2
 800b01a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	693a      	ldr	r2, [r7, #16]
 800b020:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	68fa      	ldr	r2, [r7, #12]
 800b026:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	685a      	ldr	r2, [r3, #4]
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	697a      	ldr	r2, [r7, #20]
 800b034:	621a      	str	r2, [r3, #32]
}
 800b036:	bf00      	nop
 800b038:	371c      	adds	r7, #28
 800b03a:	46bd      	mov	sp, r7
 800b03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b040:	4770      	bx	lr
 800b042:	bf00      	nop
 800b044:	40012c00 	.word	0x40012c00
 800b048:	50012c00 	.word	0x50012c00
 800b04c:	40013400 	.word	0x40013400
 800b050:	50013400 	.word	0x50013400
 800b054:	40014000 	.word	0x40014000
 800b058:	50014000 	.word	0x50014000
 800b05c:	40014400 	.word	0x40014400
 800b060:	50014400 	.word	0x50014400
 800b064:	40014800 	.word	0x40014800
 800b068:	50014800 	.word	0x50014800

0800b06c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b06c:	b480      	push	{r7}
 800b06e:	b087      	sub	sp, #28
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
 800b074:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6a1b      	ldr	r3, [r3, #32]
 800b07a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	6a1b      	ldr	r3, [r3, #32]
 800b080:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	685b      	ldr	r3, [r3, #4]
 800b08c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	69db      	ldr	r3, [r3, #28]
 800b092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b09a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b09e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	f023 0303 	bic.w	r3, r3, #3
 800b0a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	68fa      	ldr	r2, [r7, #12]
 800b0ae:	4313      	orrs	r3, r2
 800b0b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b0b2:	697b      	ldr	r3, [r7, #20]
 800b0b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b0b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	689b      	ldr	r3, [r3, #8]
 800b0be:	021b      	lsls	r3, r3, #8
 800b0c0:	697a      	ldr	r2, [r7, #20]
 800b0c2:	4313      	orrs	r3, r2
 800b0c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	4a35      	ldr	r2, [pc, #212]	@ (800b1a0 <TIM_OC3_SetConfig+0x134>)
 800b0ca:	4293      	cmp	r3, r2
 800b0cc:	d00b      	beq.n	800b0e6 <TIM_OC3_SetConfig+0x7a>
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	4a34      	ldr	r2, [pc, #208]	@ (800b1a4 <TIM_OC3_SetConfig+0x138>)
 800b0d2:	4293      	cmp	r3, r2
 800b0d4:	d007      	beq.n	800b0e6 <TIM_OC3_SetConfig+0x7a>
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	4a33      	ldr	r2, [pc, #204]	@ (800b1a8 <TIM_OC3_SetConfig+0x13c>)
 800b0da:	4293      	cmp	r3, r2
 800b0dc:	d003      	beq.n	800b0e6 <TIM_OC3_SetConfig+0x7a>
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	4a32      	ldr	r2, [pc, #200]	@ (800b1ac <TIM_OC3_SetConfig+0x140>)
 800b0e2:	4293      	cmp	r3, r2
 800b0e4:	d10d      	bne.n	800b102 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b0e6:	697b      	ldr	r3, [r7, #20]
 800b0e8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b0ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b0ee:	683b      	ldr	r3, [r7, #0]
 800b0f0:	68db      	ldr	r3, [r3, #12]
 800b0f2:	021b      	lsls	r3, r3, #8
 800b0f4:	697a      	ldr	r2, [r7, #20]
 800b0f6:	4313      	orrs	r3, r2
 800b0f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b0fa:	697b      	ldr	r3, [r7, #20]
 800b0fc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b100:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	4a26      	ldr	r2, [pc, #152]	@ (800b1a0 <TIM_OC3_SetConfig+0x134>)
 800b106:	4293      	cmp	r3, r2
 800b108:	d023      	beq.n	800b152 <TIM_OC3_SetConfig+0xe6>
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	4a25      	ldr	r2, [pc, #148]	@ (800b1a4 <TIM_OC3_SetConfig+0x138>)
 800b10e:	4293      	cmp	r3, r2
 800b110:	d01f      	beq.n	800b152 <TIM_OC3_SetConfig+0xe6>
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	4a24      	ldr	r2, [pc, #144]	@ (800b1a8 <TIM_OC3_SetConfig+0x13c>)
 800b116:	4293      	cmp	r3, r2
 800b118:	d01b      	beq.n	800b152 <TIM_OC3_SetConfig+0xe6>
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	4a23      	ldr	r2, [pc, #140]	@ (800b1ac <TIM_OC3_SetConfig+0x140>)
 800b11e:	4293      	cmp	r3, r2
 800b120:	d017      	beq.n	800b152 <TIM_OC3_SetConfig+0xe6>
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	4a22      	ldr	r2, [pc, #136]	@ (800b1b0 <TIM_OC3_SetConfig+0x144>)
 800b126:	4293      	cmp	r3, r2
 800b128:	d013      	beq.n	800b152 <TIM_OC3_SetConfig+0xe6>
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	4a21      	ldr	r2, [pc, #132]	@ (800b1b4 <TIM_OC3_SetConfig+0x148>)
 800b12e:	4293      	cmp	r3, r2
 800b130:	d00f      	beq.n	800b152 <TIM_OC3_SetConfig+0xe6>
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	4a20      	ldr	r2, [pc, #128]	@ (800b1b8 <TIM_OC3_SetConfig+0x14c>)
 800b136:	4293      	cmp	r3, r2
 800b138:	d00b      	beq.n	800b152 <TIM_OC3_SetConfig+0xe6>
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	4a1f      	ldr	r2, [pc, #124]	@ (800b1bc <TIM_OC3_SetConfig+0x150>)
 800b13e:	4293      	cmp	r3, r2
 800b140:	d007      	beq.n	800b152 <TIM_OC3_SetConfig+0xe6>
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	4a1e      	ldr	r2, [pc, #120]	@ (800b1c0 <TIM_OC3_SetConfig+0x154>)
 800b146:	4293      	cmp	r3, r2
 800b148:	d003      	beq.n	800b152 <TIM_OC3_SetConfig+0xe6>
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	4a1d      	ldr	r2, [pc, #116]	@ (800b1c4 <TIM_OC3_SetConfig+0x158>)
 800b14e:	4293      	cmp	r3, r2
 800b150:	d113      	bne.n	800b17a <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b152:	693b      	ldr	r3, [r7, #16]
 800b154:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b158:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b15a:	693b      	ldr	r3, [r7, #16]
 800b15c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b160:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	695b      	ldr	r3, [r3, #20]
 800b166:	011b      	lsls	r3, r3, #4
 800b168:	693a      	ldr	r2, [r7, #16]
 800b16a:	4313      	orrs	r3, r2
 800b16c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	699b      	ldr	r3, [r3, #24]
 800b172:	011b      	lsls	r3, r3, #4
 800b174:	693a      	ldr	r2, [r7, #16]
 800b176:	4313      	orrs	r3, r2
 800b178:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	693a      	ldr	r2, [r7, #16]
 800b17e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	68fa      	ldr	r2, [r7, #12]
 800b184:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b186:	683b      	ldr	r3, [r7, #0]
 800b188:	685a      	ldr	r2, [r3, #4]
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	697a      	ldr	r2, [r7, #20]
 800b192:	621a      	str	r2, [r3, #32]
}
 800b194:	bf00      	nop
 800b196:	371c      	adds	r7, #28
 800b198:	46bd      	mov	sp, r7
 800b19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19e:	4770      	bx	lr
 800b1a0:	40012c00 	.word	0x40012c00
 800b1a4:	50012c00 	.word	0x50012c00
 800b1a8:	40013400 	.word	0x40013400
 800b1ac:	50013400 	.word	0x50013400
 800b1b0:	40014000 	.word	0x40014000
 800b1b4:	50014000 	.word	0x50014000
 800b1b8:	40014400 	.word	0x40014400
 800b1bc:	50014400 	.word	0x50014400
 800b1c0:	40014800 	.word	0x40014800
 800b1c4:	50014800 	.word	0x50014800

0800b1c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b1c8:	b480      	push	{r7}
 800b1ca:	b087      	sub	sp, #28
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
 800b1d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	6a1b      	ldr	r3, [r3, #32]
 800b1d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	6a1b      	ldr	r3, [r3, #32]
 800b1dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	685b      	ldr	r3, [r3, #4]
 800b1e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	69db      	ldr	r3, [r3, #28]
 800b1ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b1f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b1fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b202:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	021b      	lsls	r3, r3, #8
 800b20a:	68fa      	ldr	r2, [r7, #12]
 800b20c:	4313      	orrs	r3, r2
 800b20e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b210:	697b      	ldr	r3, [r7, #20]
 800b212:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b216:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	689b      	ldr	r3, [r3, #8]
 800b21c:	031b      	lsls	r3, r3, #12
 800b21e:	697a      	ldr	r2, [r7, #20]
 800b220:	4313      	orrs	r3, r2
 800b222:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	4a36      	ldr	r2, [pc, #216]	@ (800b300 <TIM_OC4_SetConfig+0x138>)
 800b228:	4293      	cmp	r3, r2
 800b22a:	d00b      	beq.n	800b244 <TIM_OC4_SetConfig+0x7c>
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	4a35      	ldr	r2, [pc, #212]	@ (800b304 <TIM_OC4_SetConfig+0x13c>)
 800b230:	4293      	cmp	r3, r2
 800b232:	d007      	beq.n	800b244 <TIM_OC4_SetConfig+0x7c>
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	4a34      	ldr	r2, [pc, #208]	@ (800b308 <TIM_OC4_SetConfig+0x140>)
 800b238:	4293      	cmp	r3, r2
 800b23a:	d003      	beq.n	800b244 <TIM_OC4_SetConfig+0x7c>
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	4a33      	ldr	r2, [pc, #204]	@ (800b30c <TIM_OC4_SetConfig+0x144>)
 800b240:	4293      	cmp	r3, r2
 800b242:	d10d      	bne.n	800b260 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b244:	697b      	ldr	r3, [r7, #20]
 800b246:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b24a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	68db      	ldr	r3, [r3, #12]
 800b250:	031b      	lsls	r3, r3, #12
 800b252:	697a      	ldr	r2, [r7, #20]
 800b254:	4313      	orrs	r3, r2
 800b256:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b258:	697b      	ldr	r3, [r7, #20]
 800b25a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b25e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	4a27      	ldr	r2, [pc, #156]	@ (800b300 <TIM_OC4_SetConfig+0x138>)
 800b264:	4293      	cmp	r3, r2
 800b266:	d023      	beq.n	800b2b0 <TIM_OC4_SetConfig+0xe8>
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	4a26      	ldr	r2, [pc, #152]	@ (800b304 <TIM_OC4_SetConfig+0x13c>)
 800b26c:	4293      	cmp	r3, r2
 800b26e:	d01f      	beq.n	800b2b0 <TIM_OC4_SetConfig+0xe8>
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	4a25      	ldr	r2, [pc, #148]	@ (800b308 <TIM_OC4_SetConfig+0x140>)
 800b274:	4293      	cmp	r3, r2
 800b276:	d01b      	beq.n	800b2b0 <TIM_OC4_SetConfig+0xe8>
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	4a24      	ldr	r2, [pc, #144]	@ (800b30c <TIM_OC4_SetConfig+0x144>)
 800b27c:	4293      	cmp	r3, r2
 800b27e:	d017      	beq.n	800b2b0 <TIM_OC4_SetConfig+0xe8>
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	4a23      	ldr	r2, [pc, #140]	@ (800b310 <TIM_OC4_SetConfig+0x148>)
 800b284:	4293      	cmp	r3, r2
 800b286:	d013      	beq.n	800b2b0 <TIM_OC4_SetConfig+0xe8>
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	4a22      	ldr	r2, [pc, #136]	@ (800b314 <TIM_OC4_SetConfig+0x14c>)
 800b28c:	4293      	cmp	r3, r2
 800b28e:	d00f      	beq.n	800b2b0 <TIM_OC4_SetConfig+0xe8>
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	4a21      	ldr	r2, [pc, #132]	@ (800b318 <TIM_OC4_SetConfig+0x150>)
 800b294:	4293      	cmp	r3, r2
 800b296:	d00b      	beq.n	800b2b0 <TIM_OC4_SetConfig+0xe8>
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	4a20      	ldr	r2, [pc, #128]	@ (800b31c <TIM_OC4_SetConfig+0x154>)
 800b29c:	4293      	cmp	r3, r2
 800b29e:	d007      	beq.n	800b2b0 <TIM_OC4_SetConfig+0xe8>
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	4a1f      	ldr	r2, [pc, #124]	@ (800b320 <TIM_OC4_SetConfig+0x158>)
 800b2a4:	4293      	cmp	r3, r2
 800b2a6:	d003      	beq.n	800b2b0 <TIM_OC4_SetConfig+0xe8>
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	4a1e      	ldr	r2, [pc, #120]	@ (800b324 <TIM_OC4_SetConfig+0x15c>)
 800b2ac:	4293      	cmp	r3, r2
 800b2ae:	d113      	bne.n	800b2d8 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b2b0:	693b      	ldr	r3, [r7, #16]
 800b2b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b2b6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b2b8:	693b      	ldr	r3, [r7, #16]
 800b2ba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b2be:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	695b      	ldr	r3, [r3, #20]
 800b2c4:	019b      	lsls	r3, r3, #6
 800b2c6:	693a      	ldr	r2, [r7, #16]
 800b2c8:	4313      	orrs	r3, r2
 800b2ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	699b      	ldr	r3, [r3, #24]
 800b2d0:	019b      	lsls	r3, r3, #6
 800b2d2:	693a      	ldr	r2, [r7, #16]
 800b2d4:	4313      	orrs	r3, r2
 800b2d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	693a      	ldr	r2, [r7, #16]
 800b2dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	68fa      	ldr	r2, [r7, #12]
 800b2e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	685a      	ldr	r2, [r3, #4]
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	697a      	ldr	r2, [r7, #20]
 800b2f0:	621a      	str	r2, [r3, #32]
}
 800b2f2:	bf00      	nop
 800b2f4:	371c      	adds	r7, #28
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fc:	4770      	bx	lr
 800b2fe:	bf00      	nop
 800b300:	40012c00 	.word	0x40012c00
 800b304:	50012c00 	.word	0x50012c00
 800b308:	40013400 	.word	0x40013400
 800b30c:	50013400 	.word	0x50013400
 800b310:	40014000 	.word	0x40014000
 800b314:	50014000 	.word	0x50014000
 800b318:	40014400 	.word	0x40014400
 800b31c:	50014400 	.word	0x50014400
 800b320:	40014800 	.word	0x40014800
 800b324:	50014800 	.word	0x50014800

0800b328 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b328:	b480      	push	{r7}
 800b32a:	b087      	sub	sp, #28
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
 800b330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	6a1b      	ldr	r3, [r3, #32]
 800b336:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	6a1b      	ldr	r3, [r3, #32]
 800b33c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	685b      	ldr	r3, [r3, #4]
 800b348:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b34e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b356:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b35a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b35c:	683b      	ldr	r3, [r7, #0]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	68fa      	ldr	r2, [r7, #12]
 800b362:	4313      	orrs	r3, r2
 800b364:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b366:	693b      	ldr	r3, [r7, #16]
 800b368:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b36c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b36e:	683b      	ldr	r3, [r7, #0]
 800b370:	689b      	ldr	r3, [r3, #8]
 800b372:	041b      	lsls	r3, r3, #16
 800b374:	693a      	ldr	r2, [r7, #16]
 800b376:	4313      	orrs	r3, r2
 800b378:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	4a21      	ldr	r2, [pc, #132]	@ (800b404 <TIM_OC5_SetConfig+0xdc>)
 800b37e:	4293      	cmp	r3, r2
 800b380:	d023      	beq.n	800b3ca <TIM_OC5_SetConfig+0xa2>
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	4a20      	ldr	r2, [pc, #128]	@ (800b408 <TIM_OC5_SetConfig+0xe0>)
 800b386:	4293      	cmp	r3, r2
 800b388:	d01f      	beq.n	800b3ca <TIM_OC5_SetConfig+0xa2>
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	4a1f      	ldr	r2, [pc, #124]	@ (800b40c <TIM_OC5_SetConfig+0xe4>)
 800b38e:	4293      	cmp	r3, r2
 800b390:	d01b      	beq.n	800b3ca <TIM_OC5_SetConfig+0xa2>
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	4a1e      	ldr	r2, [pc, #120]	@ (800b410 <TIM_OC5_SetConfig+0xe8>)
 800b396:	4293      	cmp	r3, r2
 800b398:	d017      	beq.n	800b3ca <TIM_OC5_SetConfig+0xa2>
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	4a1d      	ldr	r2, [pc, #116]	@ (800b414 <TIM_OC5_SetConfig+0xec>)
 800b39e:	4293      	cmp	r3, r2
 800b3a0:	d013      	beq.n	800b3ca <TIM_OC5_SetConfig+0xa2>
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	4a1c      	ldr	r2, [pc, #112]	@ (800b418 <TIM_OC5_SetConfig+0xf0>)
 800b3a6:	4293      	cmp	r3, r2
 800b3a8:	d00f      	beq.n	800b3ca <TIM_OC5_SetConfig+0xa2>
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	4a1b      	ldr	r2, [pc, #108]	@ (800b41c <TIM_OC5_SetConfig+0xf4>)
 800b3ae:	4293      	cmp	r3, r2
 800b3b0:	d00b      	beq.n	800b3ca <TIM_OC5_SetConfig+0xa2>
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	4a1a      	ldr	r2, [pc, #104]	@ (800b420 <TIM_OC5_SetConfig+0xf8>)
 800b3b6:	4293      	cmp	r3, r2
 800b3b8:	d007      	beq.n	800b3ca <TIM_OC5_SetConfig+0xa2>
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	4a19      	ldr	r2, [pc, #100]	@ (800b424 <TIM_OC5_SetConfig+0xfc>)
 800b3be:	4293      	cmp	r3, r2
 800b3c0:	d003      	beq.n	800b3ca <TIM_OC5_SetConfig+0xa2>
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	4a18      	ldr	r2, [pc, #96]	@ (800b428 <TIM_OC5_SetConfig+0x100>)
 800b3c6:	4293      	cmp	r3, r2
 800b3c8:	d109      	bne.n	800b3de <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b3ca:	697b      	ldr	r3, [r7, #20]
 800b3cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b3d0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b3d2:	683b      	ldr	r3, [r7, #0]
 800b3d4:	695b      	ldr	r3, [r3, #20]
 800b3d6:	021b      	lsls	r3, r3, #8
 800b3d8:	697a      	ldr	r2, [r7, #20]
 800b3da:	4313      	orrs	r3, r2
 800b3dc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	697a      	ldr	r2, [r7, #20]
 800b3e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	68fa      	ldr	r2, [r7, #12]
 800b3e8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	685a      	ldr	r2, [r3, #4]
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	693a      	ldr	r2, [r7, #16]
 800b3f6:	621a      	str	r2, [r3, #32]
}
 800b3f8:	bf00      	nop
 800b3fa:	371c      	adds	r7, #28
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b402:	4770      	bx	lr
 800b404:	40012c00 	.word	0x40012c00
 800b408:	50012c00 	.word	0x50012c00
 800b40c:	40013400 	.word	0x40013400
 800b410:	50013400 	.word	0x50013400
 800b414:	40014000 	.word	0x40014000
 800b418:	50014000 	.word	0x50014000
 800b41c:	40014400 	.word	0x40014400
 800b420:	50014400 	.word	0x50014400
 800b424:	40014800 	.word	0x40014800
 800b428:	50014800 	.word	0x50014800

0800b42c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b42c:	b480      	push	{r7}
 800b42e:	b087      	sub	sp, #28
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
 800b434:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	6a1b      	ldr	r3, [r3, #32]
 800b43a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	6a1b      	ldr	r3, [r3, #32]
 800b440:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	685b      	ldr	r3, [r3, #4]
 800b44c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b45a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b45e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	021b      	lsls	r3, r3, #8
 800b466:	68fa      	ldr	r2, [r7, #12]
 800b468:	4313      	orrs	r3, r2
 800b46a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b46c:	693b      	ldr	r3, [r7, #16]
 800b46e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b472:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	689b      	ldr	r3, [r3, #8]
 800b478:	051b      	lsls	r3, r3, #20
 800b47a:	693a      	ldr	r2, [r7, #16]
 800b47c:	4313      	orrs	r3, r2
 800b47e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	4a22      	ldr	r2, [pc, #136]	@ (800b50c <TIM_OC6_SetConfig+0xe0>)
 800b484:	4293      	cmp	r3, r2
 800b486:	d023      	beq.n	800b4d0 <TIM_OC6_SetConfig+0xa4>
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	4a21      	ldr	r2, [pc, #132]	@ (800b510 <TIM_OC6_SetConfig+0xe4>)
 800b48c:	4293      	cmp	r3, r2
 800b48e:	d01f      	beq.n	800b4d0 <TIM_OC6_SetConfig+0xa4>
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	4a20      	ldr	r2, [pc, #128]	@ (800b514 <TIM_OC6_SetConfig+0xe8>)
 800b494:	4293      	cmp	r3, r2
 800b496:	d01b      	beq.n	800b4d0 <TIM_OC6_SetConfig+0xa4>
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	4a1f      	ldr	r2, [pc, #124]	@ (800b518 <TIM_OC6_SetConfig+0xec>)
 800b49c:	4293      	cmp	r3, r2
 800b49e:	d017      	beq.n	800b4d0 <TIM_OC6_SetConfig+0xa4>
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	4a1e      	ldr	r2, [pc, #120]	@ (800b51c <TIM_OC6_SetConfig+0xf0>)
 800b4a4:	4293      	cmp	r3, r2
 800b4a6:	d013      	beq.n	800b4d0 <TIM_OC6_SetConfig+0xa4>
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	4a1d      	ldr	r2, [pc, #116]	@ (800b520 <TIM_OC6_SetConfig+0xf4>)
 800b4ac:	4293      	cmp	r3, r2
 800b4ae:	d00f      	beq.n	800b4d0 <TIM_OC6_SetConfig+0xa4>
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	4a1c      	ldr	r2, [pc, #112]	@ (800b524 <TIM_OC6_SetConfig+0xf8>)
 800b4b4:	4293      	cmp	r3, r2
 800b4b6:	d00b      	beq.n	800b4d0 <TIM_OC6_SetConfig+0xa4>
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	4a1b      	ldr	r2, [pc, #108]	@ (800b528 <TIM_OC6_SetConfig+0xfc>)
 800b4bc:	4293      	cmp	r3, r2
 800b4be:	d007      	beq.n	800b4d0 <TIM_OC6_SetConfig+0xa4>
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	4a1a      	ldr	r2, [pc, #104]	@ (800b52c <TIM_OC6_SetConfig+0x100>)
 800b4c4:	4293      	cmp	r3, r2
 800b4c6:	d003      	beq.n	800b4d0 <TIM_OC6_SetConfig+0xa4>
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	4a19      	ldr	r2, [pc, #100]	@ (800b530 <TIM_OC6_SetConfig+0x104>)
 800b4cc:	4293      	cmp	r3, r2
 800b4ce:	d109      	bne.n	800b4e4 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b4d0:	697b      	ldr	r3, [r7, #20]
 800b4d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b4d6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	695b      	ldr	r3, [r3, #20]
 800b4dc:	029b      	lsls	r3, r3, #10
 800b4de:	697a      	ldr	r2, [r7, #20]
 800b4e0:	4313      	orrs	r3, r2
 800b4e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	697a      	ldr	r2, [r7, #20]
 800b4e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	68fa      	ldr	r2, [r7, #12]
 800b4ee:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b4f0:	683b      	ldr	r3, [r7, #0]
 800b4f2:	685a      	ldr	r2, [r3, #4]
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	693a      	ldr	r2, [r7, #16]
 800b4fc:	621a      	str	r2, [r3, #32]
}
 800b4fe:	bf00      	nop
 800b500:	371c      	adds	r7, #28
 800b502:	46bd      	mov	sp, r7
 800b504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b508:	4770      	bx	lr
 800b50a:	bf00      	nop
 800b50c:	40012c00 	.word	0x40012c00
 800b510:	50012c00 	.word	0x50012c00
 800b514:	40013400 	.word	0x40013400
 800b518:	50013400 	.word	0x50013400
 800b51c:	40014000 	.word	0x40014000
 800b520:	50014000 	.word	0x50014000
 800b524:	40014400 	.word	0x40014400
 800b528:	50014400 	.word	0x50014400
 800b52c:	40014800 	.word	0x40014800
 800b530:	50014800 	.word	0x50014800

0800b534 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b534:	b480      	push	{r7}
 800b536:	b087      	sub	sp, #28
 800b538:	af00      	add	r7, sp, #0
 800b53a:	60f8      	str	r0, [r7, #12]
 800b53c:	60b9      	str	r1, [r7, #8]
 800b53e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	6a1b      	ldr	r3, [r3, #32]
 800b544:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	6a1b      	ldr	r3, [r3, #32]
 800b54a:	f023 0201 	bic.w	r2, r3, #1
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	699b      	ldr	r3, [r3, #24]
 800b556:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b558:	693b      	ldr	r3, [r7, #16]
 800b55a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b55e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	011b      	lsls	r3, r3, #4
 800b564:	693a      	ldr	r2, [r7, #16]
 800b566:	4313      	orrs	r3, r2
 800b568:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b56a:	697b      	ldr	r3, [r7, #20]
 800b56c:	f023 030a 	bic.w	r3, r3, #10
 800b570:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b572:	697a      	ldr	r2, [r7, #20]
 800b574:	68bb      	ldr	r3, [r7, #8]
 800b576:	4313      	orrs	r3, r2
 800b578:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	693a      	ldr	r2, [r7, #16]
 800b57e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	697a      	ldr	r2, [r7, #20]
 800b584:	621a      	str	r2, [r3, #32]
}
 800b586:	bf00      	nop
 800b588:	371c      	adds	r7, #28
 800b58a:	46bd      	mov	sp, r7
 800b58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b590:	4770      	bx	lr

0800b592 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b592:	b480      	push	{r7}
 800b594:	b087      	sub	sp, #28
 800b596:	af00      	add	r7, sp, #0
 800b598:	60f8      	str	r0, [r7, #12]
 800b59a:	60b9      	str	r1, [r7, #8]
 800b59c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	6a1b      	ldr	r3, [r3, #32]
 800b5a2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	6a1b      	ldr	r3, [r3, #32]
 800b5a8:	f023 0210 	bic.w	r2, r3, #16
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	699b      	ldr	r3, [r3, #24]
 800b5b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b5b6:	693b      	ldr	r3, [r7, #16]
 800b5b8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b5bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	031b      	lsls	r3, r3, #12
 800b5c2:	693a      	ldr	r2, [r7, #16]
 800b5c4:	4313      	orrs	r3, r2
 800b5c6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b5c8:	697b      	ldr	r3, [r7, #20]
 800b5ca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b5ce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b5d0:	68bb      	ldr	r3, [r7, #8]
 800b5d2:	011b      	lsls	r3, r3, #4
 800b5d4:	697a      	ldr	r2, [r7, #20]
 800b5d6:	4313      	orrs	r3, r2
 800b5d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	693a      	ldr	r2, [r7, #16]
 800b5de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	697a      	ldr	r2, [r7, #20]
 800b5e4:	621a      	str	r2, [r3, #32]
}
 800b5e6:	bf00      	nop
 800b5e8:	371c      	adds	r7, #28
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f0:	4770      	bx	lr

0800b5f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b5f2:	b480      	push	{r7}
 800b5f4:	b085      	sub	sp, #20
 800b5f6:	af00      	add	r7, sp, #0
 800b5f8:	6078      	str	r0, [r7, #4]
 800b5fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	689b      	ldr	r3, [r3, #8]
 800b600:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b608:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b60c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b60e:	683a      	ldr	r2, [r7, #0]
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	4313      	orrs	r3, r2
 800b614:	f043 0307 	orr.w	r3, r3, #7
 800b618:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	68fa      	ldr	r2, [r7, #12]
 800b61e:	609a      	str	r2, [r3, #8]
}
 800b620:	bf00      	nop
 800b622:	3714      	adds	r7, #20
 800b624:	46bd      	mov	sp, r7
 800b626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62a:	4770      	bx	lr

0800b62c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b62c:	b480      	push	{r7}
 800b62e:	b087      	sub	sp, #28
 800b630:	af00      	add	r7, sp, #0
 800b632:	60f8      	str	r0, [r7, #12]
 800b634:	60b9      	str	r1, [r7, #8]
 800b636:	607a      	str	r2, [r7, #4]
 800b638:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	689b      	ldr	r3, [r3, #8]
 800b63e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b640:	697b      	ldr	r3, [r7, #20]
 800b642:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b646:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	021a      	lsls	r2, r3, #8
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	431a      	orrs	r2, r3
 800b650:	68bb      	ldr	r3, [r7, #8]
 800b652:	4313      	orrs	r3, r2
 800b654:	697a      	ldr	r2, [r7, #20]
 800b656:	4313      	orrs	r3, r2
 800b658:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	697a      	ldr	r2, [r7, #20]
 800b65e:	609a      	str	r2, [r3, #8]
}
 800b660:	bf00      	nop
 800b662:	371c      	adds	r7, #28
 800b664:	46bd      	mov	sp, r7
 800b666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66a:	4770      	bx	lr

0800b66c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b66c:	b480      	push	{r7}
 800b66e:	b087      	sub	sp, #28
 800b670:	af00      	add	r7, sp, #0
 800b672:	60f8      	str	r0, [r7, #12]
 800b674:	60b9      	str	r1, [r7, #8]
 800b676:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b678:	68bb      	ldr	r3, [r7, #8]
 800b67a:	f003 031f 	and.w	r3, r3, #31
 800b67e:	2201      	movs	r2, #1
 800b680:	fa02 f303 	lsl.w	r3, r2, r3
 800b684:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	6a1a      	ldr	r2, [r3, #32]
 800b68a:	697b      	ldr	r3, [r7, #20]
 800b68c:	43db      	mvns	r3, r3
 800b68e:	401a      	ands	r2, r3
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	6a1a      	ldr	r2, [r3, #32]
 800b698:	68bb      	ldr	r3, [r7, #8]
 800b69a:	f003 031f 	and.w	r3, r3, #31
 800b69e:	6879      	ldr	r1, [r7, #4]
 800b6a0:	fa01 f303 	lsl.w	r3, r1, r3
 800b6a4:	431a      	orrs	r2, r3
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	621a      	str	r2, [r3, #32]
}
 800b6aa:	bf00      	nop
 800b6ac:	371c      	adds	r7, #28
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b4:	4770      	bx	lr
	...

0800b6b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b6b8:	b480      	push	{r7}
 800b6ba:	b085      	sub	sp, #20
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
 800b6c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b6c8:	2b01      	cmp	r3, #1
 800b6ca:	d101      	bne.n	800b6d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b6cc:	2302      	movs	r3, #2
 800b6ce:	e097      	b.n	800b800 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2201      	movs	r2, #1
 800b6d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	2202      	movs	r2, #2
 800b6dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	685b      	ldr	r3, [r3, #4]
 800b6e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	689b      	ldr	r3, [r3, #8]
 800b6ee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	4a45      	ldr	r2, [pc, #276]	@ (800b80c <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800b6f6:	4293      	cmp	r3, r2
 800b6f8:	d00e      	beq.n	800b718 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	4a44      	ldr	r2, [pc, #272]	@ (800b810 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800b700:	4293      	cmp	r3, r2
 800b702:	d009      	beq.n	800b718 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	4a42      	ldr	r2, [pc, #264]	@ (800b814 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800b70a:	4293      	cmp	r3, r2
 800b70c:	d004      	beq.n	800b718 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	4a41      	ldr	r2, [pc, #260]	@ (800b818 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800b714:	4293      	cmp	r3, r2
 800b716:	d108      	bne.n	800b72a <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b71e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b720:	683b      	ldr	r3, [r7, #0]
 800b722:	685b      	ldr	r3, [r3, #4]
 800b724:	68fa      	ldr	r2, [r7, #12]
 800b726:	4313      	orrs	r3, r2
 800b728:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b730:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b734:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b736:	683b      	ldr	r3, [r7, #0]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	68fa      	ldr	r2, [r7, #12]
 800b73c:	4313      	orrs	r3, r2
 800b73e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	68fa      	ldr	r2, [r7, #12]
 800b746:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	4a2f      	ldr	r2, [pc, #188]	@ (800b80c <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800b74e:	4293      	cmp	r3, r2
 800b750:	d040      	beq.n	800b7d4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	4a2e      	ldr	r2, [pc, #184]	@ (800b810 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800b758:	4293      	cmp	r3, r2
 800b75a:	d03b      	beq.n	800b7d4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b764:	d036      	beq.n	800b7d4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b76e:	d031      	beq.n	800b7d4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	4a29      	ldr	r2, [pc, #164]	@ (800b81c <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800b776:	4293      	cmp	r3, r2
 800b778:	d02c      	beq.n	800b7d4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	4a28      	ldr	r2, [pc, #160]	@ (800b820 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800b780:	4293      	cmp	r3, r2
 800b782:	d027      	beq.n	800b7d4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	4a26      	ldr	r2, [pc, #152]	@ (800b824 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800b78a:	4293      	cmp	r3, r2
 800b78c:	d022      	beq.n	800b7d4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	4a25      	ldr	r2, [pc, #148]	@ (800b828 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800b794:	4293      	cmp	r3, r2
 800b796:	d01d      	beq.n	800b7d4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	4a23      	ldr	r2, [pc, #140]	@ (800b82c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800b79e:	4293      	cmp	r3, r2
 800b7a0:	d018      	beq.n	800b7d4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	4a22      	ldr	r2, [pc, #136]	@ (800b830 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800b7a8:	4293      	cmp	r3, r2
 800b7aa:	d013      	beq.n	800b7d4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	4a18      	ldr	r2, [pc, #96]	@ (800b814 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800b7b2:	4293      	cmp	r3, r2
 800b7b4:	d00e      	beq.n	800b7d4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	4a17      	ldr	r2, [pc, #92]	@ (800b818 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800b7bc:	4293      	cmp	r3, r2
 800b7be:	d009      	beq.n	800b7d4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	4a1b      	ldr	r2, [pc, #108]	@ (800b834 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800b7c6:	4293      	cmp	r3, r2
 800b7c8:	d004      	beq.n	800b7d4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	4a1a      	ldr	r2, [pc, #104]	@ (800b838 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800b7d0:	4293      	cmp	r3, r2
 800b7d2:	d10c      	bne.n	800b7ee <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b7d4:	68bb      	ldr	r3, [r7, #8]
 800b7d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b7da:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b7dc:	683b      	ldr	r3, [r7, #0]
 800b7de:	689b      	ldr	r3, [r3, #8]
 800b7e0:	68ba      	ldr	r2, [r7, #8]
 800b7e2:	4313      	orrs	r3, r2
 800b7e4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	68ba      	ldr	r2, [r7, #8]
 800b7ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	2201      	movs	r2, #1
 800b7f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b7fe:	2300      	movs	r3, #0
}
 800b800:	4618      	mov	r0, r3
 800b802:	3714      	adds	r7, #20
 800b804:	46bd      	mov	sp, r7
 800b806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b80a:	4770      	bx	lr
 800b80c:	40012c00 	.word	0x40012c00
 800b810:	50012c00 	.word	0x50012c00
 800b814:	40013400 	.word	0x40013400
 800b818:	50013400 	.word	0x50013400
 800b81c:	40000400 	.word	0x40000400
 800b820:	50000400 	.word	0x50000400
 800b824:	40000800 	.word	0x40000800
 800b828:	50000800 	.word	0x50000800
 800b82c:	40000c00 	.word	0x40000c00
 800b830:	50000c00 	.word	0x50000c00
 800b834:	40014000 	.word	0x40014000
 800b838:	50014000 	.word	0x50014000

0800b83c <_ZdlPvj>:
 800b83c:	f000 b800 	b.w	800b840 <_ZdlPv>

0800b840 <_ZdlPv>:
 800b840:	f000 b826 	b.w	800b890 <free>

0800b844 <__assert_func>:
 800b844:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b846:	4614      	mov	r4, r2
 800b848:	461a      	mov	r2, r3
 800b84a:	4b09      	ldr	r3, [pc, #36]	@ (800b870 <__assert_func+0x2c>)
 800b84c:	4605      	mov	r5, r0
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	68d8      	ldr	r0, [r3, #12]
 800b852:	b954      	cbnz	r4, 800b86a <__assert_func+0x26>
 800b854:	4b07      	ldr	r3, [pc, #28]	@ (800b874 <__assert_func+0x30>)
 800b856:	461c      	mov	r4, r3
 800b858:	9100      	str	r1, [sp, #0]
 800b85a:	4907      	ldr	r1, [pc, #28]	@ (800b878 <__assert_func+0x34>)
 800b85c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b860:	462b      	mov	r3, r5
 800b862:	f000 f96f 	bl	800bb44 <fiprintf>
 800b866:	f000 fa6c 	bl	800bd42 <abort>
 800b86a:	4b04      	ldr	r3, [pc, #16]	@ (800b87c <__assert_func+0x38>)
 800b86c:	e7f4      	b.n	800b858 <__assert_func+0x14>
 800b86e:	bf00      	nop
 800b870:	20000028 	.word	0x20000028
 800b874:	0800ca37 	.word	0x0800ca37
 800b878:	0800ca09 	.word	0x0800ca09
 800b87c:	0800c9fc 	.word	0x0800c9fc

0800b880 <malloc>:
 800b880:	4b02      	ldr	r3, [pc, #8]	@ (800b88c <malloc+0xc>)
 800b882:	4601      	mov	r1, r0
 800b884:	6818      	ldr	r0, [r3, #0]
 800b886:	f000 b82d 	b.w	800b8e4 <_malloc_r>
 800b88a:	bf00      	nop
 800b88c:	20000028 	.word	0x20000028

0800b890 <free>:
 800b890:	4b02      	ldr	r3, [pc, #8]	@ (800b89c <free+0xc>)
 800b892:	4601      	mov	r1, r0
 800b894:	6818      	ldr	r0, [r3, #0]
 800b896:	f000 ba5b 	b.w	800bd50 <_free_r>
 800b89a:	bf00      	nop
 800b89c:	20000028 	.word	0x20000028

0800b8a0 <sbrk_aligned>:
 800b8a0:	b570      	push	{r4, r5, r6, lr}
 800b8a2:	4e0f      	ldr	r6, [pc, #60]	@ (800b8e0 <sbrk_aligned+0x40>)
 800b8a4:	460c      	mov	r4, r1
 800b8a6:	4605      	mov	r5, r0
 800b8a8:	6831      	ldr	r1, [r6, #0]
 800b8aa:	b911      	cbnz	r1, 800b8b2 <sbrk_aligned+0x12>
 800b8ac:	f000 f9fa 	bl	800bca4 <_sbrk_r>
 800b8b0:	6030      	str	r0, [r6, #0]
 800b8b2:	4621      	mov	r1, r4
 800b8b4:	4628      	mov	r0, r5
 800b8b6:	f000 f9f5 	bl	800bca4 <_sbrk_r>
 800b8ba:	1c43      	adds	r3, r0, #1
 800b8bc:	d103      	bne.n	800b8c6 <sbrk_aligned+0x26>
 800b8be:	f04f 34ff 	mov.w	r4, #4294967295
 800b8c2:	4620      	mov	r0, r4
 800b8c4:	bd70      	pop	{r4, r5, r6, pc}
 800b8c6:	1cc4      	adds	r4, r0, #3
 800b8c8:	f024 0403 	bic.w	r4, r4, #3
 800b8cc:	42a0      	cmp	r0, r4
 800b8ce:	d0f8      	beq.n	800b8c2 <sbrk_aligned+0x22>
 800b8d0:	1a21      	subs	r1, r4, r0
 800b8d2:	4628      	mov	r0, r5
 800b8d4:	f000 f9e6 	bl	800bca4 <_sbrk_r>
 800b8d8:	3001      	adds	r0, #1
 800b8da:	d1f2      	bne.n	800b8c2 <sbrk_aligned+0x22>
 800b8dc:	e7ef      	b.n	800b8be <sbrk_aligned+0x1e>
 800b8de:	bf00      	nop
 800b8e0:	20000468 	.word	0x20000468

0800b8e4 <_malloc_r>:
 800b8e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8e8:	1ccd      	adds	r5, r1, #3
 800b8ea:	4606      	mov	r6, r0
 800b8ec:	f025 0503 	bic.w	r5, r5, #3
 800b8f0:	3508      	adds	r5, #8
 800b8f2:	2d0c      	cmp	r5, #12
 800b8f4:	bf38      	it	cc
 800b8f6:	250c      	movcc	r5, #12
 800b8f8:	2d00      	cmp	r5, #0
 800b8fa:	db01      	blt.n	800b900 <_malloc_r+0x1c>
 800b8fc:	42a9      	cmp	r1, r5
 800b8fe:	d904      	bls.n	800b90a <_malloc_r+0x26>
 800b900:	230c      	movs	r3, #12
 800b902:	6033      	str	r3, [r6, #0]
 800b904:	2000      	movs	r0, #0
 800b906:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b90a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b9e0 <_malloc_r+0xfc>
 800b90e:	f000 f869 	bl	800b9e4 <__malloc_lock>
 800b912:	f8d8 3000 	ldr.w	r3, [r8]
 800b916:	461c      	mov	r4, r3
 800b918:	bb44      	cbnz	r4, 800b96c <_malloc_r+0x88>
 800b91a:	4629      	mov	r1, r5
 800b91c:	4630      	mov	r0, r6
 800b91e:	f7ff ffbf 	bl	800b8a0 <sbrk_aligned>
 800b922:	1c43      	adds	r3, r0, #1
 800b924:	4604      	mov	r4, r0
 800b926:	d158      	bne.n	800b9da <_malloc_r+0xf6>
 800b928:	f8d8 4000 	ldr.w	r4, [r8]
 800b92c:	4627      	mov	r7, r4
 800b92e:	2f00      	cmp	r7, #0
 800b930:	d143      	bne.n	800b9ba <_malloc_r+0xd6>
 800b932:	2c00      	cmp	r4, #0
 800b934:	d04b      	beq.n	800b9ce <_malloc_r+0xea>
 800b936:	6823      	ldr	r3, [r4, #0]
 800b938:	4639      	mov	r1, r7
 800b93a:	4630      	mov	r0, r6
 800b93c:	eb04 0903 	add.w	r9, r4, r3
 800b940:	f000 f9b0 	bl	800bca4 <_sbrk_r>
 800b944:	4581      	cmp	r9, r0
 800b946:	d142      	bne.n	800b9ce <_malloc_r+0xea>
 800b948:	6821      	ldr	r1, [r4, #0]
 800b94a:	4630      	mov	r0, r6
 800b94c:	1a6d      	subs	r5, r5, r1
 800b94e:	4629      	mov	r1, r5
 800b950:	f7ff ffa6 	bl	800b8a0 <sbrk_aligned>
 800b954:	3001      	adds	r0, #1
 800b956:	d03a      	beq.n	800b9ce <_malloc_r+0xea>
 800b958:	6823      	ldr	r3, [r4, #0]
 800b95a:	442b      	add	r3, r5
 800b95c:	6023      	str	r3, [r4, #0]
 800b95e:	f8d8 3000 	ldr.w	r3, [r8]
 800b962:	685a      	ldr	r2, [r3, #4]
 800b964:	bb62      	cbnz	r2, 800b9c0 <_malloc_r+0xdc>
 800b966:	f8c8 7000 	str.w	r7, [r8]
 800b96a:	e00f      	b.n	800b98c <_malloc_r+0xa8>
 800b96c:	6822      	ldr	r2, [r4, #0]
 800b96e:	1b52      	subs	r2, r2, r5
 800b970:	d420      	bmi.n	800b9b4 <_malloc_r+0xd0>
 800b972:	2a0b      	cmp	r2, #11
 800b974:	d917      	bls.n	800b9a6 <_malloc_r+0xc2>
 800b976:	1961      	adds	r1, r4, r5
 800b978:	42a3      	cmp	r3, r4
 800b97a:	6025      	str	r5, [r4, #0]
 800b97c:	bf18      	it	ne
 800b97e:	6059      	strne	r1, [r3, #4]
 800b980:	6863      	ldr	r3, [r4, #4]
 800b982:	bf08      	it	eq
 800b984:	f8c8 1000 	streq.w	r1, [r8]
 800b988:	5162      	str	r2, [r4, r5]
 800b98a:	604b      	str	r3, [r1, #4]
 800b98c:	4630      	mov	r0, r6
 800b98e:	f000 f82f 	bl	800b9f0 <__malloc_unlock>
 800b992:	f104 000b 	add.w	r0, r4, #11
 800b996:	1d23      	adds	r3, r4, #4
 800b998:	f020 0007 	bic.w	r0, r0, #7
 800b99c:	1ac2      	subs	r2, r0, r3
 800b99e:	bf1c      	itt	ne
 800b9a0:	1a1b      	subne	r3, r3, r0
 800b9a2:	50a3      	strne	r3, [r4, r2]
 800b9a4:	e7af      	b.n	800b906 <_malloc_r+0x22>
 800b9a6:	6862      	ldr	r2, [r4, #4]
 800b9a8:	42a3      	cmp	r3, r4
 800b9aa:	bf0c      	ite	eq
 800b9ac:	f8c8 2000 	streq.w	r2, [r8]
 800b9b0:	605a      	strne	r2, [r3, #4]
 800b9b2:	e7eb      	b.n	800b98c <_malloc_r+0xa8>
 800b9b4:	4623      	mov	r3, r4
 800b9b6:	6864      	ldr	r4, [r4, #4]
 800b9b8:	e7ae      	b.n	800b918 <_malloc_r+0x34>
 800b9ba:	463c      	mov	r4, r7
 800b9bc:	687f      	ldr	r7, [r7, #4]
 800b9be:	e7b6      	b.n	800b92e <_malloc_r+0x4a>
 800b9c0:	461a      	mov	r2, r3
 800b9c2:	685b      	ldr	r3, [r3, #4]
 800b9c4:	42a3      	cmp	r3, r4
 800b9c6:	d1fb      	bne.n	800b9c0 <_malloc_r+0xdc>
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	6053      	str	r3, [r2, #4]
 800b9cc:	e7de      	b.n	800b98c <_malloc_r+0xa8>
 800b9ce:	230c      	movs	r3, #12
 800b9d0:	4630      	mov	r0, r6
 800b9d2:	6033      	str	r3, [r6, #0]
 800b9d4:	f000 f80c 	bl	800b9f0 <__malloc_unlock>
 800b9d8:	e794      	b.n	800b904 <_malloc_r+0x20>
 800b9da:	6005      	str	r5, [r0, #0]
 800b9dc:	e7d6      	b.n	800b98c <_malloc_r+0xa8>
 800b9de:	bf00      	nop
 800b9e0:	2000046c 	.word	0x2000046c

0800b9e4 <__malloc_lock>:
 800b9e4:	4801      	ldr	r0, [pc, #4]	@ (800b9ec <__malloc_lock+0x8>)
 800b9e6:	f000 b9aa 	b.w	800bd3e <__retarget_lock_acquire_recursive>
 800b9ea:	bf00      	nop
 800b9ec:	200005b0 	.word	0x200005b0

0800b9f0 <__malloc_unlock>:
 800b9f0:	4801      	ldr	r0, [pc, #4]	@ (800b9f8 <__malloc_unlock+0x8>)
 800b9f2:	f000 b9a5 	b.w	800bd40 <__retarget_lock_release_recursive>
 800b9f6:	bf00      	nop
 800b9f8:	200005b0 	.word	0x200005b0

0800b9fc <std>:
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	b510      	push	{r4, lr}
 800ba00:	4604      	mov	r4, r0
 800ba02:	6083      	str	r3, [r0, #8]
 800ba04:	8181      	strh	r1, [r0, #12]
 800ba06:	4619      	mov	r1, r3
 800ba08:	6643      	str	r3, [r0, #100]	@ 0x64
 800ba0a:	81c2      	strh	r2, [r0, #14]
 800ba0c:	2208      	movs	r2, #8
 800ba0e:	6183      	str	r3, [r0, #24]
 800ba10:	e9c0 3300 	strd	r3, r3, [r0]
 800ba14:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ba18:	305c      	adds	r0, #92	@ 0x5c
 800ba1a:	f000 f906 	bl	800bc2a <memset>
 800ba1e:	4b0d      	ldr	r3, [pc, #52]	@ (800ba54 <std+0x58>)
 800ba20:	6224      	str	r4, [r4, #32]
 800ba22:	6263      	str	r3, [r4, #36]	@ 0x24
 800ba24:	4b0c      	ldr	r3, [pc, #48]	@ (800ba58 <std+0x5c>)
 800ba26:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ba28:	4b0c      	ldr	r3, [pc, #48]	@ (800ba5c <std+0x60>)
 800ba2a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ba2c:	4b0c      	ldr	r3, [pc, #48]	@ (800ba60 <std+0x64>)
 800ba2e:	6323      	str	r3, [r4, #48]	@ 0x30
 800ba30:	4b0c      	ldr	r3, [pc, #48]	@ (800ba64 <std+0x68>)
 800ba32:	429c      	cmp	r4, r3
 800ba34:	d006      	beq.n	800ba44 <std+0x48>
 800ba36:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ba3a:	4294      	cmp	r4, r2
 800ba3c:	d002      	beq.n	800ba44 <std+0x48>
 800ba3e:	33d0      	adds	r3, #208	@ 0xd0
 800ba40:	429c      	cmp	r4, r3
 800ba42:	d105      	bne.n	800ba50 <std+0x54>
 800ba44:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ba48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba4c:	f000 b976 	b.w	800bd3c <__retarget_lock_init_recursive>
 800ba50:	bd10      	pop	{r4, pc}
 800ba52:	bf00      	nop
 800ba54:	0800bba5 	.word	0x0800bba5
 800ba58:	0800bbc7 	.word	0x0800bbc7
 800ba5c:	0800bbff 	.word	0x0800bbff
 800ba60:	0800bc23 	.word	0x0800bc23
 800ba64:	20000470 	.word	0x20000470

0800ba68 <stdio_exit_handler>:
 800ba68:	4a02      	ldr	r2, [pc, #8]	@ (800ba74 <stdio_exit_handler+0xc>)
 800ba6a:	4903      	ldr	r1, [pc, #12]	@ (800ba78 <stdio_exit_handler+0x10>)
 800ba6c:	4803      	ldr	r0, [pc, #12]	@ (800ba7c <stdio_exit_handler+0x14>)
 800ba6e:	f000 b87b 	b.w	800bb68 <_fwalk_sglue>
 800ba72:	bf00      	nop
 800ba74:	2000001c 	.word	0x2000001c
 800ba78:	0800c495 	.word	0x0800c495
 800ba7c:	2000002c 	.word	0x2000002c

0800ba80 <cleanup_stdio>:
 800ba80:	6841      	ldr	r1, [r0, #4]
 800ba82:	4b0c      	ldr	r3, [pc, #48]	@ (800bab4 <cleanup_stdio+0x34>)
 800ba84:	4299      	cmp	r1, r3
 800ba86:	b510      	push	{r4, lr}
 800ba88:	4604      	mov	r4, r0
 800ba8a:	d001      	beq.n	800ba90 <cleanup_stdio+0x10>
 800ba8c:	f000 fd02 	bl	800c494 <_fflush_r>
 800ba90:	68a1      	ldr	r1, [r4, #8]
 800ba92:	4b09      	ldr	r3, [pc, #36]	@ (800bab8 <cleanup_stdio+0x38>)
 800ba94:	4299      	cmp	r1, r3
 800ba96:	d002      	beq.n	800ba9e <cleanup_stdio+0x1e>
 800ba98:	4620      	mov	r0, r4
 800ba9a:	f000 fcfb 	bl	800c494 <_fflush_r>
 800ba9e:	68e1      	ldr	r1, [r4, #12]
 800baa0:	4b06      	ldr	r3, [pc, #24]	@ (800babc <cleanup_stdio+0x3c>)
 800baa2:	4299      	cmp	r1, r3
 800baa4:	d004      	beq.n	800bab0 <cleanup_stdio+0x30>
 800baa6:	4620      	mov	r0, r4
 800baa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800baac:	f000 bcf2 	b.w	800c494 <_fflush_r>
 800bab0:	bd10      	pop	{r4, pc}
 800bab2:	bf00      	nop
 800bab4:	20000470 	.word	0x20000470
 800bab8:	200004d8 	.word	0x200004d8
 800babc:	20000540 	.word	0x20000540

0800bac0 <global_stdio_init.part.0>:
 800bac0:	b510      	push	{r4, lr}
 800bac2:	4b0b      	ldr	r3, [pc, #44]	@ (800baf0 <global_stdio_init.part.0+0x30>)
 800bac4:	2104      	movs	r1, #4
 800bac6:	4c0b      	ldr	r4, [pc, #44]	@ (800baf4 <global_stdio_init.part.0+0x34>)
 800bac8:	4a0b      	ldr	r2, [pc, #44]	@ (800baf8 <global_stdio_init.part.0+0x38>)
 800baca:	4620      	mov	r0, r4
 800bacc:	601a      	str	r2, [r3, #0]
 800bace:	2200      	movs	r2, #0
 800bad0:	f7ff ff94 	bl	800b9fc <std>
 800bad4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bad8:	2201      	movs	r2, #1
 800bada:	2109      	movs	r1, #9
 800badc:	f7ff ff8e 	bl	800b9fc <std>
 800bae0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bae4:	2202      	movs	r2, #2
 800bae6:	2112      	movs	r1, #18
 800bae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800baec:	f7ff bf86 	b.w	800b9fc <std>
 800baf0:	200005a8 	.word	0x200005a8
 800baf4:	20000470 	.word	0x20000470
 800baf8:	0800ba69 	.word	0x0800ba69

0800bafc <__sfp_lock_acquire>:
 800bafc:	4801      	ldr	r0, [pc, #4]	@ (800bb04 <__sfp_lock_acquire+0x8>)
 800bafe:	f000 b91e 	b.w	800bd3e <__retarget_lock_acquire_recursive>
 800bb02:	bf00      	nop
 800bb04:	200005b1 	.word	0x200005b1

0800bb08 <__sfp_lock_release>:
 800bb08:	4801      	ldr	r0, [pc, #4]	@ (800bb10 <__sfp_lock_release+0x8>)
 800bb0a:	f000 b919 	b.w	800bd40 <__retarget_lock_release_recursive>
 800bb0e:	bf00      	nop
 800bb10:	200005b1 	.word	0x200005b1

0800bb14 <__sinit>:
 800bb14:	b510      	push	{r4, lr}
 800bb16:	4604      	mov	r4, r0
 800bb18:	f7ff fff0 	bl	800bafc <__sfp_lock_acquire>
 800bb1c:	6a23      	ldr	r3, [r4, #32]
 800bb1e:	b11b      	cbz	r3, 800bb28 <__sinit+0x14>
 800bb20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb24:	f7ff bff0 	b.w	800bb08 <__sfp_lock_release>
 800bb28:	4b04      	ldr	r3, [pc, #16]	@ (800bb3c <__sinit+0x28>)
 800bb2a:	6223      	str	r3, [r4, #32]
 800bb2c:	4b04      	ldr	r3, [pc, #16]	@ (800bb40 <__sinit+0x2c>)
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d1f5      	bne.n	800bb20 <__sinit+0xc>
 800bb34:	f7ff ffc4 	bl	800bac0 <global_stdio_init.part.0>
 800bb38:	e7f2      	b.n	800bb20 <__sinit+0xc>
 800bb3a:	bf00      	nop
 800bb3c:	0800ba81 	.word	0x0800ba81
 800bb40:	200005a8 	.word	0x200005a8

0800bb44 <fiprintf>:
 800bb44:	b40e      	push	{r1, r2, r3}
 800bb46:	b503      	push	{r0, r1, lr}
 800bb48:	ab03      	add	r3, sp, #12
 800bb4a:	4601      	mov	r1, r0
 800bb4c:	4805      	ldr	r0, [pc, #20]	@ (800bb64 <fiprintf+0x20>)
 800bb4e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb52:	6800      	ldr	r0, [r0, #0]
 800bb54:	9301      	str	r3, [sp, #4]
 800bb56:	f000 f96f 	bl	800be38 <_vfiprintf_r>
 800bb5a:	b002      	add	sp, #8
 800bb5c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb60:	b003      	add	sp, #12
 800bb62:	4770      	bx	lr
 800bb64:	20000028 	.word	0x20000028

0800bb68 <_fwalk_sglue>:
 800bb68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb6c:	4607      	mov	r7, r0
 800bb6e:	4688      	mov	r8, r1
 800bb70:	4614      	mov	r4, r2
 800bb72:	2600      	movs	r6, #0
 800bb74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bb78:	f1b9 0901 	subs.w	r9, r9, #1
 800bb7c:	d505      	bpl.n	800bb8a <_fwalk_sglue+0x22>
 800bb7e:	6824      	ldr	r4, [r4, #0]
 800bb80:	2c00      	cmp	r4, #0
 800bb82:	d1f7      	bne.n	800bb74 <_fwalk_sglue+0xc>
 800bb84:	4630      	mov	r0, r6
 800bb86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb8a:	89ab      	ldrh	r3, [r5, #12]
 800bb8c:	2b01      	cmp	r3, #1
 800bb8e:	d907      	bls.n	800bba0 <_fwalk_sglue+0x38>
 800bb90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bb94:	3301      	adds	r3, #1
 800bb96:	d003      	beq.n	800bba0 <_fwalk_sglue+0x38>
 800bb98:	4629      	mov	r1, r5
 800bb9a:	4638      	mov	r0, r7
 800bb9c:	47c0      	blx	r8
 800bb9e:	4306      	orrs	r6, r0
 800bba0:	3568      	adds	r5, #104	@ 0x68
 800bba2:	e7e9      	b.n	800bb78 <_fwalk_sglue+0x10>

0800bba4 <__sread>:
 800bba4:	b510      	push	{r4, lr}
 800bba6:	460c      	mov	r4, r1
 800bba8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbac:	f000 f868 	bl	800bc80 <_read_r>
 800bbb0:	2800      	cmp	r0, #0
 800bbb2:	bfab      	itete	ge
 800bbb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bbb6:	89a3      	ldrhlt	r3, [r4, #12]
 800bbb8:	181b      	addge	r3, r3, r0
 800bbba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bbbe:	bfac      	ite	ge
 800bbc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bbc2:	81a3      	strhlt	r3, [r4, #12]
 800bbc4:	bd10      	pop	{r4, pc}

0800bbc6 <__swrite>:
 800bbc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbca:	461f      	mov	r7, r3
 800bbcc:	898b      	ldrh	r3, [r1, #12]
 800bbce:	4605      	mov	r5, r0
 800bbd0:	460c      	mov	r4, r1
 800bbd2:	05db      	lsls	r3, r3, #23
 800bbd4:	4616      	mov	r6, r2
 800bbd6:	d505      	bpl.n	800bbe4 <__swrite+0x1e>
 800bbd8:	2302      	movs	r3, #2
 800bbda:	2200      	movs	r2, #0
 800bbdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbe0:	f000 f83c 	bl	800bc5c <_lseek_r>
 800bbe4:	89a3      	ldrh	r3, [r4, #12]
 800bbe6:	4632      	mov	r2, r6
 800bbe8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bbec:	4628      	mov	r0, r5
 800bbee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bbf2:	81a3      	strh	r3, [r4, #12]
 800bbf4:	463b      	mov	r3, r7
 800bbf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbfa:	f000 b863 	b.w	800bcc4 <_write_r>

0800bbfe <__sseek>:
 800bbfe:	b510      	push	{r4, lr}
 800bc00:	460c      	mov	r4, r1
 800bc02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc06:	f000 f829 	bl	800bc5c <_lseek_r>
 800bc0a:	1c43      	adds	r3, r0, #1
 800bc0c:	89a3      	ldrh	r3, [r4, #12]
 800bc0e:	bf15      	itete	ne
 800bc10:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bc12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bc16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bc1a:	81a3      	strheq	r3, [r4, #12]
 800bc1c:	bf18      	it	ne
 800bc1e:	81a3      	strhne	r3, [r4, #12]
 800bc20:	bd10      	pop	{r4, pc}

0800bc22 <__sclose>:
 800bc22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc26:	f000 b809 	b.w	800bc3c <_close_r>

0800bc2a <memset>:
 800bc2a:	4402      	add	r2, r0
 800bc2c:	4603      	mov	r3, r0
 800bc2e:	4293      	cmp	r3, r2
 800bc30:	d100      	bne.n	800bc34 <memset+0xa>
 800bc32:	4770      	bx	lr
 800bc34:	f803 1b01 	strb.w	r1, [r3], #1
 800bc38:	e7f9      	b.n	800bc2e <memset+0x4>
	...

0800bc3c <_close_r>:
 800bc3c:	b538      	push	{r3, r4, r5, lr}
 800bc3e:	2300      	movs	r3, #0
 800bc40:	4d05      	ldr	r5, [pc, #20]	@ (800bc58 <_close_r+0x1c>)
 800bc42:	4604      	mov	r4, r0
 800bc44:	4608      	mov	r0, r1
 800bc46:	602b      	str	r3, [r5, #0]
 800bc48:	f7f6 fb3e 	bl	80022c8 <_close>
 800bc4c:	1c43      	adds	r3, r0, #1
 800bc4e:	d102      	bne.n	800bc56 <_close_r+0x1a>
 800bc50:	682b      	ldr	r3, [r5, #0]
 800bc52:	b103      	cbz	r3, 800bc56 <_close_r+0x1a>
 800bc54:	6023      	str	r3, [r4, #0]
 800bc56:	bd38      	pop	{r3, r4, r5, pc}
 800bc58:	200005ac 	.word	0x200005ac

0800bc5c <_lseek_r>:
 800bc5c:	b538      	push	{r3, r4, r5, lr}
 800bc5e:	4604      	mov	r4, r0
 800bc60:	4d06      	ldr	r5, [pc, #24]	@ (800bc7c <_lseek_r+0x20>)
 800bc62:	4608      	mov	r0, r1
 800bc64:	4611      	mov	r1, r2
 800bc66:	2200      	movs	r2, #0
 800bc68:	602a      	str	r2, [r5, #0]
 800bc6a:	461a      	mov	r2, r3
 800bc6c:	f7f6 fb53 	bl	8002316 <_lseek>
 800bc70:	1c43      	adds	r3, r0, #1
 800bc72:	d102      	bne.n	800bc7a <_lseek_r+0x1e>
 800bc74:	682b      	ldr	r3, [r5, #0]
 800bc76:	b103      	cbz	r3, 800bc7a <_lseek_r+0x1e>
 800bc78:	6023      	str	r3, [r4, #0]
 800bc7a:	bd38      	pop	{r3, r4, r5, pc}
 800bc7c:	200005ac 	.word	0x200005ac

0800bc80 <_read_r>:
 800bc80:	b538      	push	{r3, r4, r5, lr}
 800bc82:	4604      	mov	r4, r0
 800bc84:	4d06      	ldr	r5, [pc, #24]	@ (800bca0 <_read_r+0x20>)
 800bc86:	4608      	mov	r0, r1
 800bc88:	4611      	mov	r1, r2
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	602a      	str	r2, [r5, #0]
 800bc8e:	461a      	mov	r2, r3
 800bc90:	f7f6 fae1 	bl	8002256 <_read>
 800bc94:	1c43      	adds	r3, r0, #1
 800bc96:	d102      	bne.n	800bc9e <_read_r+0x1e>
 800bc98:	682b      	ldr	r3, [r5, #0]
 800bc9a:	b103      	cbz	r3, 800bc9e <_read_r+0x1e>
 800bc9c:	6023      	str	r3, [r4, #0]
 800bc9e:	bd38      	pop	{r3, r4, r5, pc}
 800bca0:	200005ac 	.word	0x200005ac

0800bca4 <_sbrk_r>:
 800bca4:	b538      	push	{r3, r4, r5, lr}
 800bca6:	2300      	movs	r3, #0
 800bca8:	4d05      	ldr	r5, [pc, #20]	@ (800bcc0 <_sbrk_r+0x1c>)
 800bcaa:	4604      	mov	r4, r0
 800bcac:	4608      	mov	r0, r1
 800bcae:	602b      	str	r3, [r5, #0]
 800bcb0:	f7f6 fb3e 	bl	8002330 <_sbrk>
 800bcb4:	1c43      	adds	r3, r0, #1
 800bcb6:	d102      	bne.n	800bcbe <_sbrk_r+0x1a>
 800bcb8:	682b      	ldr	r3, [r5, #0]
 800bcba:	b103      	cbz	r3, 800bcbe <_sbrk_r+0x1a>
 800bcbc:	6023      	str	r3, [r4, #0]
 800bcbe:	bd38      	pop	{r3, r4, r5, pc}
 800bcc0:	200005ac 	.word	0x200005ac

0800bcc4 <_write_r>:
 800bcc4:	b538      	push	{r3, r4, r5, lr}
 800bcc6:	4604      	mov	r4, r0
 800bcc8:	4d06      	ldr	r5, [pc, #24]	@ (800bce4 <_write_r+0x20>)
 800bcca:	4608      	mov	r0, r1
 800bccc:	4611      	mov	r1, r2
 800bcce:	2200      	movs	r2, #0
 800bcd0:	602a      	str	r2, [r5, #0]
 800bcd2:	461a      	mov	r2, r3
 800bcd4:	f7f6 fadc 	bl	8002290 <_write>
 800bcd8:	1c43      	adds	r3, r0, #1
 800bcda:	d102      	bne.n	800bce2 <_write_r+0x1e>
 800bcdc:	682b      	ldr	r3, [r5, #0]
 800bcde:	b103      	cbz	r3, 800bce2 <_write_r+0x1e>
 800bce0:	6023      	str	r3, [r4, #0]
 800bce2:	bd38      	pop	{r3, r4, r5, pc}
 800bce4:	200005ac 	.word	0x200005ac

0800bce8 <__errno>:
 800bce8:	4b01      	ldr	r3, [pc, #4]	@ (800bcf0 <__errno+0x8>)
 800bcea:	6818      	ldr	r0, [r3, #0]
 800bcec:	4770      	bx	lr
 800bcee:	bf00      	nop
 800bcf0:	20000028 	.word	0x20000028

0800bcf4 <__libc_init_array>:
 800bcf4:	b570      	push	{r4, r5, r6, lr}
 800bcf6:	4d0d      	ldr	r5, [pc, #52]	@ (800bd2c <__libc_init_array+0x38>)
 800bcf8:	2600      	movs	r6, #0
 800bcfa:	4c0d      	ldr	r4, [pc, #52]	@ (800bd30 <__libc_init_array+0x3c>)
 800bcfc:	1b64      	subs	r4, r4, r5
 800bcfe:	10a4      	asrs	r4, r4, #2
 800bd00:	42a6      	cmp	r6, r4
 800bd02:	d109      	bne.n	800bd18 <__libc_init_array+0x24>
 800bd04:	4d0b      	ldr	r5, [pc, #44]	@ (800bd34 <__libc_init_array+0x40>)
 800bd06:	2600      	movs	r6, #0
 800bd08:	4c0b      	ldr	r4, [pc, #44]	@ (800bd38 <__libc_init_array+0x44>)
 800bd0a:	f000 fd55 	bl	800c7b8 <_init>
 800bd0e:	1b64      	subs	r4, r4, r5
 800bd10:	10a4      	asrs	r4, r4, #2
 800bd12:	42a6      	cmp	r6, r4
 800bd14:	d105      	bne.n	800bd22 <__libc_init_array+0x2e>
 800bd16:	bd70      	pop	{r4, r5, r6, pc}
 800bd18:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd1c:	3601      	adds	r6, #1
 800bd1e:	4798      	blx	r3
 800bd20:	e7ee      	b.n	800bd00 <__libc_init_array+0xc>
 800bd22:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd26:	3601      	adds	r6, #1
 800bd28:	4798      	blx	r3
 800bd2a:	e7f2      	b.n	800bd12 <__libc_init_array+0x1e>
 800bd2c:	0800ca6b 	.word	0x0800ca6b
 800bd30:	0800ca6b 	.word	0x0800ca6b
 800bd34:	0800ca6c 	.word	0x0800ca6c
 800bd38:	0800ca74 	.word	0x0800ca74

0800bd3c <__retarget_lock_init_recursive>:
 800bd3c:	4770      	bx	lr

0800bd3e <__retarget_lock_acquire_recursive>:
 800bd3e:	4770      	bx	lr

0800bd40 <__retarget_lock_release_recursive>:
 800bd40:	4770      	bx	lr

0800bd42 <abort>:
 800bd42:	2006      	movs	r0, #6
 800bd44:	b508      	push	{r3, lr}
 800bd46:	f000 fc89 	bl	800c65c <raise>
 800bd4a:	2001      	movs	r0, #1
 800bd4c:	f7f6 fa78 	bl	8002240 <_exit>

0800bd50 <_free_r>:
 800bd50:	b538      	push	{r3, r4, r5, lr}
 800bd52:	4605      	mov	r5, r0
 800bd54:	2900      	cmp	r1, #0
 800bd56:	d041      	beq.n	800bddc <_free_r+0x8c>
 800bd58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd5c:	1f0c      	subs	r4, r1, #4
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	bfb8      	it	lt
 800bd62:	18e4      	addlt	r4, r4, r3
 800bd64:	f7ff fe3e 	bl	800b9e4 <__malloc_lock>
 800bd68:	4a1d      	ldr	r2, [pc, #116]	@ (800bde0 <_free_r+0x90>)
 800bd6a:	6813      	ldr	r3, [r2, #0]
 800bd6c:	b933      	cbnz	r3, 800bd7c <_free_r+0x2c>
 800bd6e:	6063      	str	r3, [r4, #4]
 800bd70:	6014      	str	r4, [r2, #0]
 800bd72:	4628      	mov	r0, r5
 800bd74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd78:	f7ff be3a 	b.w	800b9f0 <__malloc_unlock>
 800bd7c:	42a3      	cmp	r3, r4
 800bd7e:	d908      	bls.n	800bd92 <_free_r+0x42>
 800bd80:	6820      	ldr	r0, [r4, #0]
 800bd82:	1821      	adds	r1, r4, r0
 800bd84:	428b      	cmp	r3, r1
 800bd86:	bf01      	itttt	eq
 800bd88:	6819      	ldreq	r1, [r3, #0]
 800bd8a:	685b      	ldreq	r3, [r3, #4]
 800bd8c:	1809      	addeq	r1, r1, r0
 800bd8e:	6021      	streq	r1, [r4, #0]
 800bd90:	e7ed      	b.n	800bd6e <_free_r+0x1e>
 800bd92:	461a      	mov	r2, r3
 800bd94:	685b      	ldr	r3, [r3, #4]
 800bd96:	b10b      	cbz	r3, 800bd9c <_free_r+0x4c>
 800bd98:	42a3      	cmp	r3, r4
 800bd9a:	d9fa      	bls.n	800bd92 <_free_r+0x42>
 800bd9c:	6811      	ldr	r1, [r2, #0]
 800bd9e:	1850      	adds	r0, r2, r1
 800bda0:	42a0      	cmp	r0, r4
 800bda2:	d10b      	bne.n	800bdbc <_free_r+0x6c>
 800bda4:	6820      	ldr	r0, [r4, #0]
 800bda6:	4401      	add	r1, r0
 800bda8:	1850      	adds	r0, r2, r1
 800bdaa:	6011      	str	r1, [r2, #0]
 800bdac:	4283      	cmp	r3, r0
 800bdae:	d1e0      	bne.n	800bd72 <_free_r+0x22>
 800bdb0:	6818      	ldr	r0, [r3, #0]
 800bdb2:	685b      	ldr	r3, [r3, #4]
 800bdb4:	4408      	add	r0, r1
 800bdb6:	6053      	str	r3, [r2, #4]
 800bdb8:	6010      	str	r0, [r2, #0]
 800bdba:	e7da      	b.n	800bd72 <_free_r+0x22>
 800bdbc:	d902      	bls.n	800bdc4 <_free_r+0x74>
 800bdbe:	230c      	movs	r3, #12
 800bdc0:	602b      	str	r3, [r5, #0]
 800bdc2:	e7d6      	b.n	800bd72 <_free_r+0x22>
 800bdc4:	6820      	ldr	r0, [r4, #0]
 800bdc6:	1821      	adds	r1, r4, r0
 800bdc8:	428b      	cmp	r3, r1
 800bdca:	bf02      	ittt	eq
 800bdcc:	6819      	ldreq	r1, [r3, #0]
 800bdce:	685b      	ldreq	r3, [r3, #4]
 800bdd0:	1809      	addeq	r1, r1, r0
 800bdd2:	6063      	str	r3, [r4, #4]
 800bdd4:	bf08      	it	eq
 800bdd6:	6021      	streq	r1, [r4, #0]
 800bdd8:	6054      	str	r4, [r2, #4]
 800bdda:	e7ca      	b.n	800bd72 <_free_r+0x22>
 800bddc:	bd38      	pop	{r3, r4, r5, pc}
 800bdde:	bf00      	nop
 800bde0:	2000046c 	.word	0x2000046c

0800bde4 <__sfputc_r>:
 800bde4:	6893      	ldr	r3, [r2, #8]
 800bde6:	3b01      	subs	r3, #1
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	6093      	str	r3, [r2, #8]
 800bdec:	b410      	push	{r4}
 800bdee:	da08      	bge.n	800be02 <__sfputc_r+0x1e>
 800bdf0:	6994      	ldr	r4, [r2, #24]
 800bdf2:	42a3      	cmp	r3, r4
 800bdf4:	db01      	blt.n	800bdfa <__sfputc_r+0x16>
 800bdf6:	290a      	cmp	r1, #10
 800bdf8:	d103      	bne.n	800be02 <__sfputc_r+0x1e>
 800bdfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bdfe:	f000 bb71 	b.w	800c4e4 <__swbuf_r>
 800be02:	6813      	ldr	r3, [r2, #0]
 800be04:	1c58      	adds	r0, r3, #1
 800be06:	6010      	str	r0, [r2, #0]
 800be08:	4608      	mov	r0, r1
 800be0a:	7019      	strb	r1, [r3, #0]
 800be0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be10:	4770      	bx	lr

0800be12 <__sfputs_r>:
 800be12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be14:	4606      	mov	r6, r0
 800be16:	460f      	mov	r7, r1
 800be18:	4614      	mov	r4, r2
 800be1a:	18d5      	adds	r5, r2, r3
 800be1c:	42ac      	cmp	r4, r5
 800be1e:	d101      	bne.n	800be24 <__sfputs_r+0x12>
 800be20:	2000      	movs	r0, #0
 800be22:	e007      	b.n	800be34 <__sfputs_r+0x22>
 800be24:	463a      	mov	r2, r7
 800be26:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be2a:	4630      	mov	r0, r6
 800be2c:	f7ff ffda 	bl	800bde4 <__sfputc_r>
 800be30:	1c43      	adds	r3, r0, #1
 800be32:	d1f3      	bne.n	800be1c <__sfputs_r+0xa>
 800be34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800be38 <_vfiprintf_r>:
 800be38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be3c:	460d      	mov	r5, r1
 800be3e:	b09d      	sub	sp, #116	@ 0x74
 800be40:	4614      	mov	r4, r2
 800be42:	4698      	mov	r8, r3
 800be44:	4606      	mov	r6, r0
 800be46:	b118      	cbz	r0, 800be50 <_vfiprintf_r+0x18>
 800be48:	6a03      	ldr	r3, [r0, #32]
 800be4a:	b90b      	cbnz	r3, 800be50 <_vfiprintf_r+0x18>
 800be4c:	f7ff fe62 	bl	800bb14 <__sinit>
 800be50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800be52:	07d9      	lsls	r1, r3, #31
 800be54:	d405      	bmi.n	800be62 <_vfiprintf_r+0x2a>
 800be56:	89ab      	ldrh	r3, [r5, #12]
 800be58:	059a      	lsls	r2, r3, #22
 800be5a:	d402      	bmi.n	800be62 <_vfiprintf_r+0x2a>
 800be5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800be5e:	f7ff ff6e 	bl	800bd3e <__retarget_lock_acquire_recursive>
 800be62:	89ab      	ldrh	r3, [r5, #12]
 800be64:	071b      	lsls	r3, r3, #28
 800be66:	d501      	bpl.n	800be6c <_vfiprintf_r+0x34>
 800be68:	692b      	ldr	r3, [r5, #16]
 800be6a:	b99b      	cbnz	r3, 800be94 <_vfiprintf_r+0x5c>
 800be6c:	4629      	mov	r1, r5
 800be6e:	4630      	mov	r0, r6
 800be70:	f000 fb76 	bl	800c560 <__swsetup_r>
 800be74:	b170      	cbz	r0, 800be94 <_vfiprintf_r+0x5c>
 800be76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800be78:	07dc      	lsls	r4, r3, #31
 800be7a:	d504      	bpl.n	800be86 <_vfiprintf_r+0x4e>
 800be7c:	f04f 30ff 	mov.w	r0, #4294967295
 800be80:	b01d      	add	sp, #116	@ 0x74
 800be82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be86:	89ab      	ldrh	r3, [r5, #12]
 800be88:	0598      	lsls	r0, r3, #22
 800be8a:	d4f7      	bmi.n	800be7c <_vfiprintf_r+0x44>
 800be8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800be8e:	f7ff ff57 	bl	800bd40 <__retarget_lock_release_recursive>
 800be92:	e7f3      	b.n	800be7c <_vfiprintf_r+0x44>
 800be94:	2300      	movs	r3, #0
 800be96:	f8cd 800c 	str.w	r8, [sp, #12]
 800be9a:	f04f 0901 	mov.w	r9, #1
 800be9e:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800c054 <_vfiprintf_r+0x21c>
 800bea2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bea4:	2320      	movs	r3, #32
 800bea6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800beaa:	2330      	movs	r3, #48	@ 0x30
 800beac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800beb0:	4623      	mov	r3, r4
 800beb2:	469a      	mov	sl, r3
 800beb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800beb8:	b10a      	cbz	r2, 800bebe <_vfiprintf_r+0x86>
 800beba:	2a25      	cmp	r2, #37	@ 0x25
 800bebc:	d1f9      	bne.n	800beb2 <_vfiprintf_r+0x7a>
 800bebe:	ebba 0b04 	subs.w	fp, sl, r4
 800bec2:	d00b      	beq.n	800bedc <_vfiprintf_r+0xa4>
 800bec4:	465b      	mov	r3, fp
 800bec6:	4622      	mov	r2, r4
 800bec8:	4629      	mov	r1, r5
 800beca:	4630      	mov	r0, r6
 800becc:	f7ff ffa1 	bl	800be12 <__sfputs_r>
 800bed0:	3001      	adds	r0, #1
 800bed2:	f000 80a7 	beq.w	800c024 <_vfiprintf_r+0x1ec>
 800bed6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bed8:	445a      	add	r2, fp
 800beda:	9209      	str	r2, [sp, #36]	@ 0x24
 800bedc:	f89a 3000 	ldrb.w	r3, [sl]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	f000 809f 	beq.w	800c024 <_vfiprintf_r+0x1ec>
 800bee6:	2300      	movs	r3, #0
 800bee8:	f04f 32ff 	mov.w	r2, #4294967295
 800beec:	f10a 0a01 	add.w	sl, sl, #1
 800bef0:	9304      	str	r3, [sp, #16]
 800bef2:	9307      	str	r3, [sp, #28]
 800bef4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bef8:	931a      	str	r3, [sp, #104]	@ 0x68
 800befa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800befe:	4654      	mov	r4, sl
 800bf00:	2205      	movs	r2, #5
 800bf02:	4854      	ldr	r0, [pc, #336]	@ (800c054 <_vfiprintf_r+0x21c>)
 800bf04:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf08:	f000 fbc4 	bl	800c694 <memchr>
 800bf0c:	9a04      	ldr	r2, [sp, #16]
 800bf0e:	b9d8      	cbnz	r0, 800bf48 <_vfiprintf_r+0x110>
 800bf10:	06d1      	lsls	r1, r2, #27
 800bf12:	bf44      	itt	mi
 800bf14:	2320      	movmi	r3, #32
 800bf16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf1a:	0713      	lsls	r3, r2, #28
 800bf1c:	bf44      	itt	mi
 800bf1e:	232b      	movmi	r3, #43	@ 0x2b
 800bf20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf24:	f89a 3000 	ldrb.w	r3, [sl]
 800bf28:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf2a:	d015      	beq.n	800bf58 <_vfiprintf_r+0x120>
 800bf2c:	9a07      	ldr	r2, [sp, #28]
 800bf2e:	4654      	mov	r4, sl
 800bf30:	2000      	movs	r0, #0
 800bf32:	f04f 0c0a 	mov.w	ip, #10
 800bf36:	4621      	mov	r1, r4
 800bf38:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf3c:	3b30      	subs	r3, #48	@ 0x30
 800bf3e:	2b09      	cmp	r3, #9
 800bf40:	d94b      	bls.n	800bfda <_vfiprintf_r+0x1a2>
 800bf42:	b1b0      	cbz	r0, 800bf72 <_vfiprintf_r+0x13a>
 800bf44:	9207      	str	r2, [sp, #28]
 800bf46:	e014      	b.n	800bf72 <_vfiprintf_r+0x13a>
 800bf48:	eba0 0308 	sub.w	r3, r0, r8
 800bf4c:	46a2      	mov	sl, r4
 800bf4e:	fa09 f303 	lsl.w	r3, r9, r3
 800bf52:	4313      	orrs	r3, r2
 800bf54:	9304      	str	r3, [sp, #16]
 800bf56:	e7d2      	b.n	800befe <_vfiprintf_r+0xc6>
 800bf58:	9b03      	ldr	r3, [sp, #12]
 800bf5a:	1d19      	adds	r1, r3, #4
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	9103      	str	r1, [sp, #12]
 800bf62:	bfbb      	ittet	lt
 800bf64:	425b      	neglt	r3, r3
 800bf66:	f042 0202 	orrlt.w	r2, r2, #2
 800bf6a:	9307      	strge	r3, [sp, #28]
 800bf6c:	9307      	strlt	r3, [sp, #28]
 800bf6e:	bfb8      	it	lt
 800bf70:	9204      	strlt	r2, [sp, #16]
 800bf72:	7823      	ldrb	r3, [r4, #0]
 800bf74:	2b2e      	cmp	r3, #46	@ 0x2e
 800bf76:	d10a      	bne.n	800bf8e <_vfiprintf_r+0x156>
 800bf78:	7863      	ldrb	r3, [r4, #1]
 800bf7a:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf7c:	d132      	bne.n	800bfe4 <_vfiprintf_r+0x1ac>
 800bf7e:	9b03      	ldr	r3, [sp, #12]
 800bf80:	3402      	adds	r4, #2
 800bf82:	1d1a      	adds	r2, r3, #4
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bf8a:	9203      	str	r2, [sp, #12]
 800bf8c:	9305      	str	r3, [sp, #20]
 800bf8e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c064 <_vfiprintf_r+0x22c>
 800bf92:	2203      	movs	r2, #3
 800bf94:	7821      	ldrb	r1, [r4, #0]
 800bf96:	4650      	mov	r0, sl
 800bf98:	f000 fb7c 	bl	800c694 <memchr>
 800bf9c:	b138      	cbz	r0, 800bfae <_vfiprintf_r+0x176>
 800bf9e:	eba0 000a 	sub.w	r0, r0, sl
 800bfa2:	2240      	movs	r2, #64	@ 0x40
 800bfa4:	9b04      	ldr	r3, [sp, #16]
 800bfa6:	3401      	adds	r4, #1
 800bfa8:	4082      	lsls	r2, r0
 800bfaa:	4313      	orrs	r3, r2
 800bfac:	9304      	str	r3, [sp, #16]
 800bfae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfb2:	2206      	movs	r2, #6
 800bfb4:	4828      	ldr	r0, [pc, #160]	@ (800c058 <_vfiprintf_r+0x220>)
 800bfb6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bfba:	f000 fb6b 	bl	800c694 <memchr>
 800bfbe:	2800      	cmp	r0, #0
 800bfc0:	d03f      	beq.n	800c042 <_vfiprintf_r+0x20a>
 800bfc2:	4b26      	ldr	r3, [pc, #152]	@ (800c05c <_vfiprintf_r+0x224>)
 800bfc4:	bb1b      	cbnz	r3, 800c00e <_vfiprintf_r+0x1d6>
 800bfc6:	9b03      	ldr	r3, [sp, #12]
 800bfc8:	3307      	adds	r3, #7
 800bfca:	f023 0307 	bic.w	r3, r3, #7
 800bfce:	3308      	adds	r3, #8
 800bfd0:	9303      	str	r3, [sp, #12]
 800bfd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfd4:	443b      	add	r3, r7
 800bfd6:	9309      	str	r3, [sp, #36]	@ 0x24
 800bfd8:	e76a      	b.n	800beb0 <_vfiprintf_r+0x78>
 800bfda:	fb0c 3202 	mla	r2, ip, r2, r3
 800bfde:	460c      	mov	r4, r1
 800bfe0:	2001      	movs	r0, #1
 800bfe2:	e7a8      	b.n	800bf36 <_vfiprintf_r+0xfe>
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	3401      	adds	r4, #1
 800bfe8:	f04f 0c0a 	mov.w	ip, #10
 800bfec:	4619      	mov	r1, r3
 800bfee:	9305      	str	r3, [sp, #20]
 800bff0:	4620      	mov	r0, r4
 800bff2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bff6:	3a30      	subs	r2, #48	@ 0x30
 800bff8:	2a09      	cmp	r2, #9
 800bffa:	d903      	bls.n	800c004 <_vfiprintf_r+0x1cc>
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d0c6      	beq.n	800bf8e <_vfiprintf_r+0x156>
 800c000:	9105      	str	r1, [sp, #20]
 800c002:	e7c4      	b.n	800bf8e <_vfiprintf_r+0x156>
 800c004:	fb0c 2101 	mla	r1, ip, r1, r2
 800c008:	4604      	mov	r4, r0
 800c00a:	2301      	movs	r3, #1
 800c00c:	e7f0      	b.n	800bff0 <_vfiprintf_r+0x1b8>
 800c00e:	ab03      	add	r3, sp, #12
 800c010:	462a      	mov	r2, r5
 800c012:	a904      	add	r1, sp, #16
 800c014:	4630      	mov	r0, r6
 800c016:	9300      	str	r3, [sp, #0]
 800c018:	4b11      	ldr	r3, [pc, #68]	@ (800c060 <_vfiprintf_r+0x228>)
 800c01a:	f3af 8000 	nop.w
 800c01e:	4607      	mov	r7, r0
 800c020:	1c78      	adds	r0, r7, #1
 800c022:	d1d6      	bne.n	800bfd2 <_vfiprintf_r+0x19a>
 800c024:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c026:	07d9      	lsls	r1, r3, #31
 800c028:	d405      	bmi.n	800c036 <_vfiprintf_r+0x1fe>
 800c02a:	89ab      	ldrh	r3, [r5, #12]
 800c02c:	059a      	lsls	r2, r3, #22
 800c02e:	d402      	bmi.n	800c036 <_vfiprintf_r+0x1fe>
 800c030:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c032:	f7ff fe85 	bl	800bd40 <__retarget_lock_release_recursive>
 800c036:	89ab      	ldrh	r3, [r5, #12]
 800c038:	065b      	lsls	r3, r3, #25
 800c03a:	f53f af1f 	bmi.w	800be7c <_vfiprintf_r+0x44>
 800c03e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c040:	e71e      	b.n	800be80 <_vfiprintf_r+0x48>
 800c042:	ab03      	add	r3, sp, #12
 800c044:	462a      	mov	r2, r5
 800c046:	a904      	add	r1, sp, #16
 800c048:	4630      	mov	r0, r6
 800c04a:	9300      	str	r3, [sp, #0]
 800c04c:	4b04      	ldr	r3, [pc, #16]	@ (800c060 <_vfiprintf_r+0x228>)
 800c04e:	f000 f87d 	bl	800c14c <_printf_i>
 800c052:	e7e4      	b.n	800c01e <_vfiprintf_r+0x1e6>
 800c054:	0800ca38 	.word	0x0800ca38
 800c058:	0800ca42 	.word	0x0800ca42
 800c05c:	00000000 	.word	0x00000000
 800c060:	0800be13 	.word	0x0800be13
 800c064:	0800ca3e 	.word	0x0800ca3e

0800c068 <_printf_common>:
 800c068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c06c:	4616      	mov	r6, r2
 800c06e:	4698      	mov	r8, r3
 800c070:	688a      	ldr	r2, [r1, #8]
 800c072:	4607      	mov	r7, r0
 800c074:	690b      	ldr	r3, [r1, #16]
 800c076:	460c      	mov	r4, r1
 800c078:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c07c:	4293      	cmp	r3, r2
 800c07e:	bfb8      	it	lt
 800c080:	4613      	movlt	r3, r2
 800c082:	6033      	str	r3, [r6, #0]
 800c084:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c088:	b10a      	cbz	r2, 800c08e <_printf_common+0x26>
 800c08a:	3301      	adds	r3, #1
 800c08c:	6033      	str	r3, [r6, #0]
 800c08e:	6823      	ldr	r3, [r4, #0]
 800c090:	0699      	lsls	r1, r3, #26
 800c092:	bf42      	ittt	mi
 800c094:	6833      	ldrmi	r3, [r6, #0]
 800c096:	3302      	addmi	r3, #2
 800c098:	6033      	strmi	r3, [r6, #0]
 800c09a:	6825      	ldr	r5, [r4, #0]
 800c09c:	f015 0506 	ands.w	r5, r5, #6
 800c0a0:	d106      	bne.n	800c0b0 <_printf_common+0x48>
 800c0a2:	f104 0a19 	add.w	sl, r4, #25
 800c0a6:	68e3      	ldr	r3, [r4, #12]
 800c0a8:	6832      	ldr	r2, [r6, #0]
 800c0aa:	1a9b      	subs	r3, r3, r2
 800c0ac:	42ab      	cmp	r3, r5
 800c0ae:	dc2b      	bgt.n	800c108 <_printf_common+0xa0>
 800c0b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c0b4:	6822      	ldr	r2, [r4, #0]
 800c0b6:	3b00      	subs	r3, #0
 800c0b8:	bf18      	it	ne
 800c0ba:	2301      	movne	r3, #1
 800c0bc:	0692      	lsls	r2, r2, #26
 800c0be:	d430      	bmi.n	800c122 <_printf_common+0xba>
 800c0c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c0c4:	4641      	mov	r1, r8
 800c0c6:	4638      	mov	r0, r7
 800c0c8:	47c8      	blx	r9
 800c0ca:	3001      	adds	r0, #1
 800c0cc:	d023      	beq.n	800c116 <_printf_common+0xae>
 800c0ce:	6823      	ldr	r3, [r4, #0]
 800c0d0:	341a      	adds	r4, #26
 800c0d2:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800c0d6:	f003 0306 	and.w	r3, r3, #6
 800c0da:	2b04      	cmp	r3, #4
 800c0dc:	bf0a      	itet	eq
 800c0de:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800c0e2:	2500      	movne	r5, #0
 800c0e4:	6833      	ldreq	r3, [r6, #0]
 800c0e6:	f04f 0600 	mov.w	r6, #0
 800c0ea:	bf08      	it	eq
 800c0ec:	1aed      	subeq	r5, r5, r3
 800c0ee:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800c0f2:	bf08      	it	eq
 800c0f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c0f8:	4293      	cmp	r3, r2
 800c0fa:	bfc4      	itt	gt
 800c0fc:	1a9b      	subgt	r3, r3, r2
 800c0fe:	18ed      	addgt	r5, r5, r3
 800c100:	42b5      	cmp	r5, r6
 800c102:	d11a      	bne.n	800c13a <_printf_common+0xd2>
 800c104:	2000      	movs	r0, #0
 800c106:	e008      	b.n	800c11a <_printf_common+0xb2>
 800c108:	2301      	movs	r3, #1
 800c10a:	4652      	mov	r2, sl
 800c10c:	4641      	mov	r1, r8
 800c10e:	4638      	mov	r0, r7
 800c110:	47c8      	blx	r9
 800c112:	3001      	adds	r0, #1
 800c114:	d103      	bne.n	800c11e <_printf_common+0xb6>
 800c116:	f04f 30ff 	mov.w	r0, #4294967295
 800c11a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c11e:	3501      	adds	r5, #1
 800c120:	e7c1      	b.n	800c0a6 <_printf_common+0x3e>
 800c122:	18e1      	adds	r1, r4, r3
 800c124:	1c5a      	adds	r2, r3, #1
 800c126:	2030      	movs	r0, #48	@ 0x30
 800c128:	3302      	adds	r3, #2
 800c12a:	4422      	add	r2, r4
 800c12c:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c130:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c134:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c138:	e7c2      	b.n	800c0c0 <_printf_common+0x58>
 800c13a:	2301      	movs	r3, #1
 800c13c:	4622      	mov	r2, r4
 800c13e:	4641      	mov	r1, r8
 800c140:	4638      	mov	r0, r7
 800c142:	47c8      	blx	r9
 800c144:	3001      	adds	r0, #1
 800c146:	d0e6      	beq.n	800c116 <_printf_common+0xae>
 800c148:	3601      	adds	r6, #1
 800c14a:	e7d9      	b.n	800c100 <_printf_common+0x98>

0800c14c <_printf_i>:
 800c14c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c150:	7e0f      	ldrb	r7, [r1, #24]
 800c152:	4691      	mov	r9, r2
 800c154:	4680      	mov	r8, r0
 800c156:	460c      	mov	r4, r1
 800c158:	2f78      	cmp	r7, #120	@ 0x78
 800c15a:	469a      	mov	sl, r3
 800c15c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c15e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c162:	d807      	bhi.n	800c174 <_printf_i+0x28>
 800c164:	2f62      	cmp	r7, #98	@ 0x62
 800c166:	d80a      	bhi.n	800c17e <_printf_i+0x32>
 800c168:	2f00      	cmp	r7, #0
 800c16a:	f000 80d2 	beq.w	800c312 <_printf_i+0x1c6>
 800c16e:	2f58      	cmp	r7, #88	@ 0x58
 800c170:	f000 80b9 	beq.w	800c2e6 <_printf_i+0x19a>
 800c174:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c178:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c17c:	e03a      	b.n	800c1f4 <_printf_i+0xa8>
 800c17e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c182:	2b15      	cmp	r3, #21
 800c184:	d8f6      	bhi.n	800c174 <_printf_i+0x28>
 800c186:	a101      	add	r1, pc, #4	@ (adr r1, 800c18c <_printf_i+0x40>)
 800c188:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c18c:	0800c1e5 	.word	0x0800c1e5
 800c190:	0800c1f9 	.word	0x0800c1f9
 800c194:	0800c175 	.word	0x0800c175
 800c198:	0800c175 	.word	0x0800c175
 800c19c:	0800c175 	.word	0x0800c175
 800c1a0:	0800c175 	.word	0x0800c175
 800c1a4:	0800c1f9 	.word	0x0800c1f9
 800c1a8:	0800c175 	.word	0x0800c175
 800c1ac:	0800c175 	.word	0x0800c175
 800c1b0:	0800c175 	.word	0x0800c175
 800c1b4:	0800c175 	.word	0x0800c175
 800c1b8:	0800c2f9 	.word	0x0800c2f9
 800c1bc:	0800c223 	.word	0x0800c223
 800c1c0:	0800c2b3 	.word	0x0800c2b3
 800c1c4:	0800c175 	.word	0x0800c175
 800c1c8:	0800c175 	.word	0x0800c175
 800c1cc:	0800c31b 	.word	0x0800c31b
 800c1d0:	0800c175 	.word	0x0800c175
 800c1d4:	0800c223 	.word	0x0800c223
 800c1d8:	0800c175 	.word	0x0800c175
 800c1dc:	0800c175 	.word	0x0800c175
 800c1e0:	0800c2bb 	.word	0x0800c2bb
 800c1e4:	6833      	ldr	r3, [r6, #0]
 800c1e6:	1d1a      	adds	r2, r3, #4
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	6032      	str	r2, [r6, #0]
 800c1ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c1f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c1f4:	2301      	movs	r3, #1
 800c1f6:	e09d      	b.n	800c334 <_printf_i+0x1e8>
 800c1f8:	6833      	ldr	r3, [r6, #0]
 800c1fa:	6820      	ldr	r0, [r4, #0]
 800c1fc:	1d19      	adds	r1, r3, #4
 800c1fe:	6031      	str	r1, [r6, #0]
 800c200:	0606      	lsls	r6, r0, #24
 800c202:	d501      	bpl.n	800c208 <_printf_i+0xbc>
 800c204:	681d      	ldr	r5, [r3, #0]
 800c206:	e003      	b.n	800c210 <_printf_i+0xc4>
 800c208:	0645      	lsls	r5, r0, #25
 800c20a:	d5fb      	bpl.n	800c204 <_printf_i+0xb8>
 800c20c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c210:	2d00      	cmp	r5, #0
 800c212:	da03      	bge.n	800c21c <_printf_i+0xd0>
 800c214:	232d      	movs	r3, #45	@ 0x2d
 800c216:	426d      	negs	r5, r5
 800c218:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c21c:	4859      	ldr	r0, [pc, #356]	@ (800c384 <_printf_i+0x238>)
 800c21e:	230a      	movs	r3, #10
 800c220:	e011      	b.n	800c246 <_printf_i+0xfa>
 800c222:	6821      	ldr	r1, [r4, #0]
 800c224:	6833      	ldr	r3, [r6, #0]
 800c226:	0608      	lsls	r0, r1, #24
 800c228:	f853 5b04 	ldr.w	r5, [r3], #4
 800c22c:	d402      	bmi.n	800c234 <_printf_i+0xe8>
 800c22e:	0649      	lsls	r1, r1, #25
 800c230:	bf48      	it	mi
 800c232:	b2ad      	uxthmi	r5, r5
 800c234:	2f6f      	cmp	r7, #111	@ 0x6f
 800c236:	6033      	str	r3, [r6, #0]
 800c238:	4852      	ldr	r0, [pc, #328]	@ (800c384 <_printf_i+0x238>)
 800c23a:	bf14      	ite	ne
 800c23c:	230a      	movne	r3, #10
 800c23e:	2308      	moveq	r3, #8
 800c240:	2100      	movs	r1, #0
 800c242:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c246:	6866      	ldr	r6, [r4, #4]
 800c248:	2e00      	cmp	r6, #0
 800c24a:	60a6      	str	r6, [r4, #8]
 800c24c:	bfa2      	ittt	ge
 800c24e:	6821      	ldrge	r1, [r4, #0]
 800c250:	f021 0104 	bicge.w	r1, r1, #4
 800c254:	6021      	strge	r1, [r4, #0]
 800c256:	b90d      	cbnz	r5, 800c25c <_printf_i+0x110>
 800c258:	2e00      	cmp	r6, #0
 800c25a:	d04b      	beq.n	800c2f4 <_printf_i+0x1a8>
 800c25c:	4616      	mov	r6, r2
 800c25e:	fbb5 f1f3 	udiv	r1, r5, r3
 800c262:	fb03 5711 	mls	r7, r3, r1, r5
 800c266:	5dc7      	ldrb	r7, [r0, r7]
 800c268:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c26c:	462f      	mov	r7, r5
 800c26e:	460d      	mov	r5, r1
 800c270:	42bb      	cmp	r3, r7
 800c272:	d9f4      	bls.n	800c25e <_printf_i+0x112>
 800c274:	2b08      	cmp	r3, #8
 800c276:	d10b      	bne.n	800c290 <_printf_i+0x144>
 800c278:	6823      	ldr	r3, [r4, #0]
 800c27a:	07df      	lsls	r7, r3, #31
 800c27c:	d508      	bpl.n	800c290 <_printf_i+0x144>
 800c27e:	6923      	ldr	r3, [r4, #16]
 800c280:	6861      	ldr	r1, [r4, #4]
 800c282:	4299      	cmp	r1, r3
 800c284:	bfde      	ittt	le
 800c286:	2330      	movle	r3, #48	@ 0x30
 800c288:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c28c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c290:	1b92      	subs	r2, r2, r6
 800c292:	6122      	str	r2, [r4, #16]
 800c294:	464b      	mov	r3, r9
 800c296:	aa03      	add	r2, sp, #12
 800c298:	4621      	mov	r1, r4
 800c29a:	4640      	mov	r0, r8
 800c29c:	f8cd a000 	str.w	sl, [sp]
 800c2a0:	f7ff fee2 	bl	800c068 <_printf_common>
 800c2a4:	3001      	adds	r0, #1
 800c2a6:	d14a      	bne.n	800c33e <_printf_i+0x1f2>
 800c2a8:	f04f 30ff 	mov.w	r0, #4294967295
 800c2ac:	b004      	add	sp, #16
 800c2ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2b2:	6823      	ldr	r3, [r4, #0]
 800c2b4:	f043 0320 	orr.w	r3, r3, #32
 800c2b8:	6023      	str	r3, [r4, #0]
 800c2ba:	2778      	movs	r7, #120	@ 0x78
 800c2bc:	4832      	ldr	r0, [pc, #200]	@ (800c388 <_printf_i+0x23c>)
 800c2be:	6823      	ldr	r3, [r4, #0]
 800c2c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c2c4:	061f      	lsls	r7, r3, #24
 800c2c6:	6831      	ldr	r1, [r6, #0]
 800c2c8:	f851 5b04 	ldr.w	r5, [r1], #4
 800c2cc:	d402      	bmi.n	800c2d4 <_printf_i+0x188>
 800c2ce:	065f      	lsls	r7, r3, #25
 800c2d0:	bf48      	it	mi
 800c2d2:	b2ad      	uxthmi	r5, r5
 800c2d4:	6031      	str	r1, [r6, #0]
 800c2d6:	07d9      	lsls	r1, r3, #31
 800c2d8:	bf44      	itt	mi
 800c2da:	f043 0320 	orrmi.w	r3, r3, #32
 800c2de:	6023      	strmi	r3, [r4, #0]
 800c2e0:	b11d      	cbz	r5, 800c2ea <_printf_i+0x19e>
 800c2e2:	2310      	movs	r3, #16
 800c2e4:	e7ac      	b.n	800c240 <_printf_i+0xf4>
 800c2e6:	4827      	ldr	r0, [pc, #156]	@ (800c384 <_printf_i+0x238>)
 800c2e8:	e7e9      	b.n	800c2be <_printf_i+0x172>
 800c2ea:	6823      	ldr	r3, [r4, #0]
 800c2ec:	f023 0320 	bic.w	r3, r3, #32
 800c2f0:	6023      	str	r3, [r4, #0]
 800c2f2:	e7f6      	b.n	800c2e2 <_printf_i+0x196>
 800c2f4:	4616      	mov	r6, r2
 800c2f6:	e7bd      	b.n	800c274 <_printf_i+0x128>
 800c2f8:	6833      	ldr	r3, [r6, #0]
 800c2fa:	6825      	ldr	r5, [r4, #0]
 800c2fc:	1d18      	adds	r0, r3, #4
 800c2fe:	6961      	ldr	r1, [r4, #20]
 800c300:	6030      	str	r0, [r6, #0]
 800c302:	062e      	lsls	r6, r5, #24
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	d501      	bpl.n	800c30c <_printf_i+0x1c0>
 800c308:	6019      	str	r1, [r3, #0]
 800c30a:	e002      	b.n	800c312 <_printf_i+0x1c6>
 800c30c:	0668      	lsls	r0, r5, #25
 800c30e:	d5fb      	bpl.n	800c308 <_printf_i+0x1bc>
 800c310:	8019      	strh	r1, [r3, #0]
 800c312:	2300      	movs	r3, #0
 800c314:	4616      	mov	r6, r2
 800c316:	6123      	str	r3, [r4, #16]
 800c318:	e7bc      	b.n	800c294 <_printf_i+0x148>
 800c31a:	6833      	ldr	r3, [r6, #0]
 800c31c:	2100      	movs	r1, #0
 800c31e:	1d1a      	adds	r2, r3, #4
 800c320:	6032      	str	r2, [r6, #0]
 800c322:	681e      	ldr	r6, [r3, #0]
 800c324:	6862      	ldr	r2, [r4, #4]
 800c326:	4630      	mov	r0, r6
 800c328:	f000 f9b4 	bl	800c694 <memchr>
 800c32c:	b108      	cbz	r0, 800c332 <_printf_i+0x1e6>
 800c32e:	1b80      	subs	r0, r0, r6
 800c330:	6060      	str	r0, [r4, #4]
 800c332:	6863      	ldr	r3, [r4, #4]
 800c334:	6123      	str	r3, [r4, #16]
 800c336:	2300      	movs	r3, #0
 800c338:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c33c:	e7aa      	b.n	800c294 <_printf_i+0x148>
 800c33e:	6923      	ldr	r3, [r4, #16]
 800c340:	4632      	mov	r2, r6
 800c342:	4649      	mov	r1, r9
 800c344:	4640      	mov	r0, r8
 800c346:	47d0      	blx	sl
 800c348:	3001      	adds	r0, #1
 800c34a:	d0ad      	beq.n	800c2a8 <_printf_i+0x15c>
 800c34c:	6823      	ldr	r3, [r4, #0]
 800c34e:	079b      	lsls	r3, r3, #30
 800c350:	d413      	bmi.n	800c37a <_printf_i+0x22e>
 800c352:	68e0      	ldr	r0, [r4, #12]
 800c354:	9b03      	ldr	r3, [sp, #12]
 800c356:	4298      	cmp	r0, r3
 800c358:	bfb8      	it	lt
 800c35a:	4618      	movlt	r0, r3
 800c35c:	e7a6      	b.n	800c2ac <_printf_i+0x160>
 800c35e:	2301      	movs	r3, #1
 800c360:	4632      	mov	r2, r6
 800c362:	4649      	mov	r1, r9
 800c364:	4640      	mov	r0, r8
 800c366:	47d0      	blx	sl
 800c368:	3001      	adds	r0, #1
 800c36a:	d09d      	beq.n	800c2a8 <_printf_i+0x15c>
 800c36c:	3501      	adds	r5, #1
 800c36e:	68e3      	ldr	r3, [r4, #12]
 800c370:	9903      	ldr	r1, [sp, #12]
 800c372:	1a5b      	subs	r3, r3, r1
 800c374:	42ab      	cmp	r3, r5
 800c376:	dcf2      	bgt.n	800c35e <_printf_i+0x212>
 800c378:	e7eb      	b.n	800c352 <_printf_i+0x206>
 800c37a:	2500      	movs	r5, #0
 800c37c:	f104 0619 	add.w	r6, r4, #25
 800c380:	e7f5      	b.n	800c36e <_printf_i+0x222>
 800c382:	bf00      	nop
 800c384:	0800ca49 	.word	0x0800ca49
 800c388:	0800ca5a 	.word	0x0800ca5a

0800c38c <__sflush_r>:
 800c38c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c394:	0716      	lsls	r6, r2, #28
 800c396:	4605      	mov	r5, r0
 800c398:	460c      	mov	r4, r1
 800c39a:	d454      	bmi.n	800c446 <__sflush_r+0xba>
 800c39c:	684b      	ldr	r3, [r1, #4]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	dc02      	bgt.n	800c3a8 <__sflush_r+0x1c>
 800c3a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	dd48      	ble.n	800c43a <__sflush_r+0xae>
 800c3a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c3aa:	2e00      	cmp	r6, #0
 800c3ac:	d045      	beq.n	800c43a <__sflush_r+0xae>
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c3b4:	682f      	ldr	r7, [r5, #0]
 800c3b6:	6a21      	ldr	r1, [r4, #32]
 800c3b8:	602b      	str	r3, [r5, #0]
 800c3ba:	d030      	beq.n	800c41e <__sflush_r+0x92>
 800c3bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c3be:	89a3      	ldrh	r3, [r4, #12]
 800c3c0:	0759      	lsls	r1, r3, #29
 800c3c2:	d505      	bpl.n	800c3d0 <__sflush_r+0x44>
 800c3c4:	6863      	ldr	r3, [r4, #4]
 800c3c6:	1ad2      	subs	r2, r2, r3
 800c3c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c3ca:	b10b      	cbz	r3, 800c3d0 <__sflush_r+0x44>
 800c3cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c3ce:	1ad2      	subs	r2, r2, r3
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c3d4:	6a21      	ldr	r1, [r4, #32]
 800c3d6:	4628      	mov	r0, r5
 800c3d8:	47b0      	blx	r6
 800c3da:	1c43      	adds	r3, r0, #1
 800c3dc:	89a3      	ldrh	r3, [r4, #12]
 800c3de:	d106      	bne.n	800c3ee <__sflush_r+0x62>
 800c3e0:	6829      	ldr	r1, [r5, #0]
 800c3e2:	291d      	cmp	r1, #29
 800c3e4:	d82b      	bhi.n	800c43e <__sflush_r+0xb2>
 800c3e6:	4a2a      	ldr	r2, [pc, #168]	@ (800c490 <__sflush_r+0x104>)
 800c3e8:	410a      	asrs	r2, r1
 800c3ea:	07d6      	lsls	r6, r2, #31
 800c3ec:	d427      	bmi.n	800c43e <__sflush_r+0xb2>
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	04d9      	lsls	r1, r3, #19
 800c3f2:	6062      	str	r2, [r4, #4]
 800c3f4:	6922      	ldr	r2, [r4, #16]
 800c3f6:	6022      	str	r2, [r4, #0]
 800c3f8:	d504      	bpl.n	800c404 <__sflush_r+0x78>
 800c3fa:	1c42      	adds	r2, r0, #1
 800c3fc:	d101      	bne.n	800c402 <__sflush_r+0x76>
 800c3fe:	682b      	ldr	r3, [r5, #0]
 800c400:	b903      	cbnz	r3, 800c404 <__sflush_r+0x78>
 800c402:	6560      	str	r0, [r4, #84]	@ 0x54
 800c404:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c406:	602f      	str	r7, [r5, #0]
 800c408:	b1b9      	cbz	r1, 800c43a <__sflush_r+0xae>
 800c40a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c40e:	4299      	cmp	r1, r3
 800c410:	d002      	beq.n	800c418 <__sflush_r+0x8c>
 800c412:	4628      	mov	r0, r5
 800c414:	f7ff fc9c 	bl	800bd50 <_free_r>
 800c418:	2300      	movs	r3, #0
 800c41a:	6363      	str	r3, [r4, #52]	@ 0x34
 800c41c:	e00d      	b.n	800c43a <__sflush_r+0xae>
 800c41e:	2301      	movs	r3, #1
 800c420:	4628      	mov	r0, r5
 800c422:	47b0      	blx	r6
 800c424:	4602      	mov	r2, r0
 800c426:	1c50      	adds	r0, r2, #1
 800c428:	d1c9      	bne.n	800c3be <__sflush_r+0x32>
 800c42a:	682b      	ldr	r3, [r5, #0]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d0c6      	beq.n	800c3be <__sflush_r+0x32>
 800c430:	2b1d      	cmp	r3, #29
 800c432:	d001      	beq.n	800c438 <__sflush_r+0xac>
 800c434:	2b16      	cmp	r3, #22
 800c436:	d11d      	bne.n	800c474 <__sflush_r+0xe8>
 800c438:	602f      	str	r7, [r5, #0]
 800c43a:	2000      	movs	r0, #0
 800c43c:	e021      	b.n	800c482 <__sflush_r+0xf6>
 800c43e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c442:	b21b      	sxth	r3, r3
 800c444:	e01a      	b.n	800c47c <__sflush_r+0xf0>
 800c446:	690f      	ldr	r7, [r1, #16]
 800c448:	2f00      	cmp	r7, #0
 800c44a:	d0f6      	beq.n	800c43a <__sflush_r+0xae>
 800c44c:	0793      	lsls	r3, r2, #30
 800c44e:	680e      	ldr	r6, [r1, #0]
 800c450:	600f      	str	r7, [r1, #0]
 800c452:	bf0c      	ite	eq
 800c454:	694b      	ldreq	r3, [r1, #20]
 800c456:	2300      	movne	r3, #0
 800c458:	eba6 0807 	sub.w	r8, r6, r7
 800c45c:	608b      	str	r3, [r1, #8]
 800c45e:	f1b8 0f00 	cmp.w	r8, #0
 800c462:	ddea      	ble.n	800c43a <__sflush_r+0xae>
 800c464:	4643      	mov	r3, r8
 800c466:	463a      	mov	r2, r7
 800c468:	6a21      	ldr	r1, [r4, #32]
 800c46a:	4628      	mov	r0, r5
 800c46c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c46e:	47b0      	blx	r6
 800c470:	2800      	cmp	r0, #0
 800c472:	dc08      	bgt.n	800c486 <__sflush_r+0xfa>
 800c474:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c478:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c47c:	f04f 30ff 	mov.w	r0, #4294967295
 800c480:	81a3      	strh	r3, [r4, #12]
 800c482:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c486:	4407      	add	r7, r0
 800c488:	eba8 0800 	sub.w	r8, r8, r0
 800c48c:	e7e7      	b.n	800c45e <__sflush_r+0xd2>
 800c48e:	bf00      	nop
 800c490:	dfbffffe 	.word	0xdfbffffe

0800c494 <_fflush_r>:
 800c494:	b538      	push	{r3, r4, r5, lr}
 800c496:	690b      	ldr	r3, [r1, #16]
 800c498:	4605      	mov	r5, r0
 800c49a:	460c      	mov	r4, r1
 800c49c:	b913      	cbnz	r3, 800c4a4 <_fflush_r+0x10>
 800c49e:	2500      	movs	r5, #0
 800c4a0:	4628      	mov	r0, r5
 800c4a2:	bd38      	pop	{r3, r4, r5, pc}
 800c4a4:	b118      	cbz	r0, 800c4ae <_fflush_r+0x1a>
 800c4a6:	6a03      	ldr	r3, [r0, #32]
 800c4a8:	b90b      	cbnz	r3, 800c4ae <_fflush_r+0x1a>
 800c4aa:	f7ff fb33 	bl	800bb14 <__sinit>
 800c4ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d0f3      	beq.n	800c49e <_fflush_r+0xa>
 800c4b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c4b8:	07d0      	lsls	r0, r2, #31
 800c4ba:	d404      	bmi.n	800c4c6 <_fflush_r+0x32>
 800c4bc:	0599      	lsls	r1, r3, #22
 800c4be:	d402      	bmi.n	800c4c6 <_fflush_r+0x32>
 800c4c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c4c2:	f7ff fc3c 	bl	800bd3e <__retarget_lock_acquire_recursive>
 800c4c6:	4628      	mov	r0, r5
 800c4c8:	4621      	mov	r1, r4
 800c4ca:	f7ff ff5f 	bl	800c38c <__sflush_r>
 800c4ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c4d0:	4605      	mov	r5, r0
 800c4d2:	07da      	lsls	r2, r3, #31
 800c4d4:	d4e4      	bmi.n	800c4a0 <_fflush_r+0xc>
 800c4d6:	89a3      	ldrh	r3, [r4, #12]
 800c4d8:	059b      	lsls	r3, r3, #22
 800c4da:	d4e1      	bmi.n	800c4a0 <_fflush_r+0xc>
 800c4dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c4de:	f7ff fc2f 	bl	800bd40 <__retarget_lock_release_recursive>
 800c4e2:	e7dd      	b.n	800c4a0 <_fflush_r+0xc>

0800c4e4 <__swbuf_r>:
 800c4e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4e6:	460e      	mov	r6, r1
 800c4e8:	4614      	mov	r4, r2
 800c4ea:	4605      	mov	r5, r0
 800c4ec:	b118      	cbz	r0, 800c4f6 <__swbuf_r+0x12>
 800c4ee:	6a03      	ldr	r3, [r0, #32]
 800c4f0:	b90b      	cbnz	r3, 800c4f6 <__swbuf_r+0x12>
 800c4f2:	f7ff fb0f 	bl	800bb14 <__sinit>
 800c4f6:	69a3      	ldr	r3, [r4, #24]
 800c4f8:	60a3      	str	r3, [r4, #8]
 800c4fa:	89a3      	ldrh	r3, [r4, #12]
 800c4fc:	071a      	lsls	r2, r3, #28
 800c4fe:	d501      	bpl.n	800c504 <__swbuf_r+0x20>
 800c500:	6923      	ldr	r3, [r4, #16]
 800c502:	b943      	cbnz	r3, 800c516 <__swbuf_r+0x32>
 800c504:	4621      	mov	r1, r4
 800c506:	4628      	mov	r0, r5
 800c508:	f000 f82a 	bl	800c560 <__swsetup_r>
 800c50c:	b118      	cbz	r0, 800c516 <__swbuf_r+0x32>
 800c50e:	f04f 37ff 	mov.w	r7, #4294967295
 800c512:	4638      	mov	r0, r7
 800c514:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c516:	6823      	ldr	r3, [r4, #0]
 800c518:	b2f6      	uxtb	r6, r6
 800c51a:	6922      	ldr	r2, [r4, #16]
 800c51c:	4637      	mov	r7, r6
 800c51e:	1a98      	subs	r0, r3, r2
 800c520:	6963      	ldr	r3, [r4, #20]
 800c522:	4283      	cmp	r3, r0
 800c524:	dc05      	bgt.n	800c532 <__swbuf_r+0x4e>
 800c526:	4621      	mov	r1, r4
 800c528:	4628      	mov	r0, r5
 800c52a:	f7ff ffb3 	bl	800c494 <_fflush_r>
 800c52e:	2800      	cmp	r0, #0
 800c530:	d1ed      	bne.n	800c50e <__swbuf_r+0x2a>
 800c532:	68a3      	ldr	r3, [r4, #8]
 800c534:	3b01      	subs	r3, #1
 800c536:	60a3      	str	r3, [r4, #8]
 800c538:	6823      	ldr	r3, [r4, #0]
 800c53a:	1c5a      	adds	r2, r3, #1
 800c53c:	6022      	str	r2, [r4, #0]
 800c53e:	701e      	strb	r6, [r3, #0]
 800c540:	1c43      	adds	r3, r0, #1
 800c542:	6962      	ldr	r2, [r4, #20]
 800c544:	429a      	cmp	r2, r3
 800c546:	d004      	beq.n	800c552 <__swbuf_r+0x6e>
 800c548:	89a3      	ldrh	r3, [r4, #12]
 800c54a:	07db      	lsls	r3, r3, #31
 800c54c:	d5e1      	bpl.n	800c512 <__swbuf_r+0x2e>
 800c54e:	2e0a      	cmp	r6, #10
 800c550:	d1df      	bne.n	800c512 <__swbuf_r+0x2e>
 800c552:	4621      	mov	r1, r4
 800c554:	4628      	mov	r0, r5
 800c556:	f7ff ff9d 	bl	800c494 <_fflush_r>
 800c55a:	2800      	cmp	r0, #0
 800c55c:	d0d9      	beq.n	800c512 <__swbuf_r+0x2e>
 800c55e:	e7d6      	b.n	800c50e <__swbuf_r+0x2a>

0800c560 <__swsetup_r>:
 800c560:	b538      	push	{r3, r4, r5, lr}
 800c562:	4b29      	ldr	r3, [pc, #164]	@ (800c608 <__swsetup_r+0xa8>)
 800c564:	4605      	mov	r5, r0
 800c566:	460c      	mov	r4, r1
 800c568:	6818      	ldr	r0, [r3, #0]
 800c56a:	b118      	cbz	r0, 800c574 <__swsetup_r+0x14>
 800c56c:	6a03      	ldr	r3, [r0, #32]
 800c56e:	b90b      	cbnz	r3, 800c574 <__swsetup_r+0x14>
 800c570:	f7ff fad0 	bl	800bb14 <__sinit>
 800c574:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c578:	0719      	lsls	r1, r3, #28
 800c57a:	d422      	bmi.n	800c5c2 <__swsetup_r+0x62>
 800c57c:	06da      	lsls	r2, r3, #27
 800c57e:	d407      	bmi.n	800c590 <__swsetup_r+0x30>
 800c580:	2209      	movs	r2, #9
 800c582:	602a      	str	r2, [r5, #0]
 800c584:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c588:	f04f 30ff 	mov.w	r0, #4294967295
 800c58c:	81a3      	strh	r3, [r4, #12]
 800c58e:	e033      	b.n	800c5f8 <__swsetup_r+0x98>
 800c590:	0758      	lsls	r0, r3, #29
 800c592:	d512      	bpl.n	800c5ba <__swsetup_r+0x5a>
 800c594:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c596:	b141      	cbz	r1, 800c5aa <__swsetup_r+0x4a>
 800c598:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c59c:	4299      	cmp	r1, r3
 800c59e:	d002      	beq.n	800c5a6 <__swsetup_r+0x46>
 800c5a0:	4628      	mov	r0, r5
 800c5a2:	f7ff fbd5 	bl	800bd50 <_free_r>
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	6363      	str	r3, [r4, #52]	@ 0x34
 800c5aa:	89a3      	ldrh	r3, [r4, #12]
 800c5ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c5b0:	81a3      	strh	r3, [r4, #12]
 800c5b2:	2300      	movs	r3, #0
 800c5b4:	6063      	str	r3, [r4, #4]
 800c5b6:	6923      	ldr	r3, [r4, #16]
 800c5b8:	6023      	str	r3, [r4, #0]
 800c5ba:	89a3      	ldrh	r3, [r4, #12]
 800c5bc:	f043 0308 	orr.w	r3, r3, #8
 800c5c0:	81a3      	strh	r3, [r4, #12]
 800c5c2:	6923      	ldr	r3, [r4, #16]
 800c5c4:	b94b      	cbnz	r3, 800c5da <__swsetup_r+0x7a>
 800c5c6:	89a3      	ldrh	r3, [r4, #12]
 800c5c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c5cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c5d0:	d003      	beq.n	800c5da <__swsetup_r+0x7a>
 800c5d2:	4621      	mov	r1, r4
 800c5d4:	4628      	mov	r0, r5
 800c5d6:	f000 f890 	bl	800c6fa <__smakebuf_r>
 800c5da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5de:	f013 0201 	ands.w	r2, r3, #1
 800c5e2:	d00a      	beq.n	800c5fa <__swsetup_r+0x9a>
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	60a2      	str	r2, [r4, #8]
 800c5e8:	6962      	ldr	r2, [r4, #20]
 800c5ea:	4252      	negs	r2, r2
 800c5ec:	61a2      	str	r2, [r4, #24]
 800c5ee:	6922      	ldr	r2, [r4, #16]
 800c5f0:	b942      	cbnz	r2, 800c604 <__swsetup_r+0xa4>
 800c5f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c5f6:	d1c5      	bne.n	800c584 <__swsetup_r+0x24>
 800c5f8:	bd38      	pop	{r3, r4, r5, pc}
 800c5fa:	0799      	lsls	r1, r3, #30
 800c5fc:	bf58      	it	pl
 800c5fe:	6962      	ldrpl	r2, [r4, #20]
 800c600:	60a2      	str	r2, [r4, #8]
 800c602:	e7f4      	b.n	800c5ee <__swsetup_r+0x8e>
 800c604:	2000      	movs	r0, #0
 800c606:	e7f7      	b.n	800c5f8 <__swsetup_r+0x98>
 800c608:	20000028 	.word	0x20000028

0800c60c <_raise_r>:
 800c60c:	291f      	cmp	r1, #31
 800c60e:	b538      	push	{r3, r4, r5, lr}
 800c610:	4605      	mov	r5, r0
 800c612:	460c      	mov	r4, r1
 800c614:	d904      	bls.n	800c620 <_raise_r+0x14>
 800c616:	2316      	movs	r3, #22
 800c618:	6003      	str	r3, [r0, #0]
 800c61a:	f04f 30ff 	mov.w	r0, #4294967295
 800c61e:	bd38      	pop	{r3, r4, r5, pc}
 800c620:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c622:	b112      	cbz	r2, 800c62a <_raise_r+0x1e>
 800c624:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c628:	b94b      	cbnz	r3, 800c63e <_raise_r+0x32>
 800c62a:	4628      	mov	r0, r5
 800c62c:	f000 f830 	bl	800c690 <_getpid_r>
 800c630:	4622      	mov	r2, r4
 800c632:	4601      	mov	r1, r0
 800c634:	4628      	mov	r0, r5
 800c636:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c63a:	f000 b817 	b.w	800c66c <_kill_r>
 800c63e:	2b01      	cmp	r3, #1
 800c640:	d00a      	beq.n	800c658 <_raise_r+0x4c>
 800c642:	1c59      	adds	r1, r3, #1
 800c644:	d103      	bne.n	800c64e <_raise_r+0x42>
 800c646:	2316      	movs	r3, #22
 800c648:	6003      	str	r3, [r0, #0]
 800c64a:	2001      	movs	r0, #1
 800c64c:	e7e7      	b.n	800c61e <_raise_r+0x12>
 800c64e:	2100      	movs	r1, #0
 800c650:	4620      	mov	r0, r4
 800c652:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c656:	4798      	blx	r3
 800c658:	2000      	movs	r0, #0
 800c65a:	e7e0      	b.n	800c61e <_raise_r+0x12>

0800c65c <raise>:
 800c65c:	4b02      	ldr	r3, [pc, #8]	@ (800c668 <raise+0xc>)
 800c65e:	4601      	mov	r1, r0
 800c660:	6818      	ldr	r0, [r3, #0]
 800c662:	f7ff bfd3 	b.w	800c60c <_raise_r>
 800c666:	bf00      	nop
 800c668:	20000028 	.word	0x20000028

0800c66c <_kill_r>:
 800c66c:	b538      	push	{r3, r4, r5, lr}
 800c66e:	2300      	movs	r3, #0
 800c670:	4d06      	ldr	r5, [pc, #24]	@ (800c68c <_kill_r+0x20>)
 800c672:	4604      	mov	r4, r0
 800c674:	4608      	mov	r0, r1
 800c676:	4611      	mov	r1, r2
 800c678:	602b      	str	r3, [r5, #0]
 800c67a:	f7f5 fdd1 	bl	8002220 <_kill>
 800c67e:	1c43      	adds	r3, r0, #1
 800c680:	d102      	bne.n	800c688 <_kill_r+0x1c>
 800c682:	682b      	ldr	r3, [r5, #0]
 800c684:	b103      	cbz	r3, 800c688 <_kill_r+0x1c>
 800c686:	6023      	str	r3, [r4, #0]
 800c688:	bd38      	pop	{r3, r4, r5, pc}
 800c68a:	bf00      	nop
 800c68c:	200005ac 	.word	0x200005ac

0800c690 <_getpid_r>:
 800c690:	f7f5 bdbe 	b.w	8002210 <_getpid>

0800c694 <memchr>:
 800c694:	b2c9      	uxtb	r1, r1
 800c696:	4603      	mov	r3, r0
 800c698:	4402      	add	r2, r0
 800c69a:	b510      	push	{r4, lr}
 800c69c:	4293      	cmp	r3, r2
 800c69e:	4618      	mov	r0, r3
 800c6a0:	d101      	bne.n	800c6a6 <memchr+0x12>
 800c6a2:	2000      	movs	r0, #0
 800c6a4:	e003      	b.n	800c6ae <memchr+0x1a>
 800c6a6:	7804      	ldrb	r4, [r0, #0]
 800c6a8:	3301      	adds	r3, #1
 800c6aa:	428c      	cmp	r4, r1
 800c6ac:	d1f6      	bne.n	800c69c <memchr+0x8>
 800c6ae:	bd10      	pop	{r4, pc}

0800c6b0 <__swhatbuf_r>:
 800c6b0:	b570      	push	{r4, r5, r6, lr}
 800c6b2:	460c      	mov	r4, r1
 800c6b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6b8:	b096      	sub	sp, #88	@ 0x58
 800c6ba:	4615      	mov	r5, r2
 800c6bc:	2900      	cmp	r1, #0
 800c6be:	461e      	mov	r6, r3
 800c6c0:	da0c      	bge.n	800c6dc <__swhatbuf_r+0x2c>
 800c6c2:	89a3      	ldrh	r3, [r4, #12]
 800c6c4:	2100      	movs	r1, #0
 800c6c6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c6ca:	bf14      	ite	ne
 800c6cc:	2340      	movne	r3, #64	@ 0x40
 800c6ce:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c6d2:	2000      	movs	r0, #0
 800c6d4:	6031      	str	r1, [r6, #0]
 800c6d6:	602b      	str	r3, [r5, #0]
 800c6d8:	b016      	add	sp, #88	@ 0x58
 800c6da:	bd70      	pop	{r4, r5, r6, pc}
 800c6dc:	466a      	mov	r2, sp
 800c6de:	f000 f849 	bl	800c774 <_fstat_r>
 800c6e2:	2800      	cmp	r0, #0
 800c6e4:	dbed      	blt.n	800c6c2 <__swhatbuf_r+0x12>
 800c6e6:	9901      	ldr	r1, [sp, #4]
 800c6e8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c6ec:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c6f0:	4259      	negs	r1, r3
 800c6f2:	4159      	adcs	r1, r3
 800c6f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c6f8:	e7eb      	b.n	800c6d2 <__swhatbuf_r+0x22>

0800c6fa <__smakebuf_r>:
 800c6fa:	898b      	ldrh	r3, [r1, #12]
 800c6fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c6fe:	079d      	lsls	r5, r3, #30
 800c700:	4606      	mov	r6, r0
 800c702:	460c      	mov	r4, r1
 800c704:	d507      	bpl.n	800c716 <__smakebuf_r+0x1c>
 800c706:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c70a:	6023      	str	r3, [r4, #0]
 800c70c:	6123      	str	r3, [r4, #16]
 800c70e:	2301      	movs	r3, #1
 800c710:	6163      	str	r3, [r4, #20]
 800c712:	b003      	add	sp, #12
 800c714:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c716:	ab01      	add	r3, sp, #4
 800c718:	466a      	mov	r2, sp
 800c71a:	f7ff ffc9 	bl	800c6b0 <__swhatbuf_r>
 800c71e:	9f00      	ldr	r7, [sp, #0]
 800c720:	4605      	mov	r5, r0
 800c722:	4630      	mov	r0, r6
 800c724:	4639      	mov	r1, r7
 800c726:	f7ff f8dd 	bl	800b8e4 <_malloc_r>
 800c72a:	b948      	cbnz	r0, 800c740 <__smakebuf_r+0x46>
 800c72c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c730:	059a      	lsls	r2, r3, #22
 800c732:	d4ee      	bmi.n	800c712 <__smakebuf_r+0x18>
 800c734:	f023 0303 	bic.w	r3, r3, #3
 800c738:	f043 0302 	orr.w	r3, r3, #2
 800c73c:	81a3      	strh	r3, [r4, #12]
 800c73e:	e7e2      	b.n	800c706 <__smakebuf_r+0xc>
 800c740:	89a3      	ldrh	r3, [r4, #12]
 800c742:	6020      	str	r0, [r4, #0]
 800c744:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c748:	81a3      	strh	r3, [r4, #12]
 800c74a:	9b01      	ldr	r3, [sp, #4]
 800c74c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c750:	b15b      	cbz	r3, 800c76a <__smakebuf_r+0x70>
 800c752:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c756:	4630      	mov	r0, r6
 800c758:	f000 f81e 	bl	800c798 <_isatty_r>
 800c75c:	b128      	cbz	r0, 800c76a <__smakebuf_r+0x70>
 800c75e:	89a3      	ldrh	r3, [r4, #12]
 800c760:	f023 0303 	bic.w	r3, r3, #3
 800c764:	f043 0301 	orr.w	r3, r3, #1
 800c768:	81a3      	strh	r3, [r4, #12]
 800c76a:	89a3      	ldrh	r3, [r4, #12]
 800c76c:	431d      	orrs	r5, r3
 800c76e:	81a5      	strh	r5, [r4, #12]
 800c770:	e7cf      	b.n	800c712 <__smakebuf_r+0x18>
	...

0800c774 <_fstat_r>:
 800c774:	b538      	push	{r3, r4, r5, lr}
 800c776:	2300      	movs	r3, #0
 800c778:	4d06      	ldr	r5, [pc, #24]	@ (800c794 <_fstat_r+0x20>)
 800c77a:	4604      	mov	r4, r0
 800c77c:	4608      	mov	r0, r1
 800c77e:	4611      	mov	r1, r2
 800c780:	602b      	str	r3, [r5, #0]
 800c782:	f7f5 fdad 	bl	80022e0 <_fstat>
 800c786:	1c43      	adds	r3, r0, #1
 800c788:	d102      	bne.n	800c790 <_fstat_r+0x1c>
 800c78a:	682b      	ldr	r3, [r5, #0]
 800c78c:	b103      	cbz	r3, 800c790 <_fstat_r+0x1c>
 800c78e:	6023      	str	r3, [r4, #0]
 800c790:	bd38      	pop	{r3, r4, r5, pc}
 800c792:	bf00      	nop
 800c794:	200005ac 	.word	0x200005ac

0800c798 <_isatty_r>:
 800c798:	b538      	push	{r3, r4, r5, lr}
 800c79a:	2300      	movs	r3, #0
 800c79c:	4d05      	ldr	r5, [pc, #20]	@ (800c7b4 <_isatty_r+0x1c>)
 800c79e:	4604      	mov	r4, r0
 800c7a0:	4608      	mov	r0, r1
 800c7a2:	602b      	str	r3, [r5, #0]
 800c7a4:	f7f5 fdac 	bl	8002300 <_isatty>
 800c7a8:	1c43      	adds	r3, r0, #1
 800c7aa:	d102      	bne.n	800c7b2 <_isatty_r+0x1a>
 800c7ac:	682b      	ldr	r3, [r5, #0]
 800c7ae:	b103      	cbz	r3, 800c7b2 <_isatty_r+0x1a>
 800c7b0:	6023      	str	r3, [r4, #0]
 800c7b2:	bd38      	pop	{r3, r4, r5, pc}
 800c7b4:	200005ac 	.word	0x200005ac

0800c7b8 <_init>:
 800c7b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7ba:	bf00      	nop
 800c7bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7be:	bc08      	pop	{r3}
 800c7c0:	469e      	mov	lr, r3
 800c7c2:	4770      	bx	lr

0800c7c4 <_fini>:
 800c7c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7c6:	bf00      	nop
 800c7c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7ca:	bc08      	pop	{r3}
 800c7cc:	469e      	mov	lr, r3
 800c7ce:	4770      	bx	lr
