
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//eqn_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004013d0 <.init>:
  4013d0:	stp	x29, x30, [sp, #-16]!
  4013d4:	mov	x29, sp
  4013d8:	bl	401dd0 <printf@plt+0x670>
  4013dc:	ldp	x29, x30, [sp], #16
  4013e0:	ret

Disassembly of section .plt:

00000000004013f0 <_Znam@plt-0x20>:
  4013f0:	stp	x16, x30, [sp, #-16]!
  4013f4:	adrp	x16, 42c000 <_ZdlPvm@@Base+0x1bd3c>
  4013f8:	ldr	x17, [x16, #4088]
  4013fc:	add	x16, x16, #0xff8
  401400:	br	x17
  401404:	nop
  401408:	nop
  40140c:	nop

0000000000401410 <_Znam@plt>:
  401410:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16]
  401418:	add	x16, x16, #0x0
  40141c:	br	x17

0000000000401420 <fputs@plt>:
  401420:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #8]
  401428:	add	x16, x16, #0x8
  40142c:	br	x17

0000000000401430 <memcpy@plt>:
  401430:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #16]
  401438:	add	x16, x16, #0x10
  40143c:	br	x17

0000000000401440 <puts@plt>:
  401440:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #24]
  401448:	add	x16, x16, #0x18
  40144c:	br	x17

0000000000401450 <isalnum@plt>:
  401450:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #32]
  401458:	add	x16, x16, #0x20
  40145c:	br	x17

0000000000401460 <strlen@plt>:
  401460:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #40]
  401468:	add	x16, x16, #0x28
  40146c:	br	x17

0000000000401470 <fprintf@plt>:
  401470:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #48]
  401478:	add	x16, x16, #0x30
  40147c:	br	x17

0000000000401480 <putc@plt>:
  401480:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #56]
  401488:	add	x16, x16, #0x38
  40148c:	br	x17

0000000000401490 <islower@plt>:
  401490:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #64]
  401498:	add	x16, x16, #0x40
  40149c:	br	x17

00000000004014a0 <fclose@plt>:
  4014a0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #72]
  4014a8:	add	x16, x16, #0x48
  4014ac:	br	x17

00000000004014b0 <isspace@plt>:
  4014b0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #80]
  4014b8:	add	x16, x16, #0x50
  4014bc:	br	x17

00000000004014c0 <memcmp@plt>:
  4014c0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #88]
  4014c8:	add	x16, x16, #0x58
  4014cc:	br	x17

00000000004014d0 <strtol@plt>:
  4014d0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #96]
  4014d8:	add	x16, x16, #0x60
  4014dc:	br	x17

00000000004014e0 <free@plt>:
  4014e0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #104]
  4014e8:	add	x16, x16, #0x68
  4014ec:	br	x17

00000000004014f0 <strchr@plt>:
  4014f0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #112]
  4014f8:	add	x16, x16, #0x70
  4014fc:	br	x17

0000000000401500 <_exit@plt>:
  401500:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #120]
  401508:	add	x16, x16, #0x78
  40150c:	br	x17

0000000000401510 <strerror@plt>:
  401510:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #128]
  401518:	add	x16, x16, #0x80
  40151c:	br	x17

0000000000401520 <strcpy@plt>:
  401520:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #136]
  401528:	add	x16, x16, #0x88
  40152c:	br	x17

0000000000401530 <sprintf@plt>:
  401530:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #144]
  401538:	add	x16, x16, #0x90
  40153c:	br	x17

0000000000401540 <isxdigit@plt>:
  401540:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #152]
  401548:	add	x16, x16, #0x98
  40154c:	br	x17

0000000000401550 <putchar@plt>:
  401550:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #160]
  401558:	add	x16, x16, #0xa0
  40155c:	br	x17

0000000000401560 <__libc_start_main@plt>:
  401560:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401564:	ldr	x17, [x16, #168]
  401568:	add	x16, x16, #0xa8
  40156c:	br	x17

0000000000401570 <memchr@plt>:
  401570:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401574:	ldr	x17, [x16, #176]
  401578:	add	x16, x16, #0xb0
  40157c:	br	x17

0000000000401580 <isgraph@plt>:
  401580:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401584:	ldr	x17, [x16, #184]
  401588:	add	x16, x16, #0xb8
  40158c:	br	x17

0000000000401590 <getc@plt>:
  401590:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401594:	ldr	x17, [x16, #192]
  401598:	add	x16, x16, #0xc0
  40159c:	br	x17

00000000004015a0 <strncmp@plt>:
  4015a0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4015a4:	ldr	x17, [x16, #200]
  4015a8:	add	x16, x16, #0xc8
  4015ac:	br	x17

00000000004015b0 <isprint@plt>:
  4015b0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4015b4:	ldr	x17, [x16, #208]
  4015b8:	add	x16, x16, #0xd0
  4015bc:	br	x17

00000000004015c0 <isupper@plt>:
  4015c0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4015c4:	ldr	x17, [x16, #216]
  4015c8:	add	x16, x16, #0xd8
  4015cc:	br	x17

00000000004015d0 <fputc@plt>:
  4015d0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4015d4:	ldr	x17, [x16, #224]
  4015d8:	add	x16, x16, #0xe0
  4015dc:	br	x17

00000000004015e0 <__isoc99_sscanf@plt>:
  4015e0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4015e4:	ldr	x17, [x16, #232]
  4015e8:	add	x16, x16, #0xe8
  4015ec:	br	x17

00000000004015f0 <__cxa_atexit@plt>:
  4015f0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4015f4:	ldr	x17, [x16, #240]
  4015f8:	add	x16, x16, #0xf0
  4015fc:	br	x17

0000000000401600 <fflush@plt>:
  401600:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401604:	ldr	x17, [x16, #248]
  401608:	add	x16, x16, #0xf8
  40160c:	br	x17

0000000000401610 <isalpha@plt>:
  401610:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401614:	ldr	x17, [x16, #256]
  401618:	add	x16, x16, #0x100
  40161c:	br	x17

0000000000401620 <_ZdaPv@plt>:
  401620:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401624:	ldr	x17, [x16, #264]
  401628:	add	x16, x16, #0x108
  40162c:	br	x17

0000000000401630 <__errno_location@plt>:
  401630:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16, #272]
  401638:	add	x16, x16, #0x110
  40163c:	br	x17

0000000000401640 <fopen@plt>:
  401640:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #280]
  401648:	add	x16, x16, #0x118
  40164c:	br	x17

0000000000401650 <strcmp@plt>:
  401650:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401654:	ldr	x17, [x16, #288]
  401658:	add	x16, x16, #0x120
  40165c:	br	x17

0000000000401660 <isdigit@plt>:
  401660:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16, #296]
  401668:	add	x16, x16, #0x128
  40166c:	br	x17

0000000000401670 <write@plt>:
  401670:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #304]
  401678:	add	x16, x16, #0x130
  40167c:	br	x17

0000000000401680 <malloc@plt>:
  401680:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16, #312]
  401688:	add	x16, x16, #0x138
  40168c:	br	x17

0000000000401690 <ispunct@plt>:
  401690:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #320]
  401698:	add	x16, x16, #0x140
  40169c:	br	x17

00000000004016a0 <iscntrl@plt>:
  4016a0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16, #328]
  4016a8:	add	x16, x16, #0x148
  4016ac:	br	x17

00000000004016b0 <abort@plt>:
  4016b0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #336]
  4016b8:	add	x16, x16, #0x150
  4016bc:	br	x17

00000000004016c0 <getenv@plt>:
  4016c0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #344]
  4016c8:	add	x16, x16, #0x158
  4016cc:	br	x17

00000000004016d0 <__gxx_personality_v0@plt>:
  4016d0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #352]
  4016d8:	add	x16, x16, #0x160
  4016dc:	br	x17

00000000004016e0 <exit@plt>:
  4016e0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #360]
  4016e8:	add	x16, x16, #0x168
  4016ec:	br	x17

00000000004016f0 <fwrite@plt>:
  4016f0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #368]
  4016f8:	add	x16, x16, #0x170
  4016fc:	br	x17

0000000000401700 <_Unwind_Resume@plt>:
  401700:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #376]
  401708:	add	x16, x16, #0x178
  40170c:	br	x17

0000000000401710 <ferror@plt>:
  401710:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #384]
  401718:	add	x16, x16, #0x180
  40171c:	br	x17

0000000000401720 <__gmon_start__@plt>:
  401720:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #392]
  401728:	add	x16, x16, #0x188
  40172c:	br	x17

0000000000401730 <__cxa_pure_virtual@plt>:
  401730:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #400]
  401738:	add	x16, x16, #0x190
  40173c:	br	x17

0000000000401740 <setbuf@plt>:
  401740:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #408]
  401748:	add	x16, x16, #0x198
  40174c:	br	x17

0000000000401750 <strcat@plt>:
  401750:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #416]
  401758:	add	x16, x16, #0x1a0
  40175c:	br	x17

0000000000401760 <printf@plt>:
  401760:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #424]
  401768:	add	x16, x16, #0x1a8
  40176c:	br	x17

Disassembly of section .text:

0000000000401770 <_Znwm@@Base-0xeab8>:
  401770:	stp	x29, x30, [sp, #-16]!
  401774:	mov	x29, sp
  401778:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40177c:	add	x0, x0, #0xdac
  401780:	bl	40eaf8 <printf@plt+0xd398>
  401784:	ldp	x29, x30, [sp], #16
  401788:	ret
  40178c:	stp	x29, x30, [sp, #-16]!
  401790:	mov	x29, sp
  401794:	bl	401770 <printf@plt+0x10>
  401798:	ldp	x29, x30, [sp], #16
  40179c:	ret
  4017a0:	stp	x29, x30, [sp, #-16]!
  4017a4:	mov	x29, sp
  4017a8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  4017ac:	add	x0, x0, #0xde0
  4017b0:	bl	40eaf8 <printf@plt+0xd398>
  4017b4:	ldp	x29, x30, [sp], #16
  4017b8:	ret
  4017bc:	stp	x29, x30, [sp, #-32]!
  4017c0:	str	x19, [sp, #16]
  4017c4:	mov	x29, sp
  4017c8:	adrp	x19, 430000 <stderr@@GLIBC_2.17+0x1260>
  4017cc:	add	x19, x19, #0xde8
  4017d0:	mov	x0, x19
  4017d4:	bl	402f2c <printf@plt+0x17cc>
  4017d8:	adrp	x0, 402000 <printf@plt+0x8a0>
  4017dc:	adrp	x2, 42d000 <_Znam@GLIBCXX_3.4>
  4017e0:	add	x0, x0, #0xf84
  4017e4:	add	x2, x2, #0x1b8
  4017e8:	mov	x1, x19
  4017ec:	bl	4015f0 <__cxa_atexit@plt>
  4017f0:	ldr	x19, [sp, #16]
  4017f4:	ldp	x29, x30, [sp], #32
  4017f8:	ret
  4017fc:	stp	x29, x30, [sp, #-32]!
  401800:	str	x19, [sp, #16]
  401804:	mov	x29, sp
  401808:	adrp	x19, 430000 <stderr@@GLIBC_2.17+0x1260>
  40180c:	add	x19, x19, #0xe00
  401810:	mov	x0, x19
  401814:	bl	410a78 <_ZdlPvm@@Base+0x7b4>
  401818:	adrp	x0, 410000 <printf@plt+0xe8a0>
  40181c:	adrp	x2, 42d000 <_Znam@GLIBCXX_3.4>
  401820:	add	x0, x0, #0xbf0
  401824:	add	x2, x2, #0x1b8
  401828:	mov	x1, x19
  40182c:	bl	4015f0 <__cxa_atexit@plt>
  401830:	ldr	x19, [sp, #16]
  401834:	ldp	x29, x30, [sp], #32
  401838:	ret
  40183c:	stp	x29, x30, [sp, #-48]!
  401840:	str	x21, [sp, #16]
  401844:	stp	x20, x19, [sp, #32]
  401848:	mov	x29, sp
  40184c:	adrp	x20, 430000 <stderr@@GLIBC_2.17+0x1260>
  401850:	mov	x19, xzr
  401854:	add	x20, x20, #0xe10
  401858:	add	x0, x20, x19
  40185c:	bl	410a78 <_ZdlPvm@@Base+0x7b4>
  401860:	add	x19, x19, #0x10
  401864:	cmp	x19, #0x40
  401868:	b.ne	401858 <printf@plt+0xf8>  // b.any
  40186c:	adrp	x0, 401000 <_Znam@plt-0x410>
  401870:	adrp	x2, 42d000 <_Znam@GLIBCXX_3.4>
  401874:	add	x0, x0, #0x8c4
  401878:	add	x2, x2, #0x1b8
  40187c:	mov	x1, xzr
  401880:	bl	4015f0 <__cxa_atexit@plt>
  401884:	ldp	x20, x19, [sp, #32]
  401888:	ldr	x21, [sp, #16]
  40188c:	ldp	x29, x30, [sp], #48
  401890:	ret
  401894:	mov	x9, x19
  401898:	mov	x19, x0
  40189c:	cbz	x9, 4018bc <printf@plt+0x15c>
  4018a0:	mov	x8, x9
  4018a4:	mov	x21, x8
  4018a8:	add	x8, x20, x8
  4018ac:	sub	x0, x8, #0x10
  4018b0:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  4018b4:	subs	x8, x21, #0x10
  4018b8:	b.ne	4018a4 <printf@plt+0x144>  // b.any
  4018bc:	mov	x0, x19
  4018c0:	bl	401700 <_Unwind_Resume@plt>
  4018c4:	stp	x29, x30, [sp, #-32]!
  4018c8:	stp	x20, x19, [sp, #16]
  4018cc:	adrp	x20, 430000 <stderr@@GLIBC_2.17+0x1260>
  4018d0:	mov	w19, #0x30                  	// #48
  4018d4:	add	x20, x20, #0xe10
  4018d8:	mov	x29, sp
  4018dc:	add	x0, x20, x19
  4018e0:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  4018e4:	sub	x19, x19, #0x10
  4018e8:	cmn	x19, #0x10
  4018ec:	b.ne	4018dc <printf@plt+0x17c>  // b.any
  4018f0:	ldp	x20, x19, [sp, #16]
  4018f4:	ldp	x29, x30, [sp], #32
  4018f8:	ret
  4018fc:	stp	x29, x30, [sp, #-16]!
  401900:	mov	x29, sp
  401904:	bl	4017a0 <printf@plt+0x40>
  401908:	bl	4017bc <printf@plt+0x5c>
  40190c:	bl	4017fc <printf@plt+0x9c>
  401910:	bl	40183c <printf@plt+0xdc>
  401914:	ldp	x29, x30, [sp], #16
  401918:	ret
  40191c:	stp	x29, x30, [sp, #-16]!
  401920:	mov	x29, sp
  401924:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  401928:	add	x0, x0, #0xe60
  40192c:	bl	40eaf8 <printf@plt+0xd398>
  401930:	ldp	x29, x30, [sp], #16
  401934:	ret
  401938:	stp	x29, x30, [sp, #-16]!
  40193c:	mov	x29, sp
  401940:	bl	40191c <printf@plt+0x1bc>
  401944:	ldp	x29, x30, [sp], #16
  401948:	ret
  40194c:	stp	x29, x30, [sp, #-16]!
  401950:	mov	x29, sp
  401954:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  401958:	add	x0, x0, #0xe98
  40195c:	bl	40eaf8 <printf@plt+0xd398>
  401960:	ldp	x29, x30, [sp], #16
  401964:	ret
  401968:	stp	x29, x30, [sp, #-16]!
  40196c:	mov	x29, sp
  401970:	bl	40194c <printf@plt+0x1ec>
  401974:	ldp	x29, x30, [sp], #16
  401978:	ret
  40197c:	stp	x29, x30, [sp, #-16]!
  401980:	mov	x29, sp
  401984:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  401988:	add	x0, x0, #0xe99
  40198c:	bl	40eaf8 <printf@plt+0xd398>
  401990:	ldp	x29, x30, [sp], #16
  401994:	ret
  401998:	stp	x29, x30, [sp, #-16]!
  40199c:	mov	x29, sp
  4019a0:	bl	40197c <printf@plt+0x21c>
  4019a4:	ldp	x29, x30, [sp], #16
  4019a8:	ret
  4019ac:	stp	x29, x30, [sp, #-16]!
  4019b0:	mov	x29, sp
  4019b4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  4019b8:	add	x0, x0, #0xe9a
  4019bc:	bl	40eaf8 <printf@plt+0xd398>
  4019c0:	ldp	x29, x30, [sp], #16
  4019c4:	ret
  4019c8:	stp	x29, x30, [sp, #-16]!
  4019cc:	mov	x29, sp
  4019d0:	bl	4019ac <printf@plt+0x24c>
  4019d4:	ldp	x29, x30, [sp], #16
  4019d8:	ret
  4019dc:	stp	x29, x30, [sp, #-16]!
  4019e0:	mov	x29, sp
  4019e4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  4019e8:	add	x0, x0, #0xea0
  4019ec:	bl	40eaf8 <printf@plt+0xd398>
  4019f0:	ldp	x29, x30, [sp], #16
  4019f4:	ret
  4019f8:	stp	x29, x30, [sp, #-32]!
  4019fc:	stp	x20, x19, [sp, #16]
  401a00:	adrp	x20, 430000 <stderr@@GLIBC_2.17+0x1260>
  401a04:	mov	x19, xzr
  401a08:	add	x20, x20, #0xea4
  401a0c:	mov	x29, sp
  401a10:	add	x0, x20, x19
  401a14:	bl	408300 <printf@plt+0x6ba0>
  401a18:	add	x19, x19, #0x8
  401a1c:	cmp	x19, #0x800
  401a20:	b.ne	401a10 <printf@plt+0x2b0>  // b.any
  401a24:	ldp	x20, x19, [sp, #16]
  401a28:	ldp	x29, x30, [sp], #32
  401a2c:	ret
  401a30:	stp	x29, x30, [sp, #-32]!
  401a34:	str	x19, [sp, #16]
  401a38:	mov	x29, sp
  401a3c:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x2260>
  401a40:	add	x19, x19, #0x6a8
  401a44:	mov	x0, x19
  401a48:	bl	408310 <printf@plt+0x6bb0>
  401a4c:	adrp	x0, 408000 <printf@plt+0x68a0>
  401a50:	adrp	x2, 42d000 <_Znam@GLIBCXX_3.4>
  401a54:	add	x0, x0, #0x368
  401a58:	add	x2, x2, #0x1b8
  401a5c:	mov	x1, x19
  401a60:	bl	4015f0 <__cxa_atexit@plt>
  401a64:	ldr	x19, [sp, #16]
  401a68:	ldp	x29, x30, [sp], #32
  401a6c:	ret
  401a70:	stp	x29, x30, [sp, #-16]!
  401a74:	mov	x29, sp
  401a78:	bl	4019dc <printf@plt+0x27c>
  401a7c:	bl	4019f8 <printf@plt+0x298>
  401a80:	bl	401a30 <printf@plt+0x2d0>
  401a84:	ldp	x29, x30, [sp], #16
  401a88:	ret
  401a8c:	stp	x29, x30, [sp, #-16]!
  401a90:	mov	x29, sp
  401a94:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2260>
  401a98:	add	x0, x0, #0x6b8
  401a9c:	bl	40eaf8 <printf@plt+0xd398>
  401aa0:	ldp	x29, x30, [sp], #16
  401aa4:	ret
  401aa8:	stp	x29, x30, [sp, #-16]!
  401aac:	mov	x29, sp
  401ab0:	bl	401a8c <printf@plt+0x32c>
  401ab4:	ldp	x29, x30, [sp], #16
  401ab8:	ret
  401abc:	stp	x29, x30, [sp, #-16]!
  401ac0:	mov	x29, sp
  401ac4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2260>
  401ac8:	add	x0, x0, #0x6b9
  401acc:	bl	40eaf8 <printf@plt+0xd398>
  401ad0:	ldp	x29, x30, [sp], #16
  401ad4:	ret
  401ad8:	stp	x29, x30, [sp, #-16]!
  401adc:	mov	x29, sp
  401ae0:	bl	401abc <printf@plt+0x35c>
  401ae4:	ldp	x29, x30, [sp], #16
  401ae8:	ret
  401aec:	stp	x29, x30, [sp, #-16]!
  401af0:	mov	x29, sp
  401af4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2260>
  401af8:	add	x0, x0, #0x6ba
  401afc:	bl	40eaf8 <printf@plt+0xd398>
  401b00:	ldp	x29, x30, [sp], #16
  401b04:	ret
  401b08:	stp	x29, x30, [sp, #-16]!
  401b0c:	mov	x29, sp
  401b10:	bl	401aec <printf@plt+0x38c>
  401b14:	ldp	x29, x30, [sp], #16
  401b18:	ret
  401b1c:	stp	x29, x30, [sp, #-16]!
  401b20:	mov	x29, sp
  401b24:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2260>
  401b28:	add	x0, x0, #0x6bb
  401b2c:	bl	40eaf8 <printf@plt+0xd398>
  401b30:	ldp	x29, x30, [sp], #16
  401b34:	ret
  401b38:	stp	x29, x30, [sp, #-16]!
  401b3c:	mov	x29, sp
  401b40:	bl	401b1c <printf@plt+0x3bc>
  401b44:	ldp	x29, x30, [sp], #16
  401b48:	ret
  401b4c:	stp	x29, x30, [sp, #-16]!
  401b50:	mov	x29, sp
  401b54:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2260>
  401b58:	add	x0, x0, #0x6bc
  401b5c:	bl	40eaf8 <printf@plt+0xd398>
  401b60:	ldp	x29, x30, [sp], #16
  401b64:	ret
  401b68:	stp	x29, x30, [sp, #-16]!
  401b6c:	mov	x29, sp
  401b70:	bl	401b4c <printf@plt+0x3ec>
  401b74:	ldp	x29, x30, [sp], #16
  401b78:	ret
  401b7c:	stp	x29, x30, [sp, #-16]!
  401b80:	mov	x29, sp
  401b84:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2260>
  401b88:	add	x0, x0, #0x6bd
  401b8c:	bl	40eaf8 <printf@plt+0xd398>
  401b90:	ldp	x29, x30, [sp], #16
  401b94:	ret
  401b98:	stp	x29, x30, [sp, #-16]!
  401b9c:	mov	x29, sp
  401ba0:	bl	401b7c <printf@plt+0x41c>
  401ba4:	ldp	x29, x30, [sp], #16
  401ba8:	ret
  401bac:	stp	x29, x30, [sp, #-16]!
  401bb0:	mov	x29, sp
  401bb4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2260>
  401bb8:	add	x0, x0, #0x6be
  401bbc:	bl	40eaf8 <printf@plt+0xd398>
  401bc0:	ldp	x29, x30, [sp], #16
  401bc4:	ret
  401bc8:	stp	x29, x30, [sp, #-16]!
  401bcc:	mov	x29, sp
  401bd0:	bl	401bac <printf@plt+0x44c>
  401bd4:	ldp	x29, x30, [sp], #16
  401bd8:	ret
  401bdc:	stp	x29, x30, [sp, #-16]!
  401be0:	mov	x29, sp
  401be4:	bl	40eaf8 <printf@plt+0xd398>
  401be8:	ldp	x29, x30, [sp], #16
  401bec:	ret
  401bf0:	stp	x29, x30, [sp, #-16]!
  401bf4:	mov	x29, sp
  401bf8:	bl	401bdc <printf@plt+0x47c>
  401bfc:	ldp	x29, x30, [sp], #16
  401c00:	ret
  401c04:	stp	x29, x30, [sp, #-16]!
  401c08:	mov	x29, sp
  401c0c:	bl	40ed04 <printf@plt+0xd5a4>
  401c10:	ldp	x29, x30, [sp], #16
  401c14:	ret
  401c18:	stp	x29, x30, [sp, #-16]!
  401c1c:	mov	x29, sp
  401c20:	bl	401c04 <printf@plt+0x4a4>
  401c24:	ldp	x29, x30, [sp], #16
  401c28:	ret
  401c2c:	stp	x29, x30, [sp, #-16]!
  401c30:	mov	x29, sp
  401c34:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3260>
  401c38:	add	x0, x0, #0x262
  401c3c:	bl	40eaf8 <printf@plt+0xd398>
  401c40:	ldp	x29, x30, [sp], #16
  401c44:	ret
  401c48:	stp	x29, x30, [sp, #-16]!
  401c4c:	mov	x29, sp
  401c50:	bl	401c2c <printf@plt+0x4cc>
  401c54:	ldp	x29, x30, [sp], #16
  401c58:	ret
  401c5c:	stp	x29, x30, [sp, #-32]!
  401c60:	str	x19, [sp, #16]
  401c64:	mov	x29, sp
  401c68:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x3260>
  401c6c:	add	x19, x19, #0x268
  401c70:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  401c74:	adrp	x2, 418000 <_ZdlPvm@@Base+0x7d3c>
  401c78:	add	x1, x1, #0xa19
  401c7c:	add	x2, x2, #0xa29
  401c80:	mov	w3, #0x1                   	// #1
  401c84:	mov	w4, #0x1                   	// #1
  401c88:	mov	x0, x19
  401c8c:	bl	4103c4 <_ZdlPvm@@Base+0x100>
  401c90:	adrp	x0, 410000 <printf@plt+0xe8a0>
  401c94:	adrp	x2, 42d000 <_Znam@GLIBCXX_3.4>
  401c98:	add	x0, x0, #0x560
  401c9c:	add	x2, x2, #0x1b8
  401ca0:	mov	x1, x19
  401ca4:	bl	4015f0 <__cxa_atexit@plt>
  401ca8:	ldr	x19, [sp, #16]
  401cac:	ldp	x29, x30, [sp], #32
  401cb0:	ret
  401cb4:	stp	x29, x30, [sp, #-32]!
  401cb8:	str	x19, [sp, #16]
  401cbc:	mov	x29, sp
  401cc0:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x3260>
  401cc4:	add	x19, x19, #0x278
  401cc8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  401ccc:	adrp	x2, 418000 <_ZdlPvm@@Base+0x7d3c>
  401cd0:	add	x1, x1, #0xa19
  401cd4:	add	x2, x2, #0xa29
  401cd8:	mov	w3, #0x1                   	// #1
  401cdc:	mov	x0, x19
  401ce0:	mov	w4, wzr
  401ce4:	bl	4103c4 <_ZdlPvm@@Base+0x100>
  401ce8:	adrp	x0, 410000 <printf@plt+0xe8a0>
  401cec:	adrp	x2, 42d000 <_Znam@GLIBCXX_3.4>
  401cf0:	add	x0, x0, #0x560
  401cf4:	add	x2, x2, #0x1b8
  401cf8:	mov	x1, x19
  401cfc:	bl	4015f0 <__cxa_atexit@plt>
  401d00:	ldr	x19, [sp, #16]
  401d04:	ldp	x29, x30, [sp], #32
  401d08:	ret
  401d0c:	stp	x29, x30, [sp, #-32]!
  401d10:	str	x19, [sp, #16]
  401d14:	mov	x29, sp
  401d18:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x3260>
  401d1c:	add	x19, x19, #0x288
  401d20:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  401d24:	adrp	x2, 418000 <_ZdlPvm@@Base+0x7d3c>
  401d28:	add	x1, x1, #0xa19
  401d2c:	add	x2, x2, #0xa29
  401d30:	mov	x0, x19
  401d34:	mov	w3, wzr
  401d38:	mov	w4, wzr
  401d3c:	bl	4103c4 <_ZdlPvm@@Base+0x100>
  401d40:	adrp	x0, 410000 <printf@plt+0xe8a0>
  401d44:	adrp	x2, 42d000 <_Znam@GLIBCXX_3.4>
  401d48:	add	x0, x0, #0x560
  401d4c:	add	x2, x2, #0x1b8
  401d50:	mov	x1, x19
  401d54:	bl	4015f0 <__cxa_atexit@plt>
  401d58:	ldr	x19, [sp, #16]
  401d5c:	ldp	x29, x30, [sp], #32
  401d60:	ret
  401d64:	stp	x29, x30, [sp, #-16]!
  401d68:	mov	x29, sp
  401d6c:	bl	401c5c <printf@plt+0x4fc>
  401d70:	bl	401cb4 <printf@plt+0x554>
  401d74:	bl	401d0c <printf@plt+0x5ac>
  401d78:	ldp	x29, x30, [sp], #16
  401d7c:	ret
  401d80:	mov	x29, #0x0                   	// #0
  401d84:	mov	x30, #0x0                   	// #0
  401d88:	mov	x5, x0
  401d8c:	ldr	x1, [sp]
  401d90:	add	x2, sp, #0x8
  401d94:	mov	x6, sp
  401d98:	movz	x0, #0x0, lsl #48
  401d9c:	movk	x0, #0x0, lsl #32
  401da0:	movk	x0, #0x40, lsl #16
  401da4:	movk	x0, #0x2790
  401da8:	movz	x3, #0x0, lsl #48
  401dac:	movk	x3, #0x0, lsl #32
  401db0:	movk	x3, #0x41, lsl #16
  401db4:	movk	x3, #0x15f0
  401db8:	movz	x4, #0x0, lsl #48
  401dbc:	movk	x4, #0x0, lsl #32
  401dc0:	movk	x4, #0x41, lsl #16
  401dc4:	movk	x4, #0x1670
  401dc8:	bl	401560 <__libc_start_main@plt>
  401dcc:	bl	4016b0 <abort@plt>
  401dd0:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x1bd3c>
  401dd4:	ldr	x0, [x0, #4064]
  401dd8:	cbz	x0, 401de0 <printf@plt+0x680>
  401ddc:	b	401720 <__gmon_start__@plt>
  401de0:	ret
  401de4:	nop
  401de8:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401dec:	add	x0, x0, #0xd90
  401df0:	adrp	x1, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401df4:	add	x1, x1, #0xd90
  401df8:	cmp	x1, x0
  401dfc:	b.eq	401e14 <printf@plt+0x6b4>  // b.none
  401e00:	adrp	x1, 411000 <_ZdlPvm@@Base+0xd3c>
  401e04:	ldr	x1, [x1, #1680]
  401e08:	cbz	x1, 401e14 <printf@plt+0x6b4>
  401e0c:	mov	x16, x1
  401e10:	br	x16
  401e14:	ret
  401e18:	adrp	x0, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401e1c:	add	x0, x0, #0xd90
  401e20:	adrp	x1, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401e24:	add	x1, x1, #0xd90
  401e28:	sub	x1, x1, x0
  401e2c:	lsr	x2, x1, #63
  401e30:	add	x1, x2, x1, asr #3
  401e34:	cmp	xzr, x1, asr #1
  401e38:	asr	x1, x1, #1
  401e3c:	b.eq	401e54 <printf@plt+0x6f4>  // b.none
  401e40:	adrp	x2, 411000 <_ZdlPvm@@Base+0xd3c>
  401e44:	ldr	x2, [x2, #1688]
  401e48:	cbz	x2, 401e54 <printf@plt+0x6f4>
  401e4c:	mov	x16, x2
  401e50:	br	x16
  401e54:	ret
  401e58:	stp	x29, x30, [sp, #-32]!
  401e5c:	mov	x29, sp
  401e60:	str	x19, [sp, #16]
  401e64:	adrp	x19, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401e68:	ldrb	w0, [x19, #3496]
  401e6c:	cbnz	w0, 401e7c <printf@plt+0x71c>
  401e70:	bl	401de8 <printf@plt+0x688>
  401e74:	mov	w0, #0x1                   	// #1
  401e78:	strb	w0, [x19, #3496]
  401e7c:	ldr	x19, [sp, #16]
  401e80:	ldp	x29, x30, [sp], #32
  401e84:	ret
  401e88:	b	401e18 <printf@plt+0x6b8>
  401e8c:	sub	sp, sp, #0x50
  401e90:	stp	x29, x30, [sp, #16]
  401e94:	str	x23, [sp, #32]
  401e98:	stp	x22, x21, [sp, #48]
  401e9c:	stp	x20, x19, [sp, #64]
  401ea0:	add	x29, sp, #0x10
  401ea4:	mov	x20, x0
  401ea8:	mov	x0, x1
  401eac:	mov	x19, x1
  401eb0:	bl	411304 <_ZdlPvm@@Base+0x1040>
  401eb4:	adrp	x21, 411000 <_ZdlPvm@@Base+0xd3c>
  401eb8:	adrp	x22, 432000 <stderr@@GLIBC_2.17+0x3260>
  401ebc:	add	x21, x21, #0x7f0
  401ec0:	add	x22, x22, #0x1e0
  401ec4:	b	401edc <printf@plt+0x77c>
  401ec8:	mov	x0, x19
  401ecc:	mov	w1, w23
  401ed0:	bl	402e24 <printf@plt+0x16c4>
  401ed4:	cmp	w23, #0xa
  401ed8:	b.eq	401f20 <printf@plt+0x7c0>  // b.none
  401edc:	mov	x0, x20
  401ee0:	bl	401590 <getc@plt>
  401ee4:	cmn	w0, #0x1
  401ee8:	b.eq	401f20 <printf@plt+0x7c0>  // b.none
  401eec:	mov	w23, w0
  401ef0:	bl	402e00 <printf@plt+0x16a0>
  401ef4:	cbz	w0, 401ec8 <printf@plt+0x768>
  401ef8:	mov	x0, sp
  401efc:	mov	w1, w23
  401f00:	bl	40ed54 <printf@plt+0xd5f4>
  401f04:	mov	x1, sp
  401f08:	mov	x0, x21
  401f0c:	mov	x2, x22
  401f10:	mov	x3, x22
  401f14:	bl	40ef9c <printf@plt+0xd83c>
  401f18:	cmp	w23, #0xa
  401f1c:	b.ne	401edc <printf@plt+0x77c>  // b.any
  401f20:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x3260>
  401f24:	ldr	w9, [x8, #612]
  401f28:	mov	x0, x19
  401f2c:	add	w9, w9, #0x1
  401f30:	str	w9, [x8, #612]
  401f34:	bl	402e70 <printf@plt+0x1710>
  401f38:	ldp	x20, x19, [sp, #64]
  401f3c:	ldp	x22, x21, [sp, #48]
  401f40:	ldr	x23, [sp, #32]
  401f44:	ldp	x29, x30, [sp, #16]
  401f48:	cmp	w0, #0x0
  401f4c:	cset	w0, gt
  401f50:	add	sp, sp, #0x50
  401f54:	ret
  401f58:	sub	sp, sp, #0x90
  401f5c:	stp	x29, x30, [sp, #48]
  401f60:	stp	x28, x27, [sp, #64]
  401f64:	stp	x26, x25, [sp, #80]
  401f68:	stp	x24, x23, [sp, #96]
  401f6c:	stp	x22, x21, [sp, #112]
  401f70:	stp	x20, x19, [sp, #128]
  401f74:	add	x29, sp, #0x30
  401f78:	mov	x19, x0
  401f7c:	sub	x0, x29, #0x10
  401f80:	mov	x20, x1
  401f84:	bl	410a78 <_ZdlPvm@@Base+0x7b4>
  401f88:	add	x0, sp, #0x10
  401f8c:	bl	410a78 <_ZdlPvm@@Base+0x7b4>
  401f90:	mov	x0, sp
  401f94:	mov	x1, x20
  401f98:	bl	410b1c <_ZdlPvm@@Base+0x858>
  401f9c:	mov	x0, sp
  401fa0:	mov	w1, wzr
  401fa4:	bl	402e24 <printf@plt+0x16c4>
  401fa8:	mov	x0, sp
  401fac:	bl	410224 <printf@plt+0xeac4>
  401fb0:	mov	x0, sp
  401fb4:	bl	402e78 <printf@plt+0x1718>
  401fb8:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401fbc:	ldr	w8, [x8, #3544]
  401fc0:	adrp	x25, 432000 <stderr@@GLIBC_2.17+0x3260>
  401fc4:	str	x0, [x25, #496]
  401fc8:	cbnz	w8, 401fdc <printf@plt+0x87c>
  401fcc:	mov	x1, x0
  401fd0:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  401fd4:	add	x0, x0, #0x812
  401fd8:	bl	401760 <printf@plt>
  401fdc:	adrp	x20, 411000 <_ZdlPvm@@Base+0xd3c>
  401fe0:	adrp	x21, 432000 <stderr@@GLIBC_2.17+0x3260>
  401fe4:	adrp	x23, 411000 <_ZdlPvm@@Base+0xd3c>
  401fe8:	adrp	x27, 432000 <stderr@@GLIBC_2.17+0x3260>
  401fec:	adrp	x28, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401ff0:	adrp	x22, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401ff4:	add	x20, x20, #0x81c
  401ff8:	add	x21, x21, #0x1e0
  401ffc:	add	x23, x23, #0x833
  402000:	adrp	x26, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402004:	str	wzr, [x27, #612]
  402008:	b	402018 <printf@plt+0x8b8>
  40200c:	ldr	x1, [x28, #3480]
  402010:	sub	x0, x29, #0x10
  402014:	bl	4114cc <_ZdlPvm@@Base+0x1208>
  402018:	sub	x1, x29, #0x10
  40201c:	mov	x0, x19
  402020:	bl	401e8c <printf@plt+0x72c>
  402024:	cbz	w0, 4023c0 <printf@plt+0xc60>
  402028:	sub	x0, x29, #0x10
  40202c:	bl	402e70 <printf@plt+0x1710>
  402030:	cmp	w0, #0x4
  402034:	b.lt	4020f4 <printf@plt+0x994>  // b.tstop
  402038:	sub	x0, x29, #0x10
  40203c:	mov	w1, wzr
  402040:	bl	402e80 <printf@plt+0x1720>
  402044:	ldrb	w8, [x0]
  402048:	cmp	w8, #0x2e
  40204c:	b.ne	4020f4 <printf@plt+0x994>  // b.any
  402050:	sub	x0, x29, #0x10
  402054:	mov	w1, #0x1                   	// #1
  402058:	bl	402e80 <printf@plt+0x1720>
  40205c:	ldrb	w8, [x0]
  402060:	cmp	w8, #0x6c
  402064:	b.ne	4020f4 <printf@plt+0x994>  // b.any
  402068:	sub	x0, x29, #0x10
  40206c:	mov	w1, #0x2                   	// #2
  402070:	bl	402e80 <printf@plt+0x1720>
  402074:	ldrb	w8, [x0]
  402078:	cmp	w8, #0x66
  40207c:	b.ne	4020f4 <printf@plt+0x994>  // b.any
  402080:	sub	x0, x29, #0x10
  402084:	mov	w1, #0x3                   	// #3
  402088:	bl	402e80 <printf@plt+0x1720>
  40208c:	ldrb	w8, [x0]
  402090:	cmp	w8, #0x20
  402094:	b.ne	4020d4 <printf@plt+0x974>  // b.any
  402098:	ldr	x1, [x28, #3480]
  40209c:	sub	x0, x29, #0x10
  4020a0:	bl	4114cc <_ZdlPvm@@Base+0x1208>
  4020a4:	sub	x0, x29, #0x10
  4020a8:	mov	w1, wzr
  4020ac:	bl	402e24 <printf@plt+0x16c4>
  4020b0:	sub	x0, x29, #0x10
  4020b4:	bl	402e78 <printf@plt+0x1718>
  4020b8:	add	x0, x0, #0x3
  4020bc:	bl	410098 <printf@plt+0xe938>
  4020c0:	cbz	w0, 402018 <printf@plt+0x8b8>
  4020c4:	ldr	w8, [x27, #612]
  4020c8:	sub	w8, w8, #0x1
  4020cc:	str	w8, [x27, #612]
  4020d0:	b	402018 <printf@plt+0x8b8>
  4020d4:	sub	x0, x29, #0x10
  4020d8:	mov	w1, #0x3                   	// #3
  4020dc:	bl	402e80 <printf@plt+0x1720>
  4020e0:	ldrb	w8, [x0]
  4020e4:	cmp	w8, #0xa
  4020e8:	b.eq	402098 <printf@plt+0x938>  // b.none
  4020ec:	ldr	w8, [x22, #3528]
  4020f0:	cbnz	w8, 402098 <printf@plt+0x938>
  4020f4:	sub	x0, x29, #0x10
  4020f8:	bl	402e70 <printf@plt+0x1710>
  4020fc:	cmp	w0, #0x4
  402100:	b.lt	402350 <printf@plt+0xbf0>  // b.tstop
  402104:	sub	x0, x29, #0x10
  402108:	mov	w1, wzr
  40210c:	bl	402e80 <printf@plt+0x1720>
  402110:	ldrb	w8, [x0]
  402114:	cmp	w8, #0x2e
  402118:	b.ne	402350 <printf@plt+0xbf0>  // b.any
  40211c:	sub	x0, x29, #0x10
  402120:	mov	w1, #0x1                   	// #1
  402124:	bl	402e80 <printf@plt+0x1720>
  402128:	ldrb	w8, [x0]
  40212c:	cmp	w8, #0x45
  402130:	b.ne	402350 <printf@plt+0xbf0>  // b.any
  402134:	sub	x0, x29, #0x10
  402138:	mov	w1, #0x2                   	// #2
  40213c:	bl	402e80 <printf@plt+0x1720>
  402140:	ldrb	w8, [x0]
  402144:	cmp	w8, #0x51
  402148:	b.ne	402350 <printf@plt+0xbf0>  // b.any
  40214c:	sub	x0, x29, #0x10
  402150:	mov	w1, #0x3                   	// #3
  402154:	bl	402e80 <printf@plt+0x1720>
  402158:	ldrb	w8, [x0]
  40215c:	cmp	w8, #0x20
  402160:	b.ne	402330 <printf@plt+0xbd0>  // b.any
  402164:	ldr	x1, [x28, #3480]
  402168:	sub	x0, x29, #0x10
  40216c:	bl	4114cc <_ZdlPvm@@Base+0x1208>
  402170:	ldr	w24, [x27, #612]
  402174:	add	x0, sp, #0x10
  402178:	bl	411304 <_ZdlPvm@@Base+0x1040>
  40217c:	add	w24, w24, #0x1
  402180:	b	4021a4 <printf@plt+0xa44>
  402184:	mov	x0, x23
  402188:	mov	x1, x21
  40218c:	mov	x2, x21
  402190:	mov	x3, x21
  402194:	bl	40f030 <printf@plt+0xd8d0>
  402198:	add	x0, sp, #0x10
  40219c:	sub	x1, x29, #0x10
  4021a0:	bl	410f34 <_ZdlPvm@@Base+0xc70>
  4021a4:	sub	x1, x29, #0x10
  4021a8:	mov	x0, x19
  4021ac:	bl	401e8c <printf@plt+0x72c>
  4021b0:	cbnz	w0, 4021c8 <printf@plt+0xa68>
  4021b4:	mov	x0, x20
  4021b8:	mov	x1, x21
  4021bc:	mov	x2, x21
  4021c0:	mov	x3, x21
  4021c4:	bl	40f030 <printf@plt+0xd8d0>
  4021c8:	sub	x0, x29, #0x10
  4021cc:	bl	402e70 <printf@plt+0x1710>
  4021d0:	cmp	w0, #0x3
  4021d4:	b.lt	402198 <printf@plt+0xa38>  // b.tstop
  4021d8:	sub	x0, x29, #0x10
  4021dc:	mov	w1, wzr
  4021e0:	bl	402e80 <printf@plt+0x1720>
  4021e4:	ldrb	w8, [x0]
  4021e8:	cmp	w8, #0x2e
  4021ec:	b.ne	402198 <printf@plt+0xa38>  // b.any
  4021f0:	sub	x0, x29, #0x10
  4021f4:	mov	w1, #0x1                   	// #1
  4021f8:	bl	402e80 <printf@plt+0x1720>
  4021fc:	ldrb	w8, [x0]
  402200:	cmp	w8, #0x45
  402204:	b.ne	402198 <printf@plt+0xa38>  // b.any
  402208:	sub	x0, x29, #0x10
  40220c:	mov	w1, #0x2                   	// #2
  402210:	bl	402e80 <printf@plt+0x1720>
  402214:	ldrb	w8, [x0]
  402218:	cmp	w8, #0x4e
  40221c:	b.ne	402268 <printf@plt+0xb08>  // b.any
  402220:	sub	x0, x29, #0x10
  402224:	bl	402e70 <printf@plt+0x1710>
  402228:	cmp	w0, #0x3
  40222c:	b.eq	4022cc <printf@plt+0xb6c>  // b.none
  402230:	sub	x0, x29, #0x10
  402234:	mov	w1, #0x3                   	// #3
  402238:	bl	402e80 <printf@plt+0x1720>
  40223c:	ldrb	w8, [x0]
  402240:	cmp	w8, #0x20
  402244:	b.eq	4022cc <printf@plt+0xb6c>  // b.none
  402248:	sub	x0, x29, #0x10
  40224c:	mov	w1, #0x3                   	// #3
  402250:	bl	402e80 <printf@plt+0x1720>
  402254:	ldrb	w8, [x0]
  402258:	cmp	w8, #0xa
  40225c:	b.eq	4022cc <printf@plt+0xb6c>  // b.none
  402260:	ldr	w8, [x22, #3528]
  402264:	cbnz	w8, 4022cc <printf@plt+0xb6c>
  402268:	sub	x0, x29, #0x10
  40226c:	mov	w1, #0x2                   	// #2
  402270:	bl	402e80 <printf@plt+0x1720>
  402274:	ldrb	w8, [x0]
  402278:	cmp	w8, #0x51
  40227c:	b.ne	402198 <printf@plt+0xa38>  // b.any
  402280:	sub	x0, x29, #0x10
  402284:	bl	402e70 <printf@plt+0x1710>
  402288:	cmp	w0, #0x4
  40228c:	b.lt	402198 <printf@plt+0xa38>  // b.tstop
  402290:	sub	x0, x29, #0x10
  402294:	mov	w1, #0x3                   	// #3
  402298:	bl	402e80 <printf@plt+0x1720>
  40229c:	ldrb	w8, [x0]
  4022a0:	cmp	w8, #0x20
  4022a4:	b.eq	402184 <printf@plt+0xa24>  // b.none
  4022a8:	sub	x0, x29, #0x10
  4022ac:	mov	w1, #0x3                   	// #3
  4022b0:	bl	402e80 <printf@plt+0x1720>
  4022b4:	ldrb	w8, [x0]
  4022b8:	cmp	w8, #0xa
  4022bc:	b.eq	402184 <printf@plt+0xa24>  // b.none
  4022c0:	ldr	w8, [x22, #3528]
  4022c4:	cbz	w8, 402198 <printf@plt+0xa38>
  4022c8:	b	402184 <printf@plt+0xa24>
  4022cc:	add	x0, sp, #0x10
  4022d0:	mov	w1, wzr
  4022d4:	bl	402e24 <printf@plt+0x16c4>
  4022d8:	bl	4059e0 <printf@plt+0x4280>
  4022dc:	add	x0, sp, #0x10
  4022e0:	bl	402e78 <printf@plt+0x1718>
  4022e4:	ldr	x1, [x25, #496]
  4022e8:	mov	w2, w24
  4022ec:	bl	4042a0 <printf@plt+0x2b40>
  4022f0:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4022f4:	str	wzr, [x8, #3512]
  4022f8:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4022fc:	str	wzr, [x8, #3516]
  402300:	bl	40e03c <printf@plt+0xc8dc>
  402304:	bl	405a74 <printf@plt+0x4314>
  402308:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40230c:	ldr	w8, [x8, #3512]
  402310:	cbz	w8, 402394 <printf@plt+0xc34>
  402314:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402318:	ldr	w8, [x8, #3544]
  40231c:	cmp	w8, #0x1
  402320:	b.ne	40237c <printf@plt+0xc1c>  // b.any
  402324:	mov	w0, #0xa                   	// #10
  402328:	bl	401550 <putchar@plt>
  40232c:	b	402394 <printf@plt+0xc34>
  402330:	sub	x0, x29, #0x10
  402334:	mov	w1, #0x3                   	// #3
  402338:	bl	402e80 <printf@plt+0x1720>
  40233c:	ldrb	w8, [x0]
  402340:	cmp	w8, #0xa
  402344:	b.eq	402164 <printf@plt+0xa04>  // b.none
  402348:	ldr	w8, [x22, #3528]
  40234c:	cbnz	w8, 402164 <printf@plt+0xa04>
  402350:	ldrb	w1, [x26, #3504]
  402354:	cbz	w1, 40200c <printf@plt+0x8ac>
  402358:	sub	x0, x29, #0x10
  40235c:	bl	41130c <_ZdlPvm@@Base+0x1048>
  402360:	tbnz	w0, #31, 40200c <printf@plt+0x8ac>
  402364:	sub	x1, x29, #0x10
  402368:	add	x2, sp, #0x10
  40236c:	mov	x0, x19
  402370:	bl	402440 <printf@plt+0xce0>
  402374:	cbnz	w0, 402018 <printf@plt+0x8b8>
  402378:	b	40200c <printf@plt+0x8ac>
  40237c:	ldr	w8, [x27, #612]
  402380:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  402384:	add	x0, x0, #0x83e
  402388:	sub	w1, w8, #0x1
  40238c:	bl	401760 <printf@plt>
  402390:	bl	405a28 <printf@plt+0x42c8>
  402394:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402398:	ldr	w8, [x8, #3544]
  40239c:	cbnz	w8, 4023b0 <printf@plt+0xc50>
  4023a0:	ldr	w1, [x27, #612]
  4023a4:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  4023a8:	add	x0, x0, #0x83e
  4023ac:	bl	401760 <printf@plt>
  4023b0:	ldr	x1, [x28, #3480]
  4023b4:	sub	x0, x29, #0x10
  4023b8:	bl	4114cc <_ZdlPvm@@Base+0x1208>
  4023bc:	b	402018 <printf@plt+0x8b8>
  4023c0:	mov	x0, sp
  4023c4:	str	xzr, [x25, #496]
  4023c8:	str	wzr, [x27, #612]
  4023cc:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  4023d0:	add	x0, sp, #0x10
  4023d4:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  4023d8:	sub	x0, x29, #0x10
  4023dc:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  4023e0:	ldp	x20, x19, [sp, #128]
  4023e4:	ldp	x22, x21, [sp, #112]
  4023e8:	ldp	x24, x23, [sp, #96]
  4023ec:	ldp	x26, x25, [sp, #80]
  4023f0:	ldp	x28, x27, [sp, #64]
  4023f4:	ldp	x29, x30, [sp, #48]
  4023f8:	add	sp, sp, #0x90
  4023fc:	ret
  402400:	mov	x19, x0
  402404:	b	402428 <printf@plt+0xcc8>
  402408:	mov	x19, x0
  40240c:	b	402430 <printf@plt+0xcd0>
  402410:	b	40241c <printf@plt+0xcbc>
  402414:	b	40241c <printf@plt+0xcbc>
  402418:	b	40241c <printf@plt+0xcbc>
  40241c:	mov	x19, x0
  402420:	mov	x0, sp
  402424:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  402428:	add	x0, sp, #0x10
  40242c:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  402430:	sub	x0, x29, #0x10
  402434:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  402438:	mov	x0, x19
  40243c:	bl	401700 <_Unwind_Resume@plt>
  402440:	sub	sp, sp, #0x90
  402444:	stp	x29, x30, [sp, #48]
  402448:	stp	x28, x27, [sp, #64]
  40244c:	stp	x26, x25, [sp, #80]
  402450:	stp	x24, x23, [sp, #96]
  402454:	stp	x22, x21, [sp, #112]
  402458:	stp	x20, x19, [sp, #128]
  40245c:	add	x29, sp, #0x30
  402460:	mov	x19, x1
  402464:	mov	x21, x0
  402468:	mov	x0, x1
  40246c:	mov	w1, wzr
  402470:	mov	x20, x2
  402474:	bl	402e24 <printf@plt+0x16c4>
  402478:	mov	x0, x19
  40247c:	mov	w1, wzr
  402480:	bl	402e80 <printf@plt+0x1720>
  402484:	adrp	x25, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402488:	ldrb	w1, [x25, #3504]
  40248c:	mov	x22, x0
  402490:	bl	402d08 <printf@plt+0x15a8>
  402494:	cbz	x0, 4026a0 <printf@plt+0xf40>
  402498:	mov	x27, x0
  40249c:	bl	4059e0 <printf@plt+0x4280>
  4024a0:	adrp	x23, 411000 <_ZdlPvm@@Base+0xd3c>
  4024a4:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4024a8:	mov	w9, #0x1                   	// #1
  4024ac:	adrp	x24, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4024b0:	add	x23, x23, #0xaf2
  4024b4:	str	w9, [x8, #3516]
  4024b8:	b	4024d0 <printf@plt+0xd70>
  4024bc:	ldrb	w1, [x25, #3504]
  4024c0:	mov	x0, x22
  4024c4:	bl	402d08 <printf@plt+0x15a8>
  4024c8:	mov	x27, x0
  4024cc:	cbz	x0, 402688 <printf@plt+0xf28>
  4024d0:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4024d4:	ldr	w8, [x8, #3532]
  4024d8:	cbz	w8, 4024f4 <printf@plt+0xd94>
  4024dc:	ldrb	w28, [x24, #3508]
  4024e0:	add	x26, x27, #0x1
  4024e4:	mov	x0, x26
  4024e8:	mov	w1, w28
  4024ec:	bl	4014f0 <strchr@plt>
  4024f0:	cbz	x0, 4026bc <printf@plt+0xf5c>
  4024f4:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x3260>
  4024f8:	ldr	w26, [x8, #612]
  4024fc:	mov	x0, x22
  402500:	strb	wzr, [x27], #1
  402504:	bl	405aa4 <printf@plt+0x4344>
  402508:	mov	x0, x20
  40250c:	bl	411304 <_ZdlPvm@@Base+0x1040>
  402510:	mov	x22, x27
  402514:	adrp	x28, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402518:	b	40253c <printf@plt+0xddc>
  40251c:	mov	x27, x0
  402520:	mov	x0, x20
  402524:	mov	x1, x22
  402528:	strb	wzr, [x27], #1
  40252c:	bl	410eb4 <_ZdlPvm@@Base+0xbf0>
  402530:	mov	w8, wzr
  402534:	mov	x22, x27
  402538:	tbz	w8, #0, 4025c4 <printf@plt+0xe64>
  40253c:	ldrb	w1, [x24, #3508]
  402540:	mov	x0, x22
  402544:	bl	4014f0 <strchr@plt>
  402548:	cbnz	x0, 40251c <printf@plt+0xdbc>
  40254c:	mov	x0, x20
  402550:	mov	x1, x22
  402554:	bl	410eb4 <_ZdlPvm@@Base+0xbf0>
  402558:	mov	x0, x21
  40255c:	mov	x1, x19
  402560:	bl	401e8c <printf@plt+0x72c>
  402564:	cbnz	w0, 4025a0 <printf@plt+0xe40>
  402568:	ldrb	w1, [x25, #3504]
  40256c:	sub	x0, x29, #0x10
  402570:	bl	40ed74 <printf@plt+0xd614>
  402574:	add	x0, sp, #0x10
  402578:	mov	w1, w26
  40257c:	bl	40ed54 <printf@plt+0xd5f4>
  402580:	ldrb	w1, [x24, #3508]
  402584:	mov	x0, sp
  402588:	bl	40ed74 <printf@plt+0xd614>
  40258c:	sub	x1, x29, #0x10
  402590:	add	x2, sp, #0x10
  402594:	mov	x3, sp
  402598:	mov	x0, x23
  40259c:	bl	40f030 <printf@plt+0xd8d0>
  4025a0:	mov	x0, x19
  4025a4:	mov	w1, wzr
  4025a8:	bl	402e24 <printf@plt+0x16c4>
  4025ac:	mov	x0, x19
  4025b0:	mov	w1, wzr
  4025b4:	bl	402e80 <printf@plt+0x1720>
  4025b8:	mov	x22, x0
  4025bc:	mov	w8, #0x1                   	// #1
  4025c0:	tbnz	w8, #0, 40253c <printf@plt+0xddc>
  4025c4:	mov	x0, x20
  4025c8:	mov	w1, wzr
  4025cc:	bl	402e24 <printf@plt+0x16c4>
  4025d0:	ldr	w8, [x28, #3544]
  4025d4:	cbnz	w8, 402604 <printf@plt+0xea4>
  4025d8:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4025dc:	ldr	w8, [x8, #3536]
  4025e0:	cbz	w8, 402604 <printf@plt+0xea4>
  4025e4:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  4025e8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x2d3c>
  4025ec:	add	x0, x0, #0xb21
  4025f0:	add	x1, x1, #0xc1d
  4025f4:	bl	401760 <printf@plt>
  4025f8:	bl	40ff08 <printf@plt+0xe7a8>
  4025fc:	mov	w0, #0xa                   	// #10
  402600:	bl	401550 <putchar@plt>
  402604:	mov	x0, x20
  402608:	bl	402e78 <printf@plt+0x1718>
  40260c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x3260>
  402610:	ldr	x1, [x8, #496]
  402614:	mov	w2, w26
  402618:	bl	4042a0 <printf@plt+0x2b40>
  40261c:	bl	40e03c <printf@plt+0xc8dc>
  402620:	ldr	w8, [x28, #3544]
  402624:	cbnz	w8, 402654 <printf@plt+0xef4>
  402628:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40262c:	ldr	w8, [x8, #3536]
  402630:	cbz	w8, 402654 <printf@plt+0xef4>
  402634:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  402638:	adrp	x1, 413000 <_ZdlPvm@@Base+0x2d3c>
  40263c:	add	x0, x0, #0xb21
  402640:	add	x1, x1, #0xc1d
  402644:	bl	401760 <printf@plt>
  402648:	bl	40ff64 <printf@plt+0xe804>
  40264c:	mov	w0, #0xa                   	// #10
  402650:	bl	401550 <putchar@plt>
  402654:	ldr	w8, [x28, #3544]
  402658:	cmp	w8, #0x1
  40265c:	b.ne	402668 <printf@plt+0xf08>  // b.any
  402660:	mov	w0, #0xa                   	// #10
  402664:	bl	401550 <putchar@plt>
  402668:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40266c:	ldr	w8, [x8, #3540]
  402670:	cbz	w8, 4024bc <printf@plt+0xd5c>
  402674:	sub	x22, x22, #0x1
  402678:	ldrb	w8, [x22, #1]!
  40267c:	cmp	w8, #0x20
  402680:	b.eq	402678 <printf@plt+0xf18>  // b.none
  402684:	b	4024bc <printf@plt+0xd5c>
  402688:	mov	w1, #0xa                   	// #10
  40268c:	mov	x0, x22
  402690:	bl	4014f0 <strchr@plt>
  402694:	cbz	x0, 4026fc <printf@plt+0xf9c>
  402698:	strb	wzr, [x0]
  40269c:	b	4026fc <printf@plt+0xf9c>
  4026a0:	mov	x0, x19
  4026a4:	bl	402e70 <printf@plt+0x1710>
  4026a8:	sub	w1, w0, #0x1
  4026ac:	mov	x0, x19
  4026b0:	bl	4112a4 <_ZdlPvm@@Base+0xfe0>
  4026b4:	mov	w0, wzr
  4026b8:	b	40274c <printf@plt+0xfec>
  4026bc:	sub	x0, x29, #0x10
  4026c0:	mov	w1, w28
  4026c4:	bl	40ed74 <printf@plt+0xd614>
  4026c8:	adrp	x2, 432000 <stderr@@GLIBC_2.17+0x3260>
  4026cc:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  4026d0:	add	x2, x2, #0x1e0
  4026d4:	add	x0, x0, #0xae5
  4026d8:	sub	x1, x29, #0x10
  4026dc:	mov	x3, x2
  4026e0:	bl	40ef9c <printf@plt+0xd83c>
  4026e4:	mov	w1, #0xa                   	// #10
  4026e8:	mov	x0, x26
  4026ec:	bl	4014f0 <strchr@plt>
  4026f0:	cbz	x0, 4026f8 <printf@plt+0xf98>
  4026f4:	strb	wzr, [x0]
  4026f8:	adrp	x28, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4026fc:	mov	x0, x22
  402700:	bl	405aa4 <printf@plt+0x4344>
  402704:	bl	405a74 <printf@plt+0x4314>
  402708:	ldr	w8, [x28, #3544]
  40270c:	cbnz	w8, 402724 <printf@plt+0xfc4>
  402710:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x3260>
  402714:	ldr	w1, [x8, #612]
  402718:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  40271c:	add	x0, x0, #0x83e
  402720:	bl	401760 <printf@plt>
  402724:	bl	405a28 <printf@plt+0x42c8>
  402728:	ldr	w8, [x28, #3544]
  40272c:	cbnz	w8, 402748 <printf@plt+0xfe8>
  402730:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x3260>
  402734:	ldr	w8, [x8, #612]
  402738:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  40273c:	add	x0, x0, #0x83e
  402740:	add	w1, w8, #0x1
  402744:	bl	401760 <printf@plt>
  402748:	mov	w0, #0x1                   	// #1
  40274c:	ldp	x20, x19, [sp, #128]
  402750:	ldp	x22, x21, [sp, #112]
  402754:	ldp	x24, x23, [sp, #96]
  402758:	ldp	x26, x25, [sp, #80]
  40275c:	ldp	x28, x27, [sp, #64]
  402760:	ldp	x29, x30, [sp, #48]
  402764:	add	sp, sp, #0x90
  402768:	ret
  40276c:	stp	x29, x30, [sp, #-16]!
  402770:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x3260>
  402774:	ldr	x2, [x8, #664]
  402778:	adrp	x1, 411000 <_ZdlPvm@@Base+0xd3c>
  40277c:	add	x1, x1, #0x846
  402780:	mov	x29, sp
  402784:	bl	401470 <fprintf@plt>
  402788:	ldp	x29, x30, [sp], #16
  40278c:	ret
  402790:	sub	sp, sp, #0x80
  402794:	stp	x29, x30, [sp, #32]
  402798:	stp	x28, x27, [sp, #48]
  40279c:	stp	x26, x25, [sp, #64]
  4027a0:	stp	x24, x23, [sp, #80]
  4027a4:	stp	x22, x21, [sp, #96]
  4027a8:	stp	x20, x19, [sp, #112]
  4027ac:	add	x29, sp, #0x20
  4027b0:	adrp	x9, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4027b4:	mov	w19, w0
  4027b8:	ldr	x8, [x1]
  4027bc:	ldr	x0, [x9, #3488]
  4027c0:	mov	x20, x1
  4027c4:	adrp	x1, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4027c8:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x3260>
  4027cc:	add	x1, x1, #0xddc
  4027d0:	str	x8, [x9, #664]
  4027d4:	bl	401740 <setbuf@plt>
  4027d8:	adrp	x21, 411000 <_ZdlPvm@@Base+0xd3c>
  4027dc:	adrp	x22, 411000 <_ZdlPvm@@Base+0xd3c>
  4027e0:	adrp	x26, 411000 <_ZdlPvm@@Base+0xd3c>
  4027e4:	adrp	x25, 432000 <stderr@@GLIBC_2.17+0x3260>
  4027e8:	mov	w23, #0x1                   	// #1
  4027ec:	add	x21, x21, #0x897
  4027f0:	add	x22, x22, #0x790
  4027f4:	add	x26, x26, #0x6a0
  4027f8:	add	x25, x25, #0x1e0
  4027fc:	adrp	x28, 432000 <stderr@@GLIBC_2.17+0x3260>
  402800:	adrp	x24, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402804:	mov	w8, #0x1                   	// #1
  402808:	b	402834 <printf@plt+0x10d4>
  40280c:	ldr	x1, [x28, #688]
  402810:	add	x0, sp, #0x10
  402814:	bl	40ed2c <printf@plt+0xd5cc>
  402818:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  40281c:	add	x1, sp, #0x10
  402820:	add	x0, x0, #0x92f
  402824:	mov	x2, x25
  402828:	mov	x3, x25
  40282c:	bl	40ef9c <printf@plt+0xd83c>
  402830:	mov	w8, w27
  402834:	mov	w0, w19
  402838:	mov	x1, x20
  40283c:	mov	x2, x21
  402840:	mov	x3, x22
  402844:	mov	x4, xzr
  402848:	mov	w27, w8
  40284c:	bl	40fe90 <printf@plt+0xe730>
  402850:	add	w8, w0, #0x1
  402854:	cmp	w8, #0x77
  402858:	b.hi	402a24 <printf@plt+0x12c4>  // b.pmore
  40285c:	adr	x9, 402834 <printf@plt+0x10d4>
  402860:	ldrh	w10, [x26, x8, lsl #1]
  402864:	add	x9, x9, x10, lsl #2
  402868:	mov	w8, wzr
  40286c:	br	x9
  402870:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402874:	str	w23, [x8, #3528]
  402878:	mov	w8, w27
  40287c:	b	402834 <printf@plt+0x10d4>
  402880:	mov	x23, x24
  402884:	ldr	x24, [x28, #688]
  402888:	adrp	x1, 411000 <_ZdlPvm@@Base+0xd3c>
  40288c:	add	x1, x1, #0x8fe
  402890:	mov	x0, x24
  402894:	str	x24, [x23, #3168]
  402898:	bl	401650 <strcmp@plt>
  40289c:	cbz	w0, 402a48 <printf@plt+0x12e8>
  4028a0:	adrp	x1, 411000 <_ZdlPvm@@Base+0xd3c>
  4028a4:	mov	x0, x24
  4028a8:	add	x1, x1, #0x906
  4028ac:	bl	401650 <strcmp@plt>
  4028b0:	cbz	w0, 402a68 <printf@plt+0x1308>
  4028b4:	adrp	x1, 411000 <_ZdlPvm@@Base+0xd3c>
  4028b8:	mov	x0, x24
  4028bc:	add	x1, x1, #0x90d
  4028c0:	bl	401650 <strcmp@plt>
  4028c4:	mov	w8, w27
  4028c8:	mov	x24, x23
  4028cc:	mov	w23, #0x1                   	// #1
  4028d0:	cbnz	w0, 402834 <printf@plt+0x10d4>
  4028d4:	adrp	x9, 411000 <_ZdlPvm@@Base+0xd3c>
  4028d8:	add	x9, x9, #0x906
  4028dc:	str	x9, [x24, #3168]
  4028e0:	adrp	x9, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4028e4:	str	w23, [x9, #3544]
  4028e8:	adrp	x9, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4028ec:	mov	w8, wzr
  4028f0:	str	w23, [x9, #3540]
  4028f4:	b	402834 <printf@plt+0x10d4>
  4028f8:	ldr	x0, [x28, #688]
  4028fc:	bl	4057ec <printf@plt+0x408c>
  402900:	mov	w8, w27
  402904:	cbnz	w0, 402834 <printf@plt+0x10d4>
  402908:	ldr	x1, [x28, #688]
  40290c:	add	x0, sp, #0x10
  402910:	bl	40ed2c <printf@plt+0xd5cc>
  402914:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  402918:	add	x1, sp, #0x10
  40291c:	add	x0, x0, #0x91a
  402920:	b	402824 <printf@plt+0x10c4>
  402924:	ldr	x8, [x28, #688]
  402928:	ldrb	w0, [x8]
  40292c:	cbz	w0, 402a14 <printf@plt+0x12b4>
  402930:	ldrb	w8, [x8, #1]
  402934:	cbz	w8, 402a14 <printf@plt+0x12b4>
  402938:	bl	402e00 <printf@plt+0x16a0>
  40293c:	cbz	w0, 402a84 <printf@plt+0x1324>
  402940:	ldr	x8, [x28, #688]
  402944:	ldrb	w1, [x8]
  402948:	b	402a9c <printf@plt+0x133c>
  40294c:	ldr	x0, [x28, #688]
  402950:	bl	40592c <printf@plt+0x41cc>
  402954:	mov	w8, w27
  402958:	b	402834 <printf@plt+0x10d4>
  40295c:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  402960:	add	x0, x0, #0x93d
  402964:	mov	x1, x25
  402968:	mov	x2, x25
  40296c:	mov	x3, x25
  402970:	bl	40f008 <printf@plt+0xd8a8>
  402974:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402978:	str	w23, [x8, #3520]
  40297c:	mov	w8, w27
  402980:	b	402834 <printf@plt+0x10d4>
  402984:	ldr	x1, [x28, #688]
  402988:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3260>
  40298c:	add	x0, x0, #0x288
  402990:	bl	41057c <_ZdlPvm@@Base+0x2b8>
  402994:	mov	w8, w27
  402998:	b	402834 <printf@plt+0x10d4>
  40299c:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4029a0:	str	w23, [x8, #3532]
  4029a4:	mov	w8, w27
  4029a8:	b	402834 <printf@plt+0x10d4>
  4029ac:	ldr	x0, [x28, #688]
  4029b0:	adrp	x1, 411000 <_ZdlPvm@@Base+0xd3c>
  4029b4:	mov	x2, sp
  4029b8:	add	x1, x1, #0x92c
  4029bc:	bl	4015e0 <__isoc99_sscanf@plt>
  4029c0:	cmp	w0, #0x1
  4029c4:	b.ne	40280c <printf@plt+0x10ac>  // b.any
  4029c8:	ldr	w0, [sp]
  4029cc:	bl	4058cc <printf@plt+0x416c>
  4029d0:	mov	w8, w27
  4029d4:	b	402834 <printf@plt+0x10d4>
  4029d8:	ldr	x0, [x28, #688]
  4029dc:	adrp	x1, 411000 <_ZdlPvm@@Base+0xd3c>
  4029e0:	mov	x2, sp
  4029e4:	add	x1, x1, #0x92c
  4029e8:	bl	4015e0 <__isoc99_sscanf@plt>
  4029ec:	cmp	w0, #0x1
  4029f0:	b.ne	40280c <printf@plt+0x10ac>  // b.any
  4029f4:	ldr	w0, [sp]
  4029f8:	bl	405b2c <printf@plt+0x43cc>
  4029fc:	mov	w8, w27
  402a00:	b	402834 <printf@plt+0x10d4>
  402a04:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402a08:	str	w23, [x8, #3524]
  402a0c:	mov	w8, w27
  402a10:	b	402834 <printf@plt+0x10d4>
  402a14:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  402a18:	add	x0, x0, #0x8c8
  402a1c:	mov	x1, x25
  402a20:	b	402824 <printf@plt+0x10c4>
  402a24:	cmp	w0, #0x100
  402a28:	b.eq	402cf4 <printf@plt+0x1594>  // b.none
  402a2c:	adrp	x2, 411000 <_ZdlPvm@@Base+0xd3c>
  402a30:	mov	w1, #0x178                 	// #376
  402a34:	mov	w0, wzr
  402a38:	add	x2, x2, #0x973
  402a3c:	bl	402ed0 <printf@plt+0x1770>
  402a40:	mov	w8, w27
  402a44:	b	402834 <printf@plt+0x10d4>
  402a48:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3d3c>
  402a4c:	add	x8, x8, #0x364
  402a50:	str	x8, [x23, #3168]
  402a54:	mov	w8, #0x1                   	// #1
  402a58:	adrp	x9, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402a5c:	str	w8, [x9, #3536]
  402a60:	mov	w8, w27
  402a64:	b	402a78 <printf@plt+0x1318>
  402a68:	mov	w8, wzr
  402a6c:	mov	w9, #0x1                   	// #1
  402a70:	adrp	x10, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402a74:	str	w9, [x10, #3544]
  402a78:	mov	x24, x23
  402a7c:	mov	w23, #0x1                   	// #1
  402a80:	b	402834 <printf@plt+0x10d4>
  402a84:	ldr	x8, [x28, #688]
  402a88:	ldrb	w0, [x8, #1]
  402a8c:	bl	402e00 <printf@plt+0x16a0>
  402a90:	cbz	w0, 402ab4 <printf@plt+0x1354>
  402a94:	ldr	x8, [x28, #688]
  402a98:	ldrb	w1, [x8, #1]
  402a9c:	add	x0, sp, #0x10
  402aa0:	bl	40ed74 <printf@plt+0xd614>
  402aa4:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  402aa8:	add	x1, sp, #0x10
  402aac:	add	x0, x0, #0x8eb
  402ab0:	b	402824 <printf@plt+0x10c4>
  402ab4:	ldr	x8, [x28, #688]
  402ab8:	adrp	x10, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402abc:	ldrb	w9, [x8]
  402ac0:	strb	w9, [x10, #3504]
  402ac4:	ldrb	w8, [x8, #1]
  402ac8:	adrp	x9, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402acc:	strb	w8, [x9, #3508]
  402ad0:	mov	w8, w27
  402ad4:	b	402834 <printf@plt+0x10d4>
  402ad8:	ldr	x0, [x24, #3168]
  402adc:	bl	4033a8 <printf@plt+0x1c48>
  402ae0:	bl	40878c <printf@plt+0x702c>
  402ae4:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  402ae8:	add	x0, x0, #0xb2a
  402aec:	bl	401440 <puts@plt>
  402af0:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402af4:	ldr	w8, [x8, #3544]
  402af8:	cbnz	w8, 402b38 <printf@plt+0x13d8>
  402afc:	adrp	x21, 432000 <stderr@@GLIBC_2.17+0x3260>
  402b00:	ldr	x1, [x24, #3168]
  402b04:	ldr	x2, [x21, #664]
  402b08:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  402b0c:	add	x0, x0, #0x98c
  402b10:	bl	401760 <printf@plt>
  402b14:	ldr	x1, [x24, #3168]
  402b18:	ldr	x2, [x21, #664]
  402b1c:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  402b20:	add	x0, x0, #0x9e9
  402b24:	bl	401760 <printf@plt>
  402b28:	ldr	x1, [x24, #3168]
  402b2c:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  402b30:	add	x0, x0, #0xa3f
  402b34:	bl	401760 <printf@plt>
  402b38:	cbz	w27, 402b74 <printf@plt+0x1414>
  402b3c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3260>
  402b40:	adrp	x1, 411000 <_ZdlPvm@@Base+0xd3c>
  402b44:	add	x0, x0, #0x288
  402b48:	add	x1, x1, #0xaa2
  402b4c:	add	x2, sp, #0x10
  402b50:	bl	410654 <_ZdlPvm@@Base+0x390>
  402b54:	cbz	x0, 402b74 <printf@plt+0x1414>
  402b58:	ldr	x1, [sp, #16]
  402b5c:	mov	x21, x0
  402b60:	bl	401f58 <printf@plt+0x7f8>
  402b64:	mov	x0, x21
  402b68:	bl	4014a0 <fclose@plt>
  402b6c:	ldr	x0, [sp, #16]
  402b70:	bl	4014e0 <free@plt>
  402b74:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402b78:	ldrsw	x8, [x8, #3176]
  402b7c:	cmp	w8, w19
  402b80:	b.ge	402c4c <printf@plt+0x14ec>  // b.tcont
  402b84:	add	x25, x20, x8, lsl #3
  402b88:	sub	w26, w19, w8
  402b8c:	adrp	x19, 413000 <_ZdlPvm@@Base+0x2d3c>
  402b90:	adrp	x20, 412000 <_ZdlPvm@@Base+0x1d3c>
  402b94:	adrp	x21, 411000 <_ZdlPvm@@Base+0xd3c>
  402b98:	adrp	x22, 432000 <stderr@@GLIBC_2.17+0x3260>
  402b9c:	add	x19, x19, #0x328
  402ba0:	adrp	x27, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402ba4:	add	x20, x20, #0xfba
  402ba8:	add	x21, x21, #0xaa8
  402bac:	add	x22, x22, #0x1e0
  402bb0:	b	402bcc <printf@plt+0x146c>
  402bb4:	ldr	x0, [x27, #3472]
  402bb8:	mov	x1, x19
  402bbc:	bl	401f58 <printf@plt+0x7f8>
  402bc0:	subs	w26, w26, #0x1
  402bc4:	add	x25, x25, #0x8
  402bc8:	b.eq	402c60 <printf@plt+0x1500>  // b.none
  402bcc:	ldr	x24, [x25]
  402bd0:	mov	x1, x19
  402bd4:	mov	x0, x24
  402bd8:	bl	401650 <strcmp@plt>
  402bdc:	cbz	w0, 402bb4 <printf@plt+0x1454>
  402be0:	bl	401630 <__errno_location@plt>
  402be4:	mov	x23, x0
  402be8:	str	wzr, [x0]
  402bec:	mov	x0, x24
  402bf0:	mov	x1, x20
  402bf4:	bl	401640 <fopen@plt>
  402bf8:	cbz	x0, 402c14 <printf@plt+0x14b4>
  402bfc:	ldr	x1, [x25]
  402c00:	mov	x24, x0
  402c04:	bl	401f58 <printf@plt+0x7f8>
  402c08:	mov	x0, x24
  402c0c:	bl	4014a0 <fclose@plt>
  402c10:	b	402bc0 <printf@plt+0x1460>
  402c14:	ldr	x1, [x25]
  402c18:	add	x0, sp, #0x10
  402c1c:	bl	40ed2c <printf@plt+0xd5cc>
  402c20:	ldr	w0, [x23]
  402c24:	bl	401510 <strerror@plt>
  402c28:	mov	x1, x0
  402c2c:	mov	x0, sp
  402c30:	bl	40ed2c <printf@plt+0xd5cc>
  402c34:	add	x1, sp, #0x10
  402c38:	mov	x2, sp
  402c3c:	mov	x0, x21
  402c40:	mov	x3, x22
  402c44:	bl	40f030 <printf@plt+0xd8d0>
  402c48:	b	402bc0 <printf@plt+0x1460>
  402c4c:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402c50:	ldr	x0, [x8, #3472]
  402c54:	adrp	x1, 413000 <_ZdlPvm@@Base+0x2d3c>
  402c58:	add	x1, x1, #0x328
  402c5c:	bl	401f58 <printf@plt+0x7f8>
  402c60:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402c64:	ldr	x19, [x8, #3480]
  402c68:	mov	x0, x19
  402c6c:	bl	401710 <ferror@plt>
  402c70:	cbz	w0, 402c94 <printf@plt+0x1534>
  402c74:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  402c78:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  402c7c:	add	x1, x1, #0x1e0
  402c80:	add	x0, x0, #0xabc
  402c84:	mov	x2, x1
  402c88:	mov	x3, x1
  402c8c:	bl	40f030 <printf@plt+0xd8d0>
  402c90:	b	402ca0 <printf@plt+0x1540>
  402c94:	mov	x0, x19
  402c98:	bl	401600 <fflush@plt>
  402c9c:	tbnz	w0, #31, 402c74 <printf@plt+0x1514>
  402ca0:	ldp	x20, x19, [sp, #112]
  402ca4:	ldp	x22, x21, [sp, #96]
  402ca8:	ldp	x24, x23, [sp, #80]
  402cac:	ldp	x26, x25, [sp, #64]
  402cb0:	ldp	x28, x27, [sp, #48]
  402cb4:	ldp	x29, x30, [sp, #32]
  402cb8:	mov	w0, wzr
  402cbc:	add	sp, sp, #0x80
  402cc0:	ret
  402cc4:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402cc8:	ldr	x0, [x8, #3488]
  402ccc:	bl	40276c <printf@plt+0x100c>
  402cd0:	mov	w0, #0x1                   	// #1
  402cd4:	bl	4016e0 <exit@plt>
  402cd8:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402cdc:	ldr	x1, [x8, #3464]
  402ce0:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  402ce4:	add	x0, x0, #0x8ac
  402ce8:	bl	401760 <printf@plt>
  402cec:	mov	w0, wzr
  402cf0:	bl	4016e0 <exit@plt>
  402cf4:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402cf8:	ldr	x0, [x8, #3480]
  402cfc:	bl	40276c <printf@plt+0x100c>
  402d00:	mov	w0, wzr
  402d04:	bl	4016e0 <exit@plt>
  402d08:	ldrb	w11, [x0]
  402d0c:	cbz	w11, 402df8 <printf@plt+0x1698>
  402d10:	mov	w9, #0x8c00                	// #35840
  402d14:	mov	w8, #0x1                   	// #1
  402d18:	movk	w9, #0x4, lsl #16
  402d1c:	b	402d30 <printf@plt+0x15d0>
  402d20:	add	x10, x0, #0x3
  402d24:	ldrb	w11, [x10]
  402d28:	mov	x0, x10
  402d2c:	cbz	w11, 402df8 <printf@plt+0x1698>
  402d30:	cmp	w1, w11, uxtb
  402d34:	b.eq	402dfc <printf@plt+0x169c>  // b.none
  402d38:	and	w10, w11, #0xff
  402d3c:	cmp	w10, #0x5c
  402d40:	add	x10, x0, #0x1
  402d44:	b.ne	402d24 <printf@plt+0x15c4>  // b.any
  402d48:	ldrb	w11, [x10]
  402d4c:	sub	w12, w11, #0x5c
  402d50:	cmp	w12, #0x12
  402d54:	b.hi	402d68 <printf@plt+0x1608>  // b.pmore
  402d58:	lsl	w13, w8, w12
  402d5c:	tst	w13, w9
  402d60:	b.ne	402d74 <printf@plt+0x1614>  // b.any
  402d64:	cbz	w12, 402d24 <printf@plt+0x15c4>
  402d68:	cbz	w11, 402d24 <printf@plt+0x15c4>
  402d6c:	cmp	w11, #0x2a
  402d70:	b.ne	402de8 <printf@plt+0x1688>  // b.any
  402d74:	mov	x10, x0
  402d78:	ldrb	w11, [x10, #2]!
  402d7c:	cmp	w11, #0x5a
  402d80:	b.gt	402dc0 <printf@plt+0x1660>
  402d84:	cbz	w11, 402d24 <printf@plt+0x15c4>
  402d88:	cmp	w11, #0x28
  402d8c:	b.ne	402d20 <printf@plt+0x15c0>  // b.any
  402d90:	mov	x10, x0
  402d94:	ldrb	w11, [x10, #3]!
  402d98:	cbz	w11, 402d24 <printf@plt+0x15c4>
  402d9c:	cmp	w11, #0x5c
  402da0:	b.eq	402d24 <printf@plt+0x15c4>  // b.none
  402da4:	mov	x10, x0
  402da8:	ldrb	w11, [x10, #4]!
  402dac:	cbz	w11, 402d24 <printf@plt+0x15c4>
  402db0:	cmp	w11, #0x5c
  402db4:	b.eq	402d24 <printf@plt+0x15c4>  // b.none
  402db8:	add	x10, x0, #0x5
  402dbc:	b	402d24 <printf@plt+0x15c4>
  402dc0:	cmp	w11, #0x5c
  402dc4:	b.eq	402d24 <printf@plt+0x15c4>  // b.none
  402dc8:	cmp	w11, #0x5b
  402dcc:	b.ne	402d20 <printf@plt+0x15c0>  // b.any
  402dd0:	add	x10, x0, #0x3
  402dd4:	ldrb	w11, [x10], #1
  402dd8:	cbz	w11, 402df0 <printf@plt+0x1690>
  402ddc:	cmp	w11, #0x5d
  402de0:	b.ne	402dd4 <printf@plt+0x1674>  // b.any
  402de4:	b	402d24 <printf@plt+0x15c4>
  402de8:	add	x10, x0, #0x2
  402dec:	b	402d24 <printf@plt+0x15c4>
  402df0:	sub	x10, x10, #0x1
  402df4:	b	402d24 <printf@plt+0x15c4>
  402df8:	mov	x0, xzr
  402dfc:	ret
  402e00:	tbnz	w0, #31, 402e1c <printf@plt+0x16bc>
  402e04:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402e08:	add	x8, x8, #0xc74
  402e0c:	ldrb	w8, [x8, w0, sxtw]
  402e10:	cmp	w8, #0x0
  402e14:	cset	w0, ne  // ne = any
  402e18:	ret
  402e1c:	mov	w0, wzr
  402e20:	ret
  402e24:	stp	x29, x30, [sp, #-32]!
  402e28:	stp	x20, x19, [sp, #16]
  402e2c:	mov	x29, sp
  402e30:	ldp	w8, w9, [x0, #8]
  402e34:	mov	x19, x0
  402e38:	mov	w20, w1
  402e3c:	cmp	w8, w9
  402e40:	b.lt	402e4c <printf@plt+0x16ec>  // b.tstop
  402e44:	mov	x0, x19
  402e48:	bl	410ddc <_ZdlPvm@@Base+0xb18>
  402e4c:	ldrsw	x8, [x19, #8]
  402e50:	ldr	x9, [x19]
  402e54:	mov	x0, x19
  402e58:	add	w10, w8, #0x1
  402e5c:	str	w10, [x19, #8]
  402e60:	strb	w20, [x9, x8]
  402e64:	ldp	x20, x19, [sp, #16]
  402e68:	ldp	x29, x30, [sp], #32
  402e6c:	ret
  402e70:	ldr	w0, [x0, #8]
  402e74:	ret
  402e78:	ldr	x0, [x0]
  402e7c:	ret
  402e80:	stp	x29, x30, [sp, #-32]!
  402e84:	stp	x20, x19, [sp, #16]
  402e88:	mov	x29, sp
  402e8c:	mov	w19, w1
  402e90:	mov	x20, x0
  402e94:	tbnz	w1, #31, 402ea8 <printf@plt+0x1748>
  402e98:	ldr	w8, [x20, #8]
  402e9c:	cmp	w8, w19
  402ea0:	cset	w0, gt
  402ea4:	b	402eac <printf@plt+0x174c>
  402ea8:	mov	w0, wzr
  402eac:	adrp	x2, 411000 <_ZdlPvm@@Base+0xd3c>
  402eb0:	add	x2, x2, #0xac9
  402eb4:	mov	w1, #0x62                  	// #98
  402eb8:	bl	402ed0 <printf@plt+0x1770>
  402ebc:	ldr	x8, [x20]
  402ec0:	add	x0, x8, w19, sxtw
  402ec4:	ldp	x20, x19, [sp, #16]
  402ec8:	ldp	x29, x30, [sp], #32
  402ecc:	ret
  402ed0:	cbz	w0, 402ed8 <printf@plt+0x1778>
  402ed4:	ret
  402ed8:	stp	x29, x30, [sp, #-16]!
  402edc:	mov	x29, sp
  402ee0:	mov	w0, w1
  402ee4:	mov	x1, x2
  402ee8:	bl	40e9a8 <printf@plt+0xd248>
  402eec:	ldp	x29, x30, [sp], #16
  402ef0:	ret
  402ef4:	mov	w8, #0x1                   	// #1
  402ef8:	strh	w8, [x0]
  402efc:	str	xzr, [x0, #8]
  402f00:	ret
  402f04:	stp	x29, x30, [sp, #-16]!
  402f08:	ldrb	w8, [x0]
  402f0c:	mov	x29, sp
  402f10:	cbz	w8, 402f1c <printf@plt+0x17bc>
  402f14:	ldr	x0, [x0, #8]
  402f18:	bl	4014e0 <free@plt>
  402f1c:	ldp	x29, x30, [sp], #16
  402f20:	ret
  402f24:	stp	xzr, xzr, [x0]
  402f28:	ret
  402f2c:	stp	x29, x30, [sp, #-48]!
  402f30:	str	x21, [sp, #16]
  402f34:	stp	x20, x19, [sp, #32]
  402f38:	mov	x29, sp
  402f3c:	mov	w8, #0x11                  	// #17
  402f40:	mov	x19, x0
  402f44:	str	w8, [x0, #8]
  402f48:	mov	w0, #0x110                 	// #272
  402f4c:	bl	401410 <_Znam@plt>
  402f50:	mov	x20, x0
  402f54:	mov	x21, xzr
  402f58:	add	x0, x20, x21
  402f5c:	bl	402f24 <printf@plt+0x17c4>
  402f60:	add	x21, x21, #0x10
  402f64:	cmp	x21, #0x110
  402f68:	b.ne	402f58 <printf@plt+0x17f8>  // b.any
  402f6c:	str	x20, [x19]
  402f70:	str	wzr, [x19, #12]
  402f74:	ldp	x20, x19, [sp, #32]
  402f78:	ldr	x21, [sp, #16]
  402f7c:	ldp	x29, x30, [sp], #48
  402f80:	ret
  402f84:	stp	x29, x30, [sp, #-48]!
  402f88:	stp	x20, x19, [sp, #32]
  402f8c:	mov	x19, x0
  402f90:	ldr	w8, [x0, #8]
  402f94:	ldr	x0, [x0]
  402f98:	str	x21, [sp, #16]
  402f9c:	mov	x29, sp
  402fa0:	cbz	w8, 402fcc <printf@plt+0x186c>
  402fa4:	mov	x20, xzr
  402fa8:	mov	x21, xzr
  402fac:	ldr	x0, [x0, x20]
  402fb0:	bl	4014e0 <free@plt>
  402fb4:	ldr	w8, [x19, #8]
  402fb8:	ldr	x0, [x19]
  402fbc:	add	x21, x21, #0x1
  402fc0:	add	x20, x20, #0x10
  402fc4:	cmp	x21, x8
  402fc8:	b.cc	402fac <printf@plt+0x184c>  // b.lo, b.ul, b.last
  402fcc:	cbz	x0, 402fd4 <printf@plt+0x1874>
  402fd0:	bl	401620 <_ZdaPv@plt>
  402fd4:	ldp	x20, x19, [sp, #32]
  402fd8:	ldr	x21, [sp, #16]
  402fdc:	ldp	x29, x30, [sp], #48
  402fe0:	ret
  402fe4:	stp	x29, x30, [sp, #-96]!
  402fe8:	str	x27, [sp, #16]
  402fec:	stp	x26, x25, [sp, #32]
  402ff0:	stp	x24, x23, [sp, #48]
  402ff4:	stp	x22, x21, [sp, #64]
  402ff8:	stp	x20, x19, [sp, #80]
  402ffc:	mov	x29, sp
  403000:	mov	x19, x2
  403004:	cmp	x1, #0x0
  403008:	adrp	x2, 412000 <_ZdlPvm@@Base+0x1d3c>
  40300c:	mov	x21, x1
  403010:	mov	x20, x0
  403014:	cset	w0, ne  // ne = any
  403018:	add	x2, x2, #0xa08
  40301c:	mov	w1, #0x36                  	// #54
  403020:	bl	402ed0 <printf@plt+0x1770>
  403024:	mov	x0, x21
  403028:	bl	4102dc <_ZdlPvm@@Base+0x18>
  40302c:	ldr	w24, [x20, #8]
  403030:	ldr	x22, [x20]
  403034:	mov	x23, x0
  403038:	udiv	x8, x0, x24
  40303c:	msub	x26, x8, x24, x0
  403040:	lsl	x8, x26, #4
  403044:	ldr	x25, [x22, x8]
  403048:	cbz	x25, 403070 <printf@plt+0x1910>
  40304c:	mov	x0, x25
  403050:	mov	x1, x21
  403054:	bl	401650 <strcmp@plt>
  403058:	cbz	w0, 403150 <printf@plt+0x19f0>
  40305c:	ldr	x22, [x20]
  403060:	cmp	w26, #0x0
  403064:	csel	w8, w24, w26, eq  // eq = none
  403068:	sub	w26, w8, #0x1
  40306c:	b	403040 <printf@plt+0x18e0>
  403070:	cbz	x19, 40315c <printf@plt+0x19fc>
  403074:	ldr	w8, [x20, #12]
  403078:	cmp	w24, w8, lsl #2
  40307c:	b.hi	4031a8 <printf@plt+0x1a48>  // b.pmore
  403080:	mov	w0, w24
  403084:	bl	41034c <_ZdlPvm@@Base+0x88>
  403088:	mov	w8, w0
  40308c:	lsl	x25, x8, #4
  403090:	mov	w27, w0
  403094:	str	w0, [x20, #8]
  403098:	mov	x0, x25
  40309c:	bl	401410 <_Znam@plt>
  4030a0:	mov	x26, x0
  4030a4:	cbz	w27, 4030c0 <printf@plt+0x1960>
  4030a8:	mov	x27, x26
  4030ac:	mov	x0, x27
  4030b0:	bl	402f24 <printf@plt+0x17c4>
  4030b4:	subs	x25, x25, #0x10
  4030b8:	add	x27, x27, #0x10
  4030bc:	b.ne	4030ac <printf@plt+0x194c>  // b.any
  4030c0:	str	x26, [x20]
  4030c4:	cbz	w24, 403164 <printf@plt+0x1a04>
  4030c8:	mov	x25, xzr
  4030cc:	b	4030e0 <printf@plt+0x1980>
  4030d0:	bl	4014e0 <free@plt>
  4030d4:	add	x25, x25, #0x1
  4030d8:	cmp	x25, x24
  4030dc:	b.eq	403164 <printf@plt+0x1a04>  // b.none
  4030e0:	add	x26, x22, x25, lsl #4
  4030e4:	ldr	x0, [x26]
  4030e8:	cbz	x0, 4030d4 <printf@plt+0x1974>
  4030ec:	mov	x27, x26
  4030f0:	ldr	x8, [x27, #8]!
  4030f4:	cbz	x8, 4030d0 <printf@plt+0x1970>
  4030f8:	bl	4102dc <_ZdlPvm@@Base+0x18>
  4030fc:	ldr	w10, [x20, #8]
  403100:	ldr	x9, [x20]
  403104:	udiv	x8, x0, x10
  403108:	msub	x8, x8, x10, x0
  40310c:	add	x11, x9, x8, lsl #4
  403110:	ldr	x12, [x11]
  403114:	cbz	x12, 403138 <printf@plt+0x19d8>
  403118:	ldr	x9, [x20]
  40311c:	cmp	w8, #0x0
  403120:	csel	w8, w10, w8, eq  // eq = none
  403124:	sub	w8, w8, #0x1
  403128:	add	x11, x9, w8, uxtw #4
  40312c:	ldr	x12, [x11]
  403130:	cbnz	x12, 40311c <printf@plt+0x19bc>
  403134:	mov	w8, w8
  403138:	ldr	x10, [x26]
  40313c:	add	x8, x9, x8, lsl #4
  403140:	str	x10, [x11]
  403144:	ldr	x10, [x27]
  403148:	str	x10, [x8, #8]
  40314c:	b	4030d4 <printf@plt+0x1974>
  403150:	add	x8, x22, x26, lsl #4
  403154:	str	x19, [x8, #8]
  403158:	b	4031dc <printf@plt+0x1a7c>
  40315c:	mov	x25, xzr
  403160:	b	4031dc <printf@plt+0x1a7c>
  403164:	ldr	w8, [x20, #8]
  403168:	ldr	x9, [x20]
  40316c:	udiv	x10, x23, x8
  403170:	msub	x26, x10, x8, x23
  403174:	lsl	x10, x26, #4
  403178:	ldr	x9, [x9, x10]
  40317c:	cbz	x9, 40319c <printf@plt+0x1a3c>
  403180:	ldr	x9, [x20]
  403184:	cmp	w26, #0x0
  403188:	csel	w10, w8, w26, eq  // eq = none
  40318c:	sub	w26, w10, #0x1
  403190:	lsl	x10, x26, #4
  403194:	ldr	x10, [x9, x10]
  403198:	cbnz	x10, 403184 <printf@plt+0x1a24>
  40319c:	cbz	x22, 4031a8 <printf@plt+0x1a48>
  4031a0:	mov	x0, x22
  4031a4:	bl	401620 <_ZdaPv@plt>
  4031a8:	mov	x0, x21
  4031ac:	bl	401460 <strlen@plt>
  4031b0:	add	x0, x0, #0x1
  4031b4:	bl	401680 <malloc@plt>
  4031b8:	mov	x1, x21
  4031bc:	mov	x25, x0
  4031c0:	bl	401520 <strcpy@plt>
  4031c4:	ldr	x8, [x20]
  4031c8:	add	x8, x8, w26, uxtw #4
  4031cc:	stp	x0, x19, [x8]
  4031d0:	ldr	w8, [x20, #12]
  4031d4:	add	w8, w8, #0x1
  4031d8:	str	w8, [x20, #12]
  4031dc:	mov	x0, x25
  4031e0:	ldp	x20, x19, [sp, #80]
  4031e4:	ldp	x22, x21, [sp, #64]
  4031e8:	ldp	x24, x23, [sp, #48]
  4031ec:	ldp	x26, x25, [sp, #32]
  4031f0:	ldr	x27, [sp, #16]
  4031f4:	ldp	x29, x30, [sp], #96
  4031f8:	ret
  4031fc:	stp	x29, x30, [sp, #-64]!
  403200:	str	x23, [sp, #16]
  403204:	stp	x22, x21, [sp, #32]
  403208:	stp	x20, x19, [sp, #48]
  40320c:	mov	x29, sp
  403210:	cmp	x1, #0x0
  403214:	adrp	x2, 412000 <_ZdlPvm@@Base+0x1d3c>
  403218:	mov	x19, x1
  40321c:	mov	x20, x0
  403220:	cset	w0, ne  // ne = any
  403224:	add	x2, x2, #0xa08
  403228:	mov	w1, #0x36                  	// #54
  40322c:	bl	402ed0 <printf@plt+0x1770>
  403230:	mov	x0, x19
  403234:	bl	4102dc <_ZdlPvm@@Base+0x18>
  403238:	ldr	w22, [x20, #8]
  40323c:	ldr	x23, [x20]
  403240:	udiv	x8, x0, x22
  403244:	msub	x21, x8, x22, x0
  403248:	lsl	x8, x21, #4
  40324c:	ldr	x0, [x23, x8]
  403250:	cbz	x0, 40327c <printf@plt+0x1b1c>
  403254:	mov	x1, x19
  403258:	bl	401650 <strcmp@plt>
  40325c:	cbz	w0, 403274 <printf@plt+0x1b14>
  403260:	ldr	x23, [x20]
  403264:	cmp	w21, #0x0
  403268:	csel	w8, w22, w21, eq  // eq = none
  40326c:	sub	w21, w8, #0x1
  403270:	b	403248 <printf@plt+0x1ae8>
  403274:	add	x8, x23, x21, lsl #4
  403278:	ldr	x0, [x8, #8]
  40327c:	ldp	x20, x19, [sp, #48]
  403280:	ldp	x22, x21, [sp, #32]
  403284:	ldr	x23, [sp, #16]
  403288:	ldp	x29, x30, [sp], #64
  40328c:	ret
  403290:	stp	x29, x30, [sp, #-64]!
  403294:	stp	x24, x23, [sp, #16]
  403298:	stp	x22, x21, [sp, #32]
  40329c:	stp	x20, x19, [sp, #48]
  4032a0:	mov	x29, sp
  4032a4:	ldr	x21, [x1]
  4032a8:	adrp	x2, 412000 <_ZdlPvm@@Base+0x1d3c>
  4032ac:	mov	x20, x1
  4032b0:	mov	x19, x0
  4032b4:	cmp	x21, #0x0
  4032b8:	cset	w0, ne  // ne = any
  4032bc:	add	x2, x2, #0xa08
  4032c0:	mov	w1, #0x36                  	// #54
  4032c4:	bl	402ed0 <printf@plt+0x1770>
  4032c8:	mov	x0, x21
  4032cc:	bl	4102dc <_ZdlPvm@@Base+0x18>
  4032d0:	ldr	w24, [x19, #8]
  4032d4:	ldr	x8, [x19]
  4032d8:	udiv	x9, x0, x24
  4032dc:	msub	x23, x9, x24, x0
  4032e0:	lsl	x9, x23, #4
  4032e4:	ldr	x22, [x8, x9]
  4032e8:	cbz	x22, 403310 <printf@plt+0x1bb0>
  4032ec:	mov	x0, x22
  4032f0:	mov	x1, x21
  4032f4:	bl	401650 <strcmp@plt>
  4032f8:	cbz	w0, 403318 <printf@plt+0x1bb8>
  4032fc:	ldr	x8, [x19]
  403300:	cmp	w23, #0x0
  403304:	csel	w9, w24, w23, eq  // eq = none
  403308:	sub	w23, w9, #0x1
  40330c:	b	4032e0 <printf@plt+0x1b80>
  403310:	mov	x0, xzr
  403314:	b	403328 <printf@plt+0x1bc8>
  403318:	str	x22, [x20]
  40331c:	ldr	x8, [x19]
  403320:	add	x8, x8, x23, lsl #4
  403324:	ldr	x0, [x8, #8]
  403328:	ldp	x20, x19, [sp, #48]
  40332c:	ldp	x22, x21, [sp, #32]
  403330:	ldp	x24, x23, [sp, #16]
  403334:	ldp	x29, x30, [sp], #64
  403338:	ret
  40333c:	str	x1, [x0]
  403340:	str	wzr, [x0, #8]
  403344:	ret
  403348:	ldr	x10, [x0]
  40334c:	ldr	w8, [x0, #8]
  403350:	ldr	w9, [x10, #8]
  403354:	cmp	w8, w9
  403358:	b.cs	403380 <printf@plt+0x1c20>  // b.hs, b.nlast
  40335c:	ldr	x10, [x10]
  403360:	mov	w11, w8
  403364:	lsl	x11, x11, #4
  403368:	ldr	x11, [x10, x11]
  40336c:	cbnz	x11, 403388 <printf@plt+0x1c28>
  403370:	add	w8, w8, #0x1
  403374:	cmp	w9, w8
  403378:	str	w8, [x0, #8]
  40337c:	b.ne	403360 <printf@plt+0x1c00>  // b.any
  403380:	mov	w0, wzr
  403384:	ret
  403388:	str	x11, [x1]
  40338c:	add	x9, x10, w8, uxtw #4
  403390:	ldr	x9, [x9, #8]
  403394:	add	w8, w8, #0x1
  403398:	str	x9, [x2]
  40339c:	str	w8, [x0, #8]
  4033a0:	mov	w0, #0x1                   	// #1
  4033a4:	ret
  4033a8:	stp	x29, x30, [sp, #-80]!
  4033ac:	stp	x26, x25, [sp, #16]
  4033b0:	stp	x24, x23, [sp, #32]
  4033b4:	stp	x22, x21, [sp, #48]
  4033b8:	stp	x20, x19, [sp, #64]
  4033bc:	mov	x29, sp
  4033c0:	adrp	x25, 411000 <_ZdlPvm@@Base+0xd3c>
  4033c4:	adrp	x20, 430000 <stderr@@GLIBC_2.17+0x1260>
  4033c8:	mov	x19, x0
  4033cc:	mov	x23, xzr
  4033d0:	mov	w24, #0x1                   	// #1
  4033d4:	add	x25, x25, #0xbc0
  4033d8:	add	x20, x20, #0xde8
  4033dc:	mov	w0, #0x18                  	// #24
  4033e0:	bl	401410 <_Znam@plt>
  4033e4:	add	x22, x0, #0x8
  4033e8:	mov	x21, x0
  4033ec:	str	x24, [x0]
  4033f0:	mov	x0, x22
  4033f4:	bl	402ef4 <printf@plt+0x1794>
  4033f8:	add	x8, x25, x23
  4033fc:	ldr	w9, [x8, #8]
  403400:	ldr	x1, [x8]
  403404:	mov	x0, x20
  403408:	mov	x2, x22
  40340c:	strb	wzr, [x21, #8]
  403410:	str	w9, [x21, #16]
  403414:	bl	402fe4 <printf@plt+0x1884>
  403418:	add	x23, x23, #0x10
  40341c:	cmp	x23, #0x390
  403420:	b.ne	4033dc <printf@plt+0x1c7c>  // b.any
  403424:	adrp	x25, 411000 <_ZdlPvm@@Base+0xd3c>
  403428:	adrp	x20, 430000 <stderr@@GLIBC_2.17+0x1260>
  40342c:	mov	x23, xzr
  403430:	mov	w24, #0x1                   	// #1
  403434:	add	x25, x25, #0xf50
  403438:	add	x20, x20, #0xde8
  40343c:	mov	w0, #0x18                  	// #24
  403440:	bl	401410 <_Znam@plt>
  403444:	add	x22, x0, #0x8
  403448:	mov	x21, x0
  40344c:	str	x24, [x0]
  403450:	mov	x0, x22
  403454:	bl	402ef4 <printf@plt+0x1794>
  403458:	add	x26, x25, x23
  40345c:	ldr	x0, [x26, #8]
  403460:	strb	w24, [x21, #8]
  403464:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  403468:	ldr	x1, [x26]
  40346c:	str	x0, [x21, #16]
  403470:	mov	x0, x20
  403474:	mov	x2, x22
  403478:	strb	w24, [x21, #9]
  40347c:	bl	402fe4 <printf@plt+0x1884>
  403480:	add	x23, x23, #0x10
  403484:	cmp	x23, #0x730
  403488:	b.ne	40343c <printf@plt+0x1cdc>  // b.any
  40348c:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403490:	ldr	w8, [x8, #3544]
  403494:	cbz	w8, 40350c <printf@plt+0x1dac>
  403498:	cmp	w8, #0x1
  40349c:	b.ne	403574 <printf@plt+0x1e14>  // b.any
  4034a0:	adrp	x25, 412000 <_ZdlPvm@@Base+0x1d3c>
  4034a4:	adrp	x20, 430000 <stderr@@GLIBC_2.17+0x1260>
  4034a8:	mov	x23, xzr
  4034ac:	mov	w24, #0x1                   	// #1
  4034b0:	add	x25, x25, #0x780
  4034b4:	add	x20, x20, #0xde8
  4034b8:	mov	w0, #0x18                  	// #24
  4034bc:	bl	401410 <_Znam@plt>
  4034c0:	add	x22, x0, #0x8
  4034c4:	mov	x21, x0
  4034c8:	str	x24, [x0]
  4034cc:	mov	x0, x22
  4034d0:	bl	402ef4 <printf@plt+0x1794>
  4034d4:	add	x26, x25, x23
  4034d8:	ldr	x0, [x26, #8]
  4034dc:	strb	w24, [x21, #8]
  4034e0:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  4034e4:	ldr	x1, [x26]
  4034e8:	str	x0, [x21, #16]
  4034ec:	mov	x0, x20
  4034f0:	mov	x2, x22
  4034f4:	strb	w24, [x21, #9]
  4034f8:	bl	402fe4 <printf@plt+0x1884>
  4034fc:	add	x23, x23, #0x10
  403500:	cmp	x23, #0xb0
  403504:	b.ne	4034b8 <printf@plt+0x1d58>  // b.any
  403508:	b	403574 <printf@plt+0x1e14>
  40350c:	adrp	x25, 412000 <_ZdlPvm@@Base+0x1d3c>
  403510:	adrp	x20, 430000 <stderr@@GLIBC_2.17+0x1260>
  403514:	mov	x23, xzr
  403518:	mov	w24, #0x1                   	// #1
  40351c:	add	x25, x25, #0x680
  403520:	add	x20, x20, #0xde8
  403524:	mov	w0, #0x18                  	// #24
  403528:	bl	401410 <_Znam@plt>
  40352c:	add	x22, x0, #0x8
  403530:	mov	x21, x0
  403534:	str	x24, [x0]
  403538:	mov	x0, x22
  40353c:	bl	402ef4 <printf@plt+0x1794>
  403540:	add	x26, x25, x23
  403544:	ldr	x0, [x26, #8]
  403548:	strb	w24, [x21, #8]
  40354c:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  403550:	ldr	x1, [x26]
  403554:	str	x0, [x21, #16]
  403558:	mov	x0, x20
  40355c:	mov	x2, x22
  403560:	strb	w24, [x21, #9]
  403564:	bl	402fe4 <printf@plt+0x1884>
  403568:	add	x23, x23, #0x10
  40356c:	cmp	x23, #0x100
  403570:	b.ne	403524 <printf@plt+0x1dc4>  // b.any
  403574:	mov	w0, #0x18                  	// #24
  403578:	bl	401410 <_Znam@plt>
  40357c:	mov	w22, #0x1                   	// #1
  403580:	add	x21, x0, #0x8
  403584:	mov	x20, x0
  403588:	str	x22, [x0]
  40358c:	mov	x0, x21
  403590:	bl	402ef4 <printf@plt+0x1794>
  403594:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  403598:	add	x0, x0, #0xa3e
  40359c:	strb	w22, [x20, #8]
  4035a0:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  4035a4:	str	x0, [x20, #16]
  4035a8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  4035ac:	add	x0, x0, #0xde8
  4035b0:	mov	x1, x19
  4035b4:	mov	x2, x21
  4035b8:	bl	402fe4 <printf@plt+0x1884>
  4035bc:	ldp	x20, x19, [sp, #64]
  4035c0:	ldp	x22, x21, [sp, #48]
  4035c4:	ldp	x24, x23, [sp, #32]
  4035c8:	ldp	x26, x25, [sp, #16]
  4035cc:	ldp	x29, x30, [sp], #80
  4035d0:	ret
  4035d4:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1d3c>
  4035d8:	add	x8, x8, #0x840
  4035dc:	stp	x8, x1, [x0]
  4035e0:	ret
  4035e4:	ret
  4035e8:	brk	#0x1
  4035ec:	mov	w0, wzr
  4035f0:	ret
  4035f4:	stp	x29, x30, [sp, #-48]!
  4035f8:	stp	x22, x21, [sp, #16]
  4035fc:	stp	x20, x19, [sp, #32]
  403600:	mov	x29, sp
  403604:	mov	x22, x1
  403608:	mov	x1, x3
  40360c:	mov	x20, x2
  403610:	mov	x19, x0
  403614:	bl	4035d4 <printf@plt+0x1e74>
  403618:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1d3c>
  40361c:	add	x8, x8, #0x878
  403620:	add	x21, x19, #0x28
  403624:	str	wzr, [x19, #32]
  403628:	str	x8, [x19]
  40362c:	mov	x0, x21
  403630:	bl	410a78 <_ZdlPvm@@Base+0x7b4>
  403634:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1d3c>
  403638:	add	x8, x8, #0xa4d
  40363c:	str	x8, [x19, #56]
  403640:	str	x22, [x19, #16]
  403644:	mov	x0, x20
  403648:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  40364c:	str	x0, [x19, #24]
  403650:	ldp	x20, x19, [sp, #32]
  403654:	ldp	x22, x21, [sp, #16]
  403658:	ldp	x29, x30, [sp], #48
  40365c:	ret
  403660:	mov	x19, x0
  403664:	mov	x0, x21
  403668:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  40366c:	mov	x0, x19
  403670:	bl	401700 <_Unwind_Resume@plt>
  403674:	bl	401700 <_Unwind_Resume@plt>
  403678:	stp	x29, x30, [sp, #-32]!
  40367c:	str	x19, [sp, #16]
  403680:	mov	x29, sp
  403684:	mov	x19, x0
  403688:	ldr	x0, [x0, #24]
  40368c:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1d3c>
  403690:	add	x8, x8, #0x878
  403694:	str	x8, [x19]
  403698:	cbz	x0, 4036a0 <printf@plt+0x1f40>
  40369c:	bl	401620 <_ZdaPv@plt>
  4036a0:	ldr	x0, [x19, #16]
  4036a4:	bl	4014a0 <fclose@plt>
  4036a8:	add	x0, x19, #0x28
  4036ac:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  4036b0:	ldr	x19, [sp, #16]
  4036b4:	ldp	x29, x30, [sp], #32
  4036b8:	ret
  4036bc:	stp	x29, x30, [sp, #-32]!
  4036c0:	str	x19, [sp, #16]
  4036c4:	mov	x29, sp
  4036c8:	mov	x19, x0
  4036cc:	bl	403678 <printf@plt+0x1f18>
  4036d0:	mov	x0, x19
  4036d4:	bl	4102ac <_ZdlPv@@Base>
  4036d8:	ldr	x19, [sp, #16]
  4036dc:	ldp	x29, x30, [sp], #32
  4036e0:	ret
  4036e4:	sub	sp, sp, #0x50
  4036e8:	stp	x29, x30, [sp, #16]
  4036ec:	stp	x24, x23, [sp, #32]
  4036f0:	stp	x22, x21, [sp, #48]
  4036f4:	stp	x20, x19, [sp, #64]
  4036f8:	add	x29, sp, #0x10
  4036fc:	adrp	x21, 412000 <_ZdlPvm@@Base+0x1d3c>
  403700:	adrp	x22, 432000 <stderr@@GLIBC_2.17+0x3260>
  403704:	mov	x19, x0
  403708:	add	x20, x0, #0x28
  40370c:	add	x21, x21, #0xa20
  403710:	add	x22, x22, #0x1e0
  403714:	adrp	x24, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403718:	mov	x0, x20
  40371c:	bl	411304 <_ZdlPvm@@Base+0x1040>
  403720:	ldr	w8, [x19, #32]
  403724:	add	w8, w8, #0x1
  403728:	str	w8, [x19, #32]
  40372c:	b	403750 <printf@plt+0x1ff0>
  403730:	mov	x0, sp
  403734:	mov	w1, w23
  403738:	bl	40ed54 <printf@plt+0xd5f4>
  40373c:	mov	x1, sp
  403740:	mov	x0, x21
  403744:	mov	x2, x22
  403748:	mov	x3, x22
  40374c:	bl	4038b8 <printf@plt+0x2158>
  403750:	ldr	x0, [x19, #16]
  403754:	bl	401590 <getc@plt>
  403758:	mov	w23, w0
  40375c:	cmp	w0, #0xd
  403760:	b.ne	403798 <printf@plt+0x2038>  // b.any
  403764:	ldr	x0, [x19, #16]
  403768:	bl	401590 <getc@plt>
  40376c:	mov	w23, w0
  403770:	cmp	w0, #0xa
  403774:	b.eq	403798 <printf@plt+0x2038>  // b.none
  403778:	mov	x0, sp
  40377c:	mov	w1, #0xd                   	// #13
  403780:	bl	40ed74 <printf@plt+0xd614>
  403784:	mov	x1, sp
  403788:	mov	x0, x21
  40378c:	mov	x2, x22
  403790:	mov	x3, x22
  403794:	bl	4038b8 <printf@plt+0x2158>
  403798:	cmn	w23, #0x1
  40379c:	b.eq	4037c0 <printf@plt+0x2060>  // b.none
  4037a0:	mov	w0, w23
  4037a4:	bl	402e00 <printf@plt+0x16a0>
  4037a8:	cbnz	w0, 403730 <printf@plt+0x1fd0>
  4037ac:	mov	x0, x20
  4037b0:	mov	w1, w23
  4037b4:	bl	402e24 <printf@plt+0x16c4>
  4037b8:	cmp	w23, #0xa
  4037bc:	b.ne	403750 <printf@plt+0x1ff0>  // b.any
  4037c0:	mov	x0, x20
  4037c4:	bl	402e70 <printf@plt+0x1710>
  4037c8:	cbz	w0, 4038a0 <printf@plt+0x2140>
  4037cc:	mov	x0, x20
  4037d0:	bl	402e70 <printf@plt+0x1710>
  4037d4:	cmp	w0, #0x3
  4037d8:	b.lt	403884 <printf@plt+0x2124>  // b.tstop
  4037dc:	mov	x0, x20
  4037e0:	mov	w1, wzr
  4037e4:	bl	402e80 <printf@plt+0x1720>
  4037e8:	ldrb	w8, [x0]
  4037ec:	cmp	w8, #0x2e
  4037f0:	b.ne	403884 <printf@plt+0x2124>  // b.any
  4037f4:	mov	w1, #0x1                   	// #1
  4037f8:	mov	x0, x20
  4037fc:	bl	402e80 <printf@plt+0x1720>
  403800:	ldrb	w8, [x0]
  403804:	cmp	w8, #0x45
  403808:	b.ne	403884 <printf@plt+0x2124>  // b.any
  40380c:	mov	w1, #0x2                   	// #2
  403810:	mov	x0, x20
  403814:	bl	402e80 <printf@plt+0x1720>
  403818:	ldrb	w8, [x0]
  40381c:	cmp	w8, #0x51
  403820:	b.eq	40383c <printf@plt+0x20dc>  // b.none
  403824:	mov	w1, #0x2                   	// #2
  403828:	mov	x0, x20
  40382c:	bl	402e80 <printf@plt+0x1720>
  403830:	ldrb	w8, [x0]
  403834:	cmp	w8, #0x4e
  403838:	b.ne	403884 <printf@plt+0x2124>  // b.any
  40383c:	mov	x0, x20
  403840:	bl	402e70 <printf@plt+0x1710>
  403844:	cmp	w0, #0x3
  403848:	b.eq	403718 <printf@plt+0x1fb8>  // b.none
  40384c:	mov	w1, #0x3                   	// #3
  403850:	mov	x0, x20
  403854:	bl	402e80 <printf@plt+0x1720>
  403858:	ldrb	w8, [x0]
  40385c:	cmp	w8, #0x20
  403860:	b.eq	403718 <printf@plt+0x1fb8>  // b.none
  403864:	mov	w1, #0x3                   	// #3
  403868:	mov	x0, x20
  40386c:	bl	402e80 <printf@plt+0x1720>
  403870:	ldrb	w8, [x0]
  403874:	cmp	w8, #0xa
  403878:	b.eq	403718 <printf@plt+0x1fb8>  // b.none
  40387c:	ldr	w8, [x24, #3528]
  403880:	cbnz	w8, 403718 <printf@plt+0x1fb8>
  403884:	mov	x0, x20
  403888:	mov	w1, wzr
  40388c:	bl	402e24 <printf@plt+0x16c4>
  403890:	mov	x0, x20
  403894:	bl	402e78 <printf@plt+0x1718>
  403898:	str	x0, [x19, #56]
  40389c:	mov	w0, #0x1                   	// #1
  4038a0:	ldp	x20, x19, [sp, #64]
  4038a4:	ldp	x22, x21, [sp, #48]
  4038a8:	ldp	x24, x23, [sp, #32]
  4038ac:	ldp	x29, x30, [sp, #16]
  4038b0:	add	sp, sp, #0x50
  4038b4:	ret
  4038b8:	sub	sp, sp, #0x40
  4038bc:	stp	x29, x30, [sp, #16]
  4038c0:	stp	x22, x21, [sp, #32]
  4038c4:	stp	x20, x19, [sp, #48]
  4038c8:	add	x29, sp, #0x10
  4038cc:	mov	x21, x1
  4038d0:	mov	x22, x0
  4038d4:	add	x0, sp, #0x8
  4038d8:	add	x1, sp, #0x4
  4038dc:	mov	x19, x3
  4038e0:	mov	x20, x2
  4038e4:	bl	403f40 <printf@plt+0x27e0>
  4038e8:	cbz	w0, 40390c <printf@plt+0x21ac>
  4038ec:	ldr	x0, [sp, #8]
  4038f0:	ldr	w1, [sp, #4]
  4038f4:	mov	x2, x22
  4038f8:	mov	x3, x21
  4038fc:	mov	x4, x20
  403900:	mov	x5, x19
  403904:	bl	40f058 <printf@plt+0xd8f8>
  403908:	b	403920 <printf@plt+0x21c0>
  40390c:	mov	x0, x22
  403910:	mov	x1, x21
  403914:	mov	x2, x20
  403918:	mov	x3, x19
  40391c:	bl	40ef9c <printf@plt+0xd83c>
  403920:	ldp	x20, x19, [sp, #48]
  403924:	ldp	x22, x21, [sp, #32]
  403928:	ldp	x29, x30, [sp, #16]
  40392c:	add	sp, sp, #0x40
  403930:	ret
  403934:	stp	x29, x30, [sp, #-32]!
  403938:	str	x19, [sp, #16]
  40393c:	mov	x29, sp
  403940:	ldr	x8, [x0, #56]
  403944:	mov	x19, x0
  403948:	ldrb	w8, [x8]
  40394c:	cbnz	w8, 40395c <printf@plt+0x21fc>
  403950:	mov	x0, x19
  403954:	bl	4036e4 <printf@plt+0x1f84>
  403958:	cbz	w0, 403978 <printf@plt+0x2218>
  40395c:	ldr	x8, [x19, #56]
  403960:	add	x9, x8, #0x1
  403964:	str	x9, [x19, #56]
  403968:	ldrb	w0, [x8]
  40396c:	ldr	x19, [sp, #16]
  403970:	ldp	x29, x30, [sp], #32
  403974:	ret
  403978:	mov	w0, #0xffffffff            	// #-1
  40397c:	b	40396c <printf@plt+0x220c>
  403980:	stp	x29, x30, [sp, #-32]!
  403984:	str	x19, [sp, #16]
  403988:	mov	x29, sp
  40398c:	ldr	x8, [x0, #56]
  403990:	mov	x19, x0
  403994:	ldrb	w8, [x8]
  403998:	cbnz	w8, 4039a8 <printf@plt+0x2248>
  40399c:	mov	x0, x19
  4039a0:	bl	4036e4 <printf@plt+0x1f84>
  4039a4:	cbz	w0, 4039bc <printf@plt+0x225c>
  4039a8:	ldr	x8, [x19, #56]
  4039ac:	ldrb	w0, [x8]
  4039b0:	ldr	x19, [sp, #16]
  4039b4:	ldp	x29, x30, [sp], #32
  4039b8:	ret
  4039bc:	mov	w0, #0xffffffff            	// #-1
  4039c0:	b	4039b0 <printf@plt+0x2250>
  4039c4:	ldr	x8, [x0, #24]
  4039c8:	str	x8, [x1]
  4039cc:	ldr	w8, [x0, #32]
  4039d0:	mov	w0, #0x1                   	// #1
  4039d4:	str	w8, [x2]
  4039d8:	ret
  4039dc:	stp	x29, x30, [sp, #-32]!
  4039e0:	stp	x20, x19, [sp, #16]
  4039e4:	mov	x29, sp
  4039e8:	mov	x19, x1
  4039ec:	mov	x1, x2
  4039f0:	mov	x20, x0
  4039f4:	bl	4035d4 <printf@plt+0x1e74>
  4039f8:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1d3c>
  4039fc:	add	x8, x8, #0x8b0
  403a00:	mov	x0, x19
  403a04:	str	x8, [x20]
  403a08:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  403a0c:	stp	x0, x0, [x20, #16]
  403a10:	ldp	x20, x19, [sp, #16]
  403a14:	ldp	x29, x30, [sp], #32
  403a18:	ret
  403a1c:	stp	x29, x30, [sp, #-16]!
  403a20:	ldr	x8, [x0, #16]
  403a24:	adrp	x9, 412000 <_ZdlPvm@@Base+0x1d3c>
  403a28:	add	x9, x9, #0x8b0
  403a2c:	str	x9, [x0]
  403a30:	mov	x0, x8
  403a34:	mov	x29, sp
  403a38:	bl	4014e0 <free@plt>
  403a3c:	ldp	x29, x30, [sp], #16
  403a40:	ret
  403a44:	stp	x29, x30, [sp, #-32]!
  403a48:	str	x19, [sp, #16]
  403a4c:	mov	x29, sp
  403a50:	mov	x19, x0
  403a54:	bl	403a1c <printf@plt+0x22bc>
  403a58:	mov	x0, x19
  403a5c:	bl	4102ac <_ZdlPv@@Base>
  403a60:	ldr	x19, [sp, #16]
  403a64:	ldp	x29, x30, [sp], #32
  403a68:	ret
  403a6c:	ldr	x8, [x0, #24]
  403a70:	cbz	x8, 403a8c <printf@plt+0x232c>
  403a74:	ldrb	w9, [x8]
  403a78:	cbz	w9, 403a8c <printf@plt+0x232c>
  403a7c:	add	x9, x8, #0x1
  403a80:	str	x9, [x0, #24]
  403a84:	ldrb	w0, [x8]
  403a88:	ret
  403a8c:	mov	w0, #0xffffffff            	// #-1
  403a90:	ret
  403a94:	ldr	x8, [x0, #24]
  403a98:	cbz	x8, 403aac <printf@plt+0x234c>
  403a9c:	ldrb	w8, [x8]
  403aa0:	cmp	w8, #0x0
  403aa4:	csinv	w0, w8, wzr, ne  // ne = any
  403aa8:	ret
  403aac:	mov	w0, #0xffffffff            	// #-1
  403ab0:	ret
  403ab4:	stp	x29, x30, [sp, #-48]!
  403ab8:	str	x21, [sp, #16]
  403abc:	stp	x20, x19, [sp, #32]
  403ac0:	mov	x29, sp
  403ac4:	mov	x21, x2
  403ac8:	mov	x2, x4
  403acc:	mov	w20, w3
  403ad0:	mov	x19, x0
  403ad4:	bl	4039dc <printf@plt+0x227c>
  403ad8:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1d3c>
  403adc:	add	x8, x8, #0x8e8
  403ae0:	str	x8, [x19]
  403ae4:	str	w20, [x19, #40]
  403ae8:	mov	x0, x21
  403aec:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  403af0:	str	x0, [x19, #32]
  403af4:	ldp	x20, x19, [sp, #32]
  403af8:	ldr	x21, [sp, #16]
  403afc:	ldp	x29, x30, [sp], #48
  403b00:	ret
  403b04:	mov	x20, x0
  403b08:	mov	x0, x19
  403b0c:	bl	403a1c <printf@plt+0x22bc>
  403b10:	mov	x0, x20
  403b14:	bl	401700 <_Unwind_Resume@plt>
  403b18:	stp	x29, x30, [sp, #-32]!
  403b1c:	str	x19, [sp, #16]
  403b20:	mov	x19, x0
  403b24:	ldr	x0, [x0, #32]
  403b28:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1d3c>
  403b2c:	add	x8, x8, #0x8e8
  403b30:	mov	x29, sp
  403b34:	str	x8, [x19]
  403b38:	bl	4014e0 <free@plt>
  403b3c:	mov	x0, x19
  403b40:	bl	403a1c <printf@plt+0x22bc>
  403b44:	ldr	x19, [sp, #16]
  403b48:	ldp	x29, x30, [sp], #32
  403b4c:	ret
  403b50:	stp	x29, x30, [sp, #-32]!
  403b54:	str	x19, [sp, #16]
  403b58:	mov	x29, sp
  403b5c:	mov	x19, x0
  403b60:	bl	403b18 <printf@plt+0x23b8>
  403b64:	mov	x0, x19
  403b68:	bl	4102ac <_ZdlPv@@Base>
  403b6c:	ldr	x19, [sp, #16]
  403b70:	ldp	x29, x30, [sp], #32
  403b74:	ret
  403b78:	stp	x29, x30, [sp, #-32]!
  403b7c:	str	x19, [sp, #16]
  403b80:	mov	x29, sp
  403b84:	mov	x19, x0
  403b88:	bl	403a6c <printf@plt+0x230c>
  403b8c:	cmp	w0, #0xa
  403b90:	b.ne	403ba0 <printf@plt+0x2440>  // b.any
  403b94:	ldr	w8, [x19, #40]
  403b98:	add	w8, w8, #0x1
  403b9c:	str	w8, [x19, #40]
  403ba0:	ldr	x19, [sp, #16]
  403ba4:	ldp	x29, x30, [sp], #32
  403ba8:	ret
  403bac:	ldr	x8, [x0, #32]
  403bb0:	str	x8, [x1]
  403bb4:	ldr	w8, [x0, #40]
  403bb8:	mov	w0, #0x1                   	// #1
  403bbc:	str	w8, [x2]
  403bc0:	ret
  403bc4:	stp	x29, x30, [sp, #-48]!
  403bc8:	stp	x22, x21, [sp, #16]
  403bcc:	stp	x20, x19, [sp, #32]
  403bd0:	mov	x29, sp
  403bd4:	mov	x20, x1
  403bd8:	mov	x1, x4
  403bdc:	mov	x21, x3
  403be0:	mov	w22, w2
  403be4:	mov	x19, x0
  403be8:	bl	4035d4 <printf@plt+0x1e74>
  403bec:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1d3c>
  403bf0:	add	x8, x8, #0x920
  403bf4:	cmp	w22, #0x1
  403bf8:	str	xzr, [x19, #32]
  403bfc:	str	x8, [x19]
  403c00:	str	w22, [x19, #40]
  403c04:	b.lt	403c20 <printf@plt+0x24c0>  // b.tstop
  403c08:	mov	w8, w22
  403c0c:	add	x9, x19, #0x30
  403c10:	ldr	x10, [x21], #8
  403c14:	subs	x8, x8, #0x1
  403c18:	str	x10, [x9], #8
  403c1c:	b.ne	403c10 <printf@plt+0x24b0>  // b.any
  403c20:	mov	x0, x20
  403c24:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  403c28:	mov	w9, wzr
  403c2c:	mov	w8, wzr
  403c30:	stp	x0, x0, [x19, #16]
  403c34:	b	403c4c <printf@plt+0x24ec>
  403c38:	cbz	w11, 403c88 <printf@plt+0x2528>
  403c3c:	add	w12, w8, #0x1
  403c40:	strb	w11, [x10, w8, sxtw]
  403c44:	mov	w8, w12
  403c48:	add	w9, w9, #0x1
  403c4c:	ldr	x10, [x19, #16]
  403c50:	sxtw	x12, w9
  403c54:	ldrb	w11, [x10, x12]
  403c58:	cmp	w11, #0x24
  403c5c:	b.ne	403c38 <printf@plt+0x24d8>  // b.any
  403c60:	add	x12, x12, #0x1
  403c64:	ldrb	w13, [x10, x12]
  403c68:	sub	w14, w13, #0x30
  403c6c:	cmp	w14, #0x9
  403c70:	b.hi	403c3c <printf@plt+0x24dc>  // b.pmore
  403c74:	cmp	w13, #0x30
  403c78:	b.eq	403c48 <printf@plt+0x24e8>  // b.none
  403c7c:	sub	w11, w13, #0x23
  403c80:	mov	w9, w12
  403c84:	b	403c3c <printf@plt+0x24dc>
  403c88:	strb	wzr, [x10, w8, sxtw]
  403c8c:	ldp	x20, x19, [sp, #32]
  403c90:	ldp	x22, x21, [sp, #16]
  403c94:	ldp	x29, x30, [sp], #48
  403c98:	ret
  403c9c:	stp	x29, x30, [sp, #-48]!
  403ca0:	stp	x20, x19, [sp, #32]
  403ca4:	ldr	w8, [x0, #40]
  403ca8:	adrp	x9, 412000 <_ZdlPvm@@Base+0x1d3c>
  403cac:	mov	x19, x0
  403cb0:	add	x9, x9, #0x920
  403cb4:	cmp	w8, #0x1
  403cb8:	str	x21, [sp, #16]
  403cbc:	mov	x29, sp
  403cc0:	str	x9, [x0]
  403cc4:	b.lt	403cf4 <printf@plt+0x2594>  // b.tstop
  403cc8:	mov	x20, xzr
  403ccc:	add	x21, x19, #0x30
  403cd0:	b	403ce4 <printf@plt+0x2584>
  403cd4:	ldrsw	x8, [x19, #40]
  403cd8:	add	x20, x20, #0x1
  403cdc:	cmp	x20, x8
  403ce0:	b.ge	403cf4 <printf@plt+0x2594>  // b.tcont
  403ce4:	ldr	x0, [x21, x20, lsl #3]
  403ce8:	cbz	x0, 403cd4 <printf@plt+0x2574>
  403cec:	bl	401620 <_ZdaPv@plt>
  403cf0:	b	403cd4 <printf@plt+0x2574>
  403cf4:	ldr	x0, [x19, #16]
  403cf8:	cbz	x0, 403d00 <printf@plt+0x25a0>
  403cfc:	bl	401620 <_ZdaPv@plt>
  403d00:	ldp	x20, x19, [sp, #32]
  403d04:	ldr	x21, [sp, #16]
  403d08:	ldp	x29, x30, [sp], #48
  403d0c:	ret
  403d10:	stp	x29, x30, [sp, #-32]!
  403d14:	str	x19, [sp, #16]
  403d18:	mov	x29, sp
  403d1c:	mov	x19, x0
  403d20:	bl	403c9c <printf@plt+0x253c>
  403d24:	mov	x0, x19
  403d28:	bl	4102ac <_ZdlPv@@Base>
  403d2c:	ldr	x19, [sp, #16]
  403d30:	ldp	x29, x30, [sp], #32
  403d34:	ret
  403d38:	ldr	x8, [x0, #32]
  403d3c:	cbz	x8, 403d5c <printf@plt+0x25fc>
  403d40:	ldrb	w9, [x8]
  403d44:	cbz	w9, 403d58 <printf@plt+0x25f8>
  403d48:	add	x9, x8, #0x1
  403d4c:	str	x9, [x0, #32]
  403d50:	ldrb	w0, [x8]
  403d54:	ret
  403d58:	str	xzr, [x0, #32]
  403d5c:	ldr	x8, [x0, #24]
  403d60:	cbz	x8, 403dfc <printf@plt+0x269c>
  403d64:	b	403d70 <printf@plt+0x2610>
  403d68:	mov	w9, #0x1                   	// #1
  403d6c:	tbz	w9, #0, 403df4 <printf@plt+0x2694>
  403d70:	ldr	x9, [x0, #24]
  403d74:	ldrb	w10, [x9]
  403d78:	sub	w11, w10, #0xe
  403d7c:	cmp	w11, #0x8
  403d80:	b.hi	403de4 <printf@plt+0x2684>  // b.pmore
  403d84:	add	x10, x9, #0x1
  403d88:	str	x10, [x0, #24]
  403d8c:	ldrb	w9, [x9]
  403d90:	ldr	w10, [x0, #40]
  403d94:	sub	x9, x9, #0xe
  403d98:	cmp	w9, w10
  403d9c:	b.ge	403d68 <printf@plt+0x2608>  // b.tcont
  403da0:	add	x9, x0, x9, lsl #3
  403da4:	ldr	x9, [x9, #48]
  403da8:	cbz	x9, 403dcc <printf@plt+0x266c>
  403dac:	ldrb	w10, [x9]
  403db0:	cbz	w10, 403dd8 <printf@plt+0x2678>
  403db4:	add	x8, x9, #0x1
  403db8:	str	x8, [x0, #32]
  403dbc:	ldrb	w8, [x9]
  403dc0:	mov	w9, wzr
  403dc4:	tbnz	wzr, #0, 403d70 <printf@plt+0x2610>
  403dc8:	b	403df4 <printf@plt+0x2694>
  403dcc:	mov	w9, #0x1                   	// #1
  403dd0:	tbnz	w9, #0, 403d70 <printf@plt+0x2610>
  403dd4:	b	403df4 <printf@plt+0x2694>
  403dd8:	mov	w9, #0x1                   	// #1
  403ddc:	tbnz	w9, #0, 403d70 <printf@plt+0x2610>
  403de0:	b	403df4 <printf@plt+0x2694>
  403de4:	cbz	w10, 403dfc <printf@plt+0x269c>
  403de8:	add	x8, x9, #0x1
  403dec:	str	x8, [x0, #24]
  403df0:	ldrb	w8, [x9]
  403df4:	mov	w0, w8
  403df8:	ret
  403dfc:	mov	w0, #0xffffffff            	// #-1
  403e00:	ret
  403e04:	ldr	x8, [x0, #32]
  403e08:	cbz	x8, 403e20 <printf@plt+0x26c0>
  403e0c:	ldrb	w8, [x8]
  403e10:	cbz	w8, 403e1c <printf@plt+0x26bc>
  403e14:	mov	w0, w8
  403e18:	ret
  403e1c:	str	xzr, [x0, #32]
  403e20:	ldr	x8, [x0, #24]
  403e24:	cbz	x8, 403e8c <printf@plt+0x272c>
  403e28:	b	403e34 <printf@plt+0x26d4>
  403e2c:	mov	w9, #0x1                   	// #1
  403e30:	tbz	w9, #0, 403e14 <printf@plt+0x26b4>
  403e34:	ldr	x9, [x0, #24]
  403e38:	ldrb	w10, [x9]
  403e3c:	sub	w11, w10, #0xe
  403e40:	cmp	w11, #0x8
  403e44:	b.hi	403e94 <printf@plt+0x2734>  // b.pmore
  403e48:	add	x10, x9, #0x1
  403e4c:	str	x10, [x0, #24]
  403e50:	ldrb	w9, [x9]
  403e54:	ldr	w10, [x0, #40]
  403e58:	sub	x9, x9, #0xe
  403e5c:	cmp	w9, w10
  403e60:	b.ge	403e2c <printf@plt+0x26cc>  // b.tcont
  403e64:	add	x9, x0, x9, lsl #3
  403e68:	ldr	x9, [x9, #48]
  403e6c:	cbz	x9, 403e2c <printf@plt+0x26cc>
  403e70:	ldrb	w10, [x9]
  403e74:	cbz	w10, 403e2c <printf@plt+0x26cc>
  403e78:	str	x9, [x0, #32]
  403e7c:	ldrb	w8, [x9]
  403e80:	mov	w9, wzr
  403e84:	tbnz	w9, #0, 403e34 <printf@plt+0x26d4>
  403e88:	b	403e14 <printf@plt+0x26b4>
  403e8c:	mov	w0, #0xffffffff            	// #-1
  403e90:	ret
  403e94:	cmp	w10, #0x0
  403e98:	csinv	w0, w10, wzr, ne  // ne = any
  403e9c:	ret
  403ea0:	stp	x29, x30, [sp, #-32]!
  403ea4:	str	x19, [sp, #16]
  403ea8:	mov	x29, sp
  403eac:	adrp	x19, 430000 <stderr@@GLIBC_2.17+0x1260>
  403eb0:	ldr	x0, [x19, #3576]
  403eb4:	cbz	x0, 403ef0 <printf@plt+0x2790>
  403eb8:	ldr	x8, [x0]
  403ebc:	ldr	x8, [x8, #16]
  403ec0:	blr	x8
  403ec4:	cmn	w0, #0x1
  403ec8:	b.ne	403ef4 <printf@plt+0x2794>  // b.any
  403ecc:	ldr	x0, [x19, #3576]
  403ed0:	ldr	x8, [x0, #8]
  403ed4:	str	x8, [x19, #3576]
  403ed8:	cbz	x0, 403ee8 <printf@plt+0x2788>
  403edc:	ldr	x8, [x0]
  403ee0:	ldr	x8, [x8, #8]
  403ee4:	blr	x8
  403ee8:	mov	w0, #0xa                   	// #10
  403eec:	b	403ef4 <printf@plt+0x2794>
  403ef0:	mov	w0, #0xffffffff            	// #-1
  403ef4:	ldr	x19, [sp, #16]
  403ef8:	ldp	x29, x30, [sp], #32
  403efc:	ret
  403f00:	stp	x29, x30, [sp, #-16]!
  403f04:	mov	x29, sp
  403f08:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x1260>
  403f0c:	ldr	x0, [x8, #3576]
  403f10:	cbz	x0, 403f34 <printf@plt+0x27d4>
  403f14:	ldr	x8, [x0]
  403f18:	ldr	x8, [x8, #24]
  403f1c:	blr	x8
  403f20:	cmn	w0, #0x1
  403f24:	mov	w8, #0xa                   	// #10
  403f28:	csel	w0, w8, w0, eq  // eq = none
  403f2c:	ldp	x29, x30, [sp], #16
  403f30:	ret
  403f34:	mov	w0, #0xffffffff            	// #-1
  403f38:	ldp	x29, x30, [sp], #16
  403f3c:	ret
  403f40:	stp	x29, x30, [sp, #-48]!
  403f44:	str	x21, [sp, #16]
  403f48:	stp	x20, x19, [sp, #32]
  403f4c:	mov	x29, sp
  403f50:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x1260>
  403f54:	ldr	x20, [x8, #3576]
  403f58:	cbz	x20, 403f88 <printf@plt+0x2828>
  403f5c:	mov	x19, x1
  403f60:	mov	x21, x0
  403f64:	ldr	x8, [x20]
  403f68:	mov	x0, x20
  403f6c:	mov	x1, x21
  403f70:	mov	x2, x19
  403f74:	ldr	x8, [x8, #32]
  403f78:	blr	x8
  403f7c:	cbnz	w0, 403f90 <printf@plt+0x2830>
  403f80:	ldr	x20, [x20, #8]
  403f84:	cbnz	x20, 403f64 <printf@plt+0x2804>
  403f88:	mov	w0, wzr
  403f8c:	b	403f94 <printf@plt+0x2834>
  403f90:	mov	w0, #0x1                   	// #1
  403f94:	ldp	x20, x19, [sp, #32]
  403f98:	ldr	x21, [sp, #16]
  403f9c:	ldp	x29, x30, [sp], #48
  403fa0:	ret
  403fa4:	stp	x29, x30, [sp, #-48]!
  403fa8:	str	x21, [sp, #16]
  403fac:	stp	x20, x19, [sp, #32]
  403fb0:	mov	x29, sp
  403fb4:	adrp	x21, 430000 <stderr@@GLIBC_2.17+0x1260>
  403fb8:	adrp	x19, 412000 <_ZdlPvm@@Base+0x1d3c>
  403fbc:	mov	x20, xzr
  403fc0:	add	x21, x21, #0xe10
  403fc4:	add	x19, x19, #0xa4d
  403fc8:	add	x0, x21, x20
  403fcc:	mov	x1, x19
  403fd0:	bl	410cc8 <_ZdlPvm@@Base+0xa04>
  403fd4:	add	x20, x20, #0x10
  403fd8:	cmp	x20, #0x40
  403fdc:	b.ne	403fc8 <printf@plt+0x2868>  // b.any
  403fe0:	ldp	x20, x19, [sp, #32]
  403fe4:	ldr	x21, [sp, #16]
  403fe8:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x1260>
  403fec:	str	wzr, [x8, #3664]
  403ff0:	ldp	x29, x30, [sp], #48
  403ff4:	ret
  403ff8:	stp	x29, x30, [sp, #-80]!
  403ffc:	stp	x26, x25, [sp, #16]
  404000:	stp	x24, x23, [sp, #32]
  404004:	stp	x22, x21, [sp, #48]
  404008:	stp	x20, x19, [sp, #64]
  40400c:	mov	x29, sp
  404010:	adrp	x23, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404014:	adrp	x22, 430000 <stderr@@GLIBC_2.17+0x1260>
  404018:	ldr	x3, [x23, #3488]
  40401c:	ldr	w25, [x22, #3664]
  404020:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  404024:	add	x0, x0, #0xa40
  404028:	mov	w1, #0xd                   	// #13
  40402c:	mov	w2, #0x1                   	// #1
  404030:	bl	4016f0 <fwrite@plt>
  404034:	adrp	x19, 412000 <_ZdlPvm@@Base+0x1d3c>
  404038:	adrp	x24, 430000 <stderr@@GLIBC_2.17+0x1260>
  40403c:	adrp	x20, 412000 <_ZdlPvm@@Base+0x1d3c>
  404040:	add	x19, x19, #0xa4e
  404044:	add	x24, x24, #0xe10
  404048:	add	x20, x20, #0xa53
  40404c:	add	w8, w25, #0x1
  404050:	add	w9, w25, #0x4
  404054:	cmp	w8, #0x0
  404058:	ldr	w10, [x22, #3664]
  40405c:	csinc	w9, w9, w25, lt  // lt = tstop
  404060:	and	w9, w9, #0xfffffffc
  404064:	sub	w26, w8, w9
  404068:	cmp	w26, w10
  40406c:	add	x21, x24, w25, sxtw #4
  404070:	b.eq	4040ac <printf@plt+0x294c>  // b.none
  404074:	mov	x0, x21
  404078:	bl	402e70 <printf@plt+0x1710>
  40407c:	cmp	w0, #0x1
  404080:	b.lt	40409c <printf@plt+0x293c>  // b.tstop
  404084:	ldr	x1, [x23, #3488]
  404088:	mov	x0, x21
  40408c:	bl	4114cc <_ZdlPvm@@Base+0x1208>
  404090:	ldr	x1, [x23, #3488]
  404094:	mov	w0, #0x20                  	// #32
  404098:	bl	401480 <putc@plt>
  40409c:	mov	w8, #0x1                   	// #1
  4040a0:	mov	w25, w26
  4040a4:	tbnz	w8, #0, 40404c <printf@plt+0x28ec>
  4040a8:	b	4040e8 <printf@plt+0x2988>
  4040ac:	ldr	x3, [x23, #3488]
  4040b0:	mov	w1, #0x4                   	// #4
  4040b4:	mov	w2, #0x1                   	// #1
  4040b8:	mov	x0, x19
  4040bc:	bl	4016f0 <fwrite@plt>
  4040c0:	ldr	x1, [x23, #3488]
  4040c4:	mov	x0, x21
  4040c8:	bl	4114cc <_ZdlPvm@@Base+0x1208>
  4040cc:	ldr	x3, [x23, #3488]
  4040d0:	mov	w1, #0x4                   	// #4
  4040d4:	mov	w2, #0x1                   	// #1
  4040d8:	mov	x0, x20
  4040dc:	bl	4016f0 <fwrite@plt>
  4040e0:	mov	w8, wzr
  4040e4:	tbnz	w8, #0, 40404c <printf@plt+0x28ec>
  4040e8:	ldr	x1, [x23, #3488]
  4040ec:	mov	w0, #0xa                   	// #10
  4040f0:	bl	401480 <putc@plt>
  4040f4:	ldp	x20, x19, [sp, #64]
  4040f8:	ldp	x22, x21, [sp, #48]
  4040fc:	ldp	x24, x23, [sp, #32]
  404100:	ldp	x26, x25, [sp, #16]
  404104:	ldp	x29, x30, [sp], #80
  404108:	ret
  40410c:	stp	x29, x30, [sp, #-32]!
  404110:	str	x19, [sp, #16]
  404114:	mov	x29, sp
  404118:	adrp	x19, 430000 <stderr@@GLIBC_2.17+0x1260>
  40411c:	ldrsw	x8, [x19, #3664]
  404120:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x1260>
  404124:	add	x9, x9, #0xe10
  404128:	mov	x1, x0
  40412c:	add	x0, x9, x8, lsl #4
  404130:	bl	410c20 <_ZdlPvm@@Base+0x95c>
  404134:	ldr	w8, [x19, #3664]
  404138:	add	w9, w8, #0x1
  40413c:	add	w10, w8, #0x4
  404140:	cmp	w9, #0x0
  404144:	csinc	w8, w10, w8, lt  // lt = tstop
  404148:	and	w8, w8, #0xfffffffc
  40414c:	sub	w8, w9, w8
  404150:	str	w8, [x19, #3664]
  404154:	ldr	x19, [sp, #16]
  404158:	ldp	x29, x30, [sp], #32
  40415c:	ret
  404160:	stp	x29, x30, [sp, #-32]!
  404164:	str	x19, [sp, #16]
  404168:	mov	x29, sp
  40416c:	adrp	x19, 430000 <stderr@@GLIBC_2.17+0x1260>
  404170:	ldrsw	x8, [x19, #3664]
  404174:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x1260>
  404178:	add	x9, x9, #0xe10
  40417c:	mov	w1, w0
  404180:	add	x0, x9, x8, lsl #4
  404184:	bl	410d44 <_ZdlPvm@@Base+0xa80>
  404188:	ldr	w8, [x19, #3664]
  40418c:	add	w9, w8, #0x1
  404190:	add	w10, w8, #0x4
  404194:	cmp	w9, #0x0
  404198:	csinc	w8, w10, w8, lt  // lt = tstop
  40419c:	and	w8, w8, #0xfffffffc
  4041a0:	sub	w8, w9, w8
  4041a4:	str	w8, [x19, #3664]
  4041a8:	ldr	x19, [sp, #16]
  4041ac:	ldp	x29, x30, [sp], #32
  4041b0:	ret
  4041b4:	stp	x29, x30, [sp, #-64]!
  4041b8:	str	x23, [sp, #16]
  4041bc:	stp	x22, x21, [sp, #32]
  4041c0:	stp	x20, x19, [sp, #48]
  4041c4:	mov	x29, sp
  4041c8:	adrp	x23, 430000 <stderr@@GLIBC_2.17+0x1260>
  4041cc:	ldrsw	x8, [x23, #3664]
  4041d0:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x1260>
  4041d4:	add	x9, x9, #0xe10
  4041d8:	mov	x20, x0
  4041dc:	add	x19, x9, x8, lsl #4
  4041e0:	mov	w1, #0x22                  	// #34
  4041e4:	mov	x0, x19
  4041e8:	bl	410d44 <_ZdlPvm@@Base+0xa80>
  4041ec:	mov	x0, x20
  4041f0:	bl	402e70 <printf@plt+0x1710>
  4041f4:	cmp	w0, #0x1
  4041f8:	b.lt	404260 <printf@plt+0x2b00>  // b.tstop
  4041fc:	adrp	x22, 412000 <_ZdlPvm@@Base+0x1d3c>
  404200:	mov	w21, wzr
  404204:	add	x22, x22, #0xa58
  404208:	b	404238 <printf@plt+0x2ad8>
  40420c:	mov	x0, x20
  404210:	mov	w1, w21
  404214:	bl	40566c <printf@plt+0x3f0c>
  404218:	mov	w1, w0
  40421c:	mov	x0, x19
  404220:	bl	402e24 <printf@plt+0x16c4>
  404224:	mov	x0, x20
  404228:	add	w21, w21, #0x1
  40422c:	bl	402e70 <printf@plt+0x1710>
  404230:	cmp	w21, w0
  404234:	b.ge	404260 <printf@plt+0x2b00>  // b.tcont
  404238:	mov	x0, x20
  40423c:	mov	w1, w21
  404240:	bl	40566c <printf@plt+0x3f0c>
  404244:	and	w8, w0, #0xff
  404248:	cmp	w8, #0x22
  40424c:	b.ne	40420c <printf@plt+0x2aac>  // b.any
  404250:	mov	x0, x19
  404254:	mov	x1, x22
  404258:	bl	410eb4 <_ZdlPvm@@Base+0xbf0>
  40425c:	b	404224 <printf@plt+0x2ac4>
  404260:	mov	w1, #0x22                  	// #34
  404264:	mov	x0, x19
  404268:	bl	402e24 <printf@plt+0x16c4>
  40426c:	ldr	w8, [x23, #3664]
  404270:	ldp	x20, x19, [sp, #48]
  404274:	ldp	x22, x21, [sp, #32]
  404278:	add	w9, w8, #0x1
  40427c:	add	w10, w8, #0x4
  404280:	cmp	w9, #0x0
  404284:	csinc	w8, w10, w8, lt  // lt = tstop
  404288:	and	w8, w8, #0xfffffffc
  40428c:	sub	w8, w9, w8
  404290:	str	w8, [x23, #3664]
  404294:	ldr	x23, [sp, #16]
  404298:	ldp	x29, x30, [sp], #64
  40429c:	ret
  4042a0:	stp	x29, x30, [sp, #-64]!
  4042a4:	str	x23, [sp, #16]
  4042a8:	stp	x22, x21, [sp, #32]
  4042ac:	stp	x20, x19, [sp, #48]
  4042b0:	mov	x29, sp
  4042b4:	adrp	x23, 430000 <stderr@@GLIBC_2.17+0x1260>
  4042b8:	ldr	x8, [x23, #3576]
  4042bc:	mov	w19, w2
  4042c0:	mov	x20, x1
  4042c4:	mov	x21, x0
  4042c8:	cbz	x8, 4042ec <printf@plt+0x2b8c>
  4042cc:	ldr	x9, [x8, #8]
  4042d0:	mov	x0, x8
  4042d4:	str	x9, [x23, #3576]
  4042d8:	ldr	x9, [x8]
  4042dc:	ldr	x9, [x9, #8]
  4042e0:	blr	x9
  4042e4:	ldr	x8, [x23, #3576]
  4042e8:	cbnz	x8, 4042cc <printf@plt+0x2b6c>
  4042ec:	mov	w0, #0x30                  	// #48
  4042f0:	bl	410228 <_Znwm@@Base>
  4042f4:	mov	x22, x0
  4042f8:	mov	x1, x21
  4042fc:	mov	x2, x20
  404300:	mov	w3, w19
  404304:	mov	x4, xzr
  404308:	bl	403ab4 <printf@plt+0x2354>
  40430c:	str	x22, [x23, #3576]
  404310:	bl	403fa4 <printf@plt+0x2844>
  404314:	ldp	x20, x19, [sp, #48]
  404318:	ldp	x22, x21, [sp, #32]
  40431c:	ldr	x23, [sp, #16]
  404320:	ldp	x29, x30, [sp], #64
  404324:	ret
  404328:	mov	x19, x0
  40432c:	mov	x0, x22
  404330:	bl	4102ac <_ZdlPv@@Base>
  404334:	mov	x0, x19
  404338:	bl	401700 <_Unwind_Resume@plt>
  40433c:	sub	sp, sp, #0x70
  404340:	stp	x29, x30, [sp, #48]
  404344:	str	x23, [sp, #64]
  404348:	stp	x22, x21, [sp, #80]
  40434c:	stp	x20, x19, [sp, #96]
  404350:	add	x29, sp, #0x30
  404354:	add	x0, x29, #0x18
  404358:	sub	x1, x29, #0x4
  40435c:	bl	403f40 <printf@plt+0x27e0>
  404360:	mov	x22, #0x600                 	// #1536
  404364:	mov	w20, w0
  404368:	mov	w21, #0x1                   	// #1
  40436c:	movk	x22, #0x1, lsl #32
  404370:	bl	403ea0 <printf@plt+0x2740>
  404374:	mov	w19, w0
  404378:	cmp	w0, #0x20
  40437c:	b.hi	404390 <printf@plt+0x2c30>  // b.pmore
  404380:	mov	w8, w19
  404384:	lsl	x8, x21, x8
  404388:	tst	x8, x22
  40438c:	b.ne	404370 <printf@plt+0x2c10>  // b.any
  404390:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  404394:	add	x0, x0, #0xe00
  404398:	bl	411304 <_ZdlPvm@@Base+0x1040>
  40439c:	cmn	w19, #0x1
  4043a0:	b.eq	404498 <printf@plt+0x2d38>  // b.none
  4043a4:	adrp	x21, 412000 <_ZdlPvm@@Base+0x1d3c>
  4043a8:	adrp	x22, 432000 <stderr@@GLIBC_2.17+0x3260>
  4043ac:	adrp	x23, 430000 <stderr@@GLIBC_2.17+0x1260>
  4043b0:	add	x21, x21, #0xa5b
  4043b4:	add	x22, x22, #0x1e0
  4043b8:	add	x23, x23, #0xe00
  4043bc:	b	4043d0 <printf@plt+0x2c70>
  4043c0:	mov	x0, x23
  4043c4:	bl	402e24 <printf@plt+0x16c4>
  4043c8:	mov	w8, wzr
  4043cc:	cbnz	w8, 404450 <printf@plt+0x2cf0>
  4043d0:	bl	403ea0 <printf@plt+0x2740>
  4043d4:	cmn	w0, #0x1
  4043d8:	b.eq	4043f0 <printf@plt+0x2c90>  // b.none
  4043dc:	mov	w1, w0
  4043e0:	cmp	w0, w19
  4043e4:	b.ne	4043c0 <printf@plt+0x2c60>  // b.any
  4043e8:	mov	w8, #0x4                   	// #4
  4043ec:	b	4043cc <printf@plt+0x2c6c>
  4043f0:	cbz	w20, 404414 <printf@plt+0x2cb4>
  4043f4:	ldr	x0, [x29, #24]
  4043f8:	ldur	w1, [x29, #-4]
  4043fc:	mov	x2, x21
  404400:	mov	x3, x22
  404404:	mov	x4, x22
  404408:	mov	x5, x22
  40440c:	bl	40f058 <printf@plt+0xd8f8>
  404410:	b	404428 <printf@plt+0x2cc8>
  404414:	mov	x0, x21
  404418:	mov	x1, x22
  40441c:	mov	x2, x22
  404420:	mov	x3, x22
  404424:	bl	40ef9c <printf@plt+0xd83c>
  404428:	add	x8, sp, #0x18
  40442c:	mov	w0, w19
  404430:	mov	x1, x23
  404434:	bl	4056bc <printf@plt+0x3f5c>
  404438:	add	x0, sp, #0x18
  40443c:	bl	40410c <printf@plt+0x29ac>
  404440:	add	x0, sp, #0x18
  404444:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  404448:	mov	w8, #0x1                   	// #1
  40444c:	b	4043cc <printf@plt+0x2c6c>
  404450:	cmp	w8, #0x4
  404454:	b.ne	4044e0 <printf@plt+0x2d80>  // b.any
  404458:	adrp	x1, 430000 <stderr@@GLIBC_2.17+0x1260>
  40445c:	add	x1, x1, #0xe00
  404460:	add	x8, sp, #0x8
  404464:	mov	w0, w19
  404468:	bl	4056bc <printf@plt+0x3f5c>
  40446c:	add	x8, sp, #0x18
  404470:	add	x0, sp, #0x8
  404474:	mov	w1, w19
  404478:	bl	4056f0 <printf@plt+0x3f90>
  40447c:	add	x0, sp, #0x18
  404480:	bl	40410c <printf@plt+0x29ac>
  404484:	add	x0, sp, #0x18
  404488:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  40448c:	add	x0, sp, #0x8
  404490:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  404494:	b	4044e0 <printf@plt+0x2d80>
  404498:	cbz	w20, 4044c4 <printf@plt+0x2d64>
  40449c:	ldr	x0, [x29, #24]
  4044a0:	ldur	w1, [x29, #-4]
  4044a4:	adrp	x3, 432000 <stderr@@GLIBC_2.17+0x3260>
  4044a8:	adrp	x2, 412000 <_ZdlPvm@@Base+0x1d3c>
  4044ac:	add	x3, x3, #0x1e0
  4044b0:	add	x2, x2, #0xa5b
  4044b4:	mov	x4, x3
  4044b8:	mov	x5, x3
  4044bc:	bl	40f058 <printf@plt+0xd8f8>
  4044c0:	b	4044e0 <printf@plt+0x2d80>
  4044c4:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  4044c8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  4044cc:	add	x1, x1, #0x1e0
  4044d0:	add	x0, x0, #0xa5b
  4044d4:	mov	x2, x1
  4044d8:	mov	x3, x1
  4044dc:	bl	40ef9c <printf@plt+0xd83c>
  4044e0:	ldp	x20, x19, [sp, #96]
  4044e4:	ldp	x22, x21, [sp, #80]
  4044e8:	ldr	x23, [sp, #64]
  4044ec:	ldp	x29, x30, [sp, #48]
  4044f0:	add	sp, sp, #0x70
  4044f4:	ret
  4044f8:	mov	x19, x0
  4044fc:	add	x0, sp, #0x18
  404500:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  404504:	b	40450c <printf@plt+0x2dac>
  404508:	mov	x19, x0
  40450c:	add	x0, sp, #0x8
  404510:	b	40451c <printf@plt+0x2dbc>
  404514:	mov	x19, x0
  404518:	add	x0, sp, #0x18
  40451c:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  404520:	mov	x0, x19
  404524:	bl	401700 <_Unwind_Resume@plt>
  404528:	sub	sp, sp, #0xa0
  40452c:	stp	x29, x30, [sp, #80]
  404530:	stp	x26, x25, [sp, #96]
  404534:	stp	x24, x23, [sp, #112]
  404538:	stp	x22, x21, [sp, #128]
  40453c:	stp	x20, x19, [sp, #144]
  404540:	add	x29, sp, #0x50
  404544:	adrp	x21, 430000 <stderr@@GLIBC_2.17+0x1260>
  404548:	adrp	x22, 412000 <_ZdlPvm@@Base+0x1d3c>
  40454c:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x3260>
  404550:	mov	x19, x0
  404554:	mov	w25, wzr
  404558:	mov	w20, wzr
  40455c:	movi	v0.2d, #0x0
  404560:	add	x21, x21, #0xe00
  404564:	add	x22, x22, #0xa7d
  404568:	add	x23, x23, #0x1e0
  40456c:	mov	x26, sp
  404570:	str	xzr, [sp, #64]
  404574:	stp	q0, q0, [sp, #32]
  404578:	stp	q0, q0, [sp]
  40457c:	mov	x0, x21
  404580:	bl	411304 <_ZdlPvm@@Base+0x1040>
  404584:	b	40458c <printf@plt+0x2e2c>
  404588:	sub	w25, w25, #0x1
  40458c:	bl	403ea0 <printf@plt+0x2740>
  404590:	mov	w24, w0
  404594:	cmn	w0, #0x1
  404598:	b.eq	4045d4 <printf@plt+0x2e74>  // b.none
  40459c:	cbnz	w25, 4045b0 <printf@plt+0x2e50>
  4045a0:	cmp	w24, #0x2c
  4045a4:	b.eq	4045fc <printf@plt+0x2e9c>  // b.none
  4045a8:	cmp	w24, #0x29
  4045ac:	b.eq	4045fc <printf@plt+0x2e9c>  // b.none
  4045b0:	mov	x0, x21
  4045b4:	mov	w1, w24
  4045b8:	bl	402e24 <printf@plt+0x16c4>
  4045bc:	cmp	w24, #0x29
  4045c0:	b.eq	404588 <printf@plt+0x2e28>  // b.none
  4045c4:	cmp	w24, #0x28
  4045c8:	b.ne	40458c <printf@plt+0x2e2c>  // b.any
  4045cc:	add	w25, w25, #0x1
  4045d0:	b	40458c <printf@plt+0x2e2c>
  4045d4:	mov	x0, x22
  4045d8:	mov	x1, x23
  4045dc:	mov	x2, x23
  4045e0:	mov	x3, x23
  4045e4:	bl	4038b8 <printf@plt+0x2158>
  4045e8:	cmp	w24, #0x29
  4045ec:	b.eq	404634 <printf@plt+0x2ed4>  // b.none
  4045f0:	cmn	w24, #0x1
  4045f4:	b.ne	40457c <printf@plt+0x2e1c>  // b.any
  4045f8:	b	404634 <printf@plt+0x2ed4>
  4045fc:	mov	x0, x21
  404600:	bl	402e70 <printf@plt+0x1710>
  404604:	cmp	w0, #0x1
  404608:	b.lt	404628 <printf@plt+0x2ec8>  // b.tstop
  40460c:	mov	x0, x21
  404610:	mov	w1, wzr
  404614:	bl	402e24 <printf@plt+0x16c4>
  404618:	mov	x0, x21
  40461c:	bl	402e78 <printf@plt+0x1718>
  404620:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  404624:	str	x0, [x26, w20, sxtw #3]
  404628:	add	w20, w20, #0x1
  40462c:	cmp	w24, #0x29
  404630:	b.ne	4045f0 <printf@plt+0x2e90>  // b.any
  404634:	mov	w0, #0x78                  	// #120
  404638:	bl	410228 <_Znwm@@Base>
  40463c:	adrp	x22, 430000 <stderr@@GLIBC_2.17+0x1260>
  404640:	ldr	x4, [x22, #3576]
  404644:	mov	x21, x0
  404648:	mov	x3, sp
  40464c:	mov	x1, x19
  404650:	mov	w2, w20
  404654:	bl	403bc4 <printf@plt+0x2464>
  404658:	str	x21, [x22, #3576]
  40465c:	ldp	x20, x19, [sp, #144]
  404660:	ldp	x22, x21, [sp, #128]
  404664:	ldp	x24, x23, [sp, #112]
  404668:	ldp	x26, x25, [sp, #96]
  40466c:	ldp	x29, x30, [sp, #80]
  404670:	add	sp, sp, #0xa0
  404674:	ret
  404678:	mov	x19, x0
  40467c:	mov	x0, x21
  404680:	bl	4102ac <_ZdlPv@@Base>
  404684:	mov	x0, x19
  404688:	bl	401700 <_Unwind_Resume@plt>
  40468c:	sub	sp, sp, #0x70
  404690:	stp	x29, x30, [sp, #16]
  404694:	stp	x28, x27, [sp, #32]
  404698:	stp	x26, x25, [sp, #48]
  40469c:	stp	x24, x23, [sp, #64]
  4046a0:	stp	x22, x21, [sp, #80]
  4046a4:	stp	x20, x19, [sp, #96]
  4046a8:	add	x29, sp, #0x10
  4046ac:	mov	x22, #0x100000001           	// #4294967297
  4046b0:	adrp	x20, 430000 <stderr@@GLIBC_2.17+0x1260>
  4046b4:	adrp	x23, 432000 <stderr@@GLIBC_2.17+0x3260>
  4046b8:	adrp	x24, 411000 <_ZdlPvm@@Base+0xd3c>
  4046bc:	mov	w19, w0
  4046c0:	movk	x22, #0xa000, lsl #16
  4046c4:	add	x20, x20, #0xe00
  4046c8:	add	x23, x23, #0x1e0
  4046cc:	add	x24, x24, #0xb50
  4046d0:	b	4046e8 <printf@plt+0x2f88>
  4046d4:	mov	w0, w28
  4046d8:	bl	404160 <printf@plt+0x2a00>
  4046dc:	mov	w27, w28
  4046e0:	mov	w8, #0x1                   	// #1
  4046e4:	cbnz	w8, 404ab8 <printf@plt+0x3358>
  4046e8:	bl	403ea0 <printf@plt+0x2740>
  4046ec:	add	w8, w0, #0x1
  4046f0:	mov	w28, w0
  4046f4:	cmp	w8, #0x23
  4046f8:	b.hi	404734 <printf@plt+0x2fd4>  // b.pmore
  4046fc:	adr	x9, 4046d4 <printf@plt+0x2f74>
  404700:	ldrb	w10, [x24, x8]
  404704:	add	x9, x9, x10, lsl #2
  404708:	br	x9
  40470c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1d3c>
  404710:	mov	x0, sp
  404714:	add	x1, x1, #0xaa9
  404718:	bl	410b1c <_ZdlPvm@@Base+0x858>
  40471c:	mov	x0, sp
  404720:	bl	40410c <printf@plt+0x29ac>
  404724:	mov	x0, sp
  404728:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  40472c:	mov	w27, wzr
  404730:	b	4046e0 <printf@plt+0x2f80>
  404734:	sub	w8, w28, #0x5e
  404738:	cmp	w8, #0x20
  40473c:	b.hi	404750 <printf@plt+0x2ff0>  // b.pmore
  404740:	mov	w9, #0x1                   	// #1
  404744:	lsl	x8, x9, x8
  404748:	tst	x8, x22
  40474c:	b.ne	4046d4 <printf@plt+0x2f74>  // b.any
  404750:	mov	x0, x20
  404754:	bl	411304 <_ZdlPvm@@Base+0x1040>
  404758:	cmp	w28, #0x5c
  40475c:	b.ne	4047e0 <printf@plt+0x3080>  // b.any
  404760:	mov	w22, #0x1                   	// #1
  404764:	b	4047f0 <printf@plt+0x3090>
  404768:	mov	x0, x20
  40476c:	bl	411304 <_ZdlPvm@@Base+0x1040>
  404770:	mov	w21, wzr
  404774:	mov	w25, #0x22                  	// #34
  404778:	bl	403ea0 <printf@plt+0x2740>
  40477c:	cmp	w0, #0x22
  404780:	b.eq	4047bc <printf@plt+0x305c>  // b.none
  404784:	mov	w27, w0
  404788:	cmn	w0, #0x1
  40478c:	b.eq	404a40 <printf@plt+0x32e0>  // b.none
  404790:	cmp	w27, #0xa
  404794:	b.eq	404a4c <printf@plt+0x32ec>  // b.none
  404798:	mov	x0, x20
  40479c:	mov	w1, w27
  4047a0:	bl	402e24 <printf@plt+0x16c4>
  4047a4:	cmp	w21, #0x0
  4047a8:	cset	w8, eq  // eq = none
  4047ac:	cmp	w27, #0x5c
  4047b0:	cset	w9, eq  // eq = none
  4047b4:	and	w21, w8, w9
  4047b8:	b	404778 <printf@plt+0x3018>
  4047bc:	cbz	w21, 404a64 <printf@plt+0x3304>
  4047c0:	mov	x0, x20
  4047c4:	bl	402e70 <printf@plt+0x1710>
  4047c8:	sub	w1, w0, #0x1
  4047cc:	mov	x0, x20
  4047d0:	bl	402e80 <printf@plt+0x1720>
  4047d4:	mov	w21, wzr
  4047d8:	strb	w25, [x0]
  4047dc:	b	404778 <printf@plt+0x3018>
  4047e0:	mov	x0, x20
  4047e4:	mov	w1, w28
  4047e8:	bl	402e24 <printf@plt+0x16c4>
  4047ec:	mov	w22, wzr
  4047f0:	mov	w25, wzr
  4047f4:	mov	w21, wzr
  4047f8:	b	404824 <printf@plt+0x30c4>
  4047fc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  404800:	add	x0, x0, #0xae2
  404804:	mov	x1, x23
  404808:	mov	x2, x23
  40480c:	mov	x3, x23
  404810:	bl	4038b8 <printf@plt+0x2158>
  404814:	mov	w22, wzr
  404818:	mov	w8, #0x1                   	// #1
  40481c:	mov	w25, w8
  404820:	cbnz	w8, 404994 <printf@plt+0x3234>
  404824:	bl	403f00 <printf@plt+0x27a0>
  404828:	mov	w28, w0
  40482c:	cbz	w19, 404894 <printf@plt+0x3134>
  404830:	cbnz	w22, 404894 <printf@plt+0x3134>
  404834:	cmp	w28, #0x28
  404838:	b.ne	404894 <printf@plt+0x3134>  // b.any
  40483c:	mov	x0, x20
  404840:	mov	w1, wzr
  404844:	bl	402e24 <printf@plt+0x16c4>
  404848:	mov	x0, x20
  40484c:	bl	402e78 <printf@plt+0x1718>
  404850:	mov	x1, x0
  404854:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  404858:	add	x0, x0, #0xde8
  40485c:	bl	4031fc <printf@plt+0x1a9c>
  404860:	cbz	x0, 404878 <printf@plt+0x3118>
  404864:	ldrb	w8, [x0]
  404868:	mov	x26, x0
  40486c:	cbz	w8, 404878 <printf@plt+0x3118>
  404870:	ldrb	w8, [x26, #1]
  404874:	cbz	w8, 40495c <printf@plt+0x31fc>
  404878:	mov	x0, x20
  40487c:	bl	402e70 <printf@plt+0x1710>
  404880:	sub	w1, w0, #0x1
  404884:	mov	x0, x20
  404888:	bl	4112a4 <_ZdlPvm@@Base+0xfe0>
  40488c:	mov	w8, #0x1                   	// #1
  404890:	cbz	w8, 404994 <printf@plt+0x3234>
  404894:	cbz	w22, 4048c8 <printf@plt+0x3168>
  404898:	add	w8, w28, #0x1
  40489c:	cmp	w8, #0x23
  4048a0:	b.hi	404948 <printf@plt+0x31e8>  // b.pmore
  4048a4:	adrp	x11, 411000 <_ZdlPvm@@Base+0xd3c>
  4048a8:	add	x11, x11, #0xb74
  4048ac:	adr	x9, 4047fc <printf@plt+0x309c>
  4048b0:	ldrb	w10, [x11, x8]
  4048b4:	add	x9, x9, x10, lsl #2
  4048b8:	br	x9
  4048bc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  4048c0:	add	x0, x0, #0xb29
  4048c4:	b	404804 <printf@plt+0x30a4>
  4048c8:	add	w9, w28, #0x1
  4048cc:	cmp	w9, #0x23
  4048d0:	mov	w8, #0x1                   	// #1
  4048d4:	b.ls	404910 <printf@plt+0x31b0>  // b.plast
  4048d8:	sub	w9, w28, #0x5c
  4048dc:	cmp	w9, #0x22
  4048e0:	b.hi	404978 <printf@plt+0x3218>  // b.pmore
  4048e4:	mov	x11, #0x4                   	// #4
  4048e8:	mov	w10, #0x1                   	// #1
  4048ec:	movk	x11, #0x8000, lsl #16
  4048f0:	lsl	x10, x10, x9
  4048f4:	movk	x11, #0x6, lsl #32
  4048f8:	tst	x10, x11
  4048fc:	b.ne	40481c <printf@plt+0x30bc>  // b.any
  404900:	cbnz	x9, 404978 <printf@plt+0x3218>
  404904:	bl	403ea0 <printf@plt+0x2740>
  404908:	mov	w22, #0x1                   	// #1
  40490c:	b	40498c <printf@plt+0x322c>
  404910:	mov	w10, #0x1                   	// #1
  404914:	lsl	x9, x10, x9
  404918:	mov	x10, #0xc01                 	// #3073
  40491c:	movk	x10, #0xa, lsl #32
  404920:	tst	x9, x10
  404924:	b.ne	40481c <printf@plt+0x30bc>  // b.any
  404928:	b	4048d8 <printf@plt+0x3178>
  40492c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  404930:	add	x0, x0, #0xb01
  404934:	b	404804 <printf@plt+0x30a4>
  404938:	bl	403ea0 <printf@plt+0x2740>
  40493c:	mov	w1, #0x22                  	// #34
  404940:	mov	x0, x20
  404944:	b	404984 <printf@plt+0x3224>
  404948:	bl	403ea0 <printf@plt+0x2740>
  40494c:	mov	w1, #0x5c                  	// #92
  404950:	mov	x0, x20
  404954:	bl	402e24 <printf@plt+0x16c4>
  404958:	b	40497c <printf@plt+0x321c>
  40495c:	bl	403ea0 <printf@plt+0x2740>
  404960:	ldr	x0, [x26, #8]
  404964:	bl	404528 <printf@plt+0x2dc8>
  404968:	mov	w8, wzr
  40496c:	mov	w21, #0x1                   	// #1
  404970:	cbnz	w8, 404894 <printf@plt+0x3134>
  404974:	b	404994 <printf@plt+0x3234>
  404978:	bl	403ea0 <printf@plt+0x2740>
  40497c:	mov	x0, x20
  404980:	mov	w1, w28
  404984:	bl	402e24 <printf@plt+0x16c4>
  404988:	mov	w22, wzr
  40498c:	mov	w8, w25
  404990:	b	40481c <printf@plt+0x30bc>
  404994:	cbz	w21, 4049b4 <printf@plt+0x3254>
  404998:	mov	x22, #0x100000001           	// #4294967297
  40499c:	mov	w8, #0x6                   	// #6
  4049a0:	movk	x22, #0xa000, lsl #16
  4049a4:	cmp	w8, #0x6
  4049a8:	csel	w8, wzr, w8, eq  // eq = none
  4049ac:	cbz	w8, 4046e8 <printf@plt+0x2f88>
  4049b0:	b	404ab8 <printf@plt+0x3358>
  4049b4:	mov	x0, x20
  4049b8:	bl	402e70 <printf@plt+0x1710>
  4049bc:	mov	x22, #0x100000001           	// #4294967297
  4049c0:	movk	x22, #0xa000, lsl #16
  4049c4:	cbz	w0, 404a74 <printf@plt+0x3314>
  4049c8:	cbz	w19, 404aa4 <printf@plt+0x3344>
  4049cc:	mov	x0, x20
  4049d0:	mov	w1, wzr
  4049d4:	bl	402e24 <printf@plt+0x16c4>
  4049d8:	mov	x0, x20
  4049dc:	bl	402e78 <printf@plt+0x1718>
  4049e0:	mov	x1, x0
  4049e4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  4049e8:	add	x0, x0, #0xde8
  4049ec:	bl	4031fc <printf@plt+0x1a9c>
  4049f0:	mov	x28, x0
  4049f4:	mov	x0, x20
  4049f8:	bl	402e70 <printf@plt+0x1710>
  4049fc:	sub	w1, w0, #0x1
  404a00:	mov	x0, x20
  404a04:	bl	4112a4 <_ZdlPvm@@Base+0xfe0>
  404a08:	cbz	x28, 404a9c <printf@plt+0x333c>
  404a0c:	ldrb	w8, [x28]
  404a10:	cbz	w8, 404a7c <printf@plt+0x331c>
  404a14:	mov	w0, #0x20                  	// #32
  404a18:	bl	410228 <_Znwm@@Base>
  404a1c:	ldr	x1, [x28, #8]
  404a20:	adrp	x21, 430000 <stderr@@GLIBC_2.17+0x1260>
  404a24:	ldr	x2, [x21, #3576]
  404a28:	mov	x26, x0
  404a2c:	bl	4039dc <printf@plt+0x227c>
  404a30:	str	x26, [x21, #3576]
  404a34:	mov	w8, #0x6                   	// #6
  404a38:	cbnz	w8, 4049a4 <printf@plt+0x3244>
  404a3c:	b	404aa4 <printf@plt+0x3344>
  404a40:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  404a44:	add	x0, x0, #0xab6
  404a48:	b	404a54 <printf@plt+0x32f4>
  404a4c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  404a50:	add	x0, x0, #0xac0
  404a54:	mov	x1, x23
  404a58:	mov	x2, x23
  404a5c:	mov	x3, x23
  404a60:	bl	4038b8 <printf@plt+0x2158>
  404a64:	mov	x0, x20
  404a68:	bl	4041b4 <printf@plt+0x2a54>
  404a6c:	mov	w27, #0x11a                 	// #282
  404a70:	b	4046e0 <printf@plt+0x2f80>
  404a74:	mov	w8, #0x6                   	// #6
  404a78:	b	4049a4 <printf@plt+0x3244>
  404a7c:	cmp	w19, #0x1
  404a80:	b.ne	404a9c <printf@plt+0x333c>  // b.any
  404a84:	mov	x0, x20
  404a88:	bl	40410c <printf@plt+0x29ac>
  404a8c:	ldr	w27, [x28, #8]
  404a90:	mov	w8, #0x1                   	// #1
  404a94:	cbnz	w8, 4049a4 <printf@plt+0x3244>
  404a98:	b	404aa4 <printf@plt+0x3344>
  404a9c:	mov	w8, wzr
  404aa0:	cbnz	w8, 4049a4 <printf@plt+0x3244>
  404aa4:	mov	x0, x20
  404aa8:	bl	40410c <printf@plt+0x29ac>
  404aac:	mov	w27, #0x119                 	// #281
  404ab0:	mov	w8, #0x1                   	// #1
  404ab4:	b	4049a4 <printf@plt+0x3244>
  404ab8:	mov	w0, w27
  404abc:	ldp	x20, x19, [sp, #96]
  404ac0:	ldp	x22, x21, [sp, #80]
  404ac4:	ldp	x24, x23, [sp, #64]
  404ac8:	ldp	x26, x25, [sp, #48]
  404acc:	ldp	x28, x27, [sp, #32]
  404ad0:	ldp	x29, x30, [sp, #16]
  404ad4:	add	sp, sp, #0x70
  404ad8:	ret
  404adc:	mov	x19, x0
  404ae0:	mov	x0, x26
  404ae4:	bl	4102ac <_ZdlPv@@Base>
  404ae8:	mov	x0, x19
  404aec:	bl	401700 <_Unwind_Resume@plt>
  404af0:	mov	x19, x0
  404af4:	mov	x0, sp
  404af8:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  404afc:	mov	x0, x19
  404b00:	bl	401700 <_Unwind_Resume@plt>
  404b04:	sub	sp, sp, #0x40
  404b08:	stp	x29, x30, [sp, #16]
  404b0c:	stp	x22, x21, [sp, #32]
  404b10:	stp	x20, x19, [sp, #48]
  404b14:	add	x29, sp, #0x10
  404b18:	mov	w0, #0x2                   	// #2
  404b1c:	bl	40468c <printf@plt+0x2f2c>
  404b20:	sub	w8, w0, #0x119
  404b24:	cmp	w8, #0x2
  404b28:	b.cc	404b48 <printf@plt+0x33e8>  // b.lo, b.ul, b.last
  404b2c:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  404b30:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  404b34:	add	x1, x1, #0x1e0
  404b38:	add	x0, x0, #0xb4d
  404b3c:	mov	x2, x1
  404b40:	mov	x3, x1
  404b44:	b	404bd4 <printf@plt+0x3474>
  404b48:	adrp	x19, 430000 <stderr@@GLIBC_2.17+0x1260>
  404b4c:	add	x19, x19, #0xe00
  404b50:	mov	x0, x19
  404b54:	mov	w1, wzr
  404b58:	bl	402e24 <printf@plt+0x16c4>
  404b5c:	mov	x0, x19
  404b60:	bl	402e78 <printf@plt+0x1718>
  404b64:	mov	x19, x0
  404b68:	bl	401630 <__errno_location@plt>
  404b6c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1d3c>
  404b70:	str	wzr, [x0]
  404b74:	add	x1, x1, #0xfba
  404b78:	mov	x0, x19
  404b7c:	bl	401640 <fopen@plt>
  404b80:	cbz	x0, 404bb0 <printf@plt+0x3450>
  404b84:	mov	x20, x0
  404b88:	mov	w0, #0x40                  	// #64
  404b8c:	bl	410228 <_Znwm@@Base>
  404b90:	adrp	x22, 430000 <stderr@@GLIBC_2.17+0x1260>
  404b94:	ldr	x3, [x22, #3576]
  404b98:	mov	x21, x0
  404b9c:	mov	x1, x20
  404ba0:	mov	x2, x19
  404ba4:	bl	4035f4 <printf@plt+0x1e94>
  404ba8:	str	x21, [x22, #3576]
  404bac:	b	404bd8 <printf@plt+0x3478>
  404bb0:	mov	x0, sp
  404bb4:	mov	x1, x19
  404bb8:	bl	40ed2c <printf@plt+0xd5cc>
  404bbc:	adrp	x2, 432000 <stderr@@GLIBC_2.17+0x3260>
  404bc0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  404bc4:	add	x2, x2, #0x1e0
  404bc8:	add	x0, x0, #0xb66
  404bcc:	mov	x1, sp
  404bd0:	mov	x3, x2
  404bd4:	bl	4038b8 <printf@plt+0x2158>
  404bd8:	ldp	x20, x19, [sp, #48]
  404bdc:	ldp	x22, x21, [sp, #32]
  404be0:	ldp	x29, x30, [sp, #16]
  404be4:	add	sp, sp, #0x40
  404be8:	ret
  404bec:	mov	x19, x0
  404bf0:	mov	x0, x21
  404bf4:	bl	4102ac <_ZdlPv@@Base>
  404bf8:	mov	x0, x19
  404bfc:	bl	401700 <_Unwind_Resume@plt>
  404c00:	stp	x29, x30, [sp, #-16]!
  404c04:	mov	x29, sp
  404c08:	mov	w0, wzr
  404c0c:	bl	40468c <printf@plt+0x2f2c>
  404c10:	cmp	w0, #0x119
  404c14:	b.ne	404c24 <printf@plt+0x34c4>  // b.any
  404c18:	bl	40433c <printf@plt+0x2bdc>
  404c1c:	ldp	x29, x30, [sp], #16
  404c20:	ret
  404c24:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  404c28:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  404c2c:	add	x1, x1, #0x1e0
  404c30:	add	x0, x0, #0xb84
  404c34:	mov	x2, x1
  404c38:	mov	x3, x1
  404c3c:	bl	4038b8 <printf@plt+0x2158>
  404c40:	ldp	x29, x30, [sp], #16
  404c44:	ret
  404c48:	stp	x29, x30, [sp, #-48]!
  404c4c:	str	x21, [sp, #16]
  404c50:	stp	x20, x19, [sp, #32]
  404c54:	mov	x29, sp
  404c58:	mov	w19, w0
  404c5c:	mov	w0, wzr
  404c60:	bl	40468c <printf@plt+0x2f2c>
  404c64:	cmp	w0, #0x119
  404c68:	b.ne	404cb8 <printf@plt+0x3558>  // b.any
  404c6c:	adrp	x20, 430000 <stderr@@GLIBC_2.17+0x1260>
  404c70:	add	x20, x20, #0xe00
  404c74:	mov	x0, x20
  404c78:	mov	w1, wzr
  404c7c:	bl	402e24 <printf@plt+0x16c4>
  404c80:	mov	x0, x20
  404c84:	bl	402e78 <printf@plt+0x1718>
  404c88:	mov	x21, x0
  404c8c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  404c90:	add	x0, x0, #0xde8
  404c94:	mov	x1, x21
  404c98:	bl	4031fc <printf@plt+0x1a9c>
  404c9c:	cbz	x0, 404cd8 <printf@plt+0x3578>
  404ca0:	ldrb	w8, [x0]
  404ca4:	mov	x20, x0
  404ca8:	cbz	w8, 404d08 <printf@plt+0x35a8>
  404cac:	ldr	x0, [x20, #8]
  404cb0:	bl	4014e0 <free@plt>
  404cb4:	b	404d08 <printf@plt+0x35a8>
  404cb8:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  404cbc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  404cc0:	add	x1, x1, #0x1e0
  404cc4:	add	x0, x0, #0xb84
  404cc8:	mov	x2, x1
  404ccc:	mov	x3, x1
  404cd0:	bl	4038b8 <printf@plt+0x2158>
  404cd4:	b	404d3c <printf@plt+0x35dc>
  404cd8:	mov	w0, #0x18                  	// #24
  404cdc:	bl	401410 <_Znam@plt>
  404ce0:	mov	x20, x0
  404ce4:	mov	w8, #0x1                   	// #1
  404ce8:	str	x8, [x20], #8
  404cec:	mov	x0, x20
  404cf0:	bl	402ef4 <printf@plt+0x1794>
  404cf4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  404cf8:	add	x0, x0, #0xde8
  404cfc:	mov	x1, x21
  404d00:	mov	x2, x20
  404d04:	bl	402fe4 <printf@plt+0x1884>
  404d08:	bl	40433c <printf@plt+0x2bdc>
  404d0c:	adrp	x21, 430000 <stderr@@GLIBC_2.17+0x1260>
  404d10:	add	x21, x21, #0xe00
  404d14:	mov	x0, x21
  404d18:	mov	w1, wzr
  404d1c:	bl	402e24 <printf@plt+0x16c4>
  404d20:	mov	w8, #0x1                   	// #1
  404d24:	mov	x0, x21
  404d28:	strb	w8, [x20]
  404d2c:	bl	402e78 <printf@plt+0x1718>
  404d30:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  404d34:	str	x0, [x20, #8]
  404d38:	strb	w19, [x20, #1]
  404d3c:	ldp	x20, x19, [sp, #32]
  404d40:	ldr	x21, [sp, #16]
  404d44:	ldp	x29, x30, [sp], #48
  404d48:	ret
  404d4c:	stp	x29, x30, [sp, #-32]!
  404d50:	str	x19, [sp, #16]
  404d54:	mov	x29, sp
  404d58:	mov	w0, wzr
  404d5c:	bl	40468c <printf@plt+0x2f2c>
  404d60:	cmp	w0, #0x119
  404d64:	b.ne	404d9c <printf@plt+0x363c>  // b.any
  404d68:	adrp	x19, 430000 <stderr@@GLIBC_2.17+0x1260>
  404d6c:	add	x19, x19, #0xe00
  404d70:	mov	x0, x19
  404d74:	mov	w1, wzr
  404d78:	bl	402e24 <printf@plt+0x16c4>
  404d7c:	mov	x0, x19
  404d80:	bl	402e78 <printf@plt+0x1718>
  404d84:	mov	x1, x0
  404d88:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  404d8c:	add	x0, x0, #0xde8
  404d90:	mov	x2, xzr
  404d94:	bl	402fe4 <printf@plt+0x1884>
  404d98:	b	404db8 <printf@plt+0x3658>
  404d9c:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  404da0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  404da4:	add	x1, x1, #0x1e0
  404da8:	add	x0, x0, #0xb93
  404dac:	mov	x2, x1
  404db0:	mov	x3, x1
  404db4:	bl	4038b8 <printf@plt+0x2158>
  404db8:	ldr	x19, [sp, #16]
  404dbc:	ldp	x29, x30, [sp], #32
  404dc0:	ret
  404dc4:	sub	sp, sp, #0x30
  404dc8:	stp	x29, x30, [sp, #16]
  404dcc:	str	x19, [sp, #32]
  404dd0:	add	x29, sp, #0x10
  404dd4:	mov	w0, #0x2                   	// #2
  404dd8:	bl	40468c <printf@plt+0x2f2c>
  404ddc:	sub	w8, w0, #0x119
  404de0:	cmp	w8, #0x2
  404de4:	b.cc	404e04 <printf@plt+0x36a4>  // b.lo, b.ul, b.last
  404de8:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  404dec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  404df0:	add	x1, x1, #0x1e0
  404df4:	add	x0, x0, #0xba5
  404df8:	mov	x2, x1
  404dfc:	mov	x3, x1
  404e00:	b	404e58 <printf@plt+0x36f8>
  404e04:	adrp	x19, 430000 <stderr@@GLIBC_2.17+0x1260>
  404e08:	add	x19, x19, #0xe00
  404e0c:	mov	x0, x19
  404e10:	mov	w1, wzr
  404e14:	bl	402e24 <printf@plt+0x16c4>
  404e18:	mov	x0, x19
  404e1c:	bl	402e78 <printf@plt+0x1718>
  404e20:	bl	4057ec <printf@plt+0x408c>
  404e24:	cbnz	w0, 404e5c <printf@plt+0x36fc>
  404e28:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  404e2c:	add	x0, x0, #0xe00
  404e30:	bl	402e78 <printf@plt+0x1718>
  404e34:	mov	x1, x0
  404e38:	mov	x0, sp
  404e3c:	bl	40ed2c <printf@plt+0xd5cc>
  404e40:	adrp	x2, 432000 <stderr@@GLIBC_2.17+0x3260>
  404e44:	adrp	x0, 411000 <_ZdlPvm@@Base+0xd3c>
  404e48:	add	x2, x2, #0x1e0
  404e4c:	add	x0, x0, #0x91a
  404e50:	mov	x1, sp
  404e54:	mov	x3, x2
  404e58:	bl	4038b8 <printf@plt+0x2158>
  404e5c:	ldr	x19, [sp, #32]
  404e60:	ldp	x29, x30, [sp, #16]
  404e64:	add	sp, sp, #0x30
  404e68:	ret
  404e6c:	stp	x29, x30, [sp, #-32]!
  404e70:	str	x19, [sp, #16]
  404e74:	mov	x29, sp
  404e78:	mov	w0, #0x2                   	// #2
  404e7c:	bl	40468c <printf@plt+0x2f2c>
  404e80:	sub	w8, w0, #0x119
  404e84:	cmp	w8, #0x2
  404e88:	b.cc	404eac <printf@plt+0x374c>  // b.lo, b.ul, b.last
  404e8c:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  404e90:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  404e94:	add	x1, x1, #0x1e0
  404e98:	add	x0, x0, #0xbc3
  404e9c:	mov	x2, x1
  404ea0:	mov	x3, x1
  404ea4:	bl	4038b8 <printf@plt+0x2158>
  404ea8:	b	404ecc <printf@plt+0x376c>
  404eac:	adrp	x19, 430000 <stderr@@GLIBC_2.17+0x1260>
  404eb0:	add	x19, x19, #0xe00
  404eb4:	mov	x0, x19
  404eb8:	mov	w1, wzr
  404ebc:	bl	402e24 <printf@plt+0x16c4>
  404ec0:	mov	x0, x19
  404ec4:	bl	402e78 <printf@plt+0x1718>
  404ec8:	bl	40592c <printf@plt+0x41cc>
  404ecc:	ldr	x19, [sp, #16]
  404ed0:	ldp	x29, x30, [sp], #32
  404ed4:	ret
  404ed8:	stp	x29, x30, [sp, #-32]!
  404edc:	str	x19, [sp, #16]
  404ee0:	mov	x29, sp
  404ee4:	mov	w0, #0x2                   	// #2
  404ee8:	bl	40468c <printf@plt+0x2f2c>
  404eec:	sub	w8, w0, #0x119
  404ef0:	cmp	w8, #0x2
  404ef4:	b.cc	404f18 <printf@plt+0x37b8>  // b.lo, b.ul, b.last
  404ef8:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  404efc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  404f00:	add	x1, x1, #0x1e0
  404f04:	add	x0, x0, #0xbe1
  404f08:	mov	x2, x1
  404f0c:	mov	x3, x1
  404f10:	bl	4038b8 <printf@plt+0x2158>
  404f14:	b	404f38 <printf@plt+0x37d8>
  404f18:	adrp	x19, 430000 <stderr@@GLIBC_2.17+0x1260>
  404f1c:	add	x19, x19, #0xe00
  404f20:	mov	x0, x19
  404f24:	mov	w1, wzr
  404f28:	bl	402e24 <printf@plt+0x16c4>
  404f2c:	mov	x0, x19
  404f30:	bl	402e78 <printf@plt+0x1718>
  404f34:	bl	405968 <printf@plt+0x4208>
  404f38:	ldr	x19, [sp, #16]
  404f3c:	ldp	x29, x30, [sp], #32
  404f40:	ret
  404f44:	stp	x29, x30, [sp, #-32]!
  404f48:	str	x19, [sp, #16]
  404f4c:	mov	x29, sp
  404f50:	mov	w0, #0x2                   	// #2
  404f54:	bl	40468c <printf@plt+0x2f2c>
  404f58:	sub	w8, w0, #0x119
  404f5c:	cmp	w8, #0x2
  404f60:	b.cc	404f84 <printf@plt+0x3824>  // b.lo, b.ul, b.last
  404f64:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  404f68:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  404f6c:	add	x1, x1, #0x1e0
  404f70:	add	x0, x0, #0xc00
  404f74:	mov	x2, x1
  404f78:	mov	x3, x1
  404f7c:	bl	4038b8 <printf@plt+0x2158>
  404f80:	b	404fa4 <printf@plt+0x3844>
  404f84:	adrp	x19, 430000 <stderr@@GLIBC_2.17+0x1260>
  404f88:	add	x19, x19, #0xe00
  404f8c:	mov	x0, x19
  404f90:	mov	w1, wzr
  404f94:	bl	402e24 <printf@plt+0x16c4>
  404f98:	mov	x0, x19
  404f9c:	bl	402e78 <printf@plt+0x1718>
  404fa0:	bl	4059a4 <printf@plt+0x4244>
  404fa4:	ldr	x19, [sp, #16]
  404fa8:	ldp	x29, x30, [sp], #32
  404fac:	ret
  404fb0:	sub	sp, sp, #0x40
  404fb4:	stp	x29, x30, [sp, #32]
  404fb8:	stp	x20, x19, [sp, #48]
  404fbc:	add	x29, sp, #0x20
  404fc0:	mov	w0, #0x2                   	// #2
  404fc4:	bl	40468c <printf@plt+0x2f2c>
  404fc8:	sub	w8, w0, #0x119
  404fcc:	cmp	w8, #0x2
  404fd0:	b.cc	404ff4 <printf@plt+0x3894>  // b.lo, b.ul, b.last
  404fd4:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  404fd8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  404fdc:	add	x1, x1, #0x1e0
  404fe0:	add	x0, x0, #0xc1f
  404fe4:	mov	x2, x1
  404fe8:	mov	x3, x1
  404fec:	bl	4038b8 <printf@plt+0x2158>
  404ff0:	b	405044 <printf@plt+0x38e4>
  404ff4:	adrp	x19, 430000 <stderr@@GLIBC_2.17+0x1260>
  404ff8:	add	x19, x19, #0xe00
  404ffc:	mov	x0, x19
  405000:	mov	w1, wzr
  405004:	bl	402e24 <printf@plt+0x16c4>
  405008:	mov	x0, x19
  40500c:	bl	402e78 <printf@plt+0x1718>
  405010:	sub	x1, x29, #0x8
  405014:	mov	w2, #0xa                   	// #10
  405018:	bl	4014d0 <strtol@plt>
  40501c:	mov	x19, x0
  405020:	cbnz	x0, 40503c <printf@plt+0x38dc>
  405024:	ldur	x20, [x29, #-8]
  405028:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  40502c:	add	x0, x0, #0xe00
  405030:	bl	402e78 <printf@plt+0x1718>
  405034:	cmp	x20, x0
  405038:	b.eq	405054 <printf@plt+0x38f4>  // b.none
  40503c:	mov	w0, w19
  405040:	bl	4057cc <printf@plt+0x406c>
  405044:	ldp	x20, x19, [sp, #48]
  405048:	ldp	x29, x30, [sp, #32]
  40504c:	add	sp, sp, #0x40
  405050:	ret
  405054:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  405058:	add	x0, x0, #0xe00
  40505c:	bl	402e78 <printf@plt+0x1718>
  405060:	mov	x1, x0
  405064:	add	x0, sp, #0x8
  405068:	bl	40ed2c <printf@plt+0xd5cc>
  40506c:	adrp	x2, 432000 <stderr@@GLIBC_2.17+0x3260>
  405070:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  405074:	add	x2, x2, #0x1e0
  405078:	add	x0, x0, #0xc3d
  40507c:	add	x1, sp, #0x8
  405080:	mov	x3, x2
  405084:	bl	4038b8 <printf@plt+0x2158>
  405088:	b	405044 <printf@plt+0x38e4>
  40508c:	stp	x29, x30, [sp, #-32]!
  405090:	stp	x20, x19, [sp, #16]
  405094:	mov	x29, sp
  405098:	mov	w0, wzr
  40509c:	bl	40468c <printf@plt+0x2f2c>
  4050a0:	cmp	w0, #0x119
  4050a4:	b.ne	405130 <printf@plt+0x39d0>  // b.any
  4050a8:	adrp	x19, 430000 <stderr@@GLIBC_2.17+0x1260>
  4050ac:	add	x19, x19, #0xe00
  4050b0:	mov	x0, x19
  4050b4:	mov	w1, wzr
  4050b8:	bl	402e24 <printf@plt+0x16c4>
  4050bc:	mov	x0, x19
  4050c0:	bl	402e78 <printf@plt+0x1718>
  4050c4:	mov	x1, x0
  4050c8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  4050cc:	add	x0, x0, #0xde8
  4050d0:	bl	4031fc <printf@plt+0x1a9c>
  4050d4:	cbz	x0, 405150 <printf@plt+0x39f0>
  4050d8:	ldrb	w8, [x0]
  4050dc:	cbz	w8, 405150 <printf@plt+0x39f0>
  4050e0:	ldrb	w19, [x0, #1]
  4050e4:	bl	40433c <printf@plt+0x2bdc>
  4050e8:	cbnz	w19, 405154 <printf@plt+0x39f4>
  4050ec:	adrp	x20, 430000 <stderr@@GLIBC_2.17+0x1260>
  4050f0:	add	x20, x20, #0xe00
  4050f4:	mov	x0, x20
  4050f8:	mov	w1, wzr
  4050fc:	bl	402e24 <printf@plt+0x16c4>
  405100:	mov	w0, #0x20                  	// #32
  405104:	bl	410228 <_Znwm@@Base>
  405108:	mov	x19, x0
  40510c:	mov	x0, x20
  405110:	bl	402e78 <printf@plt+0x1718>
  405114:	adrp	x20, 430000 <stderr@@GLIBC_2.17+0x1260>
  405118:	ldr	x2, [x20, #3576]
  40511c:	mov	x1, x0
  405120:	mov	x0, x19
  405124:	bl	4039dc <printf@plt+0x227c>
  405128:	str	x19, [x20, #3576]
  40512c:	b	405154 <printf@plt+0x39f4>
  405130:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  405134:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  405138:	add	x1, x1, #0x1e0
  40513c:	add	x0, x0, #0xc60
  405140:	mov	x2, x1
  405144:	mov	x3, x1
  405148:	bl	4038b8 <printf@plt+0x2158>
  40514c:	b	405154 <printf@plt+0x39f4>
  405150:	bl	40433c <printf@plt+0x2bdc>
  405154:	ldp	x20, x19, [sp, #16]
  405158:	ldp	x29, x30, [sp], #32
  40515c:	ret
  405160:	mov	x20, x0
  405164:	mov	x0, x19
  405168:	bl	4102ac <_ZdlPv@@Base>
  40516c:	mov	x0, x20
  405170:	bl	401700 <_Unwind_Resume@plt>
  405174:	stp	x29, x30, [sp, #-32]!
  405178:	stp	x20, x19, [sp, #16]
  40517c:	mov	x29, sp
  405180:	bl	403ea0 <printf@plt+0x2740>
  405184:	cmp	w0, #0xa
  405188:	b.eq	405180 <printf@plt+0x3a20>  // b.none
  40518c:	mov	w19, w0
  405190:	cmp	w0, #0x20
  405194:	b.eq	405180 <printf@plt+0x3a20>  // b.none
  405198:	cmn	w19, #0x1
  40519c:	b.eq	4051fc <printf@plt+0x3a9c>  // b.none
  4051a0:	bl	403ea0 <printf@plt+0x2740>
  4051a4:	cmn	w0, #0x1
  4051a8:	b.eq	4051fc <printf@plt+0x3a9c>  // b.none
  4051ac:	mov	w20, w0
  4051b0:	cmp	w19, #0x6f
  4051b4:	b.ne	405224 <printf@plt+0x3ac4>  // b.any
  4051b8:	cmp	w20, #0x66
  4051bc:	b.ne	405224 <printf@plt+0x3ac4>  // b.any
  4051c0:	bl	403f00 <printf@plt+0x27a0>
  4051c4:	cmp	w0, #0x66
  4051c8:	b.ne	405224 <printf@plt+0x3ac4>  // b.any
  4051cc:	bl	403ea0 <printf@plt+0x2740>
  4051d0:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4051d4:	adrp	x10, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4051d8:	ldrb	w11, [x8, #3504]
  4051dc:	ldrb	w12, [x10, #3508]
  4051e0:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x1260>
  4051e4:	adrp	x13, 430000 <stderr@@GLIBC_2.17+0x1260>
  4051e8:	strb	wzr, [x10, #3508]
  4051ec:	strb	w11, [x9, #3668]
  4051f0:	strb	w12, [x13, #3672]
  4051f4:	strb	wzr, [x8, #3504]
  4051f8:	b	405218 <printf@plt+0x3ab8>
  4051fc:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  405200:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  405204:	add	x1, x1, #0x1e0
  405208:	add	x0, x0, #0xc6a
  40520c:	mov	x2, x1
  405210:	mov	x3, x1
  405214:	bl	4038b8 <printf@plt+0x2158>
  405218:	ldp	x20, x19, [sp, #16]
  40521c:	ldp	x29, x30, [sp], #32
  405220:	ret
  405224:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405228:	ldr	w8, [x8, #3528]
  40522c:	cbnz	w8, 405264 <printf@plt+0x3b04>
  405230:	cmp	w19, #0x6f
  405234:	b.ne	405264 <printf@plt+0x3b04>  // b.any
  405238:	cmp	w20, #0x6e
  40523c:	b.ne	405264 <printf@plt+0x3b04>  // b.any
  405240:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x1260>
  405244:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x1260>
  405248:	ldrb	w8, [x8, #3668]
  40524c:	ldrb	w9, [x9, #3672]
  405250:	adrp	x10, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405254:	adrp	x11, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405258:	strb	w8, [x10, #3504]
  40525c:	strb	w9, [x11, #3508]
  405260:	b	405218 <printf@plt+0x3ab8>
  405264:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405268:	adrp	x9, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40526c:	strb	w19, [x8, #3504]
  405270:	strb	w20, [x9, #3508]
  405274:	b	405218 <printf@plt+0x3ab8>
  405278:	sub	sp, sp, #0x30
  40527c:	stp	x29, x30, [sp, #16]
  405280:	str	x19, [sp, #32]
  405284:	add	x29, sp, #0x10
  405288:	mov	w0, #0x2                   	// #2
  40528c:	bl	40468c <printf@plt+0x2f2c>
  405290:	sub	w8, w0, #0x119
  405294:	cmp	w8, #0x2
  405298:	b.cc	4052bc <printf@plt+0x3b5c>  // b.lo, b.ul, b.last
  40529c:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  4052a0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  4052a4:	add	x1, x1, #0x1e0
  4052a8:	add	x0, x0, #0xc98
  4052ac:	mov	x2, x1
  4052b0:	mov	x3, x1
  4052b4:	bl	4038b8 <printf@plt+0x2158>
  4052b8:	b	405350 <printf@plt+0x3bf0>
  4052bc:	adrp	x19, 430000 <stderr@@GLIBC_2.17+0x1260>
  4052c0:	add	x19, x19, #0xe00
  4052c4:	mov	x0, x19
  4052c8:	mov	w1, wzr
  4052cc:	bl	402e24 <printf@plt+0x16c4>
  4052d0:	mov	x0, sp
  4052d4:	mov	x1, x19
  4052d8:	bl	410bac <_ZdlPvm@@Base+0x8e8>
  4052dc:	mov	w0, wzr
  4052e0:	bl	40468c <printf@plt+0x2f2c>
  4052e4:	sub	w8, w0, #0x119
  4052e8:	cmp	w8, #0x2
  4052ec:	b.cc	405310 <printf@plt+0x3bb0>  // b.lo, b.ul, b.last
  4052f0:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  4052f4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  4052f8:	add	x1, x1, #0x1e0
  4052fc:	add	x0, x0, #0xc98
  405300:	mov	x2, x1
  405304:	mov	x3, x1
  405308:	bl	4038b8 <printf@plt+0x2158>
  40530c:	b	405348 <printf@plt+0x3be8>
  405310:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  405314:	add	x0, x0, #0xe00
  405318:	mov	w1, wzr
  40531c:	bl	402e24 <printf@plt+0x16c4>
  405320:	mov	x0, sp
  405324:	bl	402e78 <printf@plt+0x1718>
  405328:	mov	x19, x0
  40532c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  405330:	add	x0, x0, #0xe00
  405334:	bl	402e78 <printf@plt+0x1718>
  405338:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  40533c:	mov	x1, x0
  405340:	mov	x0, x19
  405344:	bl	408f04 <printf@plt+0x77a4>
  405348:	mov	x0, sp
  40534c:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  405350:	ldr	x19, [sp, #32]
  405354:	ldp	x29, x30, [sp, #16]
  405358:	add	sp, sp, #0x30
  40535c:	ret
  405360:	mov	x19, x0
  405364:	mov	x0, sp
  405368:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  40536c:	mov	x0, x19
  405370:	bl	401700 <_Unwind_Resume@plt>
  405374:	sub	sp, sp, #0x40
  405378:	stp	x29, x30, [sp, #32]
  40537c:	str	x19, [sp, #48]
  405380:	add	x29, sp, #0x20
  405384:	mov	w0, #0x2                   	// #2
  405388:	bl	40468c <printf@plt+0x2f2c>
  40538c:	sub	w8, w0, #0x119
  405390:	cmp	w8, #0x2
  405394:	b.cc	4053b8 <printf@plt+0x3c58>  // b.lo, b.ul, b.last
  405398:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  40539c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  4053a0:	add	x1, x1, #0x1e0
  4053a4:	add	x0, x0, #0xca5
  4053a8:	mov	x2, x1
  4053ac:	mov	x3, x1
  4053b0:	bl	4038b8 <printf@plt+0x2158>
  4053b4:	b	405494 <printf@plt+0x3d34>
  4053b8:	adrp	x19, 430000 <stderr@@GLIBC_2.17+0x1260>
  4053bc:	add	x19, x19, #0xe00
  4053c0:	mov	x0, x19
  4053c4:	mov	w1, wzr
  4053c8:	bl	402e24 <printf@plt+0x16c4>
  4053cc:	add	x0, sp, #0x10
  4053d0:	mov	x1, x19
  4053d4:	bl	410bac <_ZdlPvm@@Base+0x8e8>
  4053d8:	mov	w0, wzr
  4053dc:	bl	40468c <printf@plt+0x2f2c>
  4053e0:	sub	w8, w0, #0x119
  4053e4:	cmp	w8, #0x2
  4053e8:	b.cc	40540c <printf@plt+0x3cac>  // b.lo, b.ul, b.last
  4053ec:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  4053f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  4053f4:	add	x1, x1, #0x1e0
  4053f8:	add	x0, x0, #0xca5
  4053fc:	mov	x2, x1
  405400:	mov	x3, x1
  405404:	bl	4038b8 <printf@plt+0x2158>
  405408:	b	40548c <printf@plt+0x3d2c>
  40540c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  405410:	add	x0, x0, #0xe00
  405414:	mov	w1, wzr
  405418:	bl	402e24 <printf@plt+0x16c4>
  40541c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  405420:	add	x0, x0, #0xe00
  405424:	mov	w1, wzr
  405428:	bl	402e80 <printf@plt+0x1720>
  40542c:	adrp	x1, 411000 <_ZdlPvm@@Base+0xd3c>
  405430:	add	x1, x1, #0x92c
  405434:	add	x2, x29, #0x1c
  405438:	bl	4015e0 <__isoc99_sscanf@plt>
  40543c:	cmp	w0, #0x1
  405440:	b.ne	405458 <printf@plt+0x3cf8>  // b.any
  405444:	add	x0, sp, #0x10
  405448:	bl	402e78 <printf@plt+0x1718>
  40544c:	ldr	w1, [x29, #28]
  405450:	bl	405724 <printf@plt+0x3fc4>
  405454:	b	40548c <printf@plt+0x3d2c>
  405458:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x1260>
  40545c:	add	x0, x0, #0xe00
  405460:	bl	402e78 <printf@plt+0x1718>
  405464:	mov	x1, x0
  405468:	mov	x0, sp
  40546c:	bl	40ed2c <printf@plt+0xd5cc>
  405470:	adrp	x2, 432000 <stderr@@GLIBC_2.17+0x3260>
  405474:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1d3c>
  405478:	add	x2, x2, #0x1e0
  40547c:	add	x0, x0, #0xcad
  405480:	mov	x1, sp
  405484:	mov	x3, x2
  405488:	bl	4038b8 <printf@plt+0x2158>
  40548c:	add	x0, sp, #0x10
  405490:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  405494:	ldr	x19, [sp, #48]
  405498:	ldp	x29, x30, [sp, #32]
  40549c:	add	sp, sp, #0x40
  4054a0:	ret
  4054a4:	b	4054ac <printf@plt+0x3d4c>
  4054a8:	b	4054ac <printf@plt+0x3d4c>
  4054ac:	mov	x19, x0
  4054b0:	add	x0, sp, #0x10
  4054b4:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  4054b8:	mov	x0, x19
  4054bc:	bl	401700 <_Unwind_Resume@plt>
  4054c0:	stp	x29, x30, [sp, #-80]!
  4054c4:	str	x25, [sp, #16]
  4054c8:	stp	x24, x23, [sp, #32]
  4054cc:	stp	x22, x21, [sp, #48]
  4054d0:	stp	x20, x19, [sp, #64]
  4054d4:	mov	x29, sp
  4054d8:	adrp	x21, 411000 <_ZdlPvm@@Base+0xd3c>
  4054dc:	adrp	x19, 430000 <stderr@@GLIBC_2.17+0x1260>
  4054e0:	add	x21, x21, #0xb98
  4054e4:	add	x19, x19, #0xe00
  4054e8:	adrp	x22, 431000 <stderr@@GLIBC_2.17+0x2260>
  4054ec:	adrp	x23, 430000 <stderr@@GLIBC_2.17+0x1260>
  4054f0:	b	405510 <printf@plt+0x3db0>
  4054f4:	ldr	w8, [x23, #3728]
  4054f8:	cbz	w8, 405584 <printf@plt+0x3e24>
  4054fc:	mov	w0, wzr
  405500:	bl	404c48 <printf@plt+0x34e8>
  405504:	mov	w25, #0x1                   	// #1
  405508:	mov	w20, w24
  40550c:	tbz	w25, #0, 4055dc <printf@plt+0x3e7c>
  405510:	mov	w0, #0x1                   	// #1
  405514:	mov	w24, w20
  405518:	bl	40468c <printf@plt+0x2f2c>
  40551c:	sub	w8, w0, #0x119
  405520:	mov	w20, w0
  405524:	cmp	w8, #0x22
  405528:	mov	w25, wzr
  40552c:	b.hi	40550c <printf@plt+0x3dac>  // b.pmore
  405530:	adr	x9, 4054f4 <printf@plt+0x3d94>
  405534:	ldrb	w10, [x21, x8]
  405538:	add	x9, x9, x10, lsl #2
  40553c:	br	x9
  405540:	mov	x0, x19
  405544:	mov	w1, wzr
  405548:	bl	402e24 <printf@plt+0x16c4>
  40554c:	mov	x0, x19
  405550:	bl	402e78 <printf@plt+0x1718>
  405554:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  405558:	mov	w25, wzr
  40555c:	str	x0, [x22, #1736]
  405560:	b	40550c <printf@plt+0x3dac>
  405564:	bl	404fb0 <printf@plt+0x3850>
  405568:	b	405504 <printf@plt+0x3da4>
  40556c:	bl	404e6c <printf@plt+0x370c>
  405570:	b	405504 <printf@plt+0x3da4>
  405574:	bl	404dc4 <printf@plt+0x3664>
  405578:	b	405504 <printf@plt+0x3da4>
  40557c:	ldr	w8, [x23, #3728]
  405580:	cbz	w8, 4054fc <printf@plt+0x3d9c>
  405584:	bl	404c00 <printf@plt+0x34a0>
  405588:	b	405504 <printf@plt+0x3da4>
  40558c:	mov	w0, #0x1                   	// #1
  405590:	mov	w25, #0x1                   	// #1
  405594:	bl	404c48 <printf@plt+0x34e8>
  405598:	b	405508 <printf@plt+0x3da8>
  40559c:	bl	404d4c <printf@plt+0x35ec>
  4055a0:	b	405504 <printf@plt+0x3da4>
  4055a4:	bl	40508c <printf@plt+0x392c>
  4055a8:	b	405504 <printf@plt+0x3da4>
  4055ac:	bl	404b04 <printf@plt+0x33a4>
  4055b0:	b	405504 <printf@plt+0x3da4>
  4055b4:	bl	405174 <printf@plt+0x3a14>
  4055b8:	b	405504 <printf@plt+0x3da4>
  4055bc:	bl	405278 <printf@plt+0x3b18>
  4055c0:	b	405504 <printf@plt+0x3da4>
  4055c4:	bl	405374 <printf@plt+0x3c14>
  4055c8:	b	405504 <printf@plt+0x3da4>
  4055cc:	bl	404ed8 <printf@plt+0x3778>
  4055d0:	b	405504 <printf@plt+0x3da4>
  4055d4:	bl	404f44 <printf@plt+0x37e4>
  4055d8:	b	405504 <printf@plt+0x3da4>
  4055dc:	mov	w0, w20
  4055e0:	ldp	x20, x19, [sp, #64]
  4055e4:	ldp	x22, x21, [sp, #48]
  4055e8:	ldp	x24, x23, [sp, #32]
  4055ec:	ldr	x25, [sp, #16]
  4055f0:	ldp	x29, x30, [sp], #80
  4055f4:	ret
  4055f8:	sub	sp, sp, #0x30
  4055fc:	stp	x29, x30, [sp, #16]
  405600:	str	x19, [sp, #32]
  405604:	add	x29, sp, #0x10
  405608:	mov	x19, x0
  40560c:	add	x0, x29, #0x18
  405610:	sub	x1, x29, #0x4
  405614:	bl	403f40 <printf@plt+0x27e0>
  405618:	cbz	w0, 405640 <printf@plt+0x3ee0>
  40561c:	ldr	x0, [x29, #24]
  405620:	ldur	w1, [x29, #-4]
  405624:	adrp	x3, 432000 <stderr@@GLIBC_2.17+0x3260>
  405628:	add	x3, x3, #0x1e0
  40562c:	mov	x2, x19
  405630:	mov	x4, x3
  405634:	mov	x5, x3
  405638:	bl	40f058 <printf@plt+0xd8f8>
  40563c:	b	405658 <printf@plt+0x3ef8>
  405640:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  405644:	add	x1, x1, #0x1e0
  405648:	mov	x0, x19
  40564c:	mov	x2, x1
  405650:	mov	x3, x1
  405654:	bl	40ef9c <printf@plt+0xd83c>
  405658:	bl	403ff8 <printf@plt+0x2898>
  40565c:	ldr	x19, [sp, #32]
  405660:	ldp	x29, x30, [sp, #16]
  405664:	add	sp, sp, #0x30
  405668:	ret
  40566c:	stp	x29, x30, [sp, #-32]!
  405670:	stp	x20, x19, [sp, #16]
  405674:	mov	x29, sp
  405678:	mov	w19, w1
  40567c:	mov	x20, x0
  405680:	tbnz	w1, #31, 405694 <printf@plt+0x3f34>
  405684:	ldr	w8, [x20, #8]
  405688:	cmp	w8, w19
  40568c:	cset	w0, gt
  405690:	b	405698 <printf@plt+0x3f38>
  405694:	mov	w0, wzr
  405698:	adrp	x2, 411000 <_ZdlPvm@@Base+0xd3c>
  40569c:	add	x2, x2, #0xac9
  4056a0:	mov	w1, #0x68                  	// #104
  4056a4:	bl	402ed0 <printf@plt+0x1770>
  4056a8:	ldr	x8, [x20]
  4056ac:	ldrb	w0, [x8, w19, sxtw]
  4056b0:	ldp	x20, x19, [sp, #16]
  4056b4:	ldp	x29, x30, [sp], #32
  4056b8:	ret
  4056bc:	sub	sp, sp, #0x20
  4056c0:	stp	x29, x30, [sp, #16]
  4056c4:	add	x29, sp, #0x10
  4056c8:	sturb	w0, [x29, #-4]
  4056cc:	ldr	x3, [x1]
  4056d0:	ldr	w4, [x1, #8]
  4056d4:	mov	x0, x8
  4056d8:	sub	x1, x29, #0x4
  4056dc:	mov	w2, #0x1                   	// #1
  4056e0:	bl	411024 <_ZdlPvm@@Base+0xd60>
  4056e4:	ldp	x29, x30, [sp, #16]
  4056e8:	add	sp, sp, #0x20
  4056ec:	ret
  4056f0:	sub	sp, sp, #0x20
  4056f4:	stp	x29, x30, [sp, #16]
  4056f8:	add	x29, sp, #0x10
  4056fc:	sturb	w1, [x29, #-4]
  405700:	ldr	x1, [x0]
  405704:	ldr	w2, [x0, #8]
  405708:	mov	x0, x8
  40570c:	sub	x3, x29, #0x4
  405710:	mov	w4, #0x1                   	// #1
  405714:	bl	411024 <_ZdlPvm@@Base+0xd60>
  405718:	ldp	x29, x30, [sp, #16]
  40571c:	add	sp, sp, #0x20
  405720:	ret
  405724:	sub	sp, sp, #0x40
  405728:	stp	x29, x30, [sp, #16]
  40572c:	str	x21, [sp, #32]
  405730:	stp	x20, x19, [sp, #48]
  405734:	add	x29, sp, #0x10
  405738:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  40573c:	ldr	x8, [x8, #600]
  405740:	mov	x20, x0
  405744:	cbz	x8, 40576c <printf@plt+0x400c>
  405748:	adrp	x21, 42d000 <_Znam@GLIBCXX_3.4>
  40574c:	mov	w19, w1
  405750:	add	x21, x21, #0x268
  405754:	mov	x0, x8
  405758:	mov	x1, x20
  40575c:	bl	401650 <strcmp@plt>
  405760:	cbz	w0, 405798 <printf@plt+0x4038>
  405764:	ldr	x8, [x21], #16
  405768:	cbnz	x8, 405754 <printf@plt+0x3ff4>
  40576c:	mov	x0, sp
  405770:	mov	x1, x20
  405774:	bl	40ed2c <printf@plt+0xd5cc>
  405778:	adrp	x2, 432000 <stderr@@GLIBC_2.17+0x3260>
  40577c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405780:	add	x2, x2, #0x1e0
  405784:	add	x0, x0, #0x893
  405788:	mov	x1, sp
  40578c:	mov	x3, x2
  405790:	bl	40ef9c <printf@plt+0xd83c>
  405794:	b	4057a0 <printf@plt+0x4040>
  405798:	ldur	x8, [x21, #-8]
  40579c:	str	w19, [x8]
  4057a0:	ldp	x20, x19, [sp, #48]
  4057a4:	ldr	x21, [sp, #32]
  4057a8:	ldp	x29, x30, [sp, #16]
  4057ac:	add	sp, sp, #0x40
  4057b0:	ret
  4057b4:	sub	w8, w0, #0x2
  4057b8:	cmp	w0, #0x1
  4057bc:	csel	w0, w8, w0, gt
  4057c0:	ret
  4057c4:	and	w0, w0, #0xfffffffe
  4057c8:	ret
  4057cc:	tbnz	w0, #31, 4057dc <printf@plt+0x407c>
  4057d0:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  4057d4:	str	w0, [x8, #452]
  4057d8:	ret
  4057dc:	neg	w8, w0
  4057e0:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  4057e4:	str	w8, [x9, #456]
  4057e8:	ret
  4057ec:	sub	sp, sp, #0x30
  4057f0:	stp	x29, x30, [sp, #16]
  4057f4:	stp	x20, x19, [sp, #32]
  4057f8:	ldrb	w8, [x0]
  4057fc:	mov	x19, x0
  405800:	add	x29, sp, #0x10
  405804:	cmp	w8, #0x2d
  405808:	b.eq	405818 <printf@plt+0x40b8>  // b.none
  40580c:	cmp	w8, #0x2b
  405810:	mov	x20, x19
  405814:	b.ne	40581c <printf@plt+0x40bc>  // b.any
  405818:	add	x20, x19, #0x1
  40581c:	add	x1, sp, #0x8
  405820:	mov	w2, #0xa                   	// #10
  405824:	mov	x0, x20
  405828:	bl	4014d0 <strtol@plt>
  40582c:	cmp	x0, #0x1
  405830:	b.lt	4058b4 <printf@plt+0x4154>  // b.tstop
  405834:	mov	w8, #0x7fffffff            	// #2147483647
  405838:	cmp	x0, x8
  40583c:	mov	w8, wzr
  405840:	b.gt	4058b8 <printf@plt+0x4158>
  405844:	ldr	x9, [sp, #8]
  405848:	ldrb	w9, [x9]
  40584c:	cbnz	w9, 4058b8 <printf@plt+0x4158>
  405850:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x1260>
  405854:	cmp	x20, x19
  405858:	b.ls	405894 <printf@plt+0x4134>  // b.plast
  40585c:	ldr	w9, [x8, #3720]
  405860:	cbnz	w9, 40586c <printf@plt+0x410c>
  405864:	mov	w9, #0xa                   	// #10
  405868:	str	w9, [x8, #3720]
  40586c:	ldrb	w10, [x19]
  405870:	ldrsw	x9, [x8, #3720]
  405874:	cmp	w10, #0x2b
  405878:	b.ne	40589c <printf@plt+0x413c>  // b.any
  40587c:	mov	w10, #0x7fffffff            	// #2147483647
  405880:	sub	x10, x10, x0
  405884:	cmp	x10, x9
  405888:	b.lt	4058b4 <printf@plt+0x4154>  // b.tstop
  40588c:	add	w9, w9, w0
  405890:	b	4058a8 <printf@plt+0x4148>
  405894:	str	w0, [x8, #3720]
  405898:	b	4058ac <printf@plt+0x414c>
  40589c:	cmp	x0, x9
  4058a0:	b.ge	4058b4 <printf@plt+0x4154>  // b.tcont
  4058a4:	sub	w9, w9, w0
  4058a8:	str	w9, [x8, #3720]
  4058ac:	mov	w8, #0x1                   	// #1
  4058b0:	b	4058b8 <printf@plt+0x4158>
  4058b4:	mov	w8, wzr
  4058b8:	ldp	x20, x19, [sp, #32]
  4058bc:	ldp	x29, x30, [sp, #16]
  4058c0:	mov	w0, w8
  4058c4:	add	sp, sp, #0x30
  4058c8:	ret
  4058cc:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  4058d0:	str	w0, [x8, #448]
  4058d4:	ret
  4058d8:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x1260>
  4058dc:	ldr	x8, [x8, #3696]
  4058e0:	adrp	x9, 414000 <_ZdlPvm@@Base+0x3d3c>
  4058e4:	add	x9, x9, #0xfd0
  4058e8:	cmp	x8, #0x0
  4058ec:	csel	x0, x9, x8, eq  // eq = none
  4058f0:	ret
  4058f4:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x1260>
  4058f8:	ldr	x8, [x8, #3704]
  4058fc:	adrp	x9, 412000 <_ZdlPvm@@Base+0x1d3c>
  405900:	add	x9, x9, #0xe55
  405904:	cmp	x8, #0x0
  405908:	csel	x0, x9, x8, eq  // eq = none
  40590c:	ret
  405910:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x1260>
  405914:	ldr	x8, [x8, #3712]
  405918:	adrp	x9, 412000 <_ZdlPvm@@Base+0x1d3c>
  40591c:	add	x9, x9, #0xdb8
  405920:	cmp	x8, #0x0
  405924:	csel	x0, x9, x8, eq  // eq = none
  405928:	ret
  40592c:	stp	x29, x30, [sp, #-32]!
  405930:	stp	x20, x19, [sp, #16]
  405934:	mov	x29, sp
  405938:	adrp	x20, 430000 <stderr@@GLIBC_2.17+0x1260>
  40593c:	ldr	x8, [x20, #3696]
  405940:	mov	x19, x0
  405944:	cbz	x8, 405950 <printf@plt+0x41f0>
  405948:	mov	x0, x8
  40594c:	bl	401620 <_ZdaPv@plt>
  405950:	mov	x0, x19
  405954:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  405958:	str	x0, [x20, #3696]
  40595c:	ldp	x20, x19, [sp, #16]
  405960:	ldp	x29, x30, [sp], #32
  405964:	ret
  405968:	stp	x29, x30, [sp, #-32]!
  40596c:	stp	x20, x19, [sp, #16]
  405970:	mov	x29, sp
  405974:	adrp	x20, 430000 <stderr@@GLIBC_2.17+0x1260>
  405978:	ldr	x8, [x20, #3704]
  40597c:	mov	x19, x0
  405980:	cbz	x8, 40598c <printf@plt+0x422c>
  405984:	mov	x0, x8
  405988:	bl	401620 <_ZdaPv@plt>
  40598c:	mov	x0, x19
  405990:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  405994:	str	x0, [x20, #3704]
  405998:	ldp	x20, x19, [sp, #16]
  40599c:	ldp	x29, x30, [sp], #32
  4059a0:	ret
  4059a4:	stp	x29, x30, [sp, #-32]!
  4059a8:	stp	x20, x19, [sp, #16]
  4059ac:	mov	x29, sp
  4059b0:	adrp	x20, 430000 <stderr@@GLIBC_2.17+0x1260>
  4059b4:	ldr	x8, [x20, #3712]
  4059b8:	mov	x19, x0
  4059bc:	cbz	x8, 4059c8 <printf@plt+0x4268>
  4059c0:	mov	x0, x8
  4059c4:	bl	401620 <_ZdaPv@plt>
  4059c8:	mov	x0, x19
  4059cc:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  4059d0:	str	x0, [x20, #3712]
  4059d4:	ldp	x20, x19, [sp, #16]
  4059d8:	ldp	x29, x30, [sp], #32
  4059dc:	ret
  4059e0:	stp	x29, x30, [sp, #-16]!
  4059e4:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4059e8:	ldr	w8, [x8, #3544]
  4059ec:	mov	x29, sp
  4059f0:	cbz	w8, 4059fc <printf@plt+0x429c>
  4059f4:	ldp	x29, x30, [sp], #16
  4059f8:	ret
  4059fc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405a00:	add	x0, x0, #0xc06
  405a04:	bl	401440 <puts@plt>
  405a08:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405a0c:	add	x0, x0, #0xc13
  405a10:	bl	401440 <puts@plt>
  405a14:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405a18:	add	x0, x0, #0xc19
  405a1c:	bl	401440 <puts@plt>
  405a20:	ldp	x29, x30, [sp], #16
  405a24:	ret
  405a28:	stp	x29, x30, [sp, #-16]!
  405a2c:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405a30:	ldr	w8, [x8, #3544]
  405a34:	mov	x29, sp
  405a38:	cbz	w8, 405a60 <printf@plt+0x4300>
  405a3c:	cmp	w8, #0x1
  405a40:	b.ne	405a58 <printf@plt+0x42f8>  // b.any
  405a44:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405a48:	ldr	w8, [x8, #3540]
  405a4c:	cbnz	w8, 405a58 <printf@plt+0x42f8>
  405a50:	mov	w0, #0xa                   	// #10
  405a54:	bl	401550 <putchar@plt>
  405a58:	ldp	x29, x30, [sp], #16
  405a5c:	ret
  405a60:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405a64:	add	x0, x0, #0xc20
  405a68:	bl	401440 <puts@plt>
  405a6c:	ldp	x29, x30, [sp], #16
  405a70:	ret
  405a74:	stp	x29, x30, [sp, #-16]!
  405a78:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405a7c:	ldr	w8, [x8, #3544]
  405a80:	mov	x29, sp
  405a84:	cbz	w8, 405a90 <printf@plt+0x4330>
  405a88:	ldp	x29, x30, [sp], #16
  405a8c:	ret
  405a90:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405a94:	add	x0, x0, #0xc26
  405a98:	bl	401440 <puts@plt>
  405a9c:	ldp	x29, x30, [sp], #16
  405aa0:	ret
  405aa4:	stp	x29, x30, [sp, #-32]!
  405aa8:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405aac:	ldr	w8, [x8, #3544]
  405ab0:	str	x19, [sp, #16]
  405ab4:	mov	x19, x0
  405ab8:	mov	x29, sp
  405abc:	cmp	w8, #0x1
  405ac0:	b.eq	405af4 <printf@plt+0x4394>  // b.none
  405ac4:	cbnz	w8, 405b20 <printf@plt+0x43c0>
  405ac8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405acc:	add	x0, x0, #0xc30
  405ad0:	bl	401440 <puts@plt>
  405ad4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405ad8:	add	x0, x0, #0x8af
  405adc:	mov	x1, x19
  405ae0:	bl	401760 <printf@plt>
  405ae4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405ae8:	add	x0, x0, #0xc34
  405aec:	bl	401440 <puts@plt>
  405af0:	b	405b20 <printf@plt+0x43c0>
  405af4:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405af8:	ldr	x1, [x8, #3480]
  405afc:	mov	x0, x19
  405b00:	bl	401420 <fputs@plt>
  405b04:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405b08:	ldr	w8, [x8, #3540]
  405b0c:	cbz	w8, 405b20 <printf@plt+0x43c0>
  405b10:	ldrb	w8, [x19]
  405b14:	cbz	w8, 405b20 <printf@plt+0x43c0>
  405b18:	mov	w0, #0xa                   	// #10
  405b1c:	bl	401550 <putchar@plt>
  405b20:	ldr	x19, [sp, #16]
  405b24:	ldp	x29, x30, [sp], #32
  405b28:	ret
  405b2c:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  405b30:	str	w0, [x8, #460]
  405b34:	ret
  405b38:	stp	x29, x30, [sp, #-16]!
  405b3c:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  405b40:	ldr	w9, [x8, #460]
  405b44:	mov	x29, sp
  405b48:	tbz	w9, #31, 405b50 <printf@plt+0x43f0>
  405b4c:	str	wzr, [x8, #460]
  405b50:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  405b54:	ldr	w1, [x9, #448]
  405b58:	ldr	w2, [x8, #460]
  405b5c:	tbnz	w1, #31, 405b74 <printf@plt+0x4414>
  405b60:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405b64:	add	x0, x0, #0x8bb
  405b68:	bl	401760 <printf@plt>
  405b6c:	ldp	x29, x30, [sp], #16
  405b70:	ret
  405b74:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405b78:	add	x0, x0, #0x8ce
  405b7c:	mov	w1, w2
  405b80:	bl	401760 <printf@plt>
  405b84:	ldp	x29, x30, [sp], #16
  405b88:	ret
  405b8c:	adrp	x8, 413000 <_ZdlPvm@@Base+0x2d3c>
  405b90:	add	x8, x8, #0xdb8
  405b94:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x1260>
  405b98:	str	x8, [x0]
  405b9c:	ldr	w8, [x9, #3732]
  405ba0:	add	w10, w8, #0x1
  405ba4:	str	w10, [x9, #3732]
  405ba8:	stp	wzr, w8, [x0, #8]
  405bac:	ret
  405bb0:	brk	#0x1
  405bb4:	sub	sp, sp, #0x40
  405bb8:	stp	x29, x30, [sp, #16]
  405bbc:	str	x21, [sp, #32]
  405bc0:	stp	x20, x19, [sp, #48]
  405bc4:	add	x29, sp, #0x10
  405bc8:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405bcc:	ldr	w8, [x8, #3544]
  405bd0:	mov	x19, x0
  405bd4:	cmp	w8, #0x1
  405bd8:	b.eq	405cfc <printf@plt+0x459c>  // b.none
  405bdc:	cbnz	w8, 405e14 <printf@plt+0x46b4>
  405be0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405be4:	add	x0, x0, #0xc38
  405be8:	bl	401440 <puts@plt>
  405bec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405bf0:	add	x0, x0, #0xc4a
  405bf4:	bl	401440 <puts@plt>
  405bf8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405bfc:	add	x0, x0, #0xc4e
  405c00:	bl	401440 <puts@plt>
  405c04:	bl	4058d8 <printf@plt+0x4178>
  405c08:	mov	x1, x0
  405c0c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405c10:	add	x0, x0, #0x8eb
  405c14:	bl	401760 <printf@plt>
  405c18:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405c1c:	add	x0, x0, #0xc61
  405c20:	bl	401440 <puts@plt>
  405c24:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x1260>
  405c28:	ldr	w2, [x8, #3720]
  405c2c:	cmp	w2, #0x1
  405c30:	b.lt	405c6c <printf@plt+0x450c>  // b.tstop
  405c34:	adrp	x1, 411000 <_ZdlPvm@@Base+0xd3c>
  405c38:	add	x1, x1, #0x92c
  405c3c:	add	x0, sp, #0x4
  405c40:	bl	401530 <sprintf@plt>
  405c44:	mov	w0, #0x20                  	// #32
  405c48:	bl	410228 <_Znwm@@Base>
  405c4c:	mov	x20, x0
  405c50:	add	x0, sp, #0x4
  405c54:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  405c58:	mov	x1, x0
  405c5c:	mov	x0, x20
  405c60:	mov	x2, x19
  405c64:	bl	40b468 <printf@plt+0x9d08>
  405c68:	mov	x19, x20
  405c6c:	bl	4058f4 <printf@plt+0x4194>
  405c70:	adrp	x21, 430000 <stderr@@GLIBC_2.17+0x1260>
  405c74:	str	x0, [x21, #3688]
  405c78:	ldr	x8, [x19]
  405c7c:	mov	x0, x19
  405c80:	mov	w1, wzr
  405c84:	ldr	x8, [x8, #112]
  405c88:	blr	x8
  405c8c:	ldr	x8, [x19]
  405c90:	mov	w1, #0x3                   	// #3
  405c94:	mov	x0, x19
  405c98:	ldr	x8, [x8, #24]
  405c9c:	blr	x8
  405ca0:	mov	w20, w0
  405ca4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405ca8:	add	x0, x0, #0xc74
  405cac:	bl	401440 <puts@plt>
  405cb0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405cb4:	add	x0, x0, #0xc84
  405cb8:	bl	401440 <puts@plt>
  405cbc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405cc0:	add	x0, x0, #0x8f3
  405cc4:	mov	w1, w20
  405cc8:	bl	401760 <printf@plt>
  405ccc:	cmp	w20, #0x2
  405cd0:	b.eq	405d40 <printf@plt+0x45e0>  // b.none
  405cd4:	cmp	w20, #0x1
  405cd8:	b.ne	405d50 <printf@plt+0x45f0>  // b.any
  405cdc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405ce0:	add	x0, x0, #0xd80
  405ce4:	bl	401440 <puts@plt>
  405ce8:	ldr	w1, [x19, #12]
  405cec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405cf0:	add	x0, x0, #0x8fe
  405cf4:	bl	401760 <printf@plt>
  405cf8:	b	405d68 <printf@plt+0x4608>
  405cfc:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405d00:	ldr	w8, [x8, #3540]
  405d04:	cbz	w8, 405d14 <printf@plt+0x45b4>
  405d08:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405d0c:	add	x0, x0, #0x9cd
  405d10:	bl	401760 <printf@plt>
  405d14:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405d18:	add	x0, x0, #0x9d6
  405d1c:	bl	401760 <printf@plt>
  405d20:	ldr	x8, [x19]
  405d24:	mov	x0, x19
  405d28:	ldr	x8, [x8, #48]
  405d2c:	blr	x8
  405d30:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405d34:	add	x0, x0, #0x9dd
  405d38:	bl	401760 <printf@plt>
  405d3c:	b	405e14 <printf@plt+0x46b4>
  405d40:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405d44:	add	x0, x0, #0xd51
  405d48:	bl	401440 <puts@plt>
  405d4c:	b	405d68 <printf@plt+0x4608>
  405d50:	cmp	w20, #0x0
  405d54:	adrp	x2, 413000 <_ZdlPvm@@Base+0x2d3c>
  405d58:	cset	w0, eq  // eq = none
  405d5c:	add	x2, x2, #0x915
  405d60:	mov	w1, #0x13e                 	// #318
  405d64:	bl	402ed0 <printf@plt+0x1770>
  405d68:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405d6c:	add	x0, x0, #0xc93
  405d70:	bl	401440 <puts@plt>
  405d74:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405d78:	add	x0, x0, #0x92d
  405d7c:	bl	401760 <printf@plt>
  405d80:	bl	4058d8 <printf@plt+0x4178>
  405d84:	mov	x1, x0
  405d88:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405d8c:	add	x0, x0, #0x943
  405d90:	bl	401760 <printf@plt>
  405d94:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405d98:	add	x0, x0, #0x94a
  405d9c:	bl	401760 <printf@plt>
  405da0:	bl	4058f4 <printf@plt+0x4194>
  405da4:	str	x0, [x21, #3688]
  405da8:	ldr	x8, [x19]
  405dac:	mov	x0, x19
  405db0:	ldr	x8, [x8, #48]
  405db4:	blr	x8
  405db8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405dbc:	add	x0, x0, #0xd45
  405dc0:	bl	401440 <puts@plt>
  405dc4:	cmp	w20, #0x2
  405dc8:	b.ne	405ddc <printf@plt+0x467c>  // b.any
  405dcc:	ldr	w1, [x19, #12]
  405dd0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405dd4:	add	x0, x0, #0x95b
  405dd8:	bl	401760 <printf@plt>
  405ddc:	mov	x0, x19
  405de0:	bl	405e58 <printf@plt+0x46f8>
  405de4:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405de8:	ldr	w8, [x8, #3516]
  405dec:	cbnz	w8, 405e14 <printf@plt+0x46b4>
  405df0:	ldr	w1, [x19, #12]
  405df4:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  405df8:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  405dfc:	ldr	w2, [x8, #468]
  405e00:	ldr	w4, [x9, #472]
  405e04:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405e08:	add	x0, x0, #0x9a4
  405e0c:	mov	w3, w1
  405e10:	bl	401760 <printf@plt>
  405e14:	cbz	x19, 405e28 <printf@plt+0x46c8>
  405e18:	ldr	x8, [x19]
  405e1c:	mov	x0, x19
  405e20:	ldr	x8, [x8, #16]
  405e24:	blr	x8
  405e28:	ldp	x20, x19, [sp, #48]
  405e2c:	ldr	x21, [sp, #32]
  405e30:	ldp	x29, x30, [sp, #16]
  405e34:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x1260>
  405e38:	str	wzr, [x8, #3732]
  405e3c:	add	sp, sp, #0x40
  405e40:	ret
  405e44:	mov	x19, x0
  405e48:	mov	x0, x20
  405e4c:	bl	4102ac <_ZdlPv@@Base>
  405e50:	mov	x0, x19
  405e54:	bl	401700 <_Unwind_Resume@plt>
  405e58:	stp	x29, x30, [sp, #-48]!
  405e5c:	stp	x20, x19, [sp, #32]
  405e60:	mov	x19, x0
  405e64:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405e68:	add	x0, x0, #0xd95
  405e6c:	str	x21, [sp, #16]
  405e70:	mov	x29, sp
  405e74:	bl	401440 <puts@plt>
  405e78:	adrp	x20, 42d000 <_Znam@GLIBCXX_3.4>
  405e7c:	adrp	x21, 42d000 <_Znam@GLIBCXX_3.4>
  405e80:	ldr	w1, [x20, #452]
  405e84:	ldr	w8, [x21, #456]
  405e88:	tst	w8, w1
  405e8c:	b.lt	405ecc <printf@plt+0x476c>  // b.tstop
  405e90:	cmp	w1, #0x1
  405e94:	b.lt	405ea4 <printf@plt+0x4744>  // b.tstop
  405e98:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405e9c:	add	x0, x0, #0x9e5
  405ea0:	bl	401760 <printf@plt>
  405ea4:	ldr	w1, [x21, #456]
  405ea8:	cmp	w1, #0x1
  405eac:	b.lt	405ebc <printf@plt+0x475c>  // b.tstop
  405eb0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405eb4:	add	x0, x0, #0xa03
  405eb8:	bl	401760 <printf@plt>
  405ebc:	mov	w8, #0xffffffff            	// #-1
  405ec0:	str	w8, [x21, #456]
  405ec4:	str	w8, [x20, #452]
  405ec8:	b	405f0c <printf@plt+0x47ac>
  405ecc:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  405ed0:	ldr	w1, [x19, #12]
  405ed4:	ldr	w2, [x8, #468]
  405ed8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405edc:	add	x0, x0, #0xa20
  405ee0:	mov	w3, w1
  405ee4:	mov	w4, w2
  405ee8:	bl	401760 <printf@plt>
  405eec:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  405ef0:	ldr	w1, [x19, #12]
  405ef4:	ldr	w2, [x8, #472]
  405ef8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405efc:	add	x0, x0, #0xa5b
  405f00:	mov	w3, w1
  405f04:	mov	w4, w2
  405f08:	bl	401760 <printf@plt>
  405f0c:	ldp	x20, x19, [sp, #32]
  405f10:	ldr	x21, [sp, #16]
  405f14:	ldp	x29, x30, [sp], #48
  405f18:	ret
  405f1c:	stp	x29, x30, [sp, #-32]!
  405f20:	ldr	w1, [x0, #12]
  405f24:	str	x19, [sp, #16]
  405f28:	mov	x19, x0
  405f2c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405f30:	add	x0, x0, #0xa93
  405f34:	mov	x29, sp
  405f38:	bl	401760 <printf@plt>
  405f3c:	ldr	w1, [x19, #12]
  405f40:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405f44:	add	x0, x0, #0xa9f
  405f48:	bl	401760 <printf@plt>
  405f4c:	ldr	w1, [x19, #12]
  405f50:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405f54:	add	x0, x0, #0xaab
  405f58:	bl	401760 <printf@plt>
  405f5c:	ldr	x19, [sp, #16]
  405f60:	mov	w0, wzr
  405f64:	ldp	x29, x30, [sp], #32
  405f68:	ret
  405f6c:	stp	x29, x30, [sp, #-16]!
  405f70:	ldr	w1, [x0, #12]
  405f74:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405f78:	add	x0, x0, #0xab7
  405f7c:	mov	x29, sp
  405f80:	bl	401760 <printf@plt>
  405f84:	ldp	x29, x30, [sp], #16
  405f88:	ret
  405f8c:	stp	x29, x30, [sp, #-16]!
  405f90:	ldr	w1, [x0, #12]
  405f94:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  405f98:	add	x0, x0, #0xac3
  405f9c:	mov	x29, sp
  405fa0:	bl	401760 <printf@plt>
  405fa4:	ldp	x29, x30, [sp], #16
  405fa8:	ret
  405fac:	ret
  405fb0:	ret
  405fb4:	mov	w0, wzr
  405fb8:	ret
  405fbc:	mov	w0, wzr
  405fc0:	ret
  405fc4:	mov	w0, wzr
  405fc8:	ret
  405fcc:	ret
  405fd0:	ret
  405fd4:	stp	x29, x30, [sp, #-32]!
  405fd8:	stp	x20, x19, [sp, #16]
  405fdc:	mov	x29, sp
  405fe0:	mov	x20, x0
  405fe4:	mov	w0, #0x50                  	// #80
  405fe8:	mov	x19, x1
  405fec:	bl	401410 <_Znam@plt>
  405ff0:	mov	x8, xzr
  405ff4:	str	x0, [x20, #8]
  405ff8:	ldr	x9, [x20, #8]
  405ffc:	str	xzr, [x9, x8]
  406000:	add	x8, x8, #0x8
  406004:	cmp	x8, #0x50
  406008:	b.ne	405ff8 <printf@plt+0x4898>  // b.any
  40600c:	ldr	x9, [x20, #8]
  406010:	mov	w8, #0xa                   	// #10
  406014:	str	w8, [x20]
  406018:	mov	w8, #0x1                   	// #1
  40601c:	str	w8, [x20, #16]
  406020:	str	x19, [x9]
  406024:	ldp	x20, x19, [sp, #16]
  406028:	ldp	x29, x30, [sp], #32
  40602c:	ret
  406030:	stp	x29, x30, [sp, #-48]!
  406034:	stp	x22, x21, [sp, #16]
  406038:	stp	x20, x19, [sp, #32]
  40603c:	mov	x29, sp
  406040:	ldrsw	x22, [x0, #16]
  406044:	ldrsw	x8, [x0]
  406048:	mov	x19, x0
  40604c:	mov	x20, x1
  406050:	cmp	w22, w8
  406054:	b.lt	406090 <printf@plt+0x4930>  // b.tstop
  406058:	ldr	x21, [x19, #8]
  40605c:	lsl	x9, x8, #1
  406060:	lsl	x8, x8, #4
  406064:	cmp	xzr, x9, lsr #61
  406068:	csinv	x0, x8, xzr, eq  // eq = none
  40606c:	str	w9, [x19]
  406070:	bl	401410 <_Znam@plt>
  406074:	lsl	x2, x22, #3
  406078:	mov	x1, x21
  40607c:	str	x0, [x19, #8]
  406080:	bl	401430 <memcpy@plt>
  406084:	cbz	x21, 406090 <printf@plt+0x4930>
  406088:	mov	x0, x21
  40608c:	bl	401620 <_ZdaPv@plt>
  406090:	ldrsw	x8, [x19, #16]
  406094:	ldr	x9, [x19, #8]
  406098:	add	w10, w8, #0x1
  40609c:	str	w10, [x19, #16]
  4060a0:	str	x20, [x9, x8, lsl #3]
  4060a4:	ldp	x20, x19, [sp, #32]
  4060a8:	ldp	x22, x21, [sp, #16]
  4060ac:	ldp	x29, x30, [sp], #48
  4060b0:	ret
  4060b4:	stp	x29, x30, [sp, #-32]!
  4060b8:	stp	x20, x19, [sp, #16]
  4060bc:	ldr	w8, [x0, #16]
  4060c0:	mov	x19, x0
  4060c4:	ldr	x0, [x0, #8]
  4060c8:	mov	x29, sp
  4060cc:	cmp	w8, #0x1
  4060d0:	b.lt	406108 <printf@plt+0x49a8>  // b.tstop
  4060d4:	mov	x20, xzr
  4060d8:	b	4060f0 <printf@plt+0x4990>
  4060dc:	ldrsw	x8, [x19, #16]
  4060e0:	ldr	x0, [x19, #8]
  4060e4:	add	x20, x20, #0x1
  4060e8:	cmp	x20, x8
  4060ec:	b.ge	406108 <printf@plt+0x49a8>  // b.tcont
  4060f0:	ldr	x0, [x0, x20, lsl #3]
  4060f4:	cbz	x0, 4060dc <printf@plt+0x497c>
  4060f8:	ldr	x8, [x0]
  4060fc:	ldr	x8, [x8, #16]
  406100:	blr	x8
  406104:	b	4060dc <printf@plt+0x497c>
  406108:	cbz	x0, 406110 <printf@plt+0x49b0>
  40610c:	bl	401620 <_ZdaPv@plt>
  406110:	ldp	x20, x19, [sp, #16]
  406114:	ldp	x29, x30, [sp], #32
  406118:	ret
  40611c:	stp	x29, x30, [sp, #-48]!
  406120:	str	x21, [sp, #16]
  406124:	stp	x20, x19, [sp, #32]
  406128:	mov	x29, sp
  40612c:	ldr	w8, [x0, #16]
  406130:	cmp	w8, #0x1
  406134:	b.lt	40616c <printf@plt+0x4a0c>  // b.tstop
  406138:	mov	x19, x0
  40613c:	mov	w20, w1
  406140:	mov	x21, xzr
  406144:	ldr	x8, [x19, #8]
  406148:	mov	w1, w20
  40614c:	ldr	x0, [x8, x21, lsl #3]
  406150:	ldr	x8, [x0]
  406154:	ldr	x8, [x8, #112]
  406158:	blr	x8
  40615c:	ldrsw	x8, [x19, #16]
  406160:	add	x21, x21, #0x1
  406164:	cmp	x21, x8
  406168:	b.lt	406144 <printf@plt+0x49e4>  // b.tstop
  40616c:	ldp	x20, x19, [sp, #32]
  406170:	ldr	x21, [sp, #16]
  406174:	ldp	x29, x30, [sp], #48
  406178:	ret
  40617c:	stp	x29, x30, [sp, #-32]!
  406180:	stp	x20, x19, [sp, #16]
  406184:	mov	x29, sp
  406188:	mov	x19, x1
  40618c:	mov	x20, x0
  406190:	bl	405b8c <printf@plt+0x442c>
  406194:	adrp	x8, 413000 <_ZdlPvm@@Base+0x2d3c>
  406198:	add	x8, x8, #0xe40
  40619c:	str	x8, [x20]
  4061a0:	str	x19, [x20, #16]
  4061a4:	ldr	w8, [x19, #8]
  4061a8:	str	w8, [x20, #8]
  4061ac:	ldp	x20, x19, [sp, #16]
  4061b0:	ldp	x29, x30, [sp], #32
  4061b4:	ret
  4061b8:	stp	x29, x30, [sp, #-16]!
  4061bc:	mov	x8, x0
  4061c0:	ldr	x0, [x0, #16]
  4061c4:	adrp	x9, 413000 <_ZdlPvm@@Base+0x2d3c>
  4061c8:	add	x9, x9, #0xe40
  4061cc:	mov	x29, sp
  4061d0:	str	x9, [x8]
  4061d4:	cbz	x0, 4061e4 <printf@plt+0x4a84>
  4061d8:	ldr	x8, [x0]
  4061dc:	ldr	x8, [x8, #16]
  4061e0:	blr	x8
  4061e4:	ldp	x29, x30, [sp], #16
  4061e8:	ret
  4061ec:	brk	#0x1
  4061f0:	stp	x29, x30, [sp, #-32]!
  4061f4:	stp	x20, x19, [sp, #16]
  4061f8:	mov	x29, sp
  4061fc:	mov	x19, x0
  406200:	ldr	x0, [x0, #16]
  406204:	ldr	x8, [x0]
  406208:	ldr	x8, [x8, #24]
  40620c:	blr	x8
  406210:	ldr	x8, [x19, #16]
  406214:	ldr	w1, [x19, #12]
  406218:	mov	w20, w0
  40621c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406220:	ldr	w2, [x8, #12]
  406224:	add	x0, x0, #0xacf
  406228:	bl	401760 <printf@plt>
  40622c:	ldr	x8, [x19, #16]
  406230:	ldr	w1, [x19, #12]
  406234:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406238:	add	x0, x0, #0xae3
  40623c:	ldr	w2, [x8, #12]
  406240:	bl	401760 <printf@plt>
  406244:	ldr	x8, [x19, #16]
  406248:	ldr	w1, [x19, #12]
  40624c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406250:	add	x0, x0, #0xaf6
  406254:	ldr	w2, [x8, #12]
  406258:	bl	401760 <printf@plt>
  40625c:	mov	w0, w20
  406260:	ldp	x20, x19, [sp, #16]
  406264:	ldp	x29, x30, [sp], #32
  406268:	ret
  40626c:	stp	x29, x30, [sp, #-32]!
  406270:	str	x19, [sp, #16]
  406274:	mov	x29, sp
  406278:	mov	x19, x0
  40627c:	ldr	x0, [x0, #16]
  406280:	ldr	x8, [x0]
  406284:	ldr	x8, [x8, #32]
  406288:	blr	x8
  40628c:	ldr	x8, [x19, #16]
  406290:	ldr	w1, [x19, #12]
  406294:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406298:	add	x0, x0, #0xb09
  40629c:	ldr	w2, [x8, #12]
  4062a0:	bl	401760 <printf@plt>
  4062a4:	ldr	x19, [sp, #16]
  4062a8:	ldp	x29, x30, [sp], #32
  4062ac:	ret
  4062b0:	stp	x29, x30, [sp, #-32]!
  4062b4:	str	x19, [sp, #16]
  4062b8:	mov	x29, sp
  4062bc:	mov	x19, x0
  4062c0:	ldr	x0, [x0, #16]
  4062c4:	ldr	x8, [x0]
  4062c8:	ldr	x8, [x8, #40]
  4062cc:	blr	x8
  4062d0:	ldr	x8, [x19, #16]
  4062d4:	ldr	w1, [x19, #12]
  4062d8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  4062dc:	add	x0, x0, #0xb1c
  4062e0:	ldr	w2, [x8, #12]
  4062e4:	bl	401760 <printf@plt>
  4062e8:	ldr	x19, [sp, #16]
  4062ec:	ldp	x29, x30, [sp], #32
  4062f0:	ret
  4062f4:	stp	x29, x30, [sp, #-16]!
  4062f8:	mov	x29, sp
  4062fc:	ldr	x0, [x0, #16]
  406300:	ldr	x8, [x0]
  406304:	ldr	x8, [x8, #112]
  406308:	blr	x8
  40630c:	ldp	x29, x30, [sp], #16
  406310:	ret
  406314:	stp	x29, x30, [sp, #-32]!
  406318:	str	x19, [sp, #16]
  40631c:	mov	x29, sp
  406320:	ldr	w1, [x0, #12]
  406324:	mov	x19, x0
  406328:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40632c:	add	x0, x0, #0xb30
  406330:	bl	401760 <printf@plt>
  406334:	ldr	x8, [x19]
  406338:	mov	x0, x19
  40633c:	ldr	x8, [x8, #48]
  406340:	blr	x8
  406344:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  406348:	add	x0, x0, #0x33a
  40634c:	bl	401440 <puts@plt>
  406350:	ldr	w1, [x19, #12]
  406354:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406358:	add	x0, x0, #0xb41
  40635c:	bl	401760 <printf@plt>
  406360:	ldr	w1, [x19, #12]
  406364:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406368:	add	x0, x0, #0xb56
  40636c:	bl	401760 <printf@plt>
  406370:	ldr	w1, [x19, #12]
  406374:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406378:	add	x0, x0, #0xb6d
  40637c:	bl	401760 <printf@plt>
  406380:	ldr	w1, [x19, #12]
  406384:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406388:	add	x0, x0, #0xb84
  40638c:	bl	401760 <printf@plt>
  406390:	ldr	x19, [sp, #16]
  406394:	mov	w0, wzr
  406398:	ldp	x29, x30, [sp], #32
  40639c:	ret
  4063a0:	ret
  4063a4:	ret
  4063a8:	mov	w0, wzr
  4063ac:	ret
  4063b0:	mov	w0, #0x1                   	// #1
  4063b4:	ret
  4063b8:	stp	x29, x30, [sp, #-32]!
  4063bc:	stp	x20, x19, [sp, #16]
  4063c0:	mov	x29, sp
  4063c4:	mov	x19, x1
  4063c8:	mov	x20, x0
  4063cc:	bl	406794 <printf@plt+0x5034>
  4063d0:	adrp	x8, 413000 <_ZdlPvm@@Base+0x2d3c>
  4063d4:	add	x8, x8, #0xec8
  4063d8:	str	x8, [x20]
  4063dc:	str	x19, [x20, #16]
  4063e0:	ldp	x20, x19, [sp, #16]
  4063e4:	ldp	x29, x30, [sp], #32
  4063e8:	ret
  4063ec:	stp	x29, x30, [sp, #-16]!
  4063f0:	ldr	x8, [x0, #16]
  4063f4:	adrp	x9, 413000 <_ZdlPvm@@Base+0x2d3c>
  4063f8:	add	x9, x9, #0xec8
  4063fc:	str	x9, [x0]
  406400:	mov	x0, x8
  406404:	mov	x29, sp
  406408:	bl	4014e0 <free@plt>
  40640c:	ldp	x29, x30, [sp], #16
  406410:	ret
  406414:	stp	x29, x30, [sp, #-32]!
  406418:	str	x19, [sp, #16]
  40641c:	mov	x29, sp
  406420:	mov	x19, x0
  406424:	bl	4063ec <printf@plt+0x4c8c>
  406428:	mov	x0, x19
  40642c:	bl	4102ac <_ZdlPv@@Base>
  406430:	ldr	x19, [sp, #16]
  406434:	ldp	x29, x30, [sp], #32
  406438:	ret
  40643c:	stp	x29, x30, [sp, #-32]!
  406440:	stp	x20, x19, [sp, #16]
  406444:	mov	x19, x0
  406448:	ldr	x0, [x0, #16]
  40644c:	mov	x29, sp
  406450:	cbz	x0, 4064b8 <printf@plt+0x4d58>
  406454:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406458:	ldr	w8, [x8, #3544]
  40645c:	cmp	w8, #0x1
  406460:	b.eq	406478 <printf@plt+0x4d18>  // b.none
  406464:	cbnz	w8, 4064b8 <printf@plt+0x4d58>
  406468:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40646c:	ldr	x1, [x8, #3480]
  406470:	bl	401420 <fputs@plt>
  406474:	b	4064b8 <printf@plt+0x4d58>
  406478:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40647c:	ldr	x3, [x20, #3480]
  406480:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406484:	add	x0, x0, #0xb97
  406488:	mov	w1, #0x7                   	// #7
  40648c:	mov	w2, #0x1                   	// #1
  406490:	bl	4016f0 <fwrite@plt>
  406494:	ldr	x0, [x19, #16]
  406498:	ldr	x1, [x20, #3480]
  40649c:	bl	401420 <fputs@plt>
  4064a0:	ldr	x3, [x20, #3480]
  4064a4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  4064a8:	add	x0, x0, #0xbf7
  4064ac:	mov	w1, #0x8                   	// #8
  4064b0:	mov	w2, #0x1                   	// #1
  4064b4:	bl	4016f0 <fwrite@plt>
  4064b8:	ldp	x20, x19, [sp, #16]
  4064bc:	ldp	x29, x30, [sp], #32
  4064c0:	ret
  4064c4:	stp	x29, x30, [sp, #-32]!
  4064c8:	str	x19, [sp, #16]
  4064cc:	mov	x29, sp
  4064d0:	mov	x19, x0
  4064d4:	bl	405b8c <printf@plt+0x442c>
  4064d8:	adrp	x8, 413000 <_ZdlPvm@@Base+0x2d3c>
  4064dc:	add	x8, x8, #0xf50
  4064e0:	str	x8, [x19]
  4064e4:	str	wzr, [x19, #16]
  4064e8:	ldr	x19, [sp, #16]
  4064ec:	ldp	x29, x30, [sp], #32
  4064f0:	ret
  4064f4:	stp	x29, x30, [sp, #-16]!
  4064f8:	ldr	w8, [x0, #16]
  4064fc:	mov	x29, sp
  406500:	cbz	w8, 40650c <printf@plt+0x4dac>
  406504:	ldp	x29, x30, [sp], #16
  406508:	ret
  40650c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406510:	add	x0, x0, #0xb9f
  406514:	bl	401760 <printf@plt>
  406518:	ldp	x29, x30, [sp], #16
  40651c:	ret
  406520:	cmp	w1, #0x1
  406524:	b.lt	406564 <printf@plt+0x4e04>  // b.tstop
  406528:	stp	x29, x30, [sp, #-32]!
  40652c:	str	x19, [sp, #16]
  406530:	mov	x29, sp
  406534:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  406538:	mov	x19, x0
  40653c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406540:	add	x1, x1, #0x1e0
  406544:	add	x0, x0, #0xba2
  406548:	mov	x2, x1
  40654c:	mov	x3, x1
  406550:	bl	40ef9c <printf@plt+0xd83c>
  406554:	mov	w8, #0x1                   	// #1
  406558:	str	w8, [x19, #16]
  40655c:	ldr	x19, [sp, #16]
  406560:	ldp	x29, x30, [sp], #32
  406564:	ret
  406568:	stp	x29, x30, [sp, #-32]!
  40656c:	str	x19, [sp, #16]
  406570:	mov	x29, sp
  406574:	mov	x19, x0
  406578:	bl	406794 <printf@plt+0x5034>
  40657c:	adrp	x8, 413000 <_ZdlPvm@@Base+0x2d3c>
  406580:	add	x8, x8, #0xfd8
  406584:	mov	w9, #0x8                   	// #8
  406588:	str	x8, [x19]
  40658c:	str	w9, [x19, #8]
  406590:	ldr	x19, [sp, #16]
  406594:	ldp	x29, x30, [sp], #32
  406598:	ret
  40659c:	stp	x29, x30, [sp, #-16]!
  4065a0:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4065a4:	ldr	w8, [x8, #3544]
  4065a8:	mov	x29, sp
  4065ac:	cmp	w8, #0x1
  4065b0:	b.eq	4065d4 <printf@plt+0x4e74>  // b.none
  4065b4:	cbnz	w8, 4065e0 <printf@plt+0x4e80>
  4065b8:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  4065bc:	ldr	w1, [x8, #504]
  4065c0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  4065c4:	add	x0, x0, #0xbc7
  4065c8:	bl	401760 <printf@plt>
  4065cc:	ldp	x29, x30, [sp], #16
  4065d0:	ret
  4065d4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  4065d8:	add	x0, x0, #0xbcf
  4065dc:	bl	401760 <printf@plt>
  4065e0:	ldp	x29, x30, [sp], #16
  4065e4:	ret
  4065e8:	stp	x29, x30, [sp, #-32]!
  4065ec:	str	x19, [sp, #16]
  4065f0:	mov	x29, sp
  4065f4:	mov	x19, x0
  4065f8:	bl	406794 <printf@plt+0x5034>
  4065fc:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3d3c>
  406600:	add	x8, x8, #0x60
  406604:	mov	w9, #0x8                   	// #8
  406608:	str	x8, [x19]
  40660c:	str	w9, [x19, #8]
  406610:	ldr	x19, [sp, #16]
  406614:	ldp	x29, x30, [sp], #32
  406618:	ret
  40661c:	stp	x29, x30, [sp, #-16]!
  406620:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406624:	ldr	w8, [x8, #3544]
  406628:	mov	x29, sp
  40662c:	cmp	w8, #0x1
  406630:	b.eq	406654 <printf@plt+0x4ef4>  // b.none
  406634:	cbnz	w8, 406660 <printf@plt+0x4f00>
  406638:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  40663c:	ldr	w1, [x8, #496]
  406640:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406644:	add	x0, x0, #0xbc7
  406648:	bl	401760 <printf@plt>
  40664c:	ldp	x29, x30, [sp], #16
  406650:	ret
  406654:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406658:	add	x0, x0, #0xbe5
  40665c:	bl	401760 <printf@plt>
  406660:	ldp	x29, x30, [sp], #16
  406664:	ret
  406668:	stp	x29, x30, [sp, #-48]!
  40666c:	stp	x22, x21, [sp, #16]
  406670:	stp	x20, x19, [sp, #32]
  406674:	mov	x29, sp
  406678:	ldr	x8, [x0, #8]
  40667c:	mov	x19, x0
  406680:	mov	x20, x1
  406684:	ldr	x0, [x8]
  406688:	ldr	x8, [x0]
  40668c:	ldr	x8, [x8]
  406690:	blr	x8
  406694:	ldr	w8, [x19, #16]
  406698:	cmp	w8, #0x2
  40669c:	b.ge	4066b0 <printf@plt+0x4f50>  // b.tcont
  4066a0:	ldp	x20, x19, [sp, #32]
  4066a4:	ldp	x22, x21, [sp, #16]
  4066a8:	ldp	x29, x30, [sp], #48
  4066ac:	ret
  4066b0:	mov	w21, #0x1                   	// #1
  4066b4:	adrp	x22, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4066b8:	ldr	x1, [x22, #3488]
  4066bc:	mov	x0, x20
  4066c0:	bl	401420 <fputs@plt>
  4066c4:	ldr	x8, [x19, #8]
  4066c8:	ldr	x0, [x8, x21, lsl #3]
  4066cc:	ldr	x8, [x0]
  4066d0:	ldr	x8, [x8]
  4066d4:	blr	x8
  4066d8:	ldrsw	x8, [x19, #16]
  4066dc:	add	x21, x21, #0x1
  4066e0:	cmp	x21, x8
  4066e4:	b.ge	4066a0 <printf@plt+0x4f40>  // b.tcont
  4066e8:	b	4066b8 <printf@plt+0x4f58>
  4066ec:	stp	x29, x30, [sp, #-16]!
  4066f0:	ldr	x8, [x0, #16]
  4066f4:	adrp	x9, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4066f8:	ldr	x0, [x9, #3488]
  4066fc:	adrp	x9, 412000 <_ZdlPvm@@Base+0x1d3c>
  406700:	add	x9, x9, #0xa4d
  406704:	cmp	x8, #0x0
  406708:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5d3c>
  40670c:	csel	x2, x9, x8, eq  // eq = none
  406710:	add	x1, x1, #0xe5c
  406714:	mov	x29, sp
  406718:	bl	401470 <fprintf@plt>
  40671c:	ldp	x29, x30, [sp], #16
  406720:	ret
  406724:	stp	x29, x30, [sp, #-16]!
  406728:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40672c:	ldr	x1, [x8, #3488]
  406730:	mov	w0, #0x5e                  	// #94
  406734:	mov	x29, sp
  406738:	bl	4015d0 <fputc@plt>
  40673c:	ldp	x29, x30, [sp], #16
  406740:	ret
  406744:	stp	x29, x30, [sp, #-16]!
  406748:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40674c:	ldr	x1, [x8, #3488]
  406750:	mov	w0, #0x7e                  	// #126
  406754:	mov	x29, sp
  406758:	bl	4015d0 <fputc@plt>
  40675c:	ldp	x29, x30, [sp], #16
  406760:	ret
  406764:	stp	x29, x30, [sp, #-16]!
  406768:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40676c:	ldr	x3, [x8, #3488]
  406770:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406774:	add	x0, x0, #0xc00
  406778:	mov	w1, #0x5                   	// #5
  40677c:	mov	w2, #0x1                   	// #1
  406780:	mov	x29, sp
  406784:	bl	4016f0 <fwrite@plt>
  406788:	ldp	x29, x30, [sp], #16
  40678c:	ret
  406790:	ret
  406794:	stp	x29, x30, [sp, #-32]!
  406798:	str	x19, [sp, #16]
  40679c:	mov	x29, sp
  4067a0:	mov	x19, x0
  4067a4:	bl	405b8c <printf@plt+0x442c>
  4067a8:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3d3c>
  4067ac:	add	x8, x8, #0x128
  4067b0:	str	x8, [x19]
  4067b4:	ldr	x19, [sp, #16]
  4067b8:	ldp	x29, x30, [sp], #32
  4067bc:	ret
  4067c0:	brk	#0x1
  4067c4:	stp	x29, x30, [sp, #-16]!
  4067c8:	mov	x29, sp
  4067cc:	bl	4102ac <_ZdlPv@@Base>
  4067d0:	ldp	x29, x30, [sp], #16
  4067d4:	ret
  4067d8:	stp	x29, x30, [sp, #-16]!
  4067dc:	mov	x29, sp
  4067e0:	bl	4102ac <_ZdlPv@@Base>
  4067e4:	ldp	x29, x30, [sp], #16
  4067e8:	ret
  4067ec:	stp	x29, x30, [sp, #-16]!
  4067f0:	mov	x29, sp
  4067f4:	bl	4102ac <_ZdlPv@@Base>
  4067f8:	ldp	x29, x30, [sp], #16
  4067fc:	ret
  406800:	stp	x29, x30, [sp, #-48]!
  406804:	stp	x22, x21, [sp, #16]
  406808:	stp	x20, x19, [sp, #32]
  40680c:	mov	x29, sp
  406810:	mov	x22, x0
  406814:	mov	w0, #0x28                  	// #40
  406818:	mov	x20, x2
  40681c:	mov	x21, x1
  406820:	bl	410228 <_Znwm@@Base>
  406824:	mov	x19, x0
  406828:	mov	x1, x22
  40682c:	mov	x2, x21
  406830:	mov	x3, x20
  406834:	bl	406860 <printf@plt+0x5100>
  406838:	mov	x0, x19
  40683c:	ldp	x20, x19, [sp, #32]
  406840:	ldp	x22, x21, [sp, #16]
  406844:	ldp	x29, x30, [sp], #48
  406848:	ret
  40684c:	mov	x20, x0
  406850:	mov	x0, x19
  406854:	bl	4102ac <_ZdlPv@@Base>
  406858:	mov	x0, x20
  40685c:	bl	401700 <_Unwind_Resume@plt>
  406860:	stp	x29, x30, [sp, #-48]!
  406864:	stp	x22, x21, [sp, #16]
  406868:	stp	x20, x19, [sp, #32]
  40686c:	mov	x29, sp
  406870:	mov	x19, x3
  406874:	mov	x20, x2
  406878:	mov	x21, x1
  40687c:	mov	x22, x0
  406880:	bl	405b8c <printf@plt+0x442c>
  406884:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3d3c>
  406888:	add	x8, x8, #0x288
  40688c:	stp	x21, x20, [x22, #16]
  406890:	str	x8, [x22]
  406894:	str	x19, [x22, #32]
  406898:	ldr	w8, [x21, #8]
  40689c:	str	w8, [x22, #8]
  4068a0:	ldp	x20, x19, [sp, #32]
  4068a4:	ldp	x22, x21, [sp, #16]
  4068a8:	ldp	x29, x30, [sp], #48
  4068ac:	ret
  4068b0:	stp	x29, x30, [sp, #-32]!
  4068b4:	str	x19, [sp, #16]
  4068b8:	mov	x19, x0
  4068bc:	ldr	x0, [x0, #16]
  4068c0:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3d3c>
  4068c4:	add	x8, x8, #0x288
  4068c8:	mov	x29, sp
  4068cc:	str	x8, [x19]
  4068d0:	cbz	x0, 4068e0 <printf@plt+0x5180>
  4068d4:	ldr	x8, [x0]
  4068d8:	ldr	x8, [x8, #16]
  4068dc:	blr	x8
  4068e0:	ldr	x0, [x19, #24]
  4068e4:	cbz	x0, 4068f4 <printf@plt+0x5194>
  4068e8:	ldr	x8, [x0]
  4068ec:	ldr	x8, [x8, #16]
  4068f0:	blr	x8
  4068f4:	ldr	x0, [x19, #32]
  4068f8:	cbz	x0, 406908 <printf@plt+0x51a8>
  4068fc:	ldr	x8, [x0]
  406900:	ldr	x8, [x8, #16]
  406904:	blr	x8
  406908:	mov	x0, x19
  40690c:	bl	406790 <printf@plt+0x5030>
  406910:	ldr	x19, [sp, #16]
  406914:	ldp	x29, x30, [sp], #32
  406918:	ret
  40691c:	stp	x29, x30, [sp, #-32]!
  406920:	str	x19, [sp, #16]
  406924:	mov	x29, sp
  406928:	mov	x19, x0
  40692c:	bl	4068b0 <printf@plt+0x5150>
  406930:	mov	x0, x19
  406934:	bl	4102ac <_ZdlPv@@Base>
  406938:	ldr	x19, [sp, #16]
  40693c:	ldp	x29, x30, [sp], #32
  406940:	ret
  406944:	stp	x29, x30, [sp, #-64]!
  406948:	str	x23, [sp, #16]
  40694c:	stp	x22, x21, [sp, #32]
  406950:	stp	x20, x19, [sp, #48]
  406954:	mov	x29, sp
  406958:	ldr	w8, [x0, #12]
  40695c:	mov	x19, x0
  406960:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406964:	mov	w20, w1
  406968:	add	x0, x0, #0x328
  40696c:	mov	w1, w8
  406970:	bl	401760 <printf@plt>
  406974:	cmp	w20, #0x1
  406978:	b.gt	406988 <printf@plt+0x5228>
  40697c:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406980:	ldr	w8, [x8, #3524]
  406984:	cbnz	w8, 40698c <printf@plt+0x522c>
  406988:	bl	405b38 <printf@plt+0x43d8>
  40698c:	ldr	w1, [x19, #12]
  406990:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406994:	add	x0, x0, #0x33a
  406998:	bl	401760 <printf@plt>
  40699c:	ldr	x21, [x19, #24]
  4069a0:	cbz	x21, 4069e0 <printf@plt+0x5280>
  4069a4:	mov	w0, w20
  4069a8:	bl	4057b4 <printf@plt+0x4054>
  4069ac:	bl	4057c4 <printf@plt+0x4064>
  4069b0:	ldr	x8, [x21]
  4069b4:	mov	w1, w0
  4069b8:	mov	x0, x21
  4069bc:	ldr	x8, [x8, #24]
  4069c0:	blr	x8
  4069c4:	mov	w22, w0
  4069c8:	cbz	w0, 4069e4 <printf@plt+0x5284>
  4069cc:	ldr	x8, [x19, #24]
  4069d0:	ldr	w21, [x8, #12]
  4069d4:	ldr	x23, [x19, #32]
  4069d8:	cbnz	x23, 4069f0 <printf@plt+0x5290>
  4069dc:	b	406a34 <printf@plt+0x52d4>
  4069e0:	mov	w22, wzr
  4069e4:	mov	w21, #0xffffffff            	// #-1
  4069e8:	ldr	x23, [x19, #32]
  4069ec:	cbz	x23, 406a34 <printf@plt+0x52d4>
  4069f0:	mov	w0, w20
  4069f4:	bl	4057b4 <printf@plt+0x4054>
  4069f8:	ldr	x8, [x23]
  4069fc:	mov	w1, w0
  406a00:	mov	x0, x23
  406a04:	ldr	x8, [x8, #24]
  406a08:	blr	x8
  406a0c:	mov	w23, w0
  406a10:	cbz	w22, 406a3c <printf@plt+0x52dc>
  406a14:	cbz	w23, 406a3c <printf@plt+0x52dc>
  406a18:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  406a1c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406a20:	add	x1, x1, #0x1e0
  406a24:	add	x0, x0, #0x34c
  406a28:	mov	x2, x1
  406a2c:	mov	x3, x1
  406a30:	bl	40ef9c <printf@plt+0xd83c>
  406a34:	mov	w23, w22
  406a38:	b	406a44 <printf@plt+0x52e4>
  406a3c:	ldr	x8, [x19, #32]
  406a40:	ldr	w21, [x8, #12]
  406a44:	ldr	w1, [x19, #12]
  406a48:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406a4c:	add	x0, x0, #0x367
  406a50:	bl	401760 <printf@plt>
  406a54:	ldr	x0, [x19, #16]
  406a58:	mov	w1, w20
  406a5c:	ldr	x8, [x0]
  406a60:	ldr	x8, [x8, #24]
  406a64:	blr	x8
  406a68:	ldr	x8, [x19, #16]
  406a6c:	mov	w20, w0
  406a70:	ldr	x9, [x8]
  406a74:	mov	x0, x8
  406a78:	ldr	x9, [x9, #32]
  406a7c:	blr	x9
  406a80:	cbz	w23, 406aac <printf@plt+0x534c>
  406a84:	cbz	w20, 406aac <printf@plt+0x534c>
  406a88:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  406a8c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406a90:	add	x1, x1, #0x1e0
  406a94:	add	x0, x0, #0x34c
  406a98:	mov	x2, x1
  406a9c:	mov	x3, x1
  406aa0:	bl	40ef9c <printf@plt+0xd83c>
  406aa4:	mov	w20, w23
  406aa8:	b	406ab4 <printf@plt+0x5354>
  406aac:	ldr	x8, [x19, #16]
  406ab0:	ldr	w21, [x8, #12]
  406ab4:	ldr	x8, [x19, #16]
  406ab8:	ldr	w1, [x19, #12]
  406abc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406ac0:	add	x0, x0, #0x376
  406ac4:	ldr	w2, [x8, #12]
  406ac8:	bl	401760 <printf@plt>
  406acc:	ldr	x8, [x19, #24]
  406ad0:	cbz	x8, 406aec <printf@plt+0x538c>
  406ad4:	ldr	x9, [x19, #16]
  406ad8:	ldr	w2, [x8, #12]
  406adc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406ae0:	add	x0, x0, #0x38a
  406ae4:	ldr	w1, [x9, #12]
  406ae8:	bl	401760 <printf@plt>
  406aec:	ldr	x8, [x19, #32]
  406af0:	cbz	x8, 406b0c <printf@plt+0x53ac>
  406af4:	ldr	x9, [x19, #16]
  406af8:	ldr	w2, [x8, #12]
  406afc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406b00:	add	x0, x0, #0x3a0
  406b04:	ldr	w1, [x9, #12]
  406b08:	bl	401760 <printf@plt>
  406b0c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406b10:	add	x0, x0, #0x581
  406b14:	bl	401440 <puts@plt>
  406b18:	ldr	x8, [x19, #16]
  406b1c:	ldr	w1, [x19, #12]
  406b20:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406b24:	add	x0, x0, #0x3b7
  406b28:	ldr	w2, [x8, #12]
  406b2c:	bl	401760 <printf@plt>
  406b30:	ldr	x8, [x19, #24]
  406b34:	cbz	x8, 406b50 <printf@plt+0x53f0>
  406b38:	ldr	x9, [x19, #16]
  406b3c:	ldr	w2, [x8, #12]
  406b40:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406b44:	add	x0, x0, #0x3a0
  406b48:	ldr	w1, [x9, #12]
  406b4c:	bl	401760 <printf@plt>
  406b50:	ldr	x8, [x19, #32]
  406b54:	cbz	x8, 406b70 <printf@plt+0x5410>
  406b58:	ldr	x9, [x19, #16]
  406b5c:	ldr	w2, [x8, #12]
  406b60:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406b64:	add	x0, x0, #0x38a
  406b68:	ldr	w1, [x9, #12]
  406b6c:	bl	401760 <printf@plt>
  406b70:	ldr	w1, [x19, #12]
  406b74:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406b78:	add	x0, x0, #0x3ca
  406b7c:	bl	401760 <printf@plt>
  406b80:	ldr	x8, [x19, #16]
  406b84:	ldr	w1, [x19, #12]
  406b88:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406b8c:	add	x0, x0, #0x3b7
  406b90:	ldr	w2, [x8, #12]
  406b94:	bl	401760 <printf@plt>
  406b98:	ldr	x8, [x19, #32]
  406b9c:	cbz	x8, 406bb0 <printf@plt+0x5450>
  406ba0:	ldr	w1, [x8, #12]
  406ba4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406ba8:	add	x0, x0, #0x7b2
  406bac:	bl	401760 <printf@plt>
  406bb0:	ldr	x8, [x19, #24]
  406bb4:	cbz	x8, 406bc8 <printf@plt+0x5468>
  406bb8:	ldr	w1, [x8, #12]
  406bbc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406bc0:	add	x0, x0, #0x7b2
  406bc4:	bl	401760 <printf@plt>
  406bc8:	mov	w0, #0xa                   	// #10
  406bcc:	bl	401550 <putchar@plt>
  406bd0:	cbz	w20, 406be8 <printf@plt+0x5488>
  406bd4:	ldr	w1, [x19, #12]
  406bd8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406bdc:	add	x0, x0, #0x3d8
  406be0:	mov	w2, w21
  406be4:	bl	401760 <printf@plt>
  406be8:	ldr	x8, [x19, #32]
  406bec:	ldr	w1, [x19, #12]
  406bf0:	adrp	x21, 42d000 <_Znam@GLIBCXX_3.4>
  406bf4:	cbz	x8, 406c44 <printf@plt+0x54e4>
  406bf8:	ldr	x10, [x19, #16]
  406bfc:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  406c00:	ldr	w3, [x8, #12]
  406c04:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  406c08:	ldr	w2, [x9, #564]
  406c0c:	ldr	w4, [x8, #572]
  406c10:	ldr	w5, [x10, #12]
  406c14:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406c18:	add	x0, x0, #0x3fd
  406c1c:	bl	401760 <printf@plt>
  406c20:	ldr	x8, [x19, #32]
  406c24:	ldr	w1, [x19, #12]
  406c28:	ldr	w4, [x21, #580]
  406c2c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406c30:	ldr	w3, [x8, #12]
  406c34:	add	x0, x0, #0x422
  406c38:	mov	w2, w1
  406c3c:	bl	401760 <printf@plt>
  406c40:	b	406c58 <printf@plt+0x54f8>
  406c44:	ldr	x8, [x19, #16]
  406c48:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406c4c:	add	x0, x0, #0xae3
  406c50:	ldr	w2, [x8, #12]
  406c54:	bl	401760 <printf@plt>
  406c58:	ldr	x8, [x19, #24]
  406c5c:	ldr	w1, [x19, #12]
  406c60:	cbz	x8, 406cb0 <printf@plt+0x5550>
  406c64:	ldr	x10, [x19, #16]
  406c68:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  406c6c:	ldr	w3, [x8, #12]
  406c70:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  406c74:	ldr	w2, [x9, #568]
  406c78:	ldr	w4, [x8, #576]
  406c7c:	ldr	w5, [x10, #12]
  406c80:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406c84:	add	x0, x0, #0x442
  406c88:	bl	401760 <printf@plt>
  406c8c:	ldr	x8, [x19, #24]
  406c90:	ldr	w1, [x19, #12]
  406c94:	ldr	w4, [x21, #580]
  406c98:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406c9c:	ldr	w3, [x8, #12]
  406ca0:	add	x0, x0, #0x467
  406ca4:	mov	w2, w1
  406ca8:	bl	401760 <printf@plt>
  406cac:	b	406cc4 <printf@plt+0x5564>
  406cb0:	ldr	x8, [x19, #16]
  406cb4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406cb8:	add	x0, x0, #0xaf6
  406cbc:	ldr	w2, [x8, #12]
  406cc0:	bl	401760 <printf@plt>
  406cc4:	mov	w0, w20
  406cc8:	ldp	x20, x19, [sp, #48]
  406ccc:	ldp	x22, x21, [sp, #32]
  406cd0:	ldr	x23, [sp, #16]
  406cd4:	ldp	x29, x30, [sp], #64
  406cd8:	ret
  406cdc:	stp	x29, x30, [sp, #-32]!
  406ce0:	str	x19, [sp, #16]
  406ce4:	mov	x29, sp
  406ce8:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406cec:	ldr	w8, [x8, #3544]
  406cf0:	mov	x19, x0
  406cf4:	cmp	w8, #0x1
  406cf8:	b.eq	406e30 <printf@plt+0x56d0>  // b.none
  406cfc:	cbnz	w8, 406f04 <printf@plt+0x57a4>
  406d00:	ldr	w1, [x19, #12]
  406d04:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406d08:	add	x0, x0, #0x487
  406d0c:	bl	401760 <printf@plt>
  406d10:	ldr	x8, [x19, #32]
  406d14:	cbz	x8, 406d70 <printf@plt+0x5610>
  406d18:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406d1c:	add	x0, x0, #0x495
  406d20:	bl	401760 <printf@plt>
  406d24:	ldr	w1, [x19, #12]
  406d28:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406d2c:	add	x0, x0, #0x49c
  406d30:	bl	401760 <printf@plt>
  406d34:	ldr	x8, [x19, #32]
  406d38:	ldr	x9, [x19, #16]
  406d3c:	ldr	w1, [x19, #12]
  406d40:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406d44:	ldr	w2, [x8, #12]
  406d48:	ldr	w3, [x9, #12]
  406d4c:	add	x0, x0, #0x4ab
  406d50:	bl	401760 <printf@plt>
  406d54:	ldr	x0, [x19, #32]
  406d58:	ldr	x8, [x0]
  406d5c:	ldr	x8, [x8, #48]
  406d60:	blr	x8
  406d64:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  406d68:	add	x0, x0, #0x33a
  406d6c:	bl	401760 <printf@plt>
  406d70:	ldr	x8, [x19, #24]
  406d74:	cbz	x8, 406dcc <printf@plt+0x566c>
  406d78:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406d7c:	add	x0, x0, #0x495
  406d80:	bl	401760 <printf@plt>
  406d84:	ldr	w1, [x19, #12]
  406d88:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406d8c:	add	x0, x0, #0x4d4
  406d90:	bl	401760 <printf@plt>
  406d94:	ldp	x8, x9, [x19, #16]
  406d98:	ldr	w1, [x19, #12]
  406d9c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406da0:	add	x0, x0, #0x4e2
  406da4:	ldr	w2, [x8, #12]
  406da8:	ldr	w3, [x9, #12]
  406dac:	bl	401760 <printf@plt>
  406db0:	ldr	x0, [x19, #24]
  406db4:	ldr	x8, [x0]
  406db8:	ldr	x8, [x8, #48]
  406dbc:	blr	x8
  406dc0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  406dc4:	add	x0, x0, #0x33a
  406dc8:	bl	401760 <printf@plt>
  406dcc:	ldr	w1, [x19, #12]
  406dd0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406dd4:	add	x0, x0, #0x50b
  406dd8:	bl	401760 <printf@plt>
  406ddc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406de0:	add	x0, x0, #0x495
  406de4:	bl	401760 <printf@plt>
  406de8:	ldr	x8, [x19, #16]
  406dec:	ldr	w1, [x19, #12]
  406df0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406df4:	add	x0, x0, #0x519
  406df8:	ldr	w2, [x8, #12]
  406dfc:	bl	401760 <printf@plt>
  406e00:	ldr	x0, [x19, #16]
  406e04:	ldr	x8, [x0]
  406e08:	ldr	x8, [x8, #48]
  406e0c:	blr	x8
  406e10:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  406e14:	add	x0, x0, #0x33a
  406e18:	bl	401760 <printf@plt>
  406e1c:	ldr	w1, [x19, #12]
  406e20:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406e24:	add	x0, x0, #0x537
  406e28:	bl	401760 <printf@plt>
  406e2c:	b	406f04 <printf@plt+0x57a4>
  406e30:	ldr	x8, [x19, #24]
  406e34:	cbz	x8, 406ec4 <printf@plt+0x5764>
  406e38:	ldr	x9, [x19, #32]
  406e3c:	cbz	x9, 406e88 <printf@plt+0x5728>
  406e40:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406e44:	add	x0, x0, #0x545
  406e48:	bl	401760 <printf@plt>
  406e4c:	ldr	x0, [x19, #16]
  406e50:	ldr	x8, [x0]
  406e54:	ldr	x8, [x8, #48]
  406e58:	blr	x8
  406e5c:	ldr	x0, [x19, #24]
  406e60:	ldr	x8, [x0]
  406e64:	ldr	x8, [x8, #48]
  406e68:	blr	x8
  406e6c:	ldr	x0, [x19, #32]
  406e70:	ldr	x8, [x0]
  406e74:	ldr	x8, [x8, #48]
  406e78:	blr	x8
  406e7c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406e80:	add	x0, x0, #0x552
  406e84:	b	406f00 <printf@plt+0x57a0>
  406e88:	cbz	x8, 406ec4 <printf@plt+0x5764>
  406e8c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406e90:	add	x0, x0, #0x560
  406e94:	bl	401760 <printf@plt>
  406e98:	ldr	x0, [x19, #16]
  406e9c:	ldr	x8, [x0]
  406ea0:	ldr	x8, [x8, #48]
  406ea4:	blr	x8
  406ea8:	ldr	x0, [x19, #24]
  406eac:	ldr	x8, [x0]
  406eb0:	ldr	x8, [x8, #48]
  406eb4:	blr	x8
  406eb8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  406ebc:	add	x0, x0, #0x863
  406ec0:	b	406f00 <printf@plt+0x57a0>
  406ec4:	ldr	x8, [x19, #32]
  406ec8:	cbz	x8, 406f04 <printf@plt+0x57a4>
  406ecc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406ed0:	add	x0, x0, #0x569
  406ed4:	bl	401760 <printf@plt>
  406ed8:	ldr	x0, [x19, #16]
  406edc:	ldr	x8, [x0]
  406ee0:	ldr	x8, [x8, #48]
  406ee4:	blr	x8
  406ee8:	ldr	x0, [x19, #32]
  406eec:	ldr	x8, [x0]
  406ef0:	ldr	x8, [x8, #48]
  406ef4:	blr	x8
  406ef8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  406efc:	add	x0, x0, #0x73a
  406f00:	bl	401760 <printf@plt>
  406f04:	ldr	x19, [sp, #16]
  406f08:	ldp	x29, x30, [sp], #32
  406f0c:	ret
  406f10:	stp	x29, x30, [sp, #-32]!
  406f14:	stp	x20, x19, [sp, #16]
  406f18:	mov	x29, sp
  406f1c:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406f20:	ldr	x3, [x20, #3488]
  406f24:	mov	x19, x0
  406f28:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  406f2c:	add	x0, x0, #0xe52
  406f30:	mov	w1, #0x2                   	// #2
  406f34:	mov	w2, #0x1                   	// #1
  406f38:	bl	4016f0 <fwrite@plt>
  406f3c:	ldr	x0, [x19, #16]
  406f40:	ldr	x8, [x0]
  406f44:	ldr	x8, [x8]
  406f48:	blr	x8
  406f4c:	ldr	x3, [x20, #3488]
  406f50:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406f54:	add	x0, x0, #0x69c
  406f58:	mov	w1, #0x2                   	// #2
  406f5c:	mov	w2, #0x1                   	// #1
  406f60:	bl	4016f0 <fwrite@plt>
  406f64:	ldr	x8, [x19, #24]
  406f68:	cbnz	x8, 406f80 <printf@plt+0x5820>
  406f6c:	ldr	x8, [x19, #32]
  406f70:	cbnz	x8, 406fc8 <printf@plt+0x5868>
  406f74:	ldp	x20, x19, [sp, #16]
  406f78:	ldp	x29, x30, [sp], #32
  406f7c:	ret
  406f80:	ldr	x3, [x20, #3488]
  406f84:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406f88:	add	x0, x0, #0x571
  406f8c:	mov	w1, #0x8                   	// #8
  406f90:	mov	w2, #0x1                   	// #1
  406f94:	bl	4016f0 <fwrite@plt>
  406f98:	ldr	x0, [x19, #24]
  406f9c:	ldr	x8, [x0]
  406fa0:	ldr	x8, [x8]
  406fa4:	blr	x8
  406fa8:	ldr	x3, [x20, #3488]
  406fac:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406fb0:	add	x0, x0, #0x69c
  406fb4:	mov	w1, #0x2                   	// #2
  406fb8:	mov	w2, #0x1                   	// #1
  406fbc:	bl	4016f0 <fwrite@plt>
  406fc0:	ldr	x8, [x19, #32]
  406fc4:	cbz	x8, 406f74 <printf@plt+0x5814>
  406fc8:	ldr	x3, [x20, #3488]
  406fcc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  406fd0:	add	x0, x0, #0x57a
  406fd4:	mov	w1, #0x6                   	// #6
  406fd8:	mov	w2, #0x1                   	// #1
  406fdc:	bl	4016f0 <fwrite@plt>
  406fe0:	ldr	x0, [x19, #32]
  406fe4:	ldr	x8, [x0]
  406fe8:	ldr	x8, [x8]
  406fec:	blr	x8
  406ff0:	ldr	x3, [x20, #3488]
  406ff4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  406ff8:	add	x0, x0, #0x69c
  406ffc:	mov	w1, #0x2                   	// #2
  407000:	mov	w2, #0x1                   	// #1
  407004:	bl	4016f0 <fwrite@plt>
  407008:	b	406f74 <printf@plt+0x5814>
  40700c:	stp	x29, x30, [sp, #-32]!
  407010:	stp	x20, x19, [sp, #16]
  407014:	mov	x29, sp
  407018:	mov	x20, x0
  40701c:	ldr	x0, [x0, #32]
  407020:	mov	w19, w1
  407024:	cbz	x0, 407038 <printf@plt+0x58d8>
  407028:	ldr	x8, [x0]
  40702c:	add	w1, w19, #0x1
  407030:	ldr	x8, [x8, #112]
  407034:	blr	x8
  407038:	ldr	x0, [x20, #24]
  40703c:	cbz	x0, 407050 <printf@plt+0x58f0>
  407040:	ldr	x8, [x0]
  407044:	add	w1, w19, #0x1
  407048:	ldr	x8, [x8, #112]
  40704c:	blr	x8
  407050:	ldr	x0, [x20, #16]
  407054:	add	w1, w19, #0x1
  407058:	ldr	x8, [x0]
  40705c:	ldr	x8, [x8, #112]
  407060:	blr	x8
  407064:	ldp	x20, x19, [sp, #16]
  407068:	ldp	x29, x30, [sp], #32
  40706c:	ret
  407070:	mov	x0, xzr
  407074:	ret
  407078:	ret
  40707c:	stp	x29, x30, [sp, #-48]!
  407080:	stp	x22, x21, [sp, #16]
  407084:	stp	x20, x19, [sp, #32]
  407088:	mov	x29, sp
  40708c:	ldr	x8, [x1]
  407090:	mov	x20, x0
  407094:	mov	x0, x1
  407098:	mov	x21, x1
  40709c:	ldr	x8, [x8, #56]
  4070a0:	blr	x8
  4070a4:	cbz	x0, 407104 <printf@plt+0x59a4>
  4070a8:	ldr	w8, [x0, #40]
  4070ac:	mov	x19, x0
  4070b0:	cmp	w8, #0x1
  4070b4:	b.lt	4070ec <printf@plt+0x598c>  // b.tstop
  4070b8:	mov	x21, xzr
  4070bc:	add	x20, x20, #0x18
  4070c0:	ldr	x8, [x19, #32]
  4070c4:	lsl	x22, x21, #3
  4070c8:	mov	x0, x20
  4070cc:	ldr	x1, [x8, x22]
  4070d0:	bl	406030 <printf@plt+0x48d0>
  4070d4:	ldr	x8, [x19, #32]
  4070d8:	add	x21, x21, #0x1
  4070dc:	str	xzr, [x8, x22]
  4070e0:	ldrsw	x8, [x19, #40]
  4070e4:	cmp	x21, x8
  4070e8:	b.lt	4070c0 <printf@plt+0x5960>  // b.tstop
  4070ec:	ldr	x8, [x19]
  4070f0:	str	wzr, [x19, #40]
  4070f4:	mov	x0, x19
  4070f8:	ldr	x8, [x8, #16]
  4070fc:	blr	x8
  407100:	b	407110 <printf@plt+0x59b0>
  407104:	add	x0, x20, #0x18
  407108:	mov	x1, x21
  40710c:	bl	406030 <printf@plt+0x48d0>
  407110:	ldp	x20, x19, [sp, #32]
  407114:	ldp	x22, x21, [sp, #16]
  407118:	ldp	x29, x30, [sp], #48
  40711c:	ret
  407120:	stp	x29, x30, [sp, #-48]!
  407124:	stp	x22, x21, [sp, #16]
  407128:	stp	x20, x19, [sp, #32]
  40712c:	mov	x29, sp
  407130:	mov	x21, x1
  407134:	mov	x19, x0
  407138:	bl	405b8c <printf@plt+0x442c>
  40713c:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3d3c>
  407140:	add	x8, x8, #0x598
  407144:	mov	x20, x19
  407148:	str	x8, [x20], #24
  40714c:	mov	x0, x20
  407150:	mov	x1, x21
  407154:	bl	405fd4 <printf@plt+0x4874>
  407158:	mov	w8, #0xffffffff            	// #-1
  40715c:	str	w8, [x19, #48]
  407160:	ldr	x8, [x21]
  407164:	ldr	x8, [x8, #56]
  407168:	mov	x0, x21
  40716c:	blr	x8
  407170:	mov	x21, x0
  407174:	cbz	x0, 4071d4 <printf@plt+0x5a74>
  407178:	ldr	x8, [x21, #32]
  40717c:	ldr	x9, [x19, #32]
  407180:	ldr	x8, [x8]
  407184:	str	x8, [x9]
  407188:	ldr	w8, [x21, #40]
  40718c:	cmp	w8, #0x2
  407190:	b.lt	4071c0 <printf@plt+0x5a60>  // b.tstop
  407194:	mov	w22, #0x1                   	// #1
  407198:	ldr	x8, [x21, #32]
  40719c:	ldr	x1, [x8, x22, lsl #3]
  4071a0:	mov	x0, x20
  4071a4:	bl	406030 <printf@plt+0x48d0>
  4071a8:	ldr	x8, [x21, #32]
  4071ac:	str	xzr, [x8, x22, lsl #3]
  4071b0:	ldrsw	x8, [x21, #40]
  4071b4:	add	x22, x22, #0x1
  4071b8:	cmp	x22, x8
  4071bc:	b.lt	407198 <printf@plt+0x5a38>  // b.tstop
  4071c0:	ldr	x8, [x21]
  4071c4:	str	wzr, [x21, #40]
  4071c8:	mov	x0, x21
  4071cc:	ldr	x8, [x8, #16]
  4071d0:	blr	x8
  4071d4:	ldp	x20, x19, [sp, #32]
  4071d8:	ldp	x22, x21, [sp, #16]
  4071dc:	ldp	x29, x30, [sp], #48
  4071e0:	ret
  4071e4:	b	4071f0 <printf@plt+0x5a90>
  4071e8:	mov	x21, x0
  4071ec:	b	4071fc <printf@plt+0x5a9c>
  4071f0:	mov	x21, x0
  4071f4:	mov	x0, x20
  4071f8:	bl	4060b4 <printf@plt+0x4954>
  4071fc:	mov	x0, x19
  407200:	bl	406790 <printf@plt+0x5030>
  407204:	mov	x0, x21
  407208:	bl	401700 <_Unwind_Resume@plt>
  40720c:	stp	x29, x30, [sp, #-96]!
  407210:	str	x27, [sp, #16]
  407214:	stp	x26, x25, [sp, #32]
  407218:	stp	x24, x23, [sp, #48]
  40721c:	stp	x22, x21, [sp, #64]
  407220:	stp	x20, x19, [sp, #80]
  407224:	mov	x29, sp
  407228:	ldr	w8, [x0, #40]
  40722c:	mov	w21, w1
  407230:	mov	x19, x0
  407234:	str	w1, [x0, #48]
  407238:	cmp	w8, #0x1
  40723c:	b.lt	4072d8 <printf@plt+0x5b78>  // b.tstop
  407240:	ldr	x9, [x19, #32]
  407244:	ldrsw	x10, [x19, #40]
  407248:	mov	x8, xzr
  40724c:	mov	w11, #0x1                   	// #1
  407250:	mov	w12, #0x15e                 	// #350
  407254:	b	407268 <printf@plt+0x5b08>
  407258:	str	wzr, [x13, #8]
  40725c:	add	x8, x8, #0x1
  407260:	cmp	x8, x10
  407264:	b.ge	4072d8 <printf@plt+0x5b78>  // b.tcont
  407268:	ldr	x13, [x9, x8, lsl #3]
  40726c:	ldr	w14, [x13, #8]
  407270:	cmp	w14, #0x2
  407274:	b.ne	4072a0 <printf@plt+0x5b40>  // b.any
  407278:	cbz	x8, 407258 <printf@plt+0x5af8>
  40727c:	add	x14, x9, x8, lsl #3
  407280:	ldur	x14, [x14, #-8]
  407284:	ldr	w14, [x14, #8]
  407288:	cmp	w14, #0x8
  40728c:	b.hi	40725c <printf@plt+0x5afc>  // b.pmore
  407290:	lsl	w14, w11, w14
  407294:	tst	w14, w12
  407298:	b.ne	407258 <printf@plt+0x5af8>  // b.any
  40729c:	b	40725c <printf@plt+0x5afc>
  4072a0:	cmp	w14, #0x3
  4072a4:	sub	w14, w14, #0x5
  4072a8:	cset	w13, eq  // eq = none
  4072ac:	cmp	w14, #0x2
  4072b0:	cset	w14, cc  // cc = lo, ul, last
  4072b4:	cbz	x8, 40725c <printf@plt+0x5afc>
  4072b8:	orr	w13, w13, w14
  4072bc:	cbz	w13, 40725c <printf@plt+0x5afc>
  4072c0:	add	x13, x9, x8, lsl #3
  4072c4:	ldur	x13, [x13, #-8]
  4072c8:	ldr	w14, [x13, #8]
  4072cc:	cmp	w14, #0x2
  4072d0:	b.eq	407258 <printf@plt+0x5af8>  // b.none
  4072d4:	b	40725c <printf@plt+0x5afc>
  4072d8:	ldr	w8, [x19, #40]
  4072dc:	cmp	w8, #0x1
  4072e0:	b.lt	40737c <printf@plt+0x5c1c>  // b.tstop
  4072e4:	mov	x22, xzr
  4072e8:	b	4072fc <printf@plt+0x5b9c>
  4072ec:	ldrsw	x8, [x19, #40]
  4072f0:	mov	x22, x23
  4072f4:	cmp	x23, x8
  4072f8:	b.ge	40737c <printf@plt+0x5c1c>  // b.tcont
  4072fc:	cbz	x22, 407324 <printf@plt+0x5bc4>
  407300:	ldr	x8, [x19, #32]
  407304:	add	x8, x8, x22, lsl #3
  407308:	ldur	x0, [x8, #-8]
  40730c:	ldr	x8, [x0]
  407310:	ldr	x8, [x8, #88]
  407314:	blr	x8
  407318:	cmp	w0, #0x0
  40731c:	cset	w20, ne  // ne = any
  407320:	b	407328 <printf@plt+0x5bc8>
  407324:	mov	w20, wzr
  407328:	ldrsw	x8, [x19, #40]
  40732c:	add	x23, x22, #0x1
  407330:	cmp	x23, x8
  407334:	b.ge	40735c <printf@plt+0x5bfc>  // b.tcont
  407338:	ldr	x8, [x19, #32]
  40733c:	add	x8, x8, x22, lsl #3
  407340:	ldr	x0, [x8, #8]
  407344:	ldr	x8, [x0]
  407348:	ldr	x8, [x8, #80]
  40734c:	blr	x8
  407350:	orr	w8, w20, #0x2
  407354:	cmp	w0, #0x0
  407358:	csel	w20, w20, w8, eq  // eq = none
  40735c:	cbz	w20, 4072ec <printf@plt+0x5b8c>
  407360:	ldr	x8, [x19, #32]
  407364:	mov	w1, w20
  407368:	ldr	x0, [x8, x22, lsl #3]
  40736c:	ldr	x8, [x0]
  407370:	ldr	x8, [x8, #104]
  407374:	blr	x8
  407378:	b	4072ec <printf@plt+0x5b8c>
  40737c:	cmp	w21, #0x2
  407380:	cset	w20, lt  // lt = tstop
  407384:	cmp	w8, #0x1
  407388:	mov	w22, wzr
  40738c:	str	w20, [x19, #16]
  407390:	b.le	4073c8 <printf@plt+0x5c68>
  407394:	ldr	x9, [x19, #32]
  407398:	mov	w8, w8
  40739c:	sub	x24, x8, #0x1
  4073a0:	add	x23, x9, #0x8
  4073a4:	ldp	x8, x9, [x23, #-8]
  4073a8:	mov	w0, w20
  4073ac:	ldr	w1, [x8, #8]
  4073b0:	ldr	w2, [x9, #8]
  4073b4:	bl	4076cc <printf@plt+0x5f6c>
  4073b8:	add	w22, w0, w22
  4073bc:	subs	x24, x24, #0x1
  4073c0:	add	x23, x23, #0x8
  4073c4:	b.ne	4073a4 <printf@plt+0x5c44>  // b.any
  4073c8:	ldr	w8, [x19, #40]
  4073cc:	cmp	w8, #0x1
  4073d0:	b.lt	407474 <printf@plt+0x5d14>  // b.tstop
  4073d4:	adrp	x24, 414000 <_ZdlPvm@@Base+0x3d3c>
  4073d8:	adrp	x25, 414000 <_ZdlPvm@@Base+0x3d3c>
  4073dc:	adrp	x26, 432000 <stderr@@GLIBC_2.17+0x3260>
  4073e0:	mov	x23, xzr
  4073e4:	mov	w20, wzr
  4073e8:	add	x24, x24, #0x6db
  4073ec:	add	x25, x25, #0x34c
  4073f0:	add	x26, x26, #0x1e0
  4073f4:	b	407424 <printf@plt+0x5cc4>
  4073f8:	mov	w27, w0
  4073fc:	mov	x0, x19
  407400:	mov	w1, w23
  407404:	bl	407798 <printf@plt+0x6038>
  407408:	mov	x0, x24
  40740c:	bl	401440 <puts@plt>
  407410:	mov	w20, w27
  407414:	ldrsw	x8, [x19, #40]
  407418:	add	x23, x23, #0x1
  40741c:	cmp	x23, x8
  407420:	b.ge	407478 <printf@plt+0x5d18>  // b.tcont
  407424:	ldr	x8, [x19, #32]
  407428:	ldr	x0, [x8, x23, lsl #3]
  40742c:	ldr	x8, [x0]
  407430:	ldr	x8, [x8, #64]
  407434:	blr	x8
  407438:	cbnz	w0, 407414 <printf@plt+0x5cb4>
  40743c:	ldr	x8, [x19, #32]
  407440:	mov	w1, w21
  407444:	ldr	x0, [x8, x23, lsl #3]
  407448:	ldr	x8, [x0]
  40744c:	ldr	x8, [x8, #24]
  407450:	blr	x8
  407454:	cbz	w0, 407414 <printf@plt+0x5cb4>
  407458:	cbz	w20, 4073f8 <printf@plt+0x5c98>
  40745c:	mov	x0, x25
  407460:	mov	x1, x26
  407464:	mov	x2, x26
  407468:	mov	x3, x26
  40746c:	bl	40ef9c <printf@plt+0xd83c>
  407470:	b	407414 <printf@plt+0x5cb4>
  407474:	mov	w20, wzr
  407478:	ldr	w1, [x19, #12]
  40747c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  407480:	add	x0, x0, #0x638
  407484:	mov	w2, w22
  407488:	bl	401760 <printf@plt>
  40748c:	ldr	w8, [x19, #40]
  407490:	cmp	w8, #0x1
  407494:	b.lt	4074e8 <printf@plt+0x5d88>  // b.tstop
  407498:	adrp	x21, 414000 <_ZdlPvm@@Base+0x3d3c>
  40749c:	mov	x22, xzr
  4074a0:	add	x21, x21, #0x645
  4074a4:	b	4074b8 <printf@plt+0x5d58>
  4074a8:	ldrsw	x8, [x19, #40]
  4074ac:	add	x22, x22, #0x1
  4074b0:	cmp	x22, x8
  4074b4:	b.ge	4074e8 <printf@plt+0x5d88>  // b.tcont
  4074b8:	ldr	x8, [x19, #32]
  4074bc:	ldr	x0, [x8, x22, lsl #3]
  4074c0:	ldr	x8, [x0]
  4074c4:	ldr	x8, [x8, #64]
  4074c8:	blr	x8
  4074cc:	cbnz	w0, 4074a8 <printf@plt+0x5d48>
  4074d0:	ldr	x8, [x19, #32]
  4074d4:	mov	x0, x21
  4074d8:	ldr	x8, [x8, x22, lsl #3]
  4074dc:	ldr	w1, [x8, #12]
  4074e0:	bl	401760 <printf@plt>
  4074e4:	b	4074a8 <printf@plt+0x5d48>
  4074e8:	mov	w0, #0xa                   	// #10
  4074ec:	bl	401550 <putchar@plt>
  4074f0:	ldr	w1, [x19, #12]
  4074f4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  4074f8:	add	x0, x0, #0x64f
  4074fc:	bl	401760 <printf@plt>
  407500:	ldr	w8, [x19, #40]
  407504:	cmp	w8, #0x1
  407508:	b.lt	40755c <printf@plt+0x5dfc>  // b.tstop
  40750c:	adrp	x21, 414000 <_ZdlPvm@@Base+0x3d3c>
  407510:	mov	x22, xzr
  407514:	add	x21, x21, #0x65a
  407518:	b	40752c <printf@plt+0x5dcc>
  40751c:	ldrsw	x8, [x19, #40]
  407520:	add	x22, x22, #0x1
  407524:	cmp	x22, x8
  407528:	b.ge	40755c <printf@plt+0x5dfc>  // b.tcont
  40752c:	ldr	x8, [x19, #32]
  407530:	ldr	x0, [x8, x22, lsl #3]
  407534:	ldr	x8, [x0]
  407538:	ldr	x8, [x8, #64]
  40753c:	blr	x8
  407540:	cbnz	w0, 40751c <printf@plt+0x5dbc>
  407544:	ldr	x8, [x19, #32]
  407548:	mov	x0, x21
  40754c:	ldr	x8, [x8, x22, lsl #3]
  407550:	ldr	w1, [x8, #12]
  407554:	bl	401760 <printf@plt>
  407558:	b	40751c <printf@plt+0x5dbc>
  40755c:	mov	w0, #0xa                   	// #10
  407560:	bl	401550 <putchar@plt>
  407564:	ldr	w1, [x19, #12]
  407568:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40756c:	add	x0, x0, #0x665
  407570:	bl	401760 <printf@plt>
  407574:	ldr	w8, [x19, #40]
  407578:	cmp	w8, #0x1
  40757c:	b.lt	4075d0 <printf@plt+0x5e70>  // b.tstop
  407580:	adrp	x21, 414000 <_ZdlPvm@@Base+0x3d3c>
  407584:	mov	x22, xzr
  407588:	add	x21, x21, #0x670
  40758c:	b	4075a0 <printf@plt+0x5e40>
  407590:	ldrsw	x8, [x19, #40]
  407594:	add	x22, x22, #0x1
  407598:	cmp	x22, x8
  40759c:	b.ge	4075d0 <printf@plt+0x5e70>  // b.tcont
  4075a0:	ldr	x8, [x19, #32]
  4075a4:	ldr	x0, [x8, x22, lsl #3]
  4075a8:	ldr	x8, [x0]
  4075ac:	ldr	x8, [x8, #64]
  4075b0:	blr	x8
  4075b4:	cbnz	w0, 407590 <printf@plt+0x5e30>
  4075b8:	ldr	x8, [x19, #32]
  4075bc:	mov	x0, x21
  4075c0:	ldr	x8, [x8, x22, lsl #3]
  4075c4:	ldr	w1, [x8, #12]
  4075c8:	bl	401760 <printf@plt>
  4075cc:	b	407590 <printf@plt+0x5e30>
  4075d0:	mov	w0, #0xa                   	// #10
  4075d4:	bl	401550 <putchar@plt>
  4075d8:	ldr	w8, [x19, #40]
  4075dc:	cmp	w8, #0x1
  4075e0:	b.lt	4076ac <printf@plt+0x5f4c>  // b.tstop
  4075e4:	mov	x21, xzr
  4075e8:	ldr	x8, [x19, #32]
  4075ec:	ldr	x0, [x8, x21, lsl #3]
  4075f0:	ldr	x8, [x0]
  4075f4:	ldr	x8, [x8, #64]
  4075f8:	blr	x8
  4075fc:	ldrsw	x8, [x19, #40]
  407600:	add	x21, x21, #0x1
  407604:	cmp	x21, x8
  407608:	b.ge	407610 <printf@plt+0x5eb0>  // b.tcont
  40760c:	cbz	w0, 4075e8 <printf@plt+0x5e88>
  407610:	cbz	w0, 4076ac <printf@plt+0x5f4c>
  407614:	ldr	w1, [x19, #12]
  407618:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40761c:	add	x0, x0, #0x67b
  407620:	bl	401760 <printf@plt>
  407624:	ldr	w8, [x19, #40]
  407628:	cmp	w8, #0x1
  40762c:	b.lt	407678 <printf@plt+0x5f18>  // b.tstop
  407630:	mov	x21, xzr
  407634:	b	407648 <printf@plt+0x5ee8>
  407638:	ldrsw	x8, [x19, #40]
  40763c:	add	x21, x21, #0x1
  407640:	cmp	x21, x8
  407644:	b.ge	407678 <printf@plt+0x5f18>  // b.tcont
  407648:	ldr	x8, [x19, #32]
  40764c:	ldr	x0, [x8, x21, lsl #3]
  407650:	ldr	x8, [x0]
  407654:	ldr	x8, [x8, #64]
  407658:	blr	x8
  40765c:	cbz	w0, 407638 <printf@plt+0x5ed8>
  407660:	ldr	x8, [x19, #32]
  407664:	ldr	x0, [x8, x21, lsl #3]
  407668:	ldr	x8, [x0]
  40766c:	ldr	x8, [x8, #48]
  407670:	blr	x8
  407674:	b	407638 <printf@plt+0x5ed8>
  407678:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40767c:	add	x0, x0, #0x33a
  407680:	bl	401440 <puts@plt>
  407684:	ldr	w1, [x19, #12]
  407688:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40768c:	add	x0, x0, #0x68c
  407690:	mov	w2, w1
  407694:	bl	401760 <printf@plt>
  407698:	ldr	w1, [x19, #12]
  40769c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  4076a0:	add	x0, x0, #0x6a8
  4076a4:	mov	w2, w1
  4076a8:	bl	401760 <printf@plt>
  4076ac:	mov	w0, w20
  4076b0:	ldp	x20, x19, [sp, #80]
  4076b4:	ldp	x22, x21, [sp, #64]
  4076b8:	ldp	x24, x23, [sp, #48]
  4076bc:	ldp	x26, x25, [sp, #32]
  4076c0:	ldr	x27, [sp, #16]
  4076c4:	ldp	x29, x30, [sp], #96
  4076c8:	ret
  4076cc:	cmp	w1, #0x8
  4076d0:	mov	w8, wzr
  4076d4:	b.eq	407768 <printf@plt+0x6008>  // b.none
  4076d8:	cmp	w2, #0x8
  4076dc:	b.eq	407768 <printf@plt+0x6008>  // b.none
  4076e0:	cmp	w1, #0x6
  4076e4:	b.ne	4076fc <printf@plt+0x5f9c>  // b.any
  4076e8:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  4076ec:	ldr	w8, [x8, #496]
  4076f0:	cmp	w0, #0x0
  4076f4:	csel	w0, w8, wzr, eq  // eq = none
  4076f8:	ret
  4076fc:	cmp	w1, #0x4
  407700:	mov	w8, wzr
  407704:	b.eq	407768 <printf@plt+0x6008>  // b.none
  407708:	cmp	w2, #0x5
  40770c:	b.eq	407768 <printf@plt+0x6008>  // b.none
  407710:	cmp	w1, #0x2
  407714:	b.eq	407738 <printf@plt+0x5fd8>  // b.none
  407718:	cmp	w2, #0x2
  40771c:	b.eq	407738 <printf@plt+0x5fd8>  // b.none
  407720:	cmp	w2, #0x3
  407724:	b.ne	407744 <printf@plt+0x5fe4>  // b.any
  407728:	cmp	w1, #0x3
  40772c:	b.ne	40774c <printf@plt+0x5fec>  // b.any
  407730:	mov	w0, wzr
  407734:	ret
  407738:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  40773c:	ldr	w8, [x8, #500]
  407740:	b	4076f0 <printf@plt+0x5f90>
  407744:	cmp	w1, #0x3
  407748:	b.ne	407758 <printf@plt+0x5ff8>  // b.any
  40774c:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  407750:	ldr	w8, [x8, #504]
  407754:	b	4076f0 <printf@plt+0x5f90>
  407758:	cmp	w2, #0x1
  40775c:	b.ne	407770 <printf@plt+0x6010>  // b.any
  407760:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  407764:	ldr	w8, [x8, #496]
  407768:	mov	w0, w8
  40776c:	ret
  407770:	cmp	w1, #0x7
  407774:	b.eq	4076e8 <printf@plt+0x5f88>  // b.none
  407778:	cmp	w2, #0x7
  40777c:	b.eq	4076e8 <printf@plt+0x5f88>  // b.none
  407780:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  407784:	ldr	w8, [x8, #496]
  407788:	cmp	w2, #0x0
  40778c:	ccmp	w1, #0x1, #0x0, eq  // eq = none
  407790:	csel	w0, w8, wzr, eq  // eq = none
  407794:	ret
  407798:	stp	x29, x30, [sp, #-64]!
  40779c:	stp	x24, x23, [sp, #16]
  4077a0:	stp	x22, x21, [sp, #32]
  4077a4:	stp	x20, x19, [sp, #48]
  4077a8:	mov	x29, sp
  4077ac:	mov	w20, w1
  4077b0:	cmp	w1, #0x1
  4077b4:	mov	x19, x0
  4077b8:	b.lt	40780c <printf@plt+0x60ac>  // b.tstop
  4077bc:	ldrsw	x22, [x19, #40]
  4077c0:	add	w9, w20, #0x1
  4077c4:	mov	x8, xzr
  4077c8:	mov	w21, wzr
  4077cc:	sub	x23, x9, #0x1
  4077d0:	add	x24, x8, #0x1
  4077d4:	cmp	x24, x22
  4077d8:	b.ge	407810 <printf@plt+0x60b0>  // b.tcont
  4077dc:	ldr	x9, [x19, #32]
  4077e0:	ldr	w0, [x19, #16]
  4077e4:	add	x8, x9, x8, lsl #3
  4077e8:	ldp	x9, x8, [x8]
  4077ec:	ldr	w1, [x9, #8]
  4077f0:	ldr	w2, [x8, #8]
  4077f4:	bl	4076cc <printf@plt+0x5f6c>
  4077f8:	cmp	x23, x24
  4077fc:	add	w21, w0, w21
  407800:	mov	x8, x24
  407804:	b.ne	4077d0 <printf@plt+0x6070>  // b.any
  407808:	b	407810 <printf@plt+0x60b0>
  40780c:	mov	w21, wzr
  407810:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  407814:	add	x0, x0, #0x6c6
  407818:	mov	w1, w21
  40781c:	bl	401760 <printf@plt>
  407820:	cmp	w20, #0x1
  407824:	b.lt	40787c <printf@plt+0x611c>  // b.tstop
  407828:	mov	w8, w20
  40782c:	adrp	x21, 414000 <_ZdlPvm@@Base+0x3d3c>
  407830:	mov	x22, xzr
  407834:	lsl	x23, x8, #3
  407838:	add	x21, x21, #0x645
  40783c:	b	40784c <printf@plt+0x60ec>
  407840:	add	x22, x22, #0x8
  407844:	cmp	x23, x22
  407848:	b.eq	40787c <printf@plt+0x611c>  // b.none
  40784c:	ldr	x8, [x19, #32]
  407850:	ldr	x0, [x8, x22]
  407854:	ldr	x8, [x0]
  407858:	ldr	x8, [x8, #64]
  40785c:	blr	x8
  407860:	cbnz	w0, 407840 <printf@plt+0x60e0>
  407864:	ldr	x8, [x19, #32]
  407868:	mov	x0, x21
  40786c:	ldr	x8, [x8, x22]
  407870:	ldr	w1, [x8, #12]
  407874:	bl	401760 <printf@plt>
  407878:	b	407840 <printf@plt+0x60e0>
  40787c:	cmp	w20, #0x1
  407880:	b.lt	407920 <printf@plt+0x61c0>  // b.tstop
  407884:	mov	x21, xzr
  407888:	sxtw	x22, w20
  40788c:	ldr	x8, [x19, #32]
  407890:	ldr	x0, [x8, x21, lsl #3]
  407894:	ldr	x8, [x0]
  407898:	ldr	x8, [x8, #64]
  40789c:	blr	x8
  4078a0:	add	x21, x21, #0x1
  4078a4:	cmp	x21, x22
  4078a8:	b.ge	4078b0 <printf@plt+0x6150>  // b.tcont
  4078ac:	cbz	w0, 40788c <printf@plt+0x612c>
  4078b0:	cbz	w0, 407920 <printf@plt+0x61c0>
  4078b4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  4078b8:	add	x0, x0, #0x684
  4078bc:	bl	401760 <printf@plt>
  4078c0:	cmp	w20, #0x1
  4078c4:	b.lt	407914 <printf@plt+0x61b4>  // b.tstop
  4078c8:	mov	w8, w20
  4078cc:	mov	x21, xzr
  4078d0:	lsl	x20, x8, #3
  4078d4:	b	4078e4 <printf@plt+0x6184>
  4078d8:	add	x21, x21, #0x8
  4078dc:	cmp	x20, x21
  4078e0:	b.eq	407914 <printf@plt+0x61b4>  // b.none
  4078e4:	ldr	x8, [x19, #32]
  4078e8:	ldr	x0, [x8, x21]
  4078ec:	ldr	x8, [x0]
  4078f0:	ldr	x8, [x8, #64]
  4078f4:	blr	x8
  4078f8:	cbz	w0, 4078d8 <printf@plt+0x6178>
  4078fc:	ldr	x8, [x19, #32]
  407900:	ldr	x0, [x8, x21]
  407904:	ldr	x8, [x0]
  407908:	ldr	x8, [x8, #48]
  40790c:	blr	x8
  407910:	b	4078d8 <printf@plt+0x6178>
  407914:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  407918:	add	x0, x0, #0x33a
  40791c:	bl	401760 <printf@plt>
  407920:	mov	w0, #0xa                   	// #10
  407924:	bl	401550 <putchar@plt>
  407928:	ldp	x20, x19, [sp, #48]
  40792c:	ldp	x22, x21, [sp, #32]
  407930:	ldp	x24, x23, [sp, #16]
  407934:	ldp	x29, x30, [sp], #64
  407938:	ret
  40793c:	stp	x29, x30, [sp, #-32]!
  407940:	str	x19, [sp, #16]
  407944:	mov	x29, sp
  407948:	ldr	x8, [x0, #32]
  40794c:	ldrsw	x9, [x0, #40]
  407950:	mov	x19, x0
  407954:	add	x8, x8, x9, lsl #3
  407958:	ldur	x0, [x8, #-8]
  40795c:	ldr	x8, [x0]
  407960:	ldr	x8, [x8, #64]
  407964:	blr	x8
  407968:	cbz	w0, 40798c <printf@plt+0x622c>
  40796c:	ldr	x8, [x19, #32]
  407970:	ldrsw	x9, [x19, #40]
  407974:	ldr	w1, [x19, #48]
  407978:	add	x8, x8, x9, lsl #3
  40797c:	ldur	x0, [x8, #-8]
  407980:	ldr	x8, [x0]
  407984:	ldr	x8, [x8, #24]
  407988:	blr	x8
  40798c:	ldr	x8, [x19, #32]
  407990:	ldrsw	x9, [x19, #40]
  407994:	add	x8, x8, x9, lsl #3
  407998:	ldur	x0, [x8, #-8]
  40799c:	ldr	x8, [x0]
  4079a0:	ldr	x8, [x8, #32]
  4079a4:	blr	x8
  4079a8:	ldr	x8, [x19, #32]
  4079ac:	ldrsw	x9, [x19, #40]
  4079b0:	ldr	w1, [x19, #12]
  4079b4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  4079b8:	add	x0, x0, #0xb09
  4079bc:	add	x8, x8, x9, lsl #3
  4079c0:	ldur	x8, [x8, #-8]
  4079c4:	ldr	w2, [x8, #12]
  4079c8:	bl	401760 <printf@plt>
  4079cc:	ldr	x19, [sp, #16]
  4079d0:	ldp	x29, x30, [sp], #32
  4079d4:	ret
  4079d8:	stp	x29, x30, [sp, #-48]!
  4079dc:	stp	x22, x21, [sp, #16]
  4079e0:	stp	x20, x19, [sp, #32]
  4079e4:	mov	x29, sp
  4079e8:	adrp	x21, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4079ec:	ldr	w8, [x21, #3544]
  4079f0:	mov	x19, x0
  4079f4:	cmp	w8, #0x1
  4079f8:	b.ne	407a08 <printf@plt+0x62a8>  // b.any
  4079fc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  407a00:	add	x0, x0, #0x6d4
  407a04:	bl	401760 <printf@plt>
  407a08:	ldr	w9, [x19, #40]
  407a0c:	ldr	w8, [x21, #3544]
  407a10:	cmp	w9, #0x1
  407a14:	b.lt	407a8c <printf@plt+0x632c>  // b.tstop
  407a18:	adrp	x20, 413000 <_ZdlPvm@@Base+0x2d3c>
  407a1c:	mov	x22, xzr
  407a20:	add	x20, x20, #0xbc7
  407a24:	b	407a50 <printf@plt+0x62f0>
  407a28:	ldr	x8, [x19, #32]
  407a2c:	ldr	x0, [x8, x22, lsl #3]
  407a30:	ldr	x8, [x0]
  407a34:	ldr	x8, [x8, #48]
  407a38:	blr	x8
  407a3c:	ldrsw	x9, [x19, #40]
  407a40:	ldr	w8, [x21, #3544]
  407a44:	add	x22, x22, #0x1
  407a48:	cmp	x22, x9
  407a4c:	b.ge	407a8c <printf@plt+0x632c>  // b.tcont
  407a50:	cbz	x22, 407a28 <printf@plt+0x62c8>
  407a54:	cbnz	w8, 407a28 <printf@plt+0x62c8>
  407a58:	ldr	x8, [x19, #32]
  407a5c:	ldr	w0, [x19, #16]
  407a60:	add	x8, x8, x22, lsl #3
  407a64:	ldp	x9, x8, [x8, #-8]
  407a68:	ldr	w1, [x9, #8]
  407a6c:	ldr	w2, [x8, #8]
  407a70:	bl	4076cc <printf@plt+0x5f6c>
  407a74:	cmp	w0, #0x1
  407a78:	b.lt	407a28 <printf@plt+0x62c8>  // b.tstop
  407a7c:	mov	w1, w0
  407a80:	mov	x0, x20
  407a84:	bl	401760 <printf@plt>
  407a88:	b	407a28 <printf@plt+0x62c8>
  407a8c:	cmp	w8, #0x1
  407a90:	b.ne	407aa0 <printf@plt+0x6340>  // b.any
  407a94:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  407a98:	add	x0, x0, #0xe40
  407a9c:	bl	401760 <printf@plt>
  407aa0:	ldp	x20, x19, [sp, #32]
  407aa4:	ldp	x22, x21, [sp, #16]
  407aa8:	ldp	x29, x30, [sp], #48
  407aac:	ret
  407ab0:	stp	x29, x30, [sp, #-48]!
  407ab4:	stp	x22, x21, [sp, #16]
  407ab8:	stp	x20, x19, [sp, #32]
  407abc:	mov	x29, sp
  407ac0:	ldr	w8, [x0, #40]
  407ac4:	cmp	w8, #0x1
  407ac8:	b.lt	407b08 <printf@plt+0x63a8>  // b.tstop
  407acc:	mov	w19, w2
  407ad0:	mov	x20, x0
  407ad4:	mov	w21, w1
  407ad8:	mov	x22, xzr
  407adc:	ldr	x8, [x20, #32]
  407ae0:	mov	w1, w21
  407ae4:	mov	w2, w19
  407ae8:	ldr	x0, [x8, x22, lsl #3]
  407aec:	ldr	x8, [x0]
  407af0:	ldr	x8, [x8, #96]
  407af4:	blr	x8
  407af8:	ldrsw	x8, [x20, #40]
  407afc:	add	x22, x22, #0x1
  407b00:	cmp	x22, x8
  407b04:	b.lt	407adc <printf@plt+0x637c>  // b.tstop
  407b08:	ldp	x20, x19, [sp, #32]
  407b0c:	ldp	x22, x21, [sp, #16]
  407b10:	ldp	x29, x30, [sp], #48
  407b14:	ret
  407b18:	stp	x29, x30, [sp, #-16]!
  407b1c:	mov	x29, sp
  407b20:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  407b24:	add	x0, x0, #0x18
  407b28:	add	x1, x1, #0x793
  407b2c:	bl	406668 <printf@plt+0x4f08>
  407b30:	ldp	x29, x30, [sp], #16
  407b34:	ret
  407b38:	stp	x29, x30, [sp, #-16]!
  407b3c:	mov	x29, sp
  407b40:	add	x0, x0, #0x18
  407b44:	bl	40611c <printf@plt+0x49bc>
  407b48:	ldp	x29, x30, [sp], #16
  407b4c:	ret
  407b50:	stp	x29, x30, [sp, #-32]!
  407b54:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3d3c>
  407b58:	add	x8, x8, #0x598
  407b5c:	str	x19, [sp, #16]
  407b60:	mov	x19, x0
  407b64:	str	x8, [x0], #24
  407b68:	mov	x29, sp
  407b6c:	bl	4060b4 <printf@plt+0x4954>
  407b70:	mov	x0, x19
  407b74:	bl	406790 <printf@plt+0x5030>
  407b78:	ldr	x19, [sp, #16]
  407b7c:	ldp	x29, x30, [sp], #32
  407b80:	ret
  407b84:	stp	x29, x30, [sp, #-32]!
  407b88:	str	x19, [sp, #16]
  407b8c:	mov	x29, sp
  407b90:	mov	x19, x0
  407b94:	bl	407b50 <printf@plt+0x63f0>
  407b98:	mov	x0, x19
  407b9c:	bl	4102ac <_ZdlPv@@Base>
  407ba0:	ldr	x19, [sp, #16]
  407ba4:	ldp	x29, x30, [sp], #32
  407ba8:	ret
  407bac:	stp	x29, x30, [sp, #-48]!
  407bb0:	str	x21, [sp, #16]
  407bb4:	stp	x20, x19, [sp, #32]
  407bb8:	mov	x29, sp
  407bbc:	mov	x21, x0
  407bc0:	mov	w0, #0x28                  	// #40
  407bc4:	mov	x20, x1
  407bc8:	bl	410228 <_Znwm@@Base>
  407bcc:	mov	x19, x0
  407bd0:	mov	w1, wzr
  407bd4:	mov	x2, x21
  407bd8:	mov	x3, x20
  407bdc:	bl	407c64 <printf@plt+0x6504>
  407be0:	mov	x0, x19
  407be4:	ldp	x20, x19, [sp, #32]
  407be8:	ldr	x21, [sp, #16]
  407bec:	ldp	x29, x30, [sp], #48
  407bf0:	ret
  407bf4:	mov	x20, x0
  407bf8:	mov	x0, x19
  407bfc:	bl	4102ac <_ZdlPv@@Base>
  407c00:	mov	x0, x20
  407c04:	bl	401700 <_Unwind_Resume@plt>
  407c08:	stp	x29, x30, [sp, #-48]!
  407c0c:	str	x21, [sp, #16]
  407c10:	stp	x20, x19, [sp, #32]
  407c14:	mov	x29, sp
  407c18:	mov	x21, x0
  407c1c:	mov	w0, #0x28                  	// #40
  407c20:	mov	x20, x1
  407c24:	bl	410228 <_Znwm@@Base>
  407c28:	mov	x19, x0
  407c2c:	mov	w1, #0x1                   	// #1
  407c30:	mov	x2, x21
  407c34:	mov	x3, x20
  407c38:	bl	407c64 <printf@plt+0x6504>
  407c3c:	mov	x0, x19
  407c40:	ldp	x20, x19, [sp, #32]
  407c44:	ldr	x21, [sp, #16]
  407c48:	ldp	x29, x30, [sp], #48
  407c4c:	ret
  407c50:	mov	x20, x0
  407c54:	mov	x0, x19
  407c58:	bl	4102ac <_ZdlPv@@Base>
  407c5c:	mov	x0, x20
  407c60:	bl	401700 <_Unwind_Resume@plt>
  407c64:	stp	x29, x30, [sp, #-48]!
  407c68:	stp	x22, x21, [sp, #16]
  407c6c:	stp	x20, x19, [sp, #32]
  407c70:	mov	x29, sp
  407c74:	mov	x19, x3
  407c78:	mov	x20, x2
  407c7c:	mov	w21, w1
  407c80:	mov	x22, x0
  407c84:	bl	405b8c <printf@plt+0x442c>
  407c88:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3d3c>
  407c8c:	add	x8, x8, #0x700
  407c90:	mov	w9, #0x7                   	// #7
  407c94:	str	w21, [x22, #16]
  407c98:	stp	x20, x19, [x22, #24]
  407c9c:	str	x8, [x22]
  407ca0:	str	w9, [x22, #8]
  407ca4:	ldp	x20, x19, [sp, #32]
  407ca8:	ldp	x22, x21, [sp, #16]
  407cac:	ldp	x29, x30, [sp], #48
  407cb0:	ret
  407cb4:	stp	x29, x30, [sp, #-32]!
  407cb8:	str	x19, [sp, #16]
  407cbc:	mov	x19, x0
  407cc0:	ldr	x0, [x0, #24]
  407cc4:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3d3c>
  407cc8:	add	x8, x8, #0x700
  407ccc:	mov	x29, sp
  407cd0:	str	x8, [x19]
  407cd4:	cbz	x0, 407ce4 <printf@plt+0x6584>
  407cd8:	ldr	x8, [x0]
  407cdc:	ldr	x8, [x8, #16]
  407ce0:	blr	x8
  407ce4:	ldr	x0, [x19, #32]
  407ce8:	cbz	x0, 407cf8 <printf@plt+0x6598>
  407cec:	ldr	x8, [x0]
  407cf0:	ldr	x8, [x8, #16]
  407cf4:	blr	x8
  407cf8:	mov	x0, x19
  407cfc:	bl	406790 <printf@plt+0x5030>
  407d00:	ldr	x19, [sp, #16]
  407d04:	ldp	x29, x30, [sp], #32
  407d08:	ret
  407d0c:	stp	x29, x30, [sp, #-32]!
  407d10:	str	x19, [sp, #16]
  407d14:	mov	x29, sp
  407d18:	mov	x19, x0
  407d1c:	bl	407cb4 <printf@plt+0x6554>
  407d20:	mov	x0, x19
  407d24:	bl	4102ac <_ZdlPv@@Base>
  407d28:	ldr	x19, [sp, #16]
  407d2c:	ldp	x29, x30, [sp], #32
  407d30:	ret
  407d34:	stp	x29, x30, [sp, #-64]!
  407d38:	stp	x24, x23, [sp, #16]
  407d3c:	stp	x22, x21, [sp, #32]
  407d40:	stp	x20, x19, [sp, #48]
  407d44:	mov	x29, sp
  407d48:	ldr	w8, [x0, #16]
  407d4c:	mov	x19, x0
  407d50:	mov	w21, w1
  407d54:	cbz	w8, 407d88 <printf@plt+0x6628>
  407d58:	mov	w0, w21
  407d5c:	bl	4057b4 <printf@plt+0x4054>
  407d60:	ldr	w1, [x19, #12]
  407d64:	mov	w21, w0
  407d68:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  407d6c:	add	x0, x0, #0x328
  407d70:	bl	401760 <printf@plt>
  407d74:	bl	405b38 <printf@plt+0x43d8>
  407d78:	ldr	w1, [x19, #12]
  407d7c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  407d80:	add	x0, x0, #0x33a
  407d84:	bl	401760 <printf@plt>
  407d88:	ldr	x0, [x19, #24]
  407d8c:	mov	w1, w21
  407d90:	ldr	x8, [x0]
  407d94:	ldr	x8, [x8, #24]
  407d98:	blr	x8
  407d9c:	mov	w22, w0
  407da0:	cbz	w0, 407db0 <printf@plt+0x6650>
  407da4:	ldr	x8, [x19, #24]
  407da8:	ldr	w20, [x8, #12]
  407dac:	b	407db4 <printf@plt+0x6654>
  407db0:	mov	w20, wzr
  407db4:	ldr	x23, [x19, #32]
  407db8:	mov	w0, w21
  407dbc:	bl	4057c4 <printf@plt+0x4064>
  407dc0:	ldr	x8, [x23]
  407dc4:	mov	w1, w0
  407dc8:	mov	x0, x23
  407dcc:	ldr	x8, [x8, #24]
  407dd0:	blr	x8
  407dd4:	mov	w21, w0
  407dd8:	cbz	w22, 407e0c <printf@plt+0x66ac>
  407ddc:	cbz	w21, 407e0c <printf@plt+0x66ac>
  407de0:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  407de4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  407de8:	add	x1, x1, #0x1e0
  407dec:	add	x0, x0, #0x34c
  407df0:	mov	x2, x1
  407df4:	mov	x3, x1
  407df8:	bl	40ef9c <printf@plt+0xd83c>
  407dfc:	mov	w21, w22
  407e00:	ldr	w8, [x19, #16]
  407e04:	cbnz	w8, 407e1c <printf@plt+0x66bc>
  407e08:	b	407e2c <printf@plt+0x66cc>
  407e0c:	ldr	x8, [x19, #32]
  407e10:	ldr	w20, [x8, #12]
  407e14:	ldr	w8, [x19, #16]
  407e18:	cbz	w8, 407e2c <printf@plt+0x66cc>
  407e1c:	ldr	w1, [x19, #12]
  407e20:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  407e24:	add	x0, x0, #0x367
  407e28:	bl	401760 <printf@plt>
  407e2c:	ldp	x8, x9, [x19, #24]
  407e30:	ldr	w1, [x19, #12]
  407e34:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  407e38:	add	x0, x0, #0x7a0
  407e3c:	ldr	w2, [x8, #12]
  407e40:	ldr	w3, [x9, #12]
  407e44:	bl	401760 <printf@plt>
  407e48:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407e4c:	ldr	w8, [x8, #3520]
  407e50:	cbnz	w8, 407e70 <printf@plt+0x6710>
  407e54:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407e58:	ldr	x3, [x8, #3480]
  407e5c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  407e60:	add	x0, x0, #0x7bd
  407e64:	mov	w1, #0x10                  	// #16
  407e68:	mov	w2, #0x1                   	// #1
  407e6c:	bl	4016f0 <fwrite@plt>
  407e70:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  407e74:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x1260>
  407e78:	ldr	w8, [x8, #488]
  407e7c:	ldr	w9, [x9, #3724]
  407e80:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  407e84:	add	x0, x0, #0x7ce
  407e88:	add	w8, w9, w8
  407e8c:	lsl	w1, w8, #1
  407e90:	bl	401760 <printf@plt>
  407e94:	ldp	w1, w8, [x19, #12]
  407e98:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  407e9c:	adrp	x10, 42d000 <_Znam@GLIBCXX_3.4>
  407ea0:	add	x9, x9, #0x200
  407ea4:	add	x10, x10, #0x1fc
  407ea8:	cmp	w8, #0x0
  407eac:	csel	x8, x10, x9, eq  // eq = none
  407eb0:	ldr	w2, [x8]
  407eb4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  407eb8:	add	x0, x0, #0x7d5
  407ebc:	bl	401760 <printf@plt>
  407ec0:	ldp	w1, w8, [x19, #12]
  407ec4:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  407ec8:	adrp	x10, 42d000 <_Znam@GLIBCXX_3.4>
  407ecc:	add	x9, x9, #0x208
  407ed0:	add	x10, x10, #0x204
  407ed4:	cmp	w8, #0x0
  407ed8:	csel	x8, x10, x9, eq  // eq = none
  407edc:	ldr	w2, [x8]
  407ee0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  407ee4:	add	x0, x0, #0x7e3
  407ee8:	bl	401760 <printf@plt>
  407eec:	ldr	x8, [x19, #24]
  407ef0:	ldp	w1, w9, [x19, #12]
  407ef4:	adrp	x23, 42d000 <_Znam@GLIBCXX_3.4>
  407ef8:	adrp	x22, 42d000 <_Znam@GLIBCXX_3.4>
  407efc:	ldr	w5, [x23, #540]
  407f00:	ldr	w4, [x22, #524]
  407f04:	ldr	w2, [x8, #12]
  407f08:	cmp	w9, #0x0
  407f0c:	mov	w24, #0x3                   	// #3
  407f10:	csinc	w8, w24, wzr, eq  // eq = none
  407f14:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  407f18:	mul	w6, w8, w5
  407f1c:	add	x0, x0, #0x7f1
  407f20:	mov	w3, w1
  407f24:	bl	401760 <printf@plt>
  407f28:	ldr	x8, [x19, #32]
  407f2c:	ldp	w1, w9, [x19, #12]
  407f30:	ldr	w5, [x23, #540]
  407f34:	ldr	w4, [x22, #524]
  407f38:	ldr	w2, [x8, #12]
  407f3c:	cmp	w9, #0x0
  407f40:	csinc	w8, w24, wzr, eq  // eq = none
  407f44:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  407f48:	mul	w6, w8, w5
  407f4c:	add	x0, x0, #0x823
  407f50:	mov	w3, w1
  407f54:	bl	401760 <printf@plt>
  407f58:	ldr	x8, [x19, #24]
  407f5c:	ldr	w1, [x19, #12]
  407f60:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  407f64:	add	x0, x0, #0x855
  407f68:	ldr	w3, [x8, #12]
  407f6c:	mov	w2, w1
  407f70:	bl	401760 <printf@plt>
  407f74:	ldr	x8, [x19, #32]
  407f78:	ldr	w1, [x19, #12]
  407f7c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  407f80:	add	x0, x0, #0x871
  407f84:	ldr	w3, [x8, #12]
  407f88:	mov	w2, w1
  407f8c:	bl	401760 <printf@plt>
  407f90:	cbz	w21, 407fa8 <printf@plt+0x6848>
  407f94:	ldr	w1, [x19, #12]
  407f98:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  407f9c:	add	x0, x0, #0x88d
  407fa0:	mov	w2, w20
  407fa4:	bl	401760 <printf@plt>
  407fa8:	mov	w0, w21
  407fac:	ldp	x20, x19, [sp, #48]
  407fb0:	ldp	x22, x21, [sp, #32]
  407fb4:	ldp	x24, x23, [sp, #16]
  407fb8:	ldp	x29, x30, [sp], #64
  407fbc:	ret
  407fc0:	stp	x29, x30, [sp, #-64]!
  407fc4:	stp	x24, x23, [sp, #16]
  407fc8:	stp	x22, x21, [sp, #32]
  407fcc:	stp	x20, x19, [sp, #48]
  407fd0:	mov	x29, sp
  407fd4:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407fd8:	ldr	w8, [x8, #3544]
  407fdc:	mov	x19, x0
  407fe0:	cmp	w8, #0x1
  407fe4:	b.eq	408170 <printf@plt+0x6a10>  // b.none
  407fe8:	cbnz	w8, 4081a8 <printf@plt+0x6a48>
  407fec:	ldr	w8, [x19, #16]
  407ff0:	cbz	w8, 408004 <printf@plt+0x68a4>
  407ff4:	ldr	w1, [x19, #12]
  407ff8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  407ffc:	add	x0, x0, #0x487
  408000:	bl	401760 <printf@plt>
  408004:	adrp	x20, 414000 <_ZdlPvm@@Base+0x3d3c>
  408008:	add	x20, x20, #0x495
  40800c:	mov	x0, x20
  408010:	bl	401760 <printf@plt>
  408014:	ldr	w1, [x19, #12]
  408018:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40801c:	add	x0, x0, #0x49c
  408020:	bl	401760 <printf@plt>
  408024:	ldr	x8, [x19, #24]
  408028:	ldr	w1, [x19, #12]
  40802c:	adrp	x21, 414000 <_ZdlPvm@@Base+0x3d3c>
  408030:	add	x21, x21, #0x8af
  408034:	ldr	w2, [x8, #12]
  408038:	mov	x0, x21
  40803c:	bl	401760 <printf@plt>
  408040:	ldr	x0, [x19, #24]
  408044:	ldr	x8, [x0]
  408048:	ldr	x8, [x8, #48]
  40804c:	blr	x8
  408050:	adrp	x22, 417000 <_ZdlPvm@@Base+0x6d3c>
  408054:	add	x22, x22, #0x33a
  408058:	mov	x0, x22
  40805c:	bl	401760 <printf@plt>
  408060:	mov	x0, x20
  408064:	bl	401760 <printf@plt>
  408068:	ldr	w1, [x19, #12]
  40806c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  408070:	add	x0, x0, #0x4d4
  408074:	bl	401760 <printf@plt>
  408078:	ldr	x8, [x19, #32]
  40807c:	ldr	w1, [x19, #12]
  408080:	mov	x0, x21
  408084:	ldr	w2, [x8, #12]
  408088:	bl	401760 <printf@plt>
  40808c:	ldr	x0, [x19, #32]
  408090:	ldr	x8, [x0]
  408094:	ldr	x8, [x8, #48]
  408098:	blr	x8
  40809c:	mov	x0, x22
  4080a0:	bl	401760 <printf@plt>
  4080a4:	ldr	w8, [x19, #16]
  4080a8:	cbz	w8, 4080bc <printf@plt+0x695c>
  4080ac:	ldr	w1, [x19, #12]
  4080b0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  4080b4:	add	x0, x0, #0x50b
  4080b8:	bl	401760 <printf@plt>
  4080bc:	adrp	x21, 42d000 <_Znam@GLIBCXX_3.4>
  4080c0:	ldr	w1, [x21, #488]
  4080c4:	adrp	x20, 413000 <_ZdlPvm@@Base+0x2d3c>
  4080c8:	add	x20, x20, #0xbc7
  4080cc:	mov	x0, x20
  4080d0:	bl	401760 <printf@plt>
  4080d4:	adrp	x22, 42d000 <_Znam@GLIBCXX_3.4>
  4080d8:	ldr	w1, [x22, #524]
  4080dc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  4080e0:	add	x0, x0, #0x8ca
  4080e4:	bl	401760 <printf@plt>
  4080e8:	adrp	x23, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4080ec:	ldr	w8, [x23, #3520]
  4080f0:	adrp	x24, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4080f4:	ldr	x1, [x24, #3480]
  4080f8:	adrp	x9, 414000 <_ZdlPvm@@Base+0x3d3c>
  4080fc:	adrp	x10, 414000 <_ZdlPvm@@Base+0x3d3c>
  408100:	add	x9, x9, #0x8d3
  408104:	add	x10, x10, #0x8d8
  408108:	cmp	w8, #0x0
  40810c:	csel	x0, x10, x9, eq  // eq = none
  408110:	bl	401420 <fputs@plt>
  408114:	ldr	w8, [x21, #488]
  408118:	ldr	w1, [x19, #12]
  40811c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  408120:	add	x0, x0, #0x8dc
  408124:	lsl	w2, w8, #1
  408128:	bl	401760 <printf@plt>
  40812c:	ldr	w8, [x23, #3520]
  408130:	ldr	x1, [x24, #3480]
  408134:	adrp	x9, 416000 <_ZdlPvm@@Base+0x5d3c>
  408138:	adrp	x10, 416000 <_ZdlPvm@@Base+0x5d3c>
  40813c:	add	x9, x9, #0x67f
  408140:	add	x10, x10, #0x689
  408144:	cmp	w8, #0x0
  408148:	csel	x0, x10, x9, eq  // eq = none
  40814c:	bl	401420 <fputs@plt>
  408150:	ldr	w1, [x22, #524]
  408154:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  408158:	add	x0, x0, #0x8ea
  40815c:	bl	401760 <printf@plt>
  408160:	ldr	w1, [x21, #488]
  408164:	mov	x0, x20
  408168:	bl	401760 <printf@plt>
  40816c:	b	4081a8 <printf@plt+0x6a48>
  408170:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  408174:	add	x0, x0, #0x8f2
  408178:	bl	401760 <printf@plt>
  40817c:	ldr	x0, [x19, #24]
  408180:	ldr	x8, [x0]
  408184:	ldr	x8, [x8, #48]
  408188:	blr	x8
  40818c:	ldr	x0, [x19, #32]
  408190:	ldr	x8, [x0]
  408194:	ldr	x8, [x8, #48]
  408198:	blr	x8
  40819c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  4081a0:	add	x0, x0, #0x8fa
  4081a4:	bl	401760 <printf@plt>
  4081a8:	ldp	x20, x19, [sp, #48]
  4081ac:	ldp	x22, x21, [sp, #32]
  4081b0:	ldp	x24, x23, [sp, #16]
  4081b4:	ldp	x29, x30, [sp], #64
  4081b8:	ret
  4081bc:	stp	x29, x30, [sp, #-32]!
  4081c0:	stp	x20, x19, [sp, #16]
  4081c4:	mov	x29, sp
  4081c8:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4081cc:	ldr	x3, [x20, #3488]
  4081d0:	mov	x19, x0
  4081d4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  4081d8:	add	x0, x0, #0xe52
  4081dc:	mov	w1, #0x2                   	// #2
  4081e0:	mov	w2, #0x1                   	// #1
  4081e4:	bl	4016f0 <fwrite@plt>
  4081e8:	ldr	x0, [x19, #24]
  4081ec:	ldr	x8, [x0]
  4081f0:	ldr	x8, [x8]
  4081f4:	blr	x8
  4081f8:	ldr	w8, [x19, #16]
  4081fc:	ldr	x3, [x20, #3488]
  408200:	cbnz	w8, 408214 <printf@plt+0x6ab4>
  408204:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  408208:	add	x0, x0, #0x913
  40820c:	mov	w1, #0xa                   	// #10
  408210:	b	408220 <printf@plt+0x6ac0>
  408214:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  408218:	add	x0, x0, #0x903
  40821c:	mov	w1, #0xf                   	// #15
  408220:	mov	w2, #0x1                   	// #1
  408224:	bl	4016f0 <fwrite@plt>
  408228:	ldr	x0, [x19, #32]
  40822c:	ldr	x8, [x0]
  408230:	ldr	x8, [x8]
  408234:	blr	x8
  408238:	ldr	x3, [x20, #3488]
  40823c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  408240:	add	x0, x0, #0x69c
  408244:	mov	w1, #0x2                   	// #2
  408248:	mov	w2, #0x1                   	// #1
  40824c:	bl	4016f0 <fwrite@plt>
  408250:	ldp	x20, x19, [sp, #16]
  408254:	ldp	x29, x30, [sp], #32
  408258:	ret
  40825c:	stp	x29, x30, [sp, #-32]!
  408260:	stp	x20, x19, [sp, #16]
  408264:	mov	x29, sp
  408268:	mov	x19, x0
  40826c:	ldr	x0, [x0, #24]
  408270:	add	w20, w1, #0x1
  408274:	mov	w1, w20
  408278:	ldr	x8, [x0]
  40827c:	ldr	x8, [x8, #112]
  408280:	blr	x8
  408284:	ldr	x0, [x19, #32]
  408288:	mov	w1, w20
  40828c:	ldr	x8, [x0]
  408290:	ldr	x8, [x8, #112]
  408294:	blr	x8
  408298:	ldp	x20, x19, [sp, #16]
  40829c:	ldp	x29, x30, [sp], #32
  4082a0:	ret
  4082a4:	stp	x29, x30, [sp, #-48]!
  4082a8:	str	x21, [sp, #16]
  4082ac:	stp	x20, x19, [sp, #32]
  4082b0:	adrp	x20, 42d000 <_Znam@GLIBCXX_3.4>
  4082b4:	adrp	x21, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4082b8:	mov	x19, x0
  4082bc:	add	x20, x20, #0x4c8
  4082c0:	add	x21, x21, #0x7b8
  4082c4:	mov	x29, sp
  4082c8:	ldr	x0, [x20]
  4082cc:	mov	x1, x19
  4082d0:	bl	401650 <strcmp@plt>
  4082d4:	cbz	w0, 4082ec <printf@plt+0x6b8c>
  4082d8:	add	x20, x20, #0x10
  4082dc:	cmp	x20, x21
  4082e0:	b.cc	4082c8 <printf@plt+0x6b68>  // b.lo, b.ul, b.last
  4082e4:	mov	x0, xzr
  4082e8:	b	4082f0 <printf@plt+0x6b90>
  4082ec:	ldr	x0, [x20, #8]
  4082f0:	ldp	x20, x19, [sp, #32]
  4082f4:	ldr	x21, [sp, #16]
  4082f8:	ldp	x29, x30, [sp], #48
  4082fc:	ret
  408300:	str	xzr, [x0]
  408304:	ret
  408308:	stp	xzr, xzr, [x0]
  40830c:	ret
  408310:	stp	x29, x30, [sp, #-48]!
  408314:	str	x21, [sp, #16]
  408318:	stp	x20, x19, [sp, #32]
  40831c:	mov	x29, sp
  408320:	mov	w8, #0x11                  	// #17
  408324:	mov	x19, x0
  408328:	str	w8, [x0, #8]
  40832c:	mov	w0, #0x110                 	// #272
  408330:	bl	401410 <_Znam@plt>
  408334:	mov	x20, x0
  408338:	mov	x21, xzr
  40833c:	add	x0, x20, x21
  408340:	bl	408308 <printf@plt+0x6ba8>
  408344:	add	x21, x21, #0x10
  408348:	cmp	x21, #0x110
  40834c:	b.ne	40833c <printf@plt+0x6bdc>  // b.any
  408350:	str	x20, [x19]
  408354:	str	wzr, [x19, #12]
  408358:	ldp	x20, x19, [sp, #32]
  40835c:	ldr	x21, [sp, #16]
  408360:	ldp	x29, x30, [sp], #48
  408364:	ret
  408368:	stp	x29, x30, [sp, #-48]!
  40836c:	stp	x20, x19, [sp, #32]
  408370:	mov	x19, x0
  408374:	ldr	w8, [x0, #8]
  408378:	ldr	x0, [x0]
  40837c:	str	x21, [sp, #16]
  408380:	mov	x29, sp
  408384:	cbz	w8, 4083b0 <printf@plt+0x6c50>
  408388:	mov	x20, xzr
  40838c:	mov	x21, xzr
  408390:	ldr	x0, [x0, x20]
  408394:	bl	4014e0 <free@plt>
  408398:	ldr	w8, [x19, #8]
  40839c:	ldr	x0, [x19]
  4083a0:	add	x21, x21, #0x1
  4083a4:	add	x20, x20, #0x10
  4083a8:	cmp	x21, x8
  4083ac:	b.cc	408390 <printf@plt+0x6c30>  // b.lo, b.ul, b.last
  4083b0:	cbz	x0, 4083b8 <printf@plt+0x6c58>
  4083b4:	bl	401620 <_ZdaPv@plt>
  4083b8:	ldp	x20, x19, [sp, #32]
  4083bc:	ldr	x21, [sp, #16]
  4083c0:	ldp	x29, x30, [sp], #48
  4083c4:	ret
  4083c8:	stp	x29, x30, [sp, #-96]!
  4083cc:	str	x27, [sp, #16]
  4083d0:	stp	x26, x25, [sp, #32]
  4083d4:	stp	x24, x23, [sp, #48]
  4083d8:	stp	x22, x21, [sp, #64]
  4083dc:	stp	x20, x19, [sp, #80]
  4083e0:	mov	x29, sp
  4083e4:	mov	x19, x2
  4083e8:	cmp	x1, #0x0
  4083ec:	adrp	x2, 415000 <_ZdlPvm@@Base+0x4d3c>
  4083f0:	mov	x21, x1
  4083f4:	mov	x20, x0
  4083f8:	cset	w0, ne  // ne = any
  4083fc:	add	x2, x2, #0x6ab
  408400:	mov	w1, #0x1df                 	// #479
  408404:	bl	402ed0 <printf@plt+0x1770>
  408408:	mov	x0, x21
  40840c:	bl	4102dc <_ZdlPvm@@Base+0x18>
  408410:	ldr	w24, [x20, #8]
  408414:	ldr	x22, [x20]
  408418:	mov	x23, x0
  40841c:	udiv	x8, x0, x24
  408420:	msub	x26, x8, x24, x0
  408424:	lsl	x8, x26, #4
  408428:	ldr	x25, [x22, x8]
  40842c:	cbz	x25, 408454 <printf@plt+0x6cf4>
  408430:	mov	x0, x25
  408434:	mov	x1, x21
  408438:	bl	401650 <strcmp@plt>
  40843c:	cbz	w0, 408534 <printf@plt+0x6dd4>
  408440:	ldr	x22, [x20]
  408444:	cmp	w26, #0x0
  408448:	csel	w8, w24, w26, eq  // eq = none
  40844c:	sub	w26, w8, #0x1
  408450:	b	408424 <printf@plt+0x6cc4>
  408454:	cbz	x19, 408540 <printf@plt+0x6de0>
  408458:	ldr	w8, [x20, #12]
  40845c:	cmp	w24, w8, lsl #2
  408460:	b.hi	40858c <printf@plt+0x6e2c>  // b.pmore
  408464:	mov	w0, w24
  408468:	bl	41034c <_ZdlPvm@@Base+0x88>
  40846c:	mov	w8, w0
  408470:	lsl	x25, x8, #4
  408474:	mov	w27, w0
  408478:	str	w0, [x20, #8]
  40847c:	mov	x0, x25
  408480:	bl	401410 <_Znam@plt>
  408484:	mov	x26, x0
  408488:	cbz	w27, 4084a4 <printf@plt+0x6d44>
  40848c:	mov	x27, x26
  408490:	mov	x0, x27
  408494:	bl	408308 <printf@plt+0x6ba8>
  408498:	subs	x25, x25, #0x10
  40849c:	add	x27, x27, #0x10
  4084a0:	b.ne	408490 <printf@plt+0x6d30>  // b.any
  4084a4:	str	x26, [x20]
  4084a8:	cbz	w24, 408548 <printf@plt+0x6de8>
  4084ac:	mov	x25, xzr
  4084b0:	b	4084c4 <printf@plt+0x6d64>
  4084b4:	bl	4014e0 <free@plt>
  4084b8:	add	x25, x25, #0x1
  4084bc:	cmp	x25, x24
  4084c0:	b.eq	408548 <printf@plt+0x6de8>  // b.none
  4084c4:	add	x26, x22, x25, lsl #4
  4084c8:	ldr	x0, [x26]
  4084cc:	cbz	x0, 4084b8 <printf@plt+0x6d58>
  4084d0:	mov	x27, x26
  4084d4:	ldr	x8, [x27, #8]!
  4084d8:	cbz	x8, 4084b4 <printf@plt+0x6d54>
  4084dc:	bl	4102dc <_ZdlPvm@@Base+0x18>
  4084e0:	ldr	w10, [x20, #8]
  4084e4:	ldr	x9, [x20]
  4084e8:	udiv	x8, x0, x10
  4084ec:	msub	x8, x8, x10, x0
  4084f0:	add	x11, x9, x8, lsl #4
  4084f4:	ldr	x12, [x11]
  4084f8:	cbz	x12, 40851c <printf@plt+0x6dbc>
  4084fc:	ldr	x9, [x20]
  408500:	cmp	w8, #0x0
  408504:	csel	w8, w10, w8, eq  // eq = none
  408508:	sub	w8, w8, #0x1
  40850c:	add	x11, x9, w8, uxtw #4
  408510:	ldr	x12, [x11]
  408514:	cbnz	x12, 408500 <printf@plt+0x6da0>
  408518:	mov	w8, w8
  40851c:	ldr	x10, [x26]
  408520:	add	x8, x9, x8, lsl #4
  408524:	str	x10, [x11]
  408528:	ldr	x10, [x27]
  40852c:	str	x10, [x8, #8]
  408530:	b	4084b8 <printf@plt+0x6d58>
  408534:	add	x8, x22, x26, lsl #4
  408538:	str	x19, [x8, #8]
  40853c:	b	4085c0 <printf@plt+0x6e60>
  408540:	mov	x25, xzr
  408544:	b	4085c0 <printf@plt+0x6e60>
  408548:	ldr	w8, [x20, #8]
  40854c:	ldr	x9, [x20]
  408550:	udiv	x10, x23, x8
  408554:	msub	x26, x10, x8, x23
  408558:	lsl	x10, x26, #4
  40855c:	ldr	x9, [x9, x10]
  408560:	cbz	x9, 408580 <printf@plt+0x6e20>
  408564:	ldr	x9, [x20]
  408568:	cmp	w26, #0x0
  40856c:	csel	w10, w8, w26, eq  // eq = none
  408570:	sub	w26, w10, #0x1
  408574:	lsl	x10, x26, #4
  408578:	ldr	x10, [x9, x10]
  40857c:	cbnz	x10, 408568 <printf@plt+0x6e08>
  408580:	cbz	x22, 40858c <printf@plt+0x6e2c>
  408584:	mov	x0, x22
  408588:	bl	401620 <_ZdaPv@plt>
  40858c:	mov	x0, x21
  408590:	bl	401460 <strlen@plt>
  408594:	add	x0, x0, #0x1
  408598:	bl	401680 <malloc@plt>
  40859c:	mov	x1, x21
  4085a0:	mov	x25, x0
  4085a4:	bl	401520 <strcpy@plt>
  4085a8:	ldr	x8, [x20]
  4085ac:	add	x8, x8, w26, uxtw #4
  4085b0:	stp	x0, x19, [x8]
  4085b4:	ldr	w8, [x20, #12]
  4085b8:	add	w8, w8, #0x1
  4085bc:	str	w8, [x20, #12]
  4085c0:	mov	x0, x25
  4085c4:	ldp	x20, x19, [sp, #80]
  4085c8:	ldp	x22, x21, [sp, #64]
  4085cc:	ldp	x24, x23, [sp, #48]
  4085d0:	ldp	x26, x25, [sp, #32]
  4085d4:	ldr	x27, [sp, #16]
  4085d8:	ldp	x29, x30, [sp], #96
  4085dc:	ret
  4085e0:	stp	x29, x30, [sp, #-64]!
  4085e4:	str	x23, [sp, #16]
  4085e8:	stp	x22, x21, [sp, #32]
  4085ec:	stp	x20, x19, [sp, #48]
  4085f0:	mov	x29, sp
  4085f4:	cmp	x1, #0x0
  4085f8:	adrp	x2, 415000 <_ZdlPvm@@Base+0x4d3c>
  4085fc:	mov	x19, x1
  408600:	mov	x20, x0
  408604:	cset	w0, ne  // ne = any
  408608:	add	x2, x2, #0x6ab
  40860c:	mov	w1, #0x1df                 	// #479
  408610:	bl	402ed0 <printf@plt+0x1770>
  408614:	mov	x0, x19
  408618:	bl	4102dc <_ZdlPvm@@Base+0x18>
  40861c:	ldr	w22, [x20, #8]
  408620:	ldr	x23, [x20]
  408624:	udiv	x8, x0, x22
  408628:	msub	x21, x8, x22, x0
  40862c:	lsl	x8, x21, #4
  408630:	ldr	x0, [x23, x8]
  408634:	cbz	x0, 408660 <printf@plt+0x6f00>
  408638:	mov	x1, x19
  40863c:	bl	401650 <strcmp@plt>
  408640:	cbz	w0, 408658 <printf@plt+0x6ef8>
  408644:	ldr	x23, [x20]
  408648:	cmp	w21, #0x0
  40864c:	csel	w8, w22, w21, eq  // eq = none
  408650:	sub	w21, w8, #0x1
  408654:	b	40862c <printf@plt+0x6ecc>
  408658:	add	x8, x23, x21, lsl #4
  40865c:	ldr	x0, [x8, #8]
  408660:	ldp	x20, x19, [sp, #48]
  408664:	ldp	x22, x21, [sp, #32]
  408668:	ldr	x23, [sp, #16]
  40866c:	ldp	x29, x30, [sp], #64
  408670:	ret
  408674:	stp	x29, x30, [sp, #-64]!
  408678:	stp	x24, x23, [sp, #16]
  40867c:	stp	x22, x21, [sp, #32]
  408680:	stp	x20, x19, [sp, #48]
  408684:	mov	x29, sp
  408688:	ldr	x21, [x1]
  40868c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x4d3c>
  408690:	mov	x20, x1
  408694:	mov	x19, x0
  408698:	cmp	x21, #0x0
  40869c:	cset	w0, ne  // ne = any
  4086a0:	add	x2, x2, #0x6ab
  4086a4:	mov	w1, #0x1df                 	// #479
  4086a8:	bl	402ed0 <printf@plt+0x1770>
  4086ac:	mov	x0, x21
  4086b0:	bl	4102dc <_ZdlPvm@@Base+0x18>
  4086b4:	ldr	w24, [x19, #8]
  4086b8:	ldr	x8, [x19]
  4086bc:	udiv	x9, x0, x24
  4086c0:	msub	x23, x9, x24, x0
  4086c4:	lsl	x9, x23, #4
  4086c8:	ldr	x22, [x8, x9]
  4086cc:	cbz	x22, 4086f4 <printf@plt+0x6f94>
  4086d0:	mov	x0, x22
  4086d4:	mov	x1, x21
  4086d8:	bl	401650 <strcmp@plt>
  4086dc:	cbz	w0, 4086fc <printf@plt+0x6f9c>
  4086e0:	ldr	x8, [x19]
  4086e4:	cmp	w23, #0x0
  4086e8:	csel	w9, w24, w23, eq  // eq = none
  4086ec:	sub	w23, w9, #0x1
  4086f0:	b	4086c4 <printf@plt+0x6f64>
  4086f4:	mov	x0, xzr
  4086f8:	b	40870c <printf@plt+0x6fac>
  4086fc:	str	x22, [x20]
  408700:	ldr	x8, [x19]
  408704:	add	x8, x8, x23, lsl #4
  408708:	ldr	x0, [x8, #8]
  40870c:	ldp	x20, x19, [sp, #48]
  408710:	ldp	x22, x21, [sp, #32]
  408714:	ldp	x24, x23, [sp, #16]
  408718:	ldp	x29, x30, [sp], #64
  40871c:	ret
  408720:	str	x1, [x0]
  408724:	str	wzr, [x0, #8]
  408728:	ret
  40872c:	ldr	x10, [x0]
  408730:	ldr	w8, [x0, #8]
  408734:	ldr	w9, [x10, #8]
  408738:	cmp	w8, w9
  40873c:	b.cs	408764 <printf@plt+0x7004>  // b.hs, b.nlast
  408740:	ldr	x10, [x10]
  408744:	mov	w11, w8
  408748:	lsl	x11, x11, #4
  40874c:	ldr	x11, [x10, x11]
  408750:	cbnz	x11, 40876c <printf@plt+0x700c>
  408754:	add	w8, w8, #0x1
  408758:	cmp	w9, w8
  40875c:	str	w8, [x0, #8]
  408760:	b.ne	408744 <printf@plt+0x6fe4>  // b.any
  408764:	mov	w0, wzr
  408768:	ret
  40876c:	str	x11, [x1]
  408770:	add	x9, x10, w8, uxtw #4
  408774:	ldr	x9, [x9, #8]
  408778:	add	w8, w8, #0x1
  40877c:	str	x9, [x2]
  408780:	str	w8, [x0, #8]
  408784:	mov	w0, #0x1                   	// #1
  408788:	ret
  40878c:	stp	x29, x30, [sp, #-48]!
  408790:	stp	x22, x21, [sp, #16]
  408794:	stp	x20, x19, [sp, #32]
  408798:	mov	x29, sp
  40879c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  4087a0:	add	x0, x0, #0xe9b
  4087a4:	mov	w1, #0x2                   	// #2
  4087a8:	mov	w2, #0xffffffff            	// #-1
  4087ac:	mov	w22, #0x2                   	// #2
  4087b0:	bl	40889c <printf@plt+0x713c>
  4087b4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  4087b8:	add	x0, x0, #0xe75
  4087bc:	mov	w1, #0x2                   	// #2
  4087c0:	mov	w2, #0xffffffff            	// #-1
  4087c4:	bl	40889c <printf@plt+0x713c>
  4087c8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  4087cc:	add	x0, x0, #0xdf2
  4087d0:	mov	w1, #0x3                   	// #3
  4087d4:	mov	w2, #0xffffffff            	// #-1
  4087d8:	mov	w20, #0x3                   	// #3
  4087dc:	bl	40889c <printf@plt+0x713c>
  4087e0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  4087e4:	add	x0, x0, #0x567
  4087e8:	mov	w1, #0x3                   	// #3
  4087ec:	mov	w2, #0xffffffff            	// #-1
  4087f0:	bl	40889c <printf@plt+0x713c>
  4087f4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  4087f8:	add	x0, x0, #0x56a
  4087fc:	mov	w1, #0x3                   	// #3
  408800:	mov	w2, #0xffffffff            	// #-1
  408804:	bl	40889c <printf@plt+0x713c>
  408808:	adrp	x21, 430000 <stderr@@GLIBC_2.17+0x1260>
  40880c:	add	x21, x21, #0xea8
  408810:	mov	w8, #0x5                   	// #5
  408814:	str	w8, [x21, #996]
  408818:	str	w8, [x21, #324]
  40881c:	str	w8, [x21, #740]
  408820:	mov	w8, #0x4                   	// #4
  408824:	str	w20, [x21, #492]
  408828:	str	w20, [x21, #476]
  40882c:	adrp	x20, 431000 <stderr@@GLIBC_2.17+0x2260>
  408830:	mov	x19, xzr
  408834:	str	w8, [x21, #980]
  408838:	str	w8, [x21, #316]
  40883c:	str	w8, [x21, #724]
  408840:	mov	w8, #0x6                   	// #6
  408844:	add	x20, x20, #0x6d4
  408848:	str	w22, [x21, #332]
  40884c:	mov	w22, #0x1                   	// #1
  408850:	str	w8, [x21, #348]
  408854:	str	w8, [x21, #468]
  408858:	str	w8, [x21, #460]
  40885c:	str	w8, [x21, #364]
  408860:	b	408874 <printf@plt+0x7114>
  408864:	add	x19, x19, #0x1
  408868:	cmp	x19, #0x100
  40886c:	add	x21, x21, #0x8
  408870:	b.eq	40888c <printf@plt+0x712c>  // b.none
  408874:	mov	x0, x20
  408878:	mov	w1, w19
  40887c:	bl	40984c <printf@plt+0x80ec>
  408880:	cbz	w0, 408864 <printf@plt+0x7104>
  408884:	str	w22, [x21]
  408888:	b	408864 <printf@plt+0x7104>
  40888c:	ldp	x20, x19, [sp, #32]
  408890:	ldp	x22, x21, [sp, #16]
  408894:	ldp	x29, x30, [sp], #48
  408898:	ret
  40889c:	stp	x29, x30, [sp, #-48]!
  4088a0:	stp	x22, x21, [sp, #16]
  4088a4:	stp	x20, x19, [sp, #32]
  4088a8:	mov	x29, sp
  4088ac:	mov	x22, x0
  4088b0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2260>
  4088b4:	mov	w20, w1
  4088b8:	add	x0, x0, #0x6a8
  4088bc:	mov	x1, x22
  4088c0:	mov	w19, w2
  4088c4:	bl	4085e0 <printf@plt+0x6e80>
  4088c8:	mov	x21, x0
  4088cc:	cbz	x0, 4088f0 <printf@plt+0x7190>
  4088d0:	tbnz	w20, #31, 4088d8 <printf@plt+0x7178>
  4088d4:	str	w20, [x21]
  4088d8:	tbnz	w19, #31, 4088e0 <printf@plt+0x7180>
  4088dc:	str	w19, [x21, #4]
  4088e0:	ldp	x20, x19, [sp, #32]
  4088e4:	ldp	x22, x21, [sp, #16]
  4088e8:	ldp	x29, x30, [sp], #48
  4088ec:	ret
  4088f0:	mov	w0, #0x8                   	// #8
  4088f4:	bl	401410 <_Znam@plt>
  4088f8:	mov	x21, x0
  4088fc:	bl	408300 <printf@plt+0x6ba0>
  408900:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2260>
  408904:	add	x0, x0, #0x6a8
  408908:	mov	x1, x22
  40890c:	mov	x2, x21
  408910:	bl	4083c8 <printf@plt+0x6c68>
  408914:	tbz	w20, #31, 4088d4 <printf@plt+0x7174>
  408918:	b	4088d8 <printf@plt+0x7178>
  40891c:	sub	sp, sp, #0x30
  408920:	stp	x29, x30, [sp, #16]
  408924:	stp	x20, x19, [sp, #32]
  408928:	add	x29, sp, #0x10
  40892c:	mov	x20, x0
  408930:	mov	x0, x1
  408934:	mov	x19, x1
  408938:	bl	408988 <printf@plt+0x7228>
  40893c:	tbnz	w0, #31, 408948 <printf@plt+0x71e8>
  408940:	str	w0, [x20, #8]
  408944:	b	408970 <printf@plt+0x7210>
  408948:	mov	x0, sp
  40894c:	mov	x1, x19
  408950:	bl	40ed2c <printf@plt+0xd5cc>
  408954:	adrp	x2, 432000 <stderr@@GLIBC_2.17+0x3260>
  408958:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  40895c:	add	x2, x2, #0x1e0
  408960:	add	x0, x0, #0x6c4
  408964:	mov	x1, sp
  408968:	mov	x3, x2
  40896c:	bl	40ef9c <printf@plt+0xd83c>
  408970:	mov	x0, x19
  408974:	bl	4014e0 <free@plt>
  408978:	ldp	x20, x19, [sp, #32]
  40897c:	ldp	x29, x30, [sp, #16]
  408980:	add	sp, sp, #0x30
  408984:	ret
  408988:	stp	x29, x30, [sp, #-48]!
  40898c:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408990:	ldr	x8, [x8, #1976]
  408994:	str	x21, [sp, #16]
  408998:	stp	x20, x19, [sp, #32]
  40899c:	mov	x29, sp
  4089a0:	cbz	x8, 4089d4 <printf@plt+0x7274>
  4089a4:	adrp	x21, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4089a8:	mov	x20, x0
  4089ac:	mov	x19, xzr
  4089b0:	add	x21, x21, #0x7b8
  4089b4:	mov	x0, x8
  4089b8:	mov	x1, x20
  4089bc:	bl	401650 <strcmp@plt>
  4089c0:	cbz	w0, 4089d8 <printf@plt+0x7278>
  4089c4:	add	x8, x21, x19, lsl #3
  4089c8:	ldr	x8, [x8, #8]
  4089cc:	add	x19, x19, #0x1
  4089d0:	cbnz	x8, 4089b4 <printf@plt+0x7254>
  4089d4:	mov	w19, #0xffffffff            	// #-1
  4089d8:	mov	w0, w19
  4089dc:	ldp	x20, x19, [sp, #32]
  4089e0:	ldr	x21, [sp, #16]
  4089e4:	ldp	x29, x30, [sp], #48
  4089e8:	ret
  4089ec:	stp	x29, x30, [sp, #-32]!
  4089f0:	stp	x20, x19, [sp, #16]
  4089f4:	mov	x29, sp
  4089f8:	mov	w19, w1
  4089fc:	mov	x20, x0
  408a00:	bl	406794 <printf@plt+0x5034>
  408a04:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3d3c>
  408a08:	add	x8, x8, #0x9c0
  408a0c:	and	x9, x19, #0xff
  408a10:	str	x8, [x20]
  408a14:	lsl	x8, x9, #3
  408a18:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x1260>
  408a1c:	strb	w19, [x20, #16]
  408a20:	sturh	wzr, [x20, #17]
  408a24:	add	x9, x9, #0xea4
  408a28:	ldr	w8, [x9, x8]
  408a2c:	str	w8, [x20, #8]
  408a30:	ldp	x20, x19, [sp, #16]
  408a34:	ldp	x29, x30, [sp], #32
  408a38:	ret
  408a3c:	tbnz	w1, #0, 408a48 <printf@plt+0x72e8>
  408a40:	tbnz	w1, #1, 408a54 <printf@plt+0x72f4>
  408a44:	ret
  408a48:	mov	w8, #0x1                   	// #1
  408a4c:	strb	w8, [x0, #18]
  408a50:	tbz	w1, #1, 408a44 <printf@plt+0x72e4>
  408a54:	mov	w8, #0x1                   	// #1
  408a58:	strb	w8, [x0, #17]
  408a5c:	ret
  408a60:	stp	x29, x30, [sp, #-48]!
  408a64:	str	x21, [sp, #16]
  408a68:	stp	x20, x19, [sp, #32]
  408a6c:	mov	x29, sp
  408a70:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408a74:	ldr	w8, [x8, #3544]
  408a78:	mov	x19, x0
  408a7c:	cmp	w8, #0x1
  408a80:	b.eq	408b04 <printf@plt+0x73a4>  // b.none
  408a84:	cbnz	w8, 408c38 <printf@plt+0x74d8>
  408a88:	ldrb	w8, [x19, #16]
  408a8c:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x1260>
  408a90:	add	x9, x9, #0xea4
  408a94:	add	x8, x9, x8, lsl #3
  408a98:	ldr	w20, [x8, #4]
  408a9c:	cmp	w20, #0x1
  408aa0:	b.eq	408ab8 <printf@plt+0x7358>  // b.none
  408aa4:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x1260>
  408aa8:	ldr	x1, [x8, #3688]
  408aac:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  408ab0:	add	x0, x0, #0x943
  408ab4:	bl	401760 <printf@plt>
  408ab8:	ldrb	w8, [x19, #18]
  408abc:	adrp	x21, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408ac0:	cbnz	w8, 408adc <printf@plt+0x737c>
  408ac4:	ldr	x3, [x21, #3480]
  408ac8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  408acc:	add	x0, x0, #0x6db
  408ad0:	mov	w1, #0x2                   	// #2
  408ad4:	mov	w2, #0x1                   	// #1
  408ad8:	bl	4016f0 <fwrite@plt>
  408adc:	ldrb	w0, [x19, #16]
  408ae0:	cmp	w0, #0x5c
  408ae4:	b.ne	408b20 <printf@plt+0x73c0>  // b.any
  408ae8:	ldr	x3, [x21, #3480]
  408aec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  408af0:	add	x0, x0, #0x6de
  408af4:	mov	w1, #0x2                   	// #2
  408af8:	mov	w2, #0x1                   	// #1
  408afc:	bl	4016f0 <fwrite@plt>
  408b00:	b	408b24 <printf@plt+0x73c4>
  408b04:	ldrb	w20, [x19, #16]
  408b08:	mov	w0, w20
  408b0c:	bl	401660 <isdigit@plt>
  408b10:	cbz	w0, 408b74 <printf@plt+0x7414>
  408b14:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  408b18:	add	x0, x0, #0x6e8
  408b1c:	b	408b9c <printf@plt+0x743c>
  408b20:	bl	401550 <putchar@plt>
  408b24:	ldrb	w8, [x19, #17]
  408b28:	ldr	x3, [x21, #3480]
  408b2c:	adrp	x9, 415000 <_ZdlPvm@@Base+0x4d3c>
  408b30:	adrp	x10, 415000 <_ZdlPvm@@Base+0x4d3c>
  408b34:	add	x9, x9, #0x6e1
  408b38:	add	x10, x10, #0x71a
  408b3c:	cmp	w8, #0x0
  408b40:	csel	x0, x10, x9, eq  // eq = none
  408b44:	mov	w1, #0x2                   	// #2
  408b48:	mov	w2, #0x1                   	// #1
  408b4c:	bl	4016f0 <fwrite@plt>
  408b50:	cmp	w20, #0x1
  408b54:	b.eq	408c38 <printf@plt+0x74d8>  // b.none
  408b58:	ldr	x3, [x21, #3480]
  408b5c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  408b60:	add	x0, x0, #0x6e4
  408b64:	mov	w1, #0x3                   	// #3
  408b68:	mov	w2, #0x1                   	// #1
  408b6c:	bl	4016f0 <fwrite@plt>
  408b70:	b	408c38 <printf@plt+0x74d8>
  408b74:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x1260>
  408b78:	lsl	x8, x20, #3
  408b7c:	add	x9, x9, #0xea4
  408b80:	ldr	w8, [x9, x8]
  408b84:	adrp	x9, 415000 <_ZdlPvm@@Base+0x4d3c>
  408b88:	adrp	x10, 415000 <_ZdlPvm@@Base+0x4d3c>
  408b8c:	add	x9, x9, #0x6ed
  408b90:	add	x10, x10, #0x6f2
  408b94:	cmp	w8, #0x0
  408b98:	csel	x0, x10, x9, eq  // eq = none
  408b9c:	bl	401760 <printf@plt>
  408ba0:	ldrb	w0, [x19, #16]
  408ba4:	cmp	w0, #0x26
  408ba8:	b.eq	408bcc <printf@plt+0x746c>  // b.none
  408bac:	cmp	w0, #0x3e
  408bb0:	b.eq	408bdc <printf@plt+0x747c>  // b.none
  408bb4:	cmp	w0, #0x3c
  408bb8:	b.ne	408bec <printf@plt+0x748c>  // b.any
  408bbc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  408bc0:	add	x0, x0, #0x6f7
  408bc4:	bl	401760 <printf@plt>
  408bc8:	b	408bf0 <printf@plt+0x7490>
  408bcc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  408bd0:	add	x0, x0, #0x701
  408bd4:	bl	401760 <printf@plt>
  408bd8:	b	408bf0 <printf@plt+0x7490>
  408bdc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  408be0:	add	x0, x0, #0x6fc
  408be4:	bl	401760 <printf@plt>
  408be8:	b	408bf0 <printf@plt+0x7490>
  408bec:	bl	401550 <putchar@plt>
  408bf0:	ldrb	w19, [x19, #16]
  408bf4:	mov	w0, w19
  408bf8:	bl	401660 <isdigit@plt>
  408bfc:	cbz	w0, 408c0c <printf@plt+0x74ac>
  408c00:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  408c04:	add	x0, x0, #0x707
  408c08:	b	408c34 <printf@plt+0x74d4>
  408c0c:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x1260>
  408c10:	lsl	x8, x19, #3
  408c14:	add	x9, x9, #0xea4
  408c18:	ldr	w8, [x9, x8]
  408c1c:	cbz	w8, 408c2c <printf@plt+0x74cc>
  408c20:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  408c24:	add	x0, x0, #0x80f
  408c28:	b	408c34 <printf@plt+0x74d4>
  408c2c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  408c30:	add	x0, x0, #0x70d
  408c34:	bl	401760 <printf@plt>
  408c38:	ldp	x20, x19, [sp, #32]
  408c3c:	ldr	x21, [sp, #16]
  408c40:	ldp	x29, x30, [sp], #48
  408c44:	ret
  408c48:	ldrb	w8, [x0, #16]
  408c4c:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x1260>
  408c50:	add	x9, x9, #0xea4
  408c54:	add	x8, x9, x8, lsl #3
  408c58:	ldr	w8, [x8, #4]
  408c5c:	cmp	w8, #0x1
  408c60:	cset	w0, eq  // eq = none
  408c64:	ret
  408c68:	ldrb	w8, [x0, #16]
  408c6c:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x1260>
  408c70:	add	x9, x9, #0xea4
  408c74:	add	x8, x9, x8, lsl #3
  408c78:	ldr	w8, [x8, #4]
  408c7c:	cmp	w8, #0x1
  408c80:	cset	w0, eq  // eq = none
  408c84:	ret
  408c88:	mov	w0, #0x1                   	// #1
  408c8c:	ret
  408c90:	stp	x29, x30, [sp, #-32]!
  408c94:	stp	x20, x19, [sp, #16]
  408c98:	ldrb	w19, [x0, #16]
  408c9c:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408ca0:	mov	x29, sp
  408ca4:	cmp	w19, #0x5c
  408ca8:	b.ne	408cb8 <printf@plt+0x7558>  // b.any
  408cac:	ldr	x1, [x20, #3488]
  408cb0:	mov	w0, #0x5c                  	// #92
  408cb4:	bl	401480 <putc@plt>
  408cb8:	ldr	x1, [x20, #3488]
  408cbc:	mov	w0, w19
  408cc0:	bl	401480 <putc@plt>
  408cc4:	ldp	x20, x19, [sp, #16]
  408cc8:	ldp	x29, x30, [sp], #32
  408ccc:	ret
  408cd0:	stp	x29, x30, [sp, #-32]!
  408cd4:	stp	x20, x19, [sp, #16]
  408cd8:	mov	x29, sp
  408cdc:	mov	x20, x1
  408ce0:	mov	x19, x0
  408ce4:	bl	406794 <printf@plt+0x5034>
  408ce8:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3d3c>
  408cec:	add	x8, x8, #0xa48
  408cf0:	str	x8, [x19]
  408cf4:	mov	x0, x20
  408cf8:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  408cfc:	str	x0, [x19, #16]
  408d00:	bl	408d28 <printf@plt+0x75c8>
  408d04:	str	w0, [x19, #8]
  408d08:	ldp	x20, x19, [sp, #16]
  408d0c:	ldp	x29, x30, [sp], #32
  408d10:	ret
  408d14:	mov	x20, x0
  408d18:	mov	x0, x19
  408d1c:	bl	406790 <printf@plt+0x5030>
  408d20:	mov	x0, x20
  408d24:	bl	401700 <_Unwind_Resume@plt>
  408d28:	stp	x29, x30, [sp, #-16]!
  408d2c:	mov	x29, sp
  408d30:	mov	x1, x0
  408d34:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2260>
  408d38:	add	x0, x0, #0x6a8
  408d3c:	bl	4085e0 <printf@plt+0x6e80>
  408d40:	cbz	x0, 408d48 <printf@plt+0x75e8>
  408d44:	ldr	w0, [x0]
  408d48:	ldp	x29, x30, [sp], #16
  408d4c:	ret
  408d50:	stp	x29, x30, [sp, #-32]!
  408d54:	str	x19, [sp, #16]
  408d58:	mov	x19, x0
  408d5c:	ldr	x0, [x0, #16]
  408d60:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3d3c>
  408d64:	add	x8, x8, #0xa48
  408d68:	mov	x29, sp
  408d6c:	str	x8, [x19]
  408d70:	bl	4014e0 <free@plt>
  408d74:	mov	x0, x19
  408d78:	bl	406790 <printf@plt+0x5030>
  408d7c:	ldr	x19, [sp, #16]
  408d80:	ldp	x29, x30, [sp], #32
  408d84:	ret
  408d88:	stp	x29, x30, [sp, #-32]!
  408d8c:	str	x19, [sp, #16]
  408d90:	mov	x29, sp
  408d94:	mov	x19, x0
  408d98:	bl	408d50 <printf@plt+0x75f0>
  408d9c:	mov	x0, x19
  408da0:	bl	4102ac <_ZdlPv@@Base>
  408da4:	ldr	x19, [sp, #16]
  408da8:	ldp	x29, x30, [sp], #32
  408dac:	ret
  408db0:	stp	x29, x30, [sp, #-32]!
  408db4:	str	x19, [sp, #16]
  408db8:	mov	x29, sp
  408dbc:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408dc0:	ldr	w8, [x8, #3544]
  408dc4:	mov	x19, x0
  408dc8:	cmp	w8, #0x1
  408dcc:	b.eq	408df4 <printf@plt+0x7694>  // b.none
  408dd0:	cbnz	w8, 408e58 <printf@plt+0x76f8>
  408dd4:	ldr	x0, [x19, #16]
  408dd8:	bl	408e64 <printf@plt+0x7704>
  408ddc:	cmp	w0, #0x1
  408de0:	b.ne	408e14 <printf@plt+0x76b4>  // b.any
  408de4:	ldr	x1, [x19, #16]
  408de8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  408dec:	add	x0, x0, #0x713
  408df0:	b	408e54 <printf@plt+0x76f4>
  408df4:	ldr	x19, [x19, #16]
  408df8:	mov	x0, x19
  408dfc:	bl	4082a4 <printf@plt+0x6b44>
  408e00:	cbz	x0, 408e48 <printf@plt+0x76e8>
  408e04:	mov	x1, x0
  408e08:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  408e0c:	add	x0, x0, #0xe29
  408e10:	b	408e54 <printf@plt+0x76f4>
  408e14:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x1260>
  408e18:	ldr	x1, [x8, #3688]
  408e1c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  408e20:	add	x0, x0, #0x943
  408e24:	bl	401760 <printf@plt>
  408e28:	ldr	x1, [x19, #16]
  408e2c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  408e30:	add	x0, x0, #0x713
  408e34:	bl	401760 <printf@plt>
  408e38:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  408e3c:	add	x0, x0, #0x6e4
  408e40:	bl	401760 <printf@plt>
  408e44:	b	408e58 <printf@plt+0x76f8>
  408e48:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  408e4c:	add	x0, x0, #0x71d
  408e50:	mov	x1, x19
  408e54:	bl	401760 <printf@plt>
  408e58:	ldr	x19, [sp, #16]
  408e5c:	ldp	x29, x30, [sp], #32
  408e60:	ret
  408e64:	stp	x29, x30, [sp, #-16]!
  408e68:	mov	x29, sp
  408e6c:	mov	x1, x0
  408e70:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2260>
  408e74:	add	x0, x0, #0x6a8
  408e78:	bl	4085e0 <printf@plt+0x6e80>
  408e7c:	cbz	x0, 408e84 <printf@plt+0x7724>
  408e80:	ldr	w0, [x0, #4]
  408e84:	ldp	x29, x30, [sp], #16
  408e88:	ret
  408e8c:	mov	w0, #0x1                   	// #1
  408e90:	ret
  408e94:	stp	x29, x30, [sp, #-16]!
  408e98:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408e9c:	ldr	x8, [x8, #3488]
  408ea0:	ldr	x2, [x0, #16]
  408ea4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x4d3c>
  408ea8:	add	x1, x1, #0x750
  408eac:	mov	x0, x8
  408eb0:	mov	x29, sp
  408eb4:	bl	401470 <fprintf@plt>
  408eb8:	ldp	x29, x30, [sp], #16
  408ebc:	ret
  408ec0:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x1260>
  408ec4:	add	x8, x8, #0xea4
  408ec8:	tbnz	w1, #31, 408ed8 <printf@plt+0x7778>
  408ecc:	ldrb	w9, [x0, #16]
  408ed0:	lsl	x9, x9, #3
  408ed4:	str	w1, [x8, x9]
  408ed8:	tbnz	w2, #31, 408ee8 <printf@plt+0x7788>
  408edc:	ldrb	w9, [x0, #16]
  408ee0:	add	x8, x8, x9, lsl #3
  408ee4:	str	w2, [x8, #4]
  408ee8:	ret
  408eec:	stp	x29, x30, [sp, #-16]!
  408ef0:	mov	x29, sp
  408ef4:	ldr	x0, [x0, #16]
  408ef8:	bl	40889c <printf@plt+0x713c>
  408efc:	ldp	x29, x30, [sp], #16
  408f00:	ret
  408f04:	sub	sp, sp, #0x40
  408f08:	stp	x29, x30, [sp, #16]
  408f0c:	stp	x22, x21, [sp, #32]
  408f10:	stp	x20, x19, [sp, #48]
  408f14:	add	x29, sp, #0x10
  408f18:	cmp	x1, #0x0
  408f1c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x4d3c>
  408f20:	mov	x19, x1
  408f24:	mov	x20, x0
  408f28:	cset	w0, ne  // ne = any
  408f2c:	add	x2, x2, #0x6ab
  408f30:	mov	w1, #0x2bb                 	// #699
  408f34:	bl	402ed0 <printf@plt+0x1770>
  408f38:	mov	x0, x20
  408f3c:	bl	408988 <printf@plt+0x7228>
  408f40:	mov	w21, w0
  408f44:	mov	x0, x20
  408f48:	bl	408fd8 <printf@plt+0x7878>
  408f4c:	tst	w0, w21
  408f50:	b.lt	408f90 <printf@plt+0x7830>  // b.tstop
  408f54:	mov	w22, w0
  408f58:	mov	x0, x19
  408f5c:	bl	40903c <printf@plt+0x78dc>
  408f60:	ldr	x8, [x0]
  408f64:	mov	w1, w21
  408f68:	mov	w2, w22
  408f6c:	mov	x19, x0
  408f70:	ldr	x8, [x8, #96]
  408f74:	blr	x8
  408f78:	cbz	x19, 408fc4 <printf@plt+0x7864>
  408f7c:	ldr	x8, [x19]
  408f80:	mov	x0, x19
  408f84:	ldr	x8, [x8, #16]
  408f88:	blr	x8
  408f8c:	b	408fc4 <printf@plt+0x7864>
  408f90:	mov	x0, sp
  408f94:	mov	x1, x20
  408f98:	bl	40ed2c <printf@plt+0xd5cc>
  408f9c:	adrp	x2, 432000 <stderr@@GLIBC_2.17+0x3260>
  408fa0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  408fa4:	add	x2, x2, #0x1e0
  408fa8:	add	x0, x0, #0x756
  408fac:	mov	x1, sp
  408fb0:	mov	x3, x2
  408fb4:	bl	40ef9c <printf@plt+0xd83c>
  408fb8:	cbz	x19, 408fc4 <printf@plt+0x7864>
  408fbc:	mov	x0, x19
  408fc0:	bl	401620 <_ZdaPv@plt>
  408fc4:	ldp	x20, x19, [sp, #48]
  408fc8:	ldp	x22, x21, [sp, #32]
  408fcc:	ldp	x29, x30, [sp, #16]
  408fd0:	add	sp, sp, #0x40
  408fd4:	ret
  408fd8:	stp	x29, x30, [sp, #-48]!
  408fdc:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408fe0:	ldr	x8, [x8, #2056]
  408fe4:	str	x21, [sp, #16]
  408fe8:	stp	x20, x19, [sp, #32]
  408fec:	mov	x29, sp
  408ff0:	cbz	x8, 409024 <printf@plt+0x78c4>
  408ff4:	adrp	x21, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408ff8:	mov	x20, x0
  408ffc:	mov	x19, xzr
  409000:	add	x21, x21, #0x808
  409004:	mov	x0, x8
  409008:	mov	x1, x20
  40900c:	bl	401650 <strcmp@plt>
  409010:	cbz	w0, 409028 <printf@plt+0x78c8>
  409014:	add	x8, x21, x19, lsl #3
  409018:	ldr	x8, [x8, #8]
  40901c:	add	x19, x19, #0x1
  409020:	cbnz	x8, 409004 <printf@plt+0x78a4>
  409024:	mov	w19, #0xffffffff            	// #-1
  409028:	mov	w0, w19
  40902c:	ldp	x20, x19, [sp, #32]
  409030:	ldr	x21, [sp, #16]
  409034:	ldp	x29, x30, [sp], #48
  409038:	ret
  40903c:	sub	sp, sp, #0x70
  409040:	stp	x29, x30, [sp, #16]
  409044:	stp	x28, x27, [sp, #32]
  409048:	stp	x26, x25, [sp, #48]
  40904c:	stp	x24, x23, [sp, #64]
  409050:	stp	x22, x21, [sp, #80]
  409054:	stp	x20, x19, [sp, #96]
  409058:	add	x29, sp, #0x10
  40905c:	ldrb	w22, [x0]
  409060:	mov	x24, x0
  409064:	cbz	w22, 4094a0 <printf@plt+0x7d40>
  409068:	adrp	x23, 414000 <_ZdlPvm@@Base+0x3d3c>
  40906c:	adrp	x26, 414000 <_ZdlPvm@@Base+0x3d3c>
  409070:	adrp	x28, 432000 <stderr@@GLIBC_2.17+0x3260>
  409074:	mov	x21, xzr
  409078:	mov	x25, xzr
  40907c:	add	x23, x23, #0x920
  409080:	add	x26, x26, #0xdf2
  409084:	add	x28, x28, #0x1e0
  409088:	mov	x27, x24
  40908c:	b	4090b8 <printf@plt+0x7958>
  409090:	mov	w0, #0x38                  	// #56
  409094:	bl	410228 <_Znwm@@Base>
  409098:	mov	x21, x0
  40909c:	mov	x1, x25
  4090a0:	bl	407120 <printf@plt+0x59c0>
  4090a4:	mov	x0, x21
  4090a8:	mov	x1, x19
  4090ac:	bl	40707c <printf@plt+0x591c>
  4090b0:	ldrb	w22, [x27]
  4090b4:	cbz	w22, 4094a8 <printf@plt+0x7d48>
  4090b8:	and	w8, w22, #0xff
  4090bc:	sub	w8, w8, #0x27
  4090c0:	cmp	w8, #0x35
  4090c4:	add	x20, x27, #0x1
  4090c8:	b.hi	4091dc <printf@plt+0x7a7c>  // b.pmore
  4090cc:	adr	x9, 4090dc <printf@plt+0x797c>
  4090d0:	ldrb	w10, [x23, x8]
  4090d4:	add	x9, x9, x10, lsl #2
  4090d8:	br	x9
  4090dc:	mov	w0, #0x18                  	// #24
  4090e0:	bl	410228 <_Znwm@@Base>
  4090e4:	mov	x19, x0
  4090e8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x3d3c>
  4090ec:	add	x1, x1, #0xe24
  4090f0:	bl	408cd0 <printf@plt+0x7570>
  4090f4:	b	4093b4 <printf@plt+0x7c54>
  4090f8:	mov	w0, #0x18                  	// #24
  4090fc:	bl	410228 <_Znwm@@Base>
  409100:	mov	x19, x0
  409104:	adrp	x1, 414000 <_ZdlPvm@@Base+0x3d3c>
  409108:	add	x1, x1, #0xe9b
  40910c:	bl	408cd0 <printf@plt+0x7570>
  409110:	b	4093b4 <printf@plt+0x7c54>
  409114:	ldrb	w8, [x20]
  409118:	cmp	w8, #0x3d
  40911c:	b.ne	4091dc <printf@plt+0x7a7c>  // b.any
  409120:	mov	w0, #0x18                  	// #24
  409124:	bl	410228 <_Znwm@@Base>
  409128:	mov	x19, x0
  40912c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x4d3c>
  409130:	add	x1, x1, #0x56a
  409134:	bl	408cd0 <printf@plt+0x7570>
  409138:	b	4091d4 <printf@plt+0x7a74>
  40913c:	ldrb	w8, [x20]
  409140:	cbz	w8, 409378 <printf@plt+0x7c18>
  409144:	sub	w9, w8, #0x27
  409148:	cmp	w9, #0x55
  40914c:	add	x22, x27, #0x2
  409150:	b.hi	409438 <printf@plt+0x7cd8>  // b.pmore
  409154:	adrp	x12, 414000 <_ZdlPvm@@Base+0x3d3c>
  409158:	add	x12, x12, #0x956
  40915c:	adr	x10, 40916c <printf@plt+0x7a0c>
  409160:	ldrb	w11, [x12, x9]
  409164:	add	x10, x10, x11, lsl #2
  409168:	br	x10
  40916c:	ldrb	w8, [x22]
  409170:	cmp	w8, #0x5b
  409174:	b.eq	409278 <printf@plt+0x7b18>  // b.none
  409178:	cmp	w8, #0x28
  40917c:	b.ne	409298 <printf@plt+0x7b38>  // b.any
  409180:	mov	x8, x27
  409184:	ldrb	w9, [x8, #3]!
  409188:	cmp	w9, #0x0
  40918c:	cinc	x22, x8, ne  // ne = any
  409190:	b	409298 <printf@plt+0x7b38>
  409194:	mov	w0, #0x18                  	// #24
  409198:	bl	410228 <_Znwm@@Base>
  40919c:	mov	x19, x0
  4091a0:	adrp	x1, 414000 <_ZdlPvm@@Base+0x3d3c>
  4091a4:	add	x1, x1, #0xe75
  4091a8:	bl	408cd0 <printf@plt+0x7570>
  4091ac:	b	4093b4 <printf@plt+0x7c54>
  4091b0:	ldrb	w8, [x20]
  4091b4:	cmp	w8, #0x3d
  4091b8:	b.ne	4091dc <printf@plt+0x7a7c>  // b.any
  4091bc:	mov	w0, #0x18                  	// #24
  4091c0:	bl	410228 <_Znwm@@Base>
  4091c4:	mov	x19, x0
  4091c8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x4d3c>
  4091cc:	add	x1, x1, #0x567
  4091d0:	bl	408cd0 <printf@plt+0x7570>
  4091d4:	add	x20, x27, #0x2
  4091d8:	b	4093b4 <printf@plt+0x7c54>
  4091dc:	mov	w0, #0x18                  	// #24
  4091e0:	bl	410228 <_Znwm@@Base>
  4091e4:	mov	x19, x0
  4091e8:	mov	w1, w22
  4091ec:	bl	4089ec <printf@plt+0x728c>
  4091f0:	b	4093b4 <printf@plt+0x7c54>
  4091f4:	mov	w0, #0x18                  	// #24
  4091f8:	bl	410228 <_Znwm@@Base>
  4091fc:	mov	x19, x0
  409200:	mov	x1, x26
  409204:	bl	408cd0 <printf@plt+0x7570>
  409208:	b	4093b4 <printf@plt+0x7c54>
  40920c:	mov	w9, #0x5c                  	// #92
  409210:	mov	w0, #0x18                  	// #24
  409214:	strb	w9, [sp, #4]
  409218:	strb	w8, [sp, #5]
  40921c:	strb	wzr, [sp, #6]
  409220:	bl	410228 <_Znwm@@Base>
  409224:	mov	x19, x0
  409228:	add	x0, sp, #0x4
  40922c:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  409230:	mov	x1, x0
  409234:	mov	x0, x19
  409238:	bl	4063b8 <printf@plt+0x4c58>
  40923c:	b	4093b0 <printf@plt+0x7c50>
  409240:	mov	w0, #0x18                  	// #24
  409244:	strb	w8, [sp, #8]
  409248:	strb	wzr, [sp, #9]
  40924c:	bl	410228 <_Znwm@@Base>
  409250:	mov	x19, x0
  409254:	add	x1, sp, #0x8
  409258:	bl	408cd0 <printf@plt+0x7570>
  40925c:	b	4093b0 <printf@plt+0x7c50>
  409260:	mov	w0, #0x18                  	// #24
  409264:	bl	410228 <_Znwm@@Base>
  409268:	mov	x19, x0
  40926c:	mov	w1, #0x5c                  	// #92
  409270:	bl	4089ec <printf@plt+0x728c>
  409274:	b	4093b0 <printf@plt+0x7c50>
  409278:	add	x22, x27, #0x3
  40927c:	ldrb	w8, [x22]
  409280:	cbz	w8, 409298 <printf@plt+0x7b38>
  409284:	cmp	w8, #0x5d
  409288:	b.eq	409298 <printf@plt+0x7b38>  // b.none
  40928c:	add	x22, x22, #0x1
  409290:	ldrb	w8, [x22]
  409294:	cbnz	w8, 409284 <printf@plt+0x7b24>
  409298:	ldrb	w8, [x22]
  40929c:	cbz	w8, 409334 <printf@plt+0x7bd4>
  4092a0:	add	x20, x22, #0x1
  4092a4:	sub	x19, x20, x27
  4092a8:	add	x0, x19, #0x1
  4092ac:	bl	401410 <_Znam@plt>
  4092b0:	mov	x1, x27
  4092b4:	mov	x2, x19
  4092b8:	mov	x22, x0
  4092bc:	bl	401430 <memcpy@plt>
  4092c0:	mov	w0, #0x18                  	// #24
  4092c4:	strb	wzr, [x22, x19]
  4092c8:	bl	410228 <_Znwm@@Base>
  4092cc:	mov	x19, x0
  4092d0:	mov	x1, x22
  4092d4:	bl	4063b8 <printf@plt+0x4c58>
  4092d8:	b	4093b4 <printf@plt+0x7c54>
  4092dc:	mov	w0, #0x18                  	// #24
  4092e0:	bl	410228 <_Znwm@@Base>
  4092e4:	mov	x19, x0
  4092e8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x3d3c>
  4092ec:	add	x1, x1, #0xd49
  4092f0:	bl	408cd0 <printf@plt+0x7570>
  4092f4:	b	4093b0 <printf@plt+0x7c50>
  4092f8:	ldrb	w8, [x22]
  4092fc:	cbz	w8, 409334 <printf@plt+0x7bd4>
  409300:	sturb	w8, [x29, #-4]
  409304:	mov	x20, x27
  409308:	ldrb	w8, [x20, #3]!
  40930c:	cbz	w8, 409378 <printf@plt+0x7c18>
  409310:	mov	w0, #0x18                  	// #24
  409314:	sturb	w8, [x29, #-3]
  409318:	sturb	wzr, [x29, #-2]
  40931c:	bl	410228 <_Znwm@@Base>
  409320:	mov	x19, x0
  409324:	sub	x1, x29, #0x4
  409328:	bl	408cd0 <printf@plt+0x7570>
  40932c:	add	x20, x27, #0x4
  409330:	b	4093b4 <printf@plt+0x7c54>
  409334:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409338:	add	x0, x0, #0x7e5
  40933c:	mov	x1, x28
  409340:	mov	x2, x28
  409344:	mov	x3, x28
  409348:	bl	4038b8 <printf@plt+0x2158>
  40934c:	mov	x19, xzr
  409350:	mov	x20, x22
  409354:	b	4093b4 <printf@plt+0x7c54>
  409358:	mov	x20, x22
  40935c:	ldrb	w8, [x20]
  409360:	cbz	w8, 409378 <printf@plt+0x7c18>
  409364:	cmp	w8, #0x5d
  409368:	b.eq	409480 <printf@plt+0x7d20>  // b.none
  40936c:	add	x20, x20, #0x1
  409370:	ldrb	w8, [x20]
  409374:	cbnz	w8, 409364 <printf@plt+0x7c04>
  409378:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  40937c:	add	x0, x0, #0x7e5
  409380:	mov	x1, x28
  409384:	mov	x2, x28
  409388:	mov	x3, x28
  40938c:	bl	4038b8 <printf@plt+0x2158>
  409390:	mov	x19, xzr
  409394:	b	4093b4 <printf@plt+0x7c54>
  409398:	mov	w0, #0x18                  	// #24
  40939c:	bl	410228 <_Znwm@@Base>
  4093a0:	mov	x19, x0
  4093a4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1d3c>
  4093a8:	add	x1, x1, #0xed7
  4093ac:	bl	408cd0 <printf@plt+0x7570>
  4093b0:	mov	x20, x22
  4093b4:	ldrb	w9, [x20]
  4093b8:	cmp	x19, #0x0
  4093bc:	cset	w8, eq  // eq = none
  4093c0:	cmp	w9, #0x27
  4093c4:	b.ne	40941c <printf@plt+0x7cbc>  // b.any
  4093c8:	tbz	w8, #0, 4093e0 <printf@plt+0x7c80>
  4093cc:	mov	w0, #0x18                  	// #24
  4093d0:	bl	410228 <_Znwm@@Base>
  4093d4:	mov	x19, x0
  4093d8:	mov	x1, xzr
  4093dc:	bl	4063b8 <printf@plt+0x4c58>
  4093e0:	mov	w0, #0x20                  	// #32
  4093e4:	bl	410228 <_Znwm@@Base>
  4093e8:	mov	x22, x0
  4093ec:	mov	x1, x19
  4093f0:	bl	4095b8 <printf@plt+0x7e58>
  4093f4:	ldrb	w9, [x20, #1]!
  4093f8:	mov	w8, wzr
  4093fc:	mov	x19, x22
  409400:	cmp	w9, #0x27
  409404:	b.eq	4093c8 <printf@plt+0x7c68>  // b.none
  409408:	mov	w8, wzr
  40940c:	mov	x27, x20
  409410:	mov	x19, x22
  409414:	tbnz	w8, #0, 4090b0 <printf@plt+0x7950>
  409418:	b	409424 <printf@plt+0x7cc4>
  40941c:	mov	x27, x20
  409420:	tbnz	w8, #0, 4090b0 <printf@plt+0x7950>
  409424:	cbnz	x21, 4090a4 <printf@plt+0x7944>
  409428:	cbnz	x25, 409090 <printf@plt+0x7930>
  40942c:	mov	x21, xzr
  409430:	mov	x25, x19
  409434:	b	4090b0 <printf@plt+0x7950>
  409438:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  40943c:	add	x0, x0, #0x7f0
  409440:	mov	x1, x28
  409444:	mov	x2, x28
  409448:	mov	x3, x28
  40944c:	bl	4038b8 <printf@plt+0x2158>
  409450:	mov	w0, #0x18                  	// #24
  409454:	bl	410228 <_Znwm@@Base>
  409458:	mov	x19, x0
  40945c:	mov	x0, x27
  409460:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  409464:	mov	x1, x0
  409468:	mov	x0, x19
  40946c:	bl	4063b8 <printf@plt+0x4c58>
  409470:	mov	x0, x22
  409474:	bl	401460 <strlen@plt>
  409478:	add	x20, x22, x0
  40947c:	b	4093b4 <printf@plt+0x7c54>
  409480:	mov	w0, #0x18                  	// #24
  409484:	strb	wzr, [x20]
  409488:	bl	410228 <_Znwm@@Base>
  40948c:	mov	x19, x0
  409490:	mov	x1, x22
  409494:	bl	408cd0 <printf@plt+0x7570>
  409498:	add	x20, x20, #0x1
  40949c:	b	4093b4 <printf@plt+0x7c54>
  4094a0:	mov	x25, xzr
  4094a4:	mov	x21, xzr
  4094a8:	mov	x0, x24
  4094ac:	bl	4014e0 <free@plt>
  4094b0:	cbz	x21, 4094bc <printf@plt+0x7d5c>
  4094b4:	mov	x25, x21
  4094b8:	b	4094d4 <printf@plt+0x7d74>
  4094bc:	cbnz	x25, 4094d4 <printf@plt+0x7d74>
  4094c0:	mov	w0, #0x18                  	// #24
  4094c4:	bl	410228 <_Znwm@@Base>
  4094c8:	mov	x25, x0
  4094cc:	mov	x1, xzr
  4094d0:	bl	4063b8 <printf@plt+0x4c58>
  4094d4:	mov	x0, x25
  4094d8:	ldp	x20, x19, [sp, #96]
  4094dc:	ldp	x22, x21, [sp, #80]
  4094e0:	ldp	x24, x23, [sp, #64]
  4094e4:	ldp	x26, x25, [sp, #48]
  4094e8:	ldp	x28, x27, [sp, #32]
  4094ec:	ldp	x29, x30, [sp, #16]
  4094f0:	add	sp, sp, #0x70
  4094f4:	ret
  4094f8:	b	409550 <printf@plt+0x7df0>
  4094fc:	b	409550 <printf@plt+0x7df0>
  409500:	b	409550 <printf@plt+0x7df0>
  409504:	b	409550 <printf@plt+0x7df0>
  409508:	mov	x20, x0
  40950c:	mov	x0, x25
  409510:	b	409564 <printf@plt+0x7e04>
  409514:	b	409550 <printf@plt+0x7df0>
  409518:	b	409550 <printf@plt+0x7df0>
  40951c:	b	409550 <printf@plt+0x7df0>
  409520:	b	409550 <printf@plt+0x7df0>
  409524:	b	409550 <printf@plt+0x7df0>
  409528:	b	409550 <printf@plt+0x7df0>
  40952c:	b	409550 <printf@plt+0x7df0>
  409530:	mov	x20, x0
  409534:	mov	x0, x21
  409538:	b	409564 <printf@plt+0x7e04>
  40953c:	b	409550 <printf@plt+0x7df0>
  409540:	b	409550 <printf@plt+0x7df0>
  409544:	b	409550 <printf@plt+0x7df0>
  409548:	b	409550 <printf@plt+0x7df0>
  40954c:	b	409550 <printf@plt+0x7df0>
  409550:	mov	x20, x0
  409554:	mov	x0, x19
  409558:	b	409564 <printf@plt+0x7e04>
  40955c:	mov	x20, x0
  409560:	mov	x0, x22
  409564:	bl	4102ac <_ZdlPv@@Base>
  409568:	mov	x0, x20
  40956c:	bl	401700 <_Unwind_Resume@plt>
  409570:	stp	x29, x30, [sp, #-32]!
  409574:	stp	x20, x19, [sp, #16]
  409578:	mov	x29, sp
  40957c:	mov	x20, x0
  409580:	mov	w0, #0x20                  	// #32
  409584:	bl	410228 <_Znwm@@Base>
  409588:	mov	x19, x0
  40958c:	mov	x1, x20
  409590:	bl	4095b8 <printf@plt+0x7e58>
  409594:	mov	x0, x19
  409598:	ldp	x20, x19, [sp, #16]
  40959c:	ldp	x29, x30, [sp], #32
  4095a0:	ret
  4095a4:	mov	x20, x0
  4095a8:	mov	x0, x19
  4095ac:	bl	4102ac <_ZdlPv@@Base>
  4095b0:	mov	x0, x20
  4095b4:	bl	401700 <_Unwind_Resume@plt>
  4095b8:	stp	x29, x30, [sp, #-48]!
  4095bc:	str	x21, [sp, #16]
  4095c0:	stp	x20, x19, [sp, #32]
  4095c4:	mov	x29, sp
  4095c8:	mov	x19, x0
  4095cc:	bl	40617c <printf@plt+0x4a1c>
  4095d0:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3d3c>
  4095d4:	add	x8, x8, #0xad0
  4095d8:	str	x8, [x19]
  4095dc:	mov	w0, #0x18                  	// #24
  4095e0:	bl	410228 <_Znwm@@Base>
  4095e4:	mov	x20, x0
  4095e8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x3d3c>
  4095ec:	add	x1, x1, #0xe24
  4095f0:	bl	408cd0 <printf@plt+0x7570>
  4095f4:	str	x20, [x19, #24]
  4095f8:	ldp	x20, x19, [sp, #32]
  4095fc:	ldr	x21, [sp, #16]
  409600:	ldp	x29, x30, [sp], #48
  409604:	ret
  409608:	mov	x21, x0
  40960c:	mov	x0, x20
  409610:	bl	4102ac <_ZdlPv@@Base>
  409614:	b	40961c <printf@plt+0x7ebc>
  409618:	mov	x21, x0
  40961c:	mov	x0, x19
  409620:	bl	4061b8 <printf@plt+0x4a58>
  409624:	mov	x0, x21
  409628:	bl	401700 <_Unwind_Resume@plt>
  40962c:	stp	x29, x30, [sp, #-32]!
  409630:	str	x19, [sp, #16]
  409634:	mov	x19, x0
  409638:	ldr	x0, [x0, #24]
  40963c:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3d3c>
  409640:	add	x8, x8, #0xad0
  409644:	mov	x29, sp
  409648:	str	x8, [x19]
  40964c:	cbz	x0, 40965c <printf@plt+0x7efc>
  409650:	ldr	x8, [x0]
  409654:	ldr	x8, [x8, #16]
  409658:	blr	x8
  40965c:	mov	x0, x19
  409660:	bl	4061b8 <printf@plt+0x4a58>
  409664:	ldr	x19, [sp, #16]
  409668:	ldp	x29, x30, [sp], #32
  40966c:	ret
  409670:	stp	x29, x30, [sp, #-32]!
  409674:	str	x19, [sp, #16]
  409678:	mov	x29, sp
  40967c:	mov	x19, x0
  409680:	bl	40962c <printf@plt+0x7ecc>
  409684:	mov	x0, x19
  409688:	bl	4102ac <_ZdlPv@@Base>
  40968c:	ldr	x19, [sp, #16]
  409690:	ldp	x29, x30, [sp], #32
  409694:	ret
  409698:	stp	x29, x30, [sp, #-48]!
  40969c:	str	x21, [sp, #16]
  4096a0:	stp	x20, x19, [sp, #32]
  4096a4:	mov	x29, sp
  4096a8:	mov	x19, x0
  4096ac:	ldr	x0, [x0, #16]
  4096b0:	mov	w20, w1
  4096b4:	ldr	x8, [x0]
  4096b8:	ldr	x8, [x8, #24]
  4096bc:	blr	x8
  4096c0:	ldr	x8, [x19, #24]
  4096c4:	mov	w21, w0
  4096c8:	mov	w1, w20
  4096cc:	ldr	x9, [x8]
  4096d0:	mov	x0, x8
  4096d4:	ldr	x9, [x9, #24]
  4096d8:	blr	x9
  4096dc:	ldp	x8, x9, [x19, #16]
  4096e0:	ldr	w1, [x19, #12]
  4096e4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  4096e8:	add	x0, x0, #0x76e
  4096ec:	ldr	w2, [x8, #12]
  4096f0:	ldr	w3, [x9, #12]
  4096f4:	bl	401760 <printf@plt>
  4096f8:	ldp	x8, x9, [x19, #16]
  4096fc:	ldr	w1, [x19, #12]
  409700:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409704:	add	x0, x0, #0x78b
  409708:	ldr	w2, [x8, #12]
  40970c:	ldr	w3, [x9, #12]
  409710:	bl	401760 <printf@plt>
  409714:	ldp	x8, x9, [x19, #16]
  409718:	ldr	w1, [x19, #12]
  40971c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409720:	add	x0, x0, #0x7a8
  409724:	ldr	w2, [x8, #12]
  409728:	ldr	w3, [x9, #12]
  40972c:	bl	401760 <printf@plt>
  409730:	mov	w0, w21
  409734:	ldp	x20, x19, [sp, #32]
  409738:	ldr	x21, [sp, #16]
  40973c:	ldp	x29, x30, [sp], #48
  409740:	ret
  409744:	stp	x29, x30, [sp, #-32]!
  409748:	str	x19, [sp, #16]
  40974c:	mov	x29, sp
  409750:	mov	x19, x0
  409754:	ldr	x0, [x0, #16]
  409758:	ldr	x8, [x0]
  40975c:	ldr	x8, [x8, #32]
  409760:	blr	x8
  409764:	ldp	x9, x8, [x19, #16]
  409768:	ldr	w1, [x19, #12]
  40976c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409770:	add	x0, x0, #0x7c5
  409774:	ldr	w2, [x8, #12]
  409778:	ldr	w3, [x9, #12]
  40977c:	bl	401760 <printf@plt>
  409780:	ldr	x19, [sp, #16]
  409784:	ldp	x29, x30, [sp], #32
  409788:	ret
  40978c:	stp	x29, x30, [sp, #-32]!
  409790:	str	x19, [sp, #16]
  409794:	mov	x29, sp
  409798:	mov	x19, x0
  40979c:	ldr	x0, [x0, #16]
  4097a0:	ldr	x8, [x0]
  4097a4:	ldr	x8, [x8, #48]
  4097a8:	blr	x8
  4097ac:	ldr	x0, [x19, #24]
  4097b0:	ldr	x8, [x0]
  4097b4:	ldr	x8, [x8, #48]
  4097b8:	blr	x8
  4097bc:	ldr	x19, [sp, #16]
  4097c0:	ldp	x29, x30, [sp], #32
  4097c4:	ret
  4097c8:	stp	x29, x30, [sp, #-48]!
  4097cc:	str	x21, [sp, #16]
  4097d0:	stp	x20, x19, [sp, #32]
  4097d4:	mov	x29, sp
  4097d8:	mov	x20, x0
  4097dc:	ldr	x0, [x0, #16]
  4097e0:	mov	w19, w2
  4097e4:	mov	w21, w1
  4097e8:	ldr	x8, [x0]
  4097ec:	ldr	x8, [x8, #96]
  4097f0:	blr	x8
  4097f4:	ldr	x0, [x20, #24]
  4097f8:	mov	w1, w21
  4097fc:	mov	w2, w19
  409800:	ldr	x8, [x0]
  409804:	ldr	x8, [x8, #96]
  409808:	blr	x8
  40980c:	ldp	x20, x19, [sp, #32]
  409810:	ldr	x21, [sp, #16]
  409814:	ldp	x29, x30, [sp], #48
  409818:	ret
  40981c:	stp	x29, x30, [sp, #-16]!
  409820:	mov	x29, sp
  409824:	ldr	x0, [x0, #16]
  409828:	ldr	x8, [x0]
  40982c:	ldr	x8, [x8]
  409830:	blr	x8
  409834:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409838:	ldr	x1, [x8, #3488]
  40983c:	mov	w0, #0x27                  	// #39
  409840:	bl	401480 <putc@plt>
  409844:	ldp	x29, x30, [sp], #16
  409848:	ret
  40984c:	and	x8, x1, #0xff
  409850:	ldrb	w0, [x0, x8]
  409854:	ret
  409858:	stp	x29, x30, [sp, #-32]!
  40985c:	str	x19, [sp, #16]
  409860:	mov	x29, sp
  409864:	mov	x19, x0
  409868:	bl	406790 <printf@plt+0x5030>
  40986c:	mov	x0, x19
  409870:	bl	4102ac <_ZdlPv@@Base>
  409874:	ldr	x19, [sp, #16]
  409878:	ldp	x29, x30, [sp], #32
  40987c:	ret
  409880:	stp	x29, x30, [sp, #-48]!
  409884:	stp	x22, x21, [sp, #16]
  409888:	stp	x20, x19, [sp, #32]
  40988c:	mov	x29, sp
  409890:	ldr	x8, [x0]
  409894:	mov	x20, x2
  409898:	mov	x22, x0
  40989c:	mov	x21, x1
  4098a0:	ldr	x8, [x8, #56]
  4098a4:	blr	x8
  4098a8:	cbz	x0, 4098e0 <printf@plt+0x8180>
  4098ac:	ldr	x8, [x0, #32]
  4098b0:	ldrsw	x9, [x0, #40]
  4098b4:	mov	x19, x0
  4098b8:	mov	x1, x21
  4098bc:	mov	x2, x20
  4098c0:	add	x8, x8, x9, lsl #3
  4098c4:	ldur	x0, [x8, #-8]
  4098c8:	bl	409880 <printf@plt+0x8120>
  4098cc:	ldr	x8, [x19, #32]
  4098d0:	ldrsw	x9, [x19, #40]
  4098d4:	add	x8, x8, x9, lsl #3
  4098d8:	stur	x0, [x8, #-8]
  4098dc:	b	4098fc <printf@plt+0x819c>
  4098e0:	mov	w0, #0x28                  	// #40
  4098e4:	bl	410228 <_Znwm@@Base>
  4098e8:	mov	x19, x0
  4098ec:	mov	x1, x22
  4098f0:	mov	x2, x21
  4098f4:	mov	x3, x20
  4098f8:	bl	409924 <printf@plt+0x81c4>
  4098fc:	mov	x0, x19
  409900:	ldp	x20, x19, [sp, #32]
  409904:	ldp	x22, x21, [sp, #16]
  409908:	ldp	x29, x30, [sp], #48
  40990c:	ret
  409910:	mov	x20, x0
  409914:	mov	x0, x19
  409918:	bl	4102ac <_ZdlPv@@Base>
  40991c:	mov	x0, x20
  409920:	bl	401700 <_Unwind_Resume@plt>
  409924:	stp	x29, x30, [sp, #-48]!
  409928:	str	x21, [sp, #16]
  40992c:	stp	x20, x19, [sp, #32]
  409930:	mov	x29, sp
  409934:	mov	x19, x3
  409938:	mov	x20, x2
  40993c:	mov	x21, x0
  409940:	bl	40617c <printf@plt+0x4a1c>
  409944:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4d3c>
  409948:	add	x8, x8, #0x810
  40994c:	str	x8, [x21]
  409950:	stp	x20, x19, [x21, #24]
  409954:	ldp	x20, x19, [sp, #32]
  409958:	ldr	x21, [sp, #16]
  40995c:	ldp	x29, x30, [sp], #48
  409960:	ret
  409964:	stp	x29, x30, [sp, #-32]!
  409968:	str	x19, [sp, #16]
  40996c:	mov	x19, x0
  409970:	ldr	x0, [x0, #24]
  409974:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4d3c>
  409978:	add	x8, x8, #0x810
  40997c:	mov	x29, sp
  409980:	str	x8, [x19]
  409984:	cbz	x0, 409994 <printf@plt+0x8234>
  409988:	ldr	x8, [x0]
  40998c:	ldr	x8, [x8, #16]
  409990:	blr	x8
  409994:	ldr	x0, [x19, #32]
  409998:	cbz	x0, 4099a8 <printf@plt+0x8248>
  40999c:	ldr	x8, [x0]
  4099a0:	ldr	x8, [x8, #16]
  4099a4:	blr	x8
  4099a8:	mov	x0, x19
  4099ac:	bl	4061b8 <printf@plt+0x4a58>
  4099b0:	ldr	x19, [sp, #16]
  4099b4:	ldp	x29, x30, [sp], #32
  4099b8:	ret
  4099bc:	stp	x29, x30, [sp, #-32]!
  4099c0:	str	x19, [sp, #16]
  4099c4:	mov	x29, sp
  4099c8:	mov	x19, x0
  4099cc:	bl	409964 <printf@plt+0x8204>
  4099d0:	mov	x0, x19
  4099d4:	bl	4102ac <_ZdlPv@@Base>
  4099d8:	ldr	x19, [sp, #16]
  4099dc:	ldp	x29, x30, [sp], #32
  4099e0:	ret
  4099e4:	stp	x29, x30, [sp, #-16]!
  4099e8:	mov	x29, sp
  4099ec:	ldr	x0, [x0, #16]
  4099f0:	ldr	x8, [x0]
  4099f4:	ldr	x8, [x8, #80]
  4099f8:	blr	x8
  4099fc:	ldp	x29, x30, [sp], #16
  409a00:	ret
  409a04:	stp	x29, x30, [sp, #-48]!
  409a08:	stp	x22, x21, [sp, #16]
  409a0c:	stp	x20, x19, [sp, #32]
  409a10:	mov	x29, sp
  409a14:	mov	x20, x0
  409a18:	ldr	x0, [x0, #16]
  409a1c:	mov	w21, w1
  409a20:	ldr	x8, [x0]
  409a24:	ldr	x8, [x8, #24]
  409a28:	blr	x8
  409a2c:	ldr	x8, [x20, #16]
  409a30:	mov	w19, w0
  409a34:	ldr	x9, [x8]
  409a38:	mov	x0, x8
  409a3c:	ldr	x9, [x9, #32]
  409a40:	blr	x9
  409a44:	ldr	w1, [x20, #12]
  409a48:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  409a4c:	add	x0, x0, #0x328
  409a50:	bl	401760 <printf@plt>
  409a54:	cmp	w21, #0x1
  409a58:	b.gt	409a68 <printf@plt+0x8308>
  409a5c:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409a60:	ldr	w8, [x8, #3524]
  409a64:	cbnz	w8, 409a6c <printf@plt+0x830c>
  409a68:	bl	405b38 <printf@plt+0x43d8>
  409a6c:	ldr	w1, [x20, #12]
  409a70:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  409a74:	add	x0, x0, #0x33a
  409a78:	bl	401760 <printf@plt>
  409a7c:	ldr	x22, [x20, #24]
  409a80:	cbz	x22, 409aa4 <printf@plt+0x8344>
  409a84:	mov	w0, w21
  409a88:	bl	4057b4 <printf@plt+0x4054>
  409a8c:	bl	4057c4 <printf@plt+0x4064>
  409a90:	ldr	x8, [x22]
  409a94:	mov	w1, w0
  409a98:	mov	x0, x22
  409a9c:	ldr	x8, [x8, #24]
  409aa0:	blr	x8
  409aa4:	ldr	x22, [x20, #32]
  409aa8:	cbz	x22, 409ac8 <printf@plt+0x8368>
  409aac:	mov	w0, w21
  409ab0:	bl	4057b4 <printf@plt+0x4054>
  409ab4:	ldr	x8, [x22]
  409ab8:	mov	w1, w0
  409abc:	mov	x0, x22
  409ac0:	ldr	x8, [x8, #24]
  409ac4:	blr	x8
  409ac8:	ldr	x0, [x20, #16]
  409acc:	ldr	x8, [x0]
  409ad0:	ldr	x8, [x8, #72]
  409ad4:	blr	x8
  409ad8:	ldr	w1, [x20, #12]
  409adc:	cbz	w0, 409b00 <printf@plt+0x83a0>
  409ae0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409ae4:	add	x0, x0, #0x8b0
  409ae8:	bl	401760 <printf@plt>
  409aec:	ldr	w1, [x20, #12]
  409af0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409af4:	add	x0, x0, #0x8bc
  409af8:	bl	401760 <printf@plt>
  409afc:	b	409b3c <printf@plt+0x83dc>
  409b00:	ldr	x8, [x20, #16]
  409b04:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  409b08:	ldr	w3, [x9, #552]
  409b0c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409b10:	ldr	w2, [x8, #12]
  409b14:	add	x0, x0, #0x8c8
  409b18:	bl	401760 <printf@plt>
  409b1c:	ldr	x8, [x20, #16]
  409b20:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  409b24:	ldr	w1, [x20, #12]
  409b28:	ldr	w3, [x9, #556]
  409b2c:	ldr	w2, [x8, #12]
  409b30:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409b34:	add	x0, x0, #0x8e2
  409b38:	bl	401760 <printf@plt>
  409b3c:	ldr	w1, [x20, #12]
  409b40:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  409b44:	add	x0, x0, #0x367
  409b48:	bl	401760 <printf@plt>
  409b4c:	ldr	x8, [x20, #32]
  409b50:	cbz	x8, 409c54 <printf@plt+0x84f4>
  409b54:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  409b58:	adrp	x10, 42d000 <_Znam@GLIBCXX_3.4>
  409b5c:	add	x9, x9, #0x214
  409b60:	add	x10, x10, #0x218
  409b64:	tst	w21, #0x1
  409b68:	adrp	x11, 42d000 <_Znam@GLIBCXX_3.4>
  409b6c:	add	x11, x11, #0x210
  409b70:	ldr	w4, [x8, #12]
  409b74:	csel	x8, x10, x9, eq  // eq = none
  409b78:	cmp	w21, #0x3
  409b7c:	ldr	w1, [x20, #12]
  409b80:	adrp	x22, 42d000 <_Znam@GLIBCXX_3.4>
  409b84:	csel	x8, x11, x8, eq  // eq = none
  409b88:	ldr	w3, [x8]
  409b8c:	ldr	w5, [x22, #560]
  409b90:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409b94:	add	x0, x0, #0x942
  409b98:	mov	w2, w1
  409b9c:	bl	401760 <printf@plt>
  409ba0:	ldr	x8, [x20, #24]
  409ba4:	cbz	x8, 409c9c <printf@plt+0x853c>
  409ba8:	ldr	w1, [x20, #12]
  409bac:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  409bb0:	ldr	w3, [x8, #548]
  409bb4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409bb8:	add	x0, x0, #0x96e
  409bbc:	mov	w2, w1
  409bc0:	bl	401760 <printf@plt>
  409bc4:	ldp	x9, x8, [x20, #24]
  409bc8:	ldr	w2, [x20, #12]
  409bcc:	adrp	x10, 42d000 <_Znam@GLIBCXX_3.4>
  409bd0:	ldr	w5, [x10, #540]
  409bd4:	ldr	w1, [x8, #12]
  409bd8:	ldr	w3, [x9, #12]
  409bdc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409be0:	add	x0, x0, #0x986
  409be4:	mov	w4, w2
  409be8:	bl	401760 <printf@plt>
  409bec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409bf0:	add	x0, x0, #0x9bd
  409bf4:	bl	401760 <printf@plt>
  409bf8:	ldr	w1, [x20, #12]
  409bfc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409c00:	add	x0, x0, #0x9ce
  409c04:	bl	401760 <printf@plt>
  409c08:	ldr	x8, [x20, #32]
  409c0c:	ldr	w1, [x22, #560]
  409c10:	ldr	w2, [x20, #12]
  409c14:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409c18:	ldr	w3, [x8, #12]
  409c1c:	add	x0, x0, #0x9e3
  409c20:	bl	401760 <printf@plt>
  409c24:	ldr	w1, [x20, #12]
  409c28:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409c2c:	add	x0, x0, #0xa0d
  409c30:	bl	401760 <printf@plt>
  409c34:	ldr	w1, [x20, #12]
  409c38:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409c3c:	add	x0, x0, #0xa22
  409c40:	bl	401760 <printf@plt>
  409c44:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409c48:	add	x0, x0, #0xb79
  409c4c:	bl	401440 <puts@plt>
  409c50:	b	409c9c <printf@plt+0x853c>
  409c54:	ldr	x8, [x20, #24]
  409c58:	adrp	x2, 415000 <_ZdlPvm@@Base+0x4d3c>
  409c5c:	add	x2, x2, #0x8f9
  409c60:	mov	w1, #0x60                  	// #96
  409c64:	cmp	x8, #0x0
  409c68:	cset	w0, ne  // ne = any
  409c6c:	bl	402ed0 <printf@plt+0x1770>
  409c70:	ldr	x8, [x20, #24]
  409c74:	ldr	w1, [x20, #12]
  409c78:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  409c7c:	adrp	x10, 42d000 <_Znam@GLIBCXX_3.4>
  409c80:	ldr	w3, [x9, #544]
  409c84:	ldr	w4, [x8, #12]
  409c88:	ldr	w5, [x10, #560]
  409c8c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409c90:	add	x0, x0, #0x914
  409c94:	mov	w2, w1
  409c98:	bl	401760 <printf@plt>
  409c9c:	ldr	x8, [x20, #16]
  409ca0:	ldr	w1, [x20, #12]
  409ca4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  409ca8:	add	x0, x0, #0x3b7
  409cac:	ldr	w2, [x8, #12]
  409cb0:	bl	401760 <printf@plt>
  409cb4:	ldr	x8, [x20, #24]
  409cb8:	cbz	x8, 409d14 <printf@plt+0x85b4>
  409cbc:	ldr	x9, [x20, #32]
  409cc0:	cbz	x9, 409cec <printf@plt+0x858c>
  409cc4:	ldr	x10, [x20, #16]
  409cc8:	ldr	w1, [x8, #12]
  409ccc:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  409cd0:	ldr	w3, [x9, #12]
  409cd4:	ldr	w2, [x10, #12]
  409cd8:	ldr	w4, [x8, #492]
  409cdc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409ce0:	add	x0, x0, #0xa37
  409ce4:	bl	401760 <printf@plt>
  409ce8:	b	409d40 <printf@plt+0x85e0>
  409cec:	cbz	x8, 409d14 <printf@plt+0x85b4>
  409cf0:	ldr	x9, [x20, #16]
  409cf4:	ldr	w1, [x8, #12]
  409cf8:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  409cfc:	ldr	w3, [x8, #492]
  409d00:	ldr	w2, [x9, #12]
  409d04:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409d08:	add	x0, x0, #0xa60
  409d0c:	bl	401760 <printf@plt>
  409d10:	b	409d40 <printf@plt+0x85e0>
  409d14:	ldr	x8, [x20, #32]
  409d18:	cbz	x8, 409d38 <printf@plt+0x85d8>
  409d1c:	ldr	w1, [x8, #12]
  409d20:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  409d24:	ldr	w2, [x8, #492]
  409d28:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409d2c:	add	x0, x0, #0xa7d
  409d30:	bl	401760 <printf@plt>
  409d34:	b	409d40 <printf@plt+0x85e0>
  409d38:	mov	w0, #0xa                   	// #10
  409d3c:	bl	401550 <putchar@plt>
  409d40:	ldr	x8, [x20, #16]
  409d44:	ldr	w1, [x20, #12]
  409d48:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409d4c:	add	x0, x0, #0xa91
  409d50:	ldr	w2, [x8, #12]
  409d54:	bl	401760 <printf@plt>
  409d58:	ldr	x8, [x20, #32]
  409d5c:	cbz	x8, 409d74 <printf@plt+0x8614>
  409d60:	ldr	w1, [x20, #12]
  409d64:	ldr	w2, [x8, #12]
  409d68:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409d6c:	add	x0, x0, #0xaa3
  409d70:	bl	401760 <printf@plt>
  409d74:	ldr	x8, [x20, #24]
  409d78:	cbz	x8, 409d90 <printf@plt+0x8630>
  409d7c:	ldr	w1, [x20, #12]
  409d80:	ldr	w2, [x8, #12]
  409d84:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409d88:	add	x0, x0, #0xab9
  409d8c:	bl	401760 <printf@plt>
  409d90:	mov	w0, #0xa                   	// #10
  409d94:	bl	401550 <putchar@plt>
  409d98:	ldr	x8, [x20, #16]
  409d9c:	ldr	w1, [x20, #12]
  409da0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409da4:	add	x0, x0, #0xad0
  409da8:	ldr	w2, [x8, #12]
  409dac:	bl	401760 <printf@plt>
  409db0:	ldr	x8, [x20, #24]
  409db4:	cbz	x8, 409dcc <printf@plt+0x866c>
  409db8:	ldr	w1, [x20, #12]
  409dbc:	ldr	w2, [x8, #12]
  409dc0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409dc4:	add	x0, x0, #0xae2
  409dc8:	bl	401760 <printf@plt>
  409dcc:	ldr	x8, [x20, #32]
  409dd0:	cbz	x8, 409de8 <printf@plt+0x8688>
  409dd4:	ldr	w1, [x20, #12]
  409dd8:	ldr	w2, [x8, #12]
  409ddc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409de0:	add	x0, x0, #0xaf8
  409de4:	bl	401760 <printf@plt>
  409de8:	mov	w0, #0xa                   	// #10
  409dec:	bl	401550 <putchar@plt>
  409df0:	mov	w0, w19
  409df4:	ldp	x20, x19, [sp, #32]
  409df8:	ldp	x22, x21, [sp, #16]
  409dfc:	ldp	x29, x30, [sp], #48
  409e00:	ret
  409e04:	stp	x29, x30, [sp, #-32]!
  409e08:	str	x19, [sp, #16]
  409e0c:	mov	x29, sp
  409e10:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409e14:	ldr	w8, [x8, #3544]
  409e18:	mov	x19, x0
  409e1c:	cmp	w8, #0x1
  409e20:	b.eq	409f28 <printf@plt+0x87c8>  // b.none
  409e24:	cbnz	w8, 409ffc <printf@plt+0x889c>
  409e28:	ldr	x0, [x19, #16]
  409e2c:	ldr	x8, [x0]
  409e30:	ldr	x8, [x8, #48]
  409e34:	blr	x8
  409e38:	ldr	x8, [x19, #32]
  409e3c:	cbz	x8, 409e98 <printf@plt+0x8738>
  409e40:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  409e44:	add	x0, x0, #0x495
  409e48:	bl	401760 <printf@plt>
  409e4c:	ldr	w1, [x19, #12]
  409e50:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  409e54:	add	x0, x0, #0x49c
  409e58:	bl	401760 <printf@plt>
  409e5c:	ldr	w1, [x19, #12]
  409e60:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  409e64:	add	x0, x0, #0x487
  409e68:	bl	401760 <printf@plt>
  409e6c:	ldr	x0, [x19, #32]
  409e70:	ldr	x8, [x0]
  409e74:	ldr	x8, [x8, #48]
  409e78:	blr	x8
  409e7c:	ldr	w1, [x19, #12]
  409e80:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  409e84:	add	x0, x0, #0x50b
  409e88:	bl	401760 <printf@plt>
  409e8c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  409e90:	add	x0, x0, #0x33a
  409e94:	bl	401760 <printf@plt>
  409e98:	ldr	x8, [x19, #24]
  409e9c:	cbz	x8, 409f0c <printf@plt+0x87ac>
  409ea0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  409ea4:	add	x0, x0, #0x495
  409ea8:	bl	401760 <printf@plt>
  409eac:	ldr	w1, [x19, #12]
  409eb0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  409eb4:	add	x0, x0, #0x4d4
  409eb8:	bl	401760 <printf@plt>
  409ebc:	ldr	w1, [x19, #12]
  409ec0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  409ec4:	add	x0, x0, #0x487
  409ec8:	bl	401760 <printf@plt>
  409ecc:	ldr	x8, [x19, #16]
  409ed0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409ed4:	add	x0, x0, #0xb0f
  409ed8:	ldr	w1, [x8, #12]
  409edc:	bl	401760 <printf@plt>
  409ee0:	ldr	x0, [x19, #24]
  409ee4:	ldr	x8, [x0]
  409ee8:	ldr	x8, [x8, #48]
  409eec:	blr	x8
  409ef0:	ldr	w1, [x19, #12]
  409ef4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  409ef8:	add	x0, x0, #0x50b
  409efc:	bl	401760 <printf@plt>
  409f00:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  409f04:	add	x0, x0, #0x33a
  409f08:	bl	401760 <printf@plt>
  409f0c:	ldr	x8, [x19, #16]
  409f10:	ldr	w1, [x19, #12]
  409f14:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409f18:	add	x0, x0, #0xb1e
  409f1c:	ldr	w2, [x8, #12]
  409f20:	bl	401760 <printf@plt>
  409f24:	b	409ffc <printf@plt+0x889c>
  409f28:	ldr	x8, [x19, #32]
  409f2c:	cbz	x8, 409fbc <printf@plt+0x885c>
  409f30:	ldr	x9, [x19, #24]
  409f34:	cbz	x9, 409f80 <printf@plt+0x8820>
  409f38:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409f3c:	add	x0, x0, #0xb36
  409f40:	bl	401760 <printf@plt>
  409f44:	ldr	x0, [x19, #16]
  409f48:	ldr	x8, [x0]
  409f4c:	ldr	x8, [x8, #48]
  409f50:	blr	x8
  409f54:	ldr	x0, [x19, #24]
  409f58:	ldr	x8, [x0]
  409f5c:	ldr	x8, [x8, #48]
  409f60:	blr	x8
  409f64:	ldr	x0, [x19, #32]
  409f68:	ldr	x8, [x0]
  409f6c:	ldr	x8, [x8, #48]
  409f70:	blr	x8
  409f74:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409f78:	add	x0, x0, #0xb40
  409f7c:	b	409ff8 <printf@plt+0x8898>
  409f80:	cbz	x8, 409fbc <printf@plt+0x885c>
  409f84:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409f88:	add	x0, x0, #0xb4b
  409f8c:	bl	401760 <printf@plt>
  409f90:	ldr	x0, [x19, #16]
  409f94:	ldr	x8, [x0]
  409f98:	ldr	x8, [x8, #48]
  409f9c:	blr	x8
  409fa0:	ldr	x0, [x19, #32]
  409fa4:	ldr	x8, [x0]
  409fa8:	ldr	x8, [x8, #48]
  409fac:	blr	x8
  409fb0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409fb4:	add	x0, x0, #0xb52
  409fb8:	b	409ff8 <printf@plt+0x8898>
  409fbc:	ldr	x8, [x19, #24]
  409fc0:	cbz	x8, 409ffc <printf@plt+0x889c>
  409fc4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409fc8:	add	x0, x0, #0xb5a
  409fcc:	bl	401760 <printf@plt>
  409fd0:	ldr	x0, [x19, #16]
  409fd4:	ldr	x8, [x0]
  409fd8:	ldr	x8, [x8, #48]
  409fdc:	blr	x8
  409fe0:	ldr	x0, [x19, #24]
  409fe4:	ldr	x8, [x0]
  409fe8:	ldr	x8, [x8, #48]
  409fec:	blr	x8
  409ff0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  409ff4:	add	x0, x0, #0xb61
  409ff8:	bl	401760 <printf@plt>
  409ffc:	ldr	x19, [sp, #16]
  40a000:	ldp	x29, x30, [sp], #32
  40a004:	ret
  40a008:	stp	x29, x30, [sp, #-16]!
  40a00c:	mov	x29, sp
  40a010:	ldr	x0, [x0, #16]
  40a014:	and	w1, w1, #0xfffffffd
  40a018:	ldr	x8, [x0]
  40a01c:	ldr	x8, [x8, #104]
  40a020:	blr	x8
  40a024:	ldp	x29, x30, [sp], #16
  40a028:	ret
  40a02c:	stp	x29, x30, [sp, #-32]!
  40a030:	stp	x20, x19, [sp, #16]
  40a034:	mov	x29, sp
  40a038:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a03c:	ldr	x3, [x20, #3488]
  40a040:	mov	x19, x0
  40a044:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40a048:	add	x0, x0, #0xe52
  40a04c:	mov	w1, #0x2                   	// #2
  40a050:	mov	w2, #0x1                   	// #1
  40a054:	bl	4016f0 <fwrite@plt>
  40a058:	ldr	x0, [x19, #16]
  40a05c:	ldr	x8, [x0]
  40a060:	ldr	x8, [x8]
  40a064:	blr	x8
  40a068:	ldr	x3, [x20, #3488]
  40a06c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40a070:	add	x0, x0, #0x69c
  40a074:	mov	w1, #0x2                   	// #2
  40a078:	mov	w2, #0x1                   	// #1
  40a07c:	bl	4016f0 <fwrite@plt>
  40a080:	ldr	x8, [x19, #24]
  40a084:	cbnz	x8, 40a09c <printf@plt+0x893c>
  40a088:	ldr	x8, [x19, #32]
  40a08c:	cbnz	x8, 40a0e4 <printf@plt+0x8984>
  40a090:	ldp	x20, x19, [sp, #16]
  40a094:	ldp	x29, x30, [sp], #32
  40a098:	ret
  40a09c:	ldr	x3, [x20, #3488]
  40a0a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  40a0a4:	add	x0, x0, #0xb69
  40a0a8:	mov	w1, #0x7                   	// #7
  40a0ac:	mov	w2, #0x1                   	// #1
  40a0b0:	bl	4016f0 <fwrite@plt>
  40a0b4:	ldr	x0, [x19, #24]
  40a0b8:	ldr	x8, [x0]
  40a0bc:	ldr	x8, [x8]
  40a0c0:	blr	x8
  40a0c4:	ldr	x3, [x20, #3488]
  40a0c8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40a0cc:	add	x0, x0, #0x69c
  40a0d0:	mov	w1, #0x2                   	// #2
  40a0d4:	mov	w2, #0x1                   	// #1
  40a0d8:	bl	4016f0 <fwrite@plt>
  40a0dc:	ldr	x8, [x19, #32]
  40a0e0:	cbz	x8, 40a090 <printf@plt+0x8930>
  40a0e4:	ldr	x3, [x20, #3488]
  40a0e8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  40a0ec:	add	x0, x0, #0xb71
  40a0f0:	mov	w1, #0x7                   	// #7
  40a0f4:	mov	w2, #0x1                   	// #1
  40a0f8:	bl	4016f0 <fwrite@plt>
  40a0fc:	ldr	x0, [x19, #32]
  40a100:	ldr	x8, [x0]
  40a104:	ldr	x8, [x8]
  40a108:	blr	x8
  40a10c:	ldr	x3, [x20, #3488]
  40a110:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40a114:	add	x0, x0, #0x69c
  40a118:	mov	w1, #0x2                   	// #2
  40a11c:	mov	w2, #0x1                   	// #1
  40a120:	bl	4016f0 <fwrite@plt>
  40a124:	b	40a090 <printf@plt+0x8930>
  40a128:	stp	x29, x30, [sp, #-32]!
  40a12c:	stp	x20, x19, [sp, #16]
  40a130:	mov	x29, sp
  40a134:	mov	x20, x0
  40a138:	ldr	x0, [x0, #32]
  40a13c:	mov	w19, w1
  40a140:	cbz	x0, 40a154 <printf@plt+0x89f4>
  40a144:	ldr	x8, [x0]
  40a148:	add	w1, w19, #0x1
  40a14c:	ldr	x8, [x8, #112]
  40a150:	blr	x8
  40a154:	ldr	x0, [x20, #24]
  40a158:	cbz	x0, 40a16c <printf@plt+0x8a0c>
  40a15c:	ldr	x8, [x0]
  40a160:	add	w1, w19, #0x1
  40a164:	ldr	x8, [x8, #112]
  40a168:	blr	x8
  40a16c:	ldr	x0, [x20, #16]
  40a170:	mov	w1, w19
  40a174:	ldr	x8, [x0]
  40a178:	ldr	x8, [x8, #112]
  40a17c:	blr	x8
  40a180:	ldp	x20, x19, [sp, #16]
  40a184:	ldp	x29, x30, [sp], #32
  40a188:	ret
  40a18c:	stp	x29, x30, [sp, #-32]!
  40a190:	stp	x20, x19, [sp, #16]
  40a194:	mov	x29, sp
  40a198:	ldr	x8, [x0]
  40a19c:	mov	x20, x0
  40a1a0:	ldr	x8, [x8, #56]
  40a1a4:	blr	x8
  40a1a8:	cbz	x0, 40a1c8 <printf@plt+0x8a68>
  40a1ac:	ldr	x8, [x0, #32]
  40a1b0:	mov	x19, x0
  40a1b4:	ldr	x0, [x8]
  40a1b8:	bl	40a18c <printf@plt+0x8a2c>
  40a1bc:	ldr	x8, [x19, #32]
  40a1c0:	str	x0, [x8]
  40a1c4:	b	40a1dc <printf@plt+0x8a7c>
  40a1c8:	mov	w0, #0x18                  	// #24
  40a1cc:	bl	410228 <_Znwm@@Base>
  40a1d0:	mov	x19, x0
  40a1d4:	mov	x1, x20
  40a1d8:	bl	40a200 <printf@plt+0x8aa0>
  40a1dc:	mov	x0, x19
  40a1e0:	ldp	x20, x19, [sp, #16]
  40a1e4:	ldp	x29, x30, [sp], #32
  40a1e8:	ret
  40a1ec:	mov	x20, x0
  40a1f0:	mov	x0, x19
  40a1f4:	bl	4102ac <_ZdlPv@@Base>
  40a1f8:	mov	x0, x20
  40a1fc:	bl	401700 <_Unwind_Resume@plt>
  40a200:	stp	x29, x30, [sp, #-32]!
  40a204:	str	x19, [sp, #16]
  40a208:	mov	x29, sp
  40a20c:	mov	x19, x0
  40a210:	bl	40617c <printf@plt+0x4a1c>
  40a214:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4d3c>
  40a218:	add	x8, x8, #0xb90
  40a21c:	str	x8, [x19]
  40a220:	ldr	x19, [sp, #16]
  40a224:	ldp	x29, x30, [sp], #32
  40a228:	ret
  40a22c:	stp	x29, x30, [sp, #-16]!
  40a230:	mov	x29, sp
  40a234:	ldr	x0, [x0, #16]
  40a238:	ldr	x8, [x0]
  40a23c:	ldr	x8, [x8, #48]
  40a240:	blr	x8
  40a244:	ldp	x29, x30, [sp], #16
  40a248:	ret
  40a24c:	stp	x29, x30, [sp, #-32]!
  40a250:	str	x19, [sp, #16]
  40a254:	mov	x29, sp
  40a258:	mov	x19, x0
  40a25c:	ldr	x0, [x0, #16]
  40a260:	ldr	x8, [x0]
  40a264:	ldr	x8, [x8, #24]
  40a268:	blr	x8
  40a26c:	cbz	w0, 40a28c <printf@plt+0x8b2c>
  40a270:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  40a274:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40a278:	add	x1, x1, #0x1e0
  40a27c:	add	x0, x0, #0x34c
  40a280:	mov	x2, x1
  40a284:	mov	x3, x1
  40a288:	bl	40ef9c <printf@plt+0xd83c>
  40a28c:	ldr	x8, [x19, #16]
  40a290:	ldr	w1, [x19, #12]
  40a294:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40a298:	add	x0, x0, #0xacf
  40a29c:	ldr	w2, [x8, #12]
  40a2a0:	bl	401760 <printf@plt>
  40a2a4:	ldr	x8, [x19, #16]
  40a2a8:	ldr	w1, [x19, #12]
  40a2ac:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40a2b0:	add	x0, x0, #0xae3
  40a2b4:	ldr	w2, [x8, #12]
  40a2b8:	bl	401760 <printf@plt>
  40a2bc:	ldr	x8, [x19, #16]
  40a2c0:	ldr	w1, [x19, #12]
  40a2c4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40a2c8:	add	x0, x0, #0xaf6
  40a2cc:	ldr	w2, [x8, #12]
  40a2d0:	bl	401760 <printf@plt>
  40a2d4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  40a2d8:	add	x0, x0, #0xcf2
  40a2dc:	bl	401440 <puts@plt>
  40a2e0:	ldr	x19, [sp, #16]
  40a2e4:	mov	w0, #0x1                   	// #1
  40a2e8:	ldp	x29, x30, [sp], #32
  40a2ec:	ret
  40a2f0:	stp	x29, x30, [sp, #-32]!
  40a2f4:	stp	x20, x19, [sp, #16]
  40a2f8:	mov	x29, sp
  40a2fc:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a300:	ldr	x3, [x20, #3488]
  40a304:	mov	x19, x0
  40a308:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  40a30c:	add	x0, x0, #0xce0
  40a310:	mov	w1, #0x7                   	// #7
  40a314:	mov	w2, #0x1                   	// #1
  40a318:	bl	4016f0 <fwrite@plt>
  40a31c:	ldr	x0, [x19, #16]
  40a320:	ldr	x8, [x0]
  40a324:	ldr	x8, [x8]
  40a328:	blr	x8
  40a32c:	ldr	x3, [x20, #3488]
  40a330:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40a334:	add	x0, x0, #0x69c
  40a338:	mov	w1, #0x2                   	// #2
  40a33c:	mov	w2, #0x1                   	// #1
  40a340:	bl	4016f0 <fwrite@plt>
  40a344:	ldp	x20, x19, [sp, #16]
  40a348:	ldp	x29, x30, [sp], #32
  40a34c:	ret
  40a350:	stp	x29, x30, [sp, #-32]!
  40a354:	stp	x20, x19, [sp, #16]
  40a358:	mov	x29, sp
  40a35c:	ldr	x8, [x0]
  40a360:	mov	x20, x0
  40a364:	ldr	x8, [x8, #56]
  40a368:	blr	x8
  40a36c:	cbz	x0, 40a38c <printf@plt+0x8c2c>
  40a370:	ldr	x8, [x0, #32]
  40a374:	mov	x19, x0
  40a378:	ldr	x0, [x8]
  40a37c:	bl	40a350 <printf@plt+0x8bf0>
  40a380:	ldr	x8, [x19, #32]
  40a384:	str	x0, [x8]
  40a388:	b	40a3a0 <printf@plt+0x8c40>
  40a38c:	mov	w0, #0x18                  	// #24
  40a390:	bl	410228 <_Znwm@@Base>
  40a394:	mov	x19, x0
  40a398:	mov	x1, x20
  40a39c:	bl	40a3c4 <printf@plt+0x8c64>
  40a3a0:	mov	x0, x19
  40a3a4:	ldp	x20, x19, [sp, #16]
  40a3a8:	ldp	x29, x30, [sp], #32
  40a3ac:	ret
  40a3b0:	mov	x20, x0
  40a3b4:	mov	x0, x19
  40a3b8:	bl	4102ac <_ZdlPv@@Base>
  40a3bc:	mov	x0, x20
  40a3c0:	bl	401700 <_Unwind_Resume@plt>
  40a3c4:	stp	x29, x30, [sp, #-32]!
  40a3c8:	str	x19, [sp, #16]
  40a3cc:	mov	x29, sp
  40a3d0:	mov	x19, x0
  40a3d4:	bl	40617c <printf@plt+0x4a1c>
  40a3d8:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4d3c>
  40a3dc:	add	x8, x8, #0xc18
  40a3e0:	str	x8, [x19]
  40a3e4:	ldr	x19, [sp, #16]
  40a3e8:	ldp	x29, x30, [sp], #32
  40a3ec:	ret
  40a3f0:	stp	x29, x30, [sp, #-16]!
  40a3f4:	mov	x29, sp
  40a3f8:	ldr	x0, [x0, #16]
  40a3fc:	ldr	x8, [x0]
  40a400:	ldr	x8, [x8, #48]
  40a404:	blr	x8
  40a408:	ldp	x29, x30, [sp], #16
  40a40c:	ret
  40a410:	stp	x29, x30, [sp, #-32]!
  40a414:	str	x19, [sp, #16]
  40a418:	mov	x29, sp
  40a41c:	mov	x19, x0
  40a420:	ldr	x0, [x0, #16]
  40a424:	ldr	x8, [x0]
  40a428:	ldr	x8, [x8, #24]
  40a42c:	blr	x8
  40a430:	cbz	w0, 40a450 <printf@plt+0x8cf0>
  40a434:	adrp	x1, 432000 <stderr@@GLIBC_2.17+0x3260>
  40a438:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40a43c:	add	x1, x1, #0x1e0
  40a440:	add	x0, x0, #0x34c
  40a444:	mov	x2, x1
  40a448:	mov	x3, x1
  40a44c:	bl	40ef9c <printf@plt+0xd83c>
  40a450:	ldr	x8, [x19, #16]
  40a454:	ldr	w1, [x19, #12]
  40a458:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40a45c:	add	x0, x0, #0xacf
  40a460:	ldr	w2, [x8, #12]
  40a464:	bl	401760 <printf@plt>
  40a468:	ldr	x8, [x19, #16]
  40a46c:	ldr	w1, [x19, #12]
  40a470:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40a474:	add	x0, x0, #0xae3
  40a478:	ldr	w2, [x8, #12]
  40a47c:	bl	401760 <printf@plt>
  40a480:	ldr	x8, [x19, #16]
  40a484:	ldr	w1, [x19, #12]
  40a488:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40a48c:	add	x0, x0, #0xaf6
  40a490:	ldr	w2, [x8, #12]
  40a494:	bl	401760 <printf@plt>
  40a498:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  40a49c:	add	x0, x0, #0xcf2
  40a4a0:	bl	401440 <puts@plt>
  40a4a4:	ldr	x19, [sp, #16]
  40a4a8:	mov	w0, #0x2                   	// #2
  40a4ac:	ldp	x29, x30, [sp], #32
  40a4b0:	ret
  40a4b4:	stp	x29, x30, [sp, #-32]!
  40a4b8:	stp	x20, x19, [sp, #16]
  40a4bc:	mov	x29, sp
  40a4c0:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a4c4:	ldr	x3, [x20, #3488]
  40a4c8:	mov	x19, x0
  40a4cc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  40a4d0:	add	x0, x0, #0xce8
  40a4d4:	mov	w1, #0x9                   	// #9
  40a4d8:	mov	w2, #0x1                   	// #1
  40a4dc:	bl	4016f0 <fwrite@plt>
  40a4e0:	ldr	x0, [x19, #16]
  40a4e4:	ldr	x8, [x0]
  40a4e8:	ldr	x8, [x8]
  40a4ec:	blr	x8
  40a4f0:	ldr	x3, [x20, #3488]
  40a4f4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40a4f8:	add	x0, x0, #0x69c
  40a4fc:	mov	w1, #0x2                   	// #2
  40a500:	mov	w2, #0x1                   	// #1
  40a504:	bl	4016f0 <fwrite@plt>
  40a508:	ldp	x20, x19, [sp, #16]
  40a50c:	ldp	x29, x30, [sp], #32
  40a510:	ret
  40a514:	stp	x29, x30, [sp, #-32]!
  40a518:	str	x19, [sp, #16]
  40a51c:	mov	x29, sp
  40a520:	mov	x19, x0
  40a524:	bl	4061b8 <printf@plt+0x4a58>
  40a528:	mov	x0, x19
  40a52c:	bl	4102ac <_ZdlPv@@Base>
  40a530:	ldr	x19, [sp, #16]
  40a534:	ldp	x29, x30, [sp], #32
  40a538:	ret
  40a53c:	stp	x29, x30, [sp, #-32]!
  40a540:	str	x19, [sp, #16]
  40a544:	mov	x29, sp
  40a548:	mov	x19, x0
  40a54c:	bl	4061b8 <printf@plt+0x4a58>
  40a550:	mov	x0, x19
  40a554:	bl	4102ac <_ZdlPv@@Base>
  40a558:	ldr	x19, [sp, #16]
  40a55c:	ldp	x29, x30, [sp], #32
  40a560:	ret
  40a564:	stp	x29, x30, [sp, #-48]!
  40a568:	str	x21, [sp, #16]
  40a56c:	stp	x20, x19, [sp, #32]
  40a570:	mov	x29, sp
  40a574:	mov	x21, x0
  40a578:	mov	w0, #0x20                  	// #32
  40a57c:	mov	x20, x1
  40a580:	bl	410228 <_Znwm@@Base>
  40a584:	mov	x19, x0
  40a588:	mov	x1, x21
  40a58c:	mov	x2, x20
  40a590:	bl	40a5bc <printf@plt+0x8e5c>
  40a594:	mov	x0, x19
  40a598:	ldp	x20, x19, [sp, #32]
  40a59c:	ldr	x21, [sp, #16]
  40a5a0:	ldp	x29, x30, [sp], #48
  40a5a4:	ret
  40a5a8:	mov	x20, x0
  40a5ac:	mov	x0, x19
  40a5b0:	bl	4102ac <_ZdlPv@@Base>
  40a5b4:	mov	x0, x20
  40a5b8:	bl	401700 <_Unwind_Resume@plt>
  40a5bc:	stp	x29, x30, [sp, #-32]!
  40a5c0:	stp	x20, x19, [sp, #16]
  40a5c4:	mov	x29, sp
  40a5c8:	mov	x19, x2
  40a5cc:	mov	x20, x0
  40a5d0:	bl	40617c <printf@plt+0x4a1c>
  40a5d4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4d3c>
  40a5d8:	add	x8, x8, #0xd38
  40a5dc:	str	x8, [x20]
  40a5e0:	str	x19, [x20, #24]
  40a5e4:	ldp	x20, x19, [sp, #16]
  40a5e8:	ldp	x29, x30, [sp], #32
  40a5ec:	ret
  40a5f0:	stp	x29, x30, [sp, #-32]!
  40a5f4:	str	x19, [sp, #16]
  40a5f8:	mov	x19, x0
  40a5fc:	ldr	x0, [x0, #24]
  40a600:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4d3c>
  40a604:	add	x8, x8, #0xd38
  40a608:	mov	x29, sp
  40a60c:	str	x8, [x19]
  40a610:	cbz	x0, 40a620 <printf@plt+0x8ec0>
  40a614:	ldr	x8, [x0]
  40a618:	ldr	x8, [x8, #16]
  40a61c:	blr	x8
  40a620:	mov	x0, x19
  40a624:	bl	4061b8 <printf@plt+0x4a58>
  40a628:	ldr	x19, [sp, #16]
  40a62c:	ldp	x29, x30, [sp], #32
  40a630:	ret
  40a634:	stp	x29, x30, [sp, #-32]!
  40a638:	str	x19, [sp, #16]
  40a63c:	mov	x29, sp
  40a640:	mov	x19, x0
  40a644:	bl	40a5f0 <printf@plt+0x8e90>
  40a648:	mov	x0, x19
  40a64c:	bl	4102ac <_ZdlPv@@Base>
  40a650:	ldr	x19, [sp, #16]
  40a654:	ldp	x29, x30, [sp], #32
  40a658:	ret
  40a65c:	stp	x29, x30, [sp, #-48]!
  40a660:	str	x21, [sp, #16]
  40a664:	stp	x20, x19, [sp, #32]
  40a668:	mov	x29, sp
  40a66c:	mov	x19, x0
  40a670:	ldr	x0, [x0, #16]
  40a674:	mov	w21, w1
  40a678:	ldr	x8, [x0]
  40a67c:	ldr	x8, [x8, #24]
  40a680:	blr	x8
  40a684:	ldr	x8, [x19, #16]
  40a688:	mov	w20, w0
  40a68c:	ldr	x9, [x8]
  40a690:	mov	x0, x8
  40a694:	ldr	x9, [x9, #40]
  40a698:	blr	x9
  40a69c:	ldr	x0, [x19, #24]
  40a6a0:	mov	w1, w21
  40a6a4:	ldr	x8, [x0]
  40a6a8:	ldr	x8, [x8, #24]
  40a6ac:	blr	x8
  40a6b0:	ldp	x8, x9, [x19, #16]
  40a6b4:	ldr	w1, [x19, #12]
  40a6b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40a6bc:	add	x0, x0, #0x578
  40a6c0:	ldr	w2, [x8, #12]
  40a6c4:	ldr	w3, [x9, #12]
  40a6c8:	mov	w4, w2
  40a6cc:	bl	401760 <printf@plt>
  40a6d0:	ldp	x8, x9, [x19, #16]
  40a6d4:	ldr	w1, [x19, #12]
  40a6d8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40a6dc:	add	x0, x0, #0x5a6
  40a6e0:	ldr	w2, [x8, #12]
  40a6e4:	ldr	w3, [x9, #12]
  40a6e8:	mov	w5, w1
  40a6ec:	mov	w4, w2
  40a6f0:	bl	401760 <printf@plt>
  40a6f4:	ldr	x8, [x19, #16]
  40a6f8:	ldr	w1, [x19, #12]
  40a6fc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40a700:	add	x0, x0, #0xaf6
  40a704:	ldr	w2, [x8, #12]
  40a708:	bl	401760 <printf@plt>
  40a70c:	ldr	x8, [x19, #16]
  40a710:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  40a714:	ldr	w1, [x19, #12]
  40a718:	ldr	w3, [x9, #560]
  40a71c:	ldr	w2, [x8, #12]
  40a720:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  40a724:	add	x0, x0, #0x8c8
  40a728:	bl	401760 <printf@plt>
  40a72c:	ldr	x8, [x19, #24]
  40a730:	ldr	w1, [x19, #12]
  40a734:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40a738:	add	x0, x0, #0x5dd
  40a73c:	ldr	w2, [x8, #12]
  40a740:	mov	w3, w1
  40a744:	bl	401760 <printf@plt>
  40a748:	cbz	w20, 40a764 <printf@plt+0x9004>
  40a74c:	ldr	x8, [x19, #16]
  40a750:	ldr	w1, [x19, #12]
  40a754:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40a758:	add	x0, x0, #0x5f9
  40a75c:	ldr	w2, [x8, #12]
  40a760:	bl	401760 <printf@plt>
  40a764:	mov	w0, w20
  40a768:	ldp	x20, x19, [sp, #32]
  40a76c:	ldr	x21, [sp, #16]
  40a770:	ldp	x29, x30, [sp], #48
  40a774:	ret
  40a778:	stp	x29, x30, [sp, #-48]!
  40a77c:	str	x21, [sp, #16]
  40a780:	stp	x20, x19, [sp, #32]
  40a784:	mov	x29, sp
  40a788:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a78c:	ldr	w8, [x8, #3544]
  40a790:	mov	x19, x0
  40a794:	cmp	w8, #0x1
  40a798:	b.eq	40a848 <printf@plt+0x90e8>  // b.none
  40a79c:	cbnz	w8, 40a880 <printf@plt+0x9120>
  40a7a0:	adrp	x20, 414000 <_ZdlPvm@@Base+0x3d3c>
  40a7a4:	add	x20, x20, #0x495
  40a7a8:	mov	x0, x20
  40a7ac:	bl	401760 <printf@plt>
  40a7b0:	ldp	x8, x9, [x19, #16]
  40a7b4:	ldr	w1, [x19, #12]
  40a7b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40a7bc:	add	x0, x0, #0x61d
  40a7c0:	ldr	w2, [x8, #12]
  40a7c4:	ldr	w3, [x9, #12]
  40a7c8:	bl	401760 <printf@plt>
  40a7cc:	ldr	w1, [x19, #12]
  40a7d0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40a7d4:	add	x0, x0, #0x49c
  40a7d8:	bl	401760 <printf@plt>
  40a7dc:	ldr	x0, [x19, #24]
  40a7e0:	ldr	x8, [x0]
  40a7e4:	ldr	x8, [x8, #48]
  40a7e8:	blr	x8
  40a7ec:	adrp	x21, 417000 <_ZdlPvm@@Base+0x6d3c>
  40a7f0:	add	x21, x21, #0x33a
  40a7f4:	mov	x0, x21
  40a7f8:	bl	401760 <printf@plt>
  40a7fc:	mov	x0, x20
  40a800:	bl	401760 <printf@plt>
  40a804:	ldr	x8, [x19, #16]
  40a808:	ldr	w1, [x19, #12]
  40a80c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40a810:	add	x0, x0, #0x519
  40a814:	ldr	w2, [x8, #12]
  40a818:	bl	401760 <printf@plt>
  40a81c:	ldr	x0, [x19, #16]
  40a820:	ldr	x8, [x0]
  40a824:	ldr	x8, [x8, #48]
  40a828:	blr	x8
  40a82c:	mov	x0, x21
  40a830:	bl	401760 <printf@plt>
  40a834:	ldr	w1, [x19, #12]
  40a838:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40a83c:	add	x0, x0, #0x537
  40a840:	bl	401760 <printf@plt>
  40a844:	b	40a880 <printf@plt+0x9120>
  40a848:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40a84c:	add	x0, x0, #0x645
  40a850:	bl	401760 <printf@plt>
  40a854:	ldr	x0, [x19, #16]
  40a858:	ldr	x8, [x0]
  40a85c:	ldr	x8, [x8, #48]
  40a860:	blr	x8
  40a864:	ldr	x0, [x19, #24]
  40a868:	ldr	x8, [x0]
  40a86c:	ldr	x8, [x8, #48]
  40a870:	blr	x8
  40a874:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40a878:	add	x0, x0, #0x73a
  40a87c:	bl	401760 <printf@plt>
  40a880:	ldp	x20, x19, [sp, #32]
  40a884:	ldr	x21, [sp, #16]
  40a888:	ldp	x29, x30, [sp], #48
  40a88c:	ret
  40a890:	stp	x29, x30, [sp, #-32]!
  40a894:	stp	x20, x19, [sp, #16]
  40a898:	mov	x29, sp
  40a89c:	mov	x19, x0
  40a8a0:	ldr	x0, [x0, #24]
  40a8a4:	add	w20, w1, #0x1
  40a8a8:	mov	w1, w20
  40a8ac:	ldr	x8, [x0]
  40a8b0:	ldr	x8, [x8, #112]
  40a8b4:	blr	x8
  40a8b8:	ldr	x0, [x19, #16]
  40a8bc:	mov	w1, w20
  40a8c0:	ldr	x8, [x0]
  40a8c4:	ldr	x8, [x8, #112]
  40a8c8:	blr	x8
  40a8cc:	ldp	x20, x19, [sp, #16]
  40a8d0:	ldp	x29, x30, [sp], #32
  40a8d4:	ret
  40a8d8:	stp	x29, x30, [sp, #-32]!
  40a8dc:	stp	x20, x19, [sp, #16]
  40a8e0:	mov	x29, sp
  40a8e4:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a8e8:	ldr	x3, [x20, #3488]
  40a8ec:	mov	x19, x0
  40a8f0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40a8f4:	add	x0, x0, #0xe52
  40a8f8:	mov	w1, #0x2                   	// #2
  40a8fc:	mov	w2, #0x1                   	// #1
  40a900:	bl	4016f0 <fwrite@plt>
  40a904:	ldr	x0, [x19, #16]
  40a908:	ldr	x8, [x0]
  40a90c:	ldr	x8, [x8]
  40a910:	blr	x8
  40a914:	ldr	x3, [x20, #3488]
  40a918:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40a91c:	add	x0, x0, #0x65b
  40a920:	mov	w1, #0xc                   	// #12
  40a924:	mov	w2, #0x1                   	// #1
  40a928:	bl	4016f0 <fwrite@plt>
  40a92c:	ldr	x0, [x19, #24]
  40a930:	ldr	x8, [x0]
  40a934:	ldr	x8, [x8]
  40a938:	blr	x8
  40a93c:	ldr	x3, [x20, #3488]
  40a940:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40a944:	add	x0, x0, #0x69c
  40a948:	mov	w1, #0x2                   	// #2
  40a94c:	mov	w2, #0x1                   	// #1
  40a950:	bl	4016f0 <fwrite@plt>
  40a954:	ldp	x20, x19, [sp, #16]
  40a958:	ldp	x29, x30, [sp], #32
  40a95c:	ret
  40a960:	stp	x29, x30, [sp, #-32]!
  40a964:	str	x19, [sp, #16]
  40a968:	mov	x29, sp
  40a96c:	mov	x19, x0
  40a970:	bl	406794 <printf@plt+0x5034>
  40a974:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4d3c>
  40a978:	add	x8, x8, #0xdc0
  40a97c:	str	x8, [x19]
  40a980:	ldr	x19, [sp, #16]
  40a984:	ldp	x29, x30, [sp], #32
  40a988:	ret
  40a98c:	stp	x29, x30, [sp, #-32]!
  40a990:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a994:	ldr	w8, [x8, #3544]
  40a998:	stp	x20, x19, [sp, #16]
  40a99c:	mov	x29, sp
  40a9a0:	cmp	w8, #0x1
  40a9a4:	b.eq	40aa1c <printf@plt+0x92bc>  // b.none
  40a9a8:	cbnz	w8, 40aa28 <printf@plt+0x92c8>
  40a9ac:	adrp	x19, 42d000 <_Znam@GLIBCXX_3.4>
  40a9b0:	ldr	w8, [x19, #540]
  40a9b4:	adrp	x20, 42d000 <_Znam@GLIBCXX_3.4>
  40a9b8:	ldr	w2, [x20, #560]
  40a9bc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40a9c0:	lsl	w9, w8, #3
  40a9c4:	sub	w1, w9, w8
  40a9c8:	add	x0, x0, #0x668
  40a9cc:	bl	401760 <printf@plt>
  40a9d0:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a9d4:	ldr	w8, [x8, #3520]
  40a9d8:	adrp	x10, 42d000 <_Znam@GLIBCXX_3.4>
  40a9dc:	ldr	w1, [x10, #476]
  40a9e0:	adrp	x9, 416000 <_ZdlPvm@@Base+0x5d3c>
  40a9e4:	adrp	x10, 416000 <_ZdlPvm@@Base+0x5d3c>
  40a9e8:	add	x9, x9, #0x678
  40a9ec:	add	x10, x10, #0x683
  40a9f0:	cmp	w8, #0x0
  40a9f4:	csel	x0, x10, x9, eq  // eq = none
  40a9f8:	bl	401760 <printf@plt>
  40a9fc:	ldr	w8, [x19, #540]
  40aa00:	ldr	w2, [x20, #560]
  40aa04:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40aa08:	add	x0, x0, #0x691
  40aa0c:	lsl	w9, w8, #3
  40aa10:	sub	w1, w9, w8
  40aa14:	bl	401760 <printf@plt>
  40aa18:	b	40aa28 <printf@plt+0x92c8>
  40aa1c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40aa20:	add	x0, x0, #0x6a0
  40aa24:	bl	401760 <printf@plt>
  40aa28:	ldp	x20, x19, [sp, #16]
  40aa2c:	ldp	x29, x30, [sp], #32
  40aa30:	ret
  40aa34:	stp	x29, x30, [sp, #-16]!
  40aa38:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aa3c:	ldr	x3, [x8, #3488]
  40aa40:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40aa44:	add	x0, x0, #0x6b0
  40aa48:	mov	w1, #0xf                   	// #15
  40aa4c:	mov	w2, #0x1                   	// #1
  40aa50:	mov	x29, sp
  40aa54:	bl	4016f0 <fwrite@plt>
  40aa58:	ldp	x29, x30, [sp], #16
  40aa5c:	ret
  40aa60:	stp	x29, x30, [sp, #-48]!
  40aa64:	str	x21, [sp, #16]
  40aa68:	stp	x20, x19, [sp, #32]
  40aa6c:	mov	x29, sp
  40aa70:	ldr	x8, [x0]
  40aa74:	mov	x20, x0
  40aa78:	ldr	x8, [x8, #72]
  40aa7c:	blr	x8
  40aa80:	cbz	w0, 40aab4 <printf@plt+0x9354>
  40aa84:	mov	w0, #0x20                  	// #32
  40aa88:	bl	410228 <_Znwm@@Base>
  40aa8c:	mov	x19, x0
  40aa90:	mov	w0, #0x10                  	// #16
  40aa94:	bl	410228 <_Znwm@@Base>
  40aa98:	mov	x21, x0
  40aa9c:	bl	40a960 <printf@plt+0x9200>
  40aaa0:	mov	x0, x19
  40aaa4:	mov	x1, x20
  40aaa8:	mov	x2, x21
  40aaac:	bl	40a5bc <printf@plt+0x8e5c>
  40aab0:	b	40aac8 <printf@plt+0x9368>
  40aab4:	mov	w0, #0x18                  	// #24
  40aab8:	bl	410228 <_Znwm@@Base>
  40aabc:	mov	x19, x0
  40aac0:	mov	x1, x20
  40aac4:	bl	40ab04 <printf@plt+0x93a4>
  40aac8:	mov	x0, x19
  40aacc:	ldp	x20, x19, [sp, #32]
  40aad0:	ldr	x21, [sp, #16]
  40aad4:	ldp	x29, x30, [sp], #48
  40aad8:	ret
  40aadc:	b	40aaf0 <printf@plt+0x9390>
  40aae0:	mov	x20, x0
  40aae4:	mov	x0, x21
  40aae8:	bl	4102ac <_ZdlPv@@Base>
  40aaec:	b	40aaf4 <printf@plt+0x9394>
  40aaf0:	mov	x20, x0
  40aaf4:	mov	x0, x19
  40aaf8:	bl	4102ac <_ZdlPv@@Base>
  40aafc:	mov	x0, x20
  40ab00:	bl	401700 <_Unwind_Resume@plt>
  40ab04:	stp	x29, x30, [sp, #-32]!
  40ab08:	str	x19, [sp, #16]
  40ab0c:	mov	x29, sp
  40ab10:	mov	x19, x0
  40ab14:	bl	40617c <printf@plt+0x4a1c>
  40ab18:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4d3c>
  40ab1c:	add	x8, x8, #0xe48
  40ab20:	str	x8, [x19]
  40ab24:	ldr	x19, [sp, #16]
  40ab28:	ldp	x29, x30, [sp], #32
  40ab2c:	ret
  40ab30:	stp	x29, x30, [sp, #-32]!
  40ab34:	stp	x20, x19, [sp, #16]
  40ab38:	mov	x29, sp
  40ab3c:	ldr	x20, [x0, #16]
  40ab40:	mov	x19, x0
  40ab44:	mov	w0, w1
  40ab48:	bl	4057c4 <printf@plt+0x4064>
  40ab4c:	ldr	x8, [x20]
  40ab50:	mov	w1, w0
  40ab54:	mov	x0, x20
  40ab58:	ldr	x8, [x8, #24]
  40ab5c:	blr	x8
  40ab60:	ldr	x8, [x19, #16]
  40ab64:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  40ab68:	ldr	w9, [x9, #540]
  40ab6c:	ldr	w1, [x19, #12]
  40ab70:	ldr	w2, [x8, #12]
  40ab74:	mov	w20, w0
  40ab78:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40ab7c:	add	w3, w9, w9, lsl #2
  40ab80:	add	x0, x0, #0x6c0
  40ab84:	bl	401760 <printf@plt>
  40ab88:	ldr	x8, [x19, #16]
  40ab8c:	ldr	w1, [x19, #12]
  40ab90:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40ab94:	add	x0, x0, #0xacf
  40ab98:	ldr	w2, [x8, #12]
  40ab9c:	bl	401760 <printf@plt>
  40aba0:	ldr	x8, [x19, #16]
  40aba4:	ldr	w1, [x19, #12]
  40aba8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40abac:	add	x0, x0, #0xaf6
  40abb0:	ldr	w2, [x8, #12]
  40abb4:	bl	401760 <printf@plt>
  40abb8:	mov	w0, w20
  40abbc:	ldp	x20, x19, [sp, #16]
  40abc0:	ldp	x29, x30, [sp], #32
  40abc4:	ret
  40abc8:	stp	x29, x30, [sp, #-32]!
  40abcc:	str	x19, [sp, #16]
  40abd0:	mov	x29, sp
  40abd4:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40abd8:	ldr	w8, [x8, #3544]
  40abdc:	mov	x19, x0
  40abe0:	cmp	w8, #0x1
  40abe4:	b.eq	40ac68 <printf@plt+0x9508>  // b.none
  40abe8:	cbnz	w8, 40ac90 <printf@plt+0x9530>
  40abec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40abf0:	add	x0, x0, #0x495
  40abf4:	bl	401760 <printf@plt>
  40abf8:	ldr	x8, [x19, #16]
  40abfc:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  40ac00:	ldr	w9, [x9, #540]
  40ac04:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40ac08:	ldr	w1, [x8, #12]
  40ac0c:	add	x0, x0, #0x6d7
  40ac10:	lsl	w8, w9, #3
  40ac14:	sub	w2, w8, w9
  40ac18:	bl	401760 <printf@plt>
  40ac1c:	ldr	x8, [x19, #16]
  40ac20:	adrp	x9, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ac24:	ldr	w9, [x9, #3520]
  40ac28:	adrp	x10, 416000 <_ZdlPvm@@Base+0x5d3c>
  40ac2c:	ldr	w1, [x8, #12]
  40ac30:	adrp	x8, 416000 <_ZdlPvm@@Base+0x5d3c>
  40ac34:	add	x8, x8, #0x6ef
  40ac38:	add	x10, x10, #0x700
  40ac3c:	cmp	w9, #0x0
  40ac40:	csel	x0, x10, x8, eq  // eq = none
  40ac44:	bl	401760 <printf@plt>
  40ac48:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40ac4c:	add	x0, x0, #0x33a
  40ac50:	bl	401760 <printf@plt>
  40ac54:	ldr	x0, [x19, #16]
  40ac58:	ldr	x8, [x0]
  40ac5c:	ldr	x8, [x8, #48]
  40ac60:	blr	x8
  40ac64:	b	40ac90 <printf@plt+0x9530>
  40ac68:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40ac6c:	add	x0, x0, #0x714
  40ac70:	bl	401760 <printf@plt>
  40ac74:	ldr	x0, [x19, #16]
  40ac78:	ldr	x8, [x0]
  40ac7c:	ldr	x8, [x8, #48]
  40ac80:	blr	x8
  40ac84:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40ac88:	add	x0, x0, #0x72b
  40ac8c:	bl	401760 <printf@plt>
  40ac90:	ldr	x19, [sp, #16]
  40ac94:	ldp	x29, x30, [sp], #32
  40ac98:	ret
  40ac9c:	stp	x29, x30, [sp, #-32]!
  40aca0:	stp	x20, x19, [sp, #16]
  40aca4:	mov	x29, sp
  40aca8:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40acac:	ldr	x3, [x20, #3488]
  40acb0:	mov	x19, x0
  40acb4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40acb8:	add	x0, x0, #0xe52
  40acbc:	mov	w1, #0x2                   	// #2
  40acc0:	mov	w2, #0x1                   	// #1
  40acc4:	bl	4016f0 <fwrite@plt>
  40acc8:	ldr	x0, [x19, #16]
  40accc:	ldr	x8, [x0]
  40acd0:	ldr	x8, [x8]
  40acd4:	blr	x8
  40acd8:	ldr	x3, [x20, #3488]
  40acdc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40ace0:	add	x0, x0, #0x743
  40ace4:	mov	w1, #0x6                   	// #6
  40ace8:	mov	w2, #0x1                   	// #1
  40acec:	bl	4016f0 <fwrite@plt>
  40acf0:	ldp	x20, x19, [sp, #16]
  40acf4:	ldp	x29, x30, [sp], #32
  40acf8:	ret
  40acfc:	stp	x29, x30, [sp, #-48]!
  40ad00:	str	x21, [sp, #16]
  40ad04:	stp	x20, x19, [sp, #32]
  40ad08:	mov	x29, sp
  40ad0c:	mov	x21, x0
  40ad10:	mov	w0, #0x20                  	// #32
  40ad14:	mov	x20, x1
  40ad18:	bl	410228 <_Znwm@@Base>
  40ad1c:	mov	x19, x0
  40ad20:	mov	x1, x21
  40ad24:	mov	x2, x20
  40ad28:	bl	40ad54 <printf@plt+0x95f4>
  40ad2c:	mov	x0, x19
  40ad30:	ldp	x20, x19, [sp, #32]
  40ad34:	ldr	x21, [sp, #16]
  40ad38:	ldp	x29, x30, [sp], #48
  40ad3c:	ret
  40ad40:	mov	x20, x0
  40ad44:	mov	x0, x19
  40ad48:	bl	4102ac <_ZdlPv@@Base>
  40ad4c:	mov	x0, x20
  40ad50:	bl	401700 <_Unwind_Resume@plt>
  40ad54:	stp	x29, x30, [sp, #-32]!
  40ad58:	stp	x20, x19, [sp, #16]
  40ad5c:	mov	x29, sp
  40ad60:	mov	x19, x2
  40ad64:	mov	x20, x0
  40ad68:	bl	40617c <printf@plt+0x4a1c>
  40ad6c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4d3c>
  40ad70:	add	x8, x8, #0xed0
  40ad74:	str	x8, [x20]
  40ad78:	str	x19, [x20, #24]
  40ad7c:	ldp	x20, x19, [sp, #16]
  40ad80:	ldp	x29, x30, [sp], #32
  40ad84:	ret
  40ad88:	stp	x29, x30, [sp, #-32]!
  40ad8c:	str	x19, [sp, #16]
  40ad90:	mov	x19, x0
  40ad94:	ldr	x0, [x0, #24]
  40ad98:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4d3c>
  40ad9c:	add	x8, x8, #0xed0
  40ada0:	mov	x29, sp
  40ada4:	str	x8, [x19]
  40ada8:	cbz	x0, 40adb8 <printf@plt+0x9658>
  40adac:	ldr	x8, [x0]
  40adb0:	ldr	x8, [x8, #16]
  40adb4:	blr	x8
  40adb8:	mov	x0, x19
  40adbc:	bl	4061b8 <printf@plt+0x4a58>
  40adc0:	ldr	x19, [sp, #16]
  40adc4:	ldp	x29, x30, [sp], #32
  40adc8:	ret
  40adcc:	stp	x29, x30, [sp, #-32]!
  40add0:	str	x19, [sp, #16]
  40add4:	mov	x29, sp
  40add8:	mov	x19, x0
  40addc:	bl	40ad88 <printf@plt+0x9628>
  40ade0:	mov	x0, x19
  40ade4:	bl	4102ac <_ZdlPv@@Base>
  40ade8:	ldr	x19, [sp, #16]
  40adec:	ldp	x29, x30, [sp], #32
  40adf0:	ret
  40adf4:	stp	x29, x30, [sp, #-48]!
  40adf8:	str	x21, [sp, #16]
  40adfc:	stp	x20, x19, [sp, #32]
  40ae00:	mov	x29, sp
  40ae04:	mov	x19, x0
  40ae08:	ldr	x0, [x0, #16]
  40ae0c:	mov	w21, w1
  40ae10:	ldr	x8, [x0]
  40ae14:	ldr	x8, [x8, #24]
  40ae18:	blr	x8
  40ae1c:	ldr	x8, [x19, #24]
  40ae20:	mov	w20, w0
  40ae24:	mov	w1, w21
  40ae28:	ldr	x9, [x8]
  40ae2c:	mov	x0, x8
  40ae30:	ldr	x9, [x9, #24]
  40ae34:	blr	x9
  40ae38:	ldp	x8, x9, [x19, #16]
  40ae3c:	ldr	w1, [x19, #12]
  40ae40:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40ae44:	add	x0, x0, #0x74a
  40ae48:	ldr	w2, [x8, #12]
  40ae4c:	ldr	w3, [x9, #12]
  40ae50:	bl	401760 <printf@plt>
  40ae54:	ldp	x8, x9, [x19, #16]
  40ae58:	ldr	w1, [x19, #12]
  40ae5c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40ae60:	add	x0, x0, #0x76f
  40ae64:	ldr	w2, [x8, #12]
  40ae68:	ldr	w3, [x9, #12]
  40ae6c:	mov	w4, w1
  40ae70:	bl	401760 <printf@plt>
  40ae74:	ldr	x8, [x19, #16]
  40ae78:	ldr	w1, [x19, #12]
  40ae7c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40ae80:	add	x0, x0, #0xae3
  40ae84:	ldr	w2, [x8, #12]
  40ae88:	bl	401760 <printf@plt>
  40ae8c:	ldp	x8, x9, [x19, #16]
  40ae90:	ldr	w1, [x19, #12]
  40ae94:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40ae98:	add	x0, x0, #0x79d
  40ae9c:	ldr	w2, [x8, #12]
  40aea0:	ldr	w3, [x9, #12]
  40aea4:	bl	401760 <printf@plt>
  40aea8:	cbz	w20, 40aec4 <printf@plt+0x9764>
  40aeac:	ldr	x8, [x19, #16]
  40aeb0:	ldr	w1, [x19, #12]
  40aeb4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40aeb8:	add	x0, x0, #0x5f9
  40aebc:	ldr	w2, [x8, #12]
  40aec0:	bl	401760 <printf@plt>
  40aec4:	mov	w0, w20
  40aec8:	ldp	x20, x19, [sp, #32]
  40aecc:	ldr	x21, [sp, #16]
  40aed0:	ldp	x29, x30, [sp], #48
  40aed4:	ret
  40aed8:	stp	x29, x30, [sp, #-48]!
  40aedc:	stp	x22, x21, [sp, #16]
  40aee0:	stp	x20, x19, [sp, #32]
  40aee4:	mov	x29, sp
  40aee8:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aeec:	ldr	w8, [x8, #3544]
  40aef0:	mov	x19, x0
  40aef4:	cmp	w8, #0x1
  40aef8:	b.eq	40afa8 <printf@plt+0x9848>  // b.none
  40aefc:	cbnz	w8, 40afe0 <printf@plt+0x9880>
  40af00:	adrp	x20, 414000 <_ZdlPvm@@Base+0x3d3c>
  40af04:	add	x20, x20, #0x495
  40af08:	mov	x0, x20
  40af0c:	bl	401760 <printf@plt>
  40af10:	ldr	x8, [x19, #24]
  40af14:	ldr	w1, [x19, #12]
  40af18:	adrp	x21, 414000 <_ZdlPvm@@Base+0x3d3c>
  40af1c:	add	x21, x21, #0x519
  40af20:	ldr	w2, [x8, #12]
  40af24:	mov	x0, x21
  40af28:	bl	401760 <printf@plt>
  40af2c:	ldr	x8, [x19, #16]
  40af30:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40af34:	add	x0, x0, #0x7b9
  40af38:	ldr	w1, [x8, #12]
  40af3c:	bl	401760 <printf@plt>
  40af40:	ldr	x0, [x19, #24]
  40af44:	ldr	x8, [x0]
  40af48:	ldr	x8, [x8, #48]
  40af4c:	blr	x8
  40af50:	adrp	x22, 417000 <_ZdlPvm@@Base+0x6d3c>
  40af54:	add	x22, x22, #0x33a
  40af58:	mov	x0, x22
  40af5c:	bl	401760 <printf@plt>
  40af60:	mov	x0, x20
  40af64:	bl	401760 <printf@plt>
  40af68:	ldr	x8, [x19, #16]
  40af6c:	ldr	w1, [x19, #12]
  40af70:	mov	x0, x21
  40af74:	ldr	w2, [x8, #12]
  40af78:	bl	401760 <printf@plt>
  40af7c:	ldr	x0, [x19, #16]
  40af80:	ldr	x8, [x0]
  40af84:	ldr	x8, [x8, #48]
  40af88:	blr	x8
  40af8c:	mov	x0, x22
  40af90:	bl	401760 <printf@plt>
  40af94:	ldr	w1, [x19, #12]
  40af98:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40af9c:	add	x0, x0, #0x537
  40afa0:	bl	401760 <printf@plt>
  40afa4:	b	40afe0 <printf@plt+0x9880>
  40afa8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40afac:	add	x0, x0, #0x7c7
  40afb0:	bl	401760 <printf@plt>
  40afb4:	ldr	x0, [x19, #16]
  40afb8:	ldr	x8, [x0]
  40afbc:	ldr	x8, [x8, #48]
  40afc0:	blr	x8
  40afc4:	ldr	x0, [x19, #24]
  40afc8:	ldr	x8, [x0]
  40afcc:	ldr	x8, [x8, #48]
  40afd0:	blr	x8
  40afd4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40afd8:	add	x0, x0, #0x863
  40afdc:	bl	401760 <printf@plt>
  40afe0:	ldp	x20, x19, [sp, #32]
  40afe4:	ldp	x22, x21, [sp, #16]
  40afe8:	ldp	x29, x30, [sp], #48
  40afec:	ret
  40aff0:	stp	x29, x30, [sp, #-32]!
  40aff4:	stp	x20, x19, [sp, #16]
  40aff8:	mov	x29, sp
  40affc:	mov	x19, x0
  40b000:	ldr	x0, [x0, #24]
  40b004:	add	w20, w1, #0x1
  40b008:	mov	w1, w20
  40b00c:	ldr	x8, [x0]
  40b010:	ldr	x8, [x8, #112]
  40b014:	blr	x8
  40b018:	ldr	x0, [x19, #16]
  40b01c:	mov	w1, w20
  40b020:	ldr	x8, [x0]
  40b024:	ldr	x8, [x8, #112]
  40b028:	blr	x8
  40b02c:	ldp	x20, x19, [sp, #16]
  40b030:	ldp	x29, x30, [sp], #32
  40b034:	ret
  40b038:	stp	x29, x30, [sp, #-16]!
  40b03c:	mov	x29, sp
  40b040:	bl	405f6c <printf@plt+0x480c>
  40b044:	ldp	x29, x30, [sp], #16
  40b048:	ret
  40b04c:	stp	x29, x30, [sp, #-32]!
  40b050:	stp	x20, x19, [sp, #16]
  40b054:	mov	x29, sp
  40b058:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b05c:	ldr	x3, [x20, #3488]
  40b060:	mov	x19, x0
  40b064:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b068:	add	x0, x0, #0xe52
  40b06c:	mov	w1, #0x2                   	// #2
  40b070:	mov	w2, #0x1                   	// #1
  40b074:	bl	4016f0 <fwrite@plt>
  40b078:	ldr	x0, [x19, #16]
  40b07c:	ldr	x8, [x0]
  40b080:	ldr	x8, [x8]
  40b084:	blr	x8
  40b088:	ldr	x3, [x20, #3488]
  40b08c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b090:	add	x0, x0, #0x7de
  40b094:	mov	w1, #0xd                   	// #13
  40b098:	mov	w2, #0x1                   	// #1
  40b09c:	bl	4016f0 <fwrite@plt>
  40b0a0:	ldr	x0, [x19, #24]
  40b0a4:	ldr	x8, [x0]
  40b0a8:	ldr	x8, [x8]
  40b0ac:	blr	x8
  40b0b0:	ldr	x3, [x20, #3488]
  40b0b4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40b0b8:	add	x0, x0, #0x69c
  40b0bc:	mov	w1, #0x2                   	// #2
  40b0c0:	mov	w2, #0x1                   	// #1
  40b0c4:	bl	4016f0 <fwrite@plt>
  40b0c8:	ldp	x20, x19, [sp, #16]
  40b0cc:	ldp	x29, x30, [sp], #32
  40b0d0:	ret
  40b0d4:	stp	x29, x30, [sp, #-32]!
  40b0d8:	str	x19, [sp, #16]
  40b0dc:	mov	x29, sp
  40b0e0:	mov	x19, x0
  40b0e4:	bl	406794 <printf@plt+0x5034>
  40b0e8:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4d3c>
  40b0ec:	add	x8, x8, #0xf58
  40b0f0:	str	x8, [x19]
  40b0f4:	ldr	x19, [sp, #16]
  40b0f8:	ldp	x29, x30, [sp], #32
  40b0fc:	ret
  40b100:	stp	x29, x30, [sp, #-32]!
  40b104:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b108:	ldr	w8, [x8, #3544]
  40b10c:	str	x19, [sp, #16]
  40b110:	mov	x29, sp
  40b114:	cmp	w8, #0x1
  40b118:	b.eq	40b184 <printf@plt+0x9a24>  // b.none
  40b11c:	cbnz	w8, 40b190 <printf@plt+0x9a30>
  40b120:	adrp	x19, 42d000 <_Znam@GLIBCXX_3.4>
  40b124:	ldr	w8, [x19, #540]
  40b128:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b12c:	add	x0, x0, #0x7ec
  40b130:	lsl	w9, w8, #3
  40b134:	sub	w1, w9, w8
  40b138:	bl	401760 <printf@plt>
  40b13c:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b140:	ldr	w8, [x8, #3520]
  40b144:	adrp	x10, 42d000 <_Znam@GLIBCXX_3.4>
  40b148:	ldr	w1, [x10, #476]
  40b14c:	adrp	x9, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b150:	adrp	x10, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b154:	add	x9, x9, #0x678
  40b158:	add	x10, x10, #0x683
  40b15c:	cmp	w8, #0x0
  40b160:	csel	x0, x10, x9, eq  // eq = none
  40b164:	bl	401760 <printf@plt>
  40b168:	ldr	w8, [x19, #540]
  40b16c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b170:	add	x0, x0, #0x7f7
  40b174:	lsl	w9, w8, #3
  40b178:	sub	w1, w9, w8
  40b17c:	bl	401760 <printf@plt>
  40b180:	b	40b190 <printf@plt+0x9a30>
  40b184:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b188:	add	x0, x0, #0x803
  40b18c:	bl	401760 <printf@plt>
  40b190:	ldr	x19, [sp, #16]
  40b194:	ldp	x29, x30, [sp], #32
  40b198:	ret
  40b19c:	stp	x29, x30, [sp, #-16]!
  40b1a0:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b1a4:	ldr	x3, [x8, #3488]
  40b1a8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b1ac:	add	x0, x0, #0x815
  40b1b0:	mov	w1, #0x10                  	// #16
  40b1b4:	mov	w2, #0x1                   	// #1
  40b1b8:	mov	x29, sp
  40b1bc:	bl	4016f0 <fwrite@plt>
  40b1c0:	ldp	x29, x30, [sp], #16
  40b1c4:	ret
  40b1c8:	stp	x29, x30, [sp, #-48]!
  40b1cc:	str	x21, [sp, #16]
  40b1d0:	stp	x20, x19, [sp, #32]
  40b1d4:	mov	x29, sp
  40b1d8:	ldr	x8, [x0]
  40b1dc:	mov	x20, x0
  40b1e0:	ldr	x8, [x8, #72]
  40b1e4:	blr	x8
  40b1e8:	cbz	w0, 40b21c <printf@plt+0x9abc>
  40b1ec:	mov	w0, #0x20                  	// #32
  40b1f0:	bl	410228 <_Znwm@@Base>
  40b1f4:	mov	x19, x0
  40b1f8:	mov	w0, #0x10                  	// #16
  40b1fc:	bl	410228 <_Znwm@@Base>
  40b200:	mov	x21, x0
  40b204:	bl	40b0d4 <printf@plt+0x9974>
  40b208:	mov	x0, x19
  40b20c:	mov	x1, x20
  40b210:	mov	x2, x21
  40b214:	bl	40ad54 <printf@plt+0x95f4>
  40b218:	b	40b230 <printf@plt+0x9ad0>
  40b21c:	mov	w0, #0x18                  	// #24
  40b220:	bl	410228 <_Znwm@@Base>
  40b224:	mov	x19, x0
  40b228:	mov	x1, x20
  40b22c:	bl	40b26c <printf@plt+0x9b0c>
  40b230:	mov	x0, x19
  40b234:	ldp	x20, x19, [sp, #32]
  40b238:	ldr	x21, [sp, #16]
  40b23c:	ldp	x29, x30, [sp], #48
  40b240:	ret
  40b244:	b	40b258 <printf@plt+0x9af8>
  40b248:	mov	x20, x0
  40b24c:	mov	x0, x21
  40b250:	bl	4102ac <_ZdlPv@@Base>
  40b254:	b	40b25c <printf@plt+0x9afc>
  40b258:	mov	x20, x0
  40b25c:	mov	x0, x19
  40b260:	bl	4102ac <_ZdlPv@@Base>
  40b264:	mov	x0, x20
  40b268:	bl	401700 <_Unwind_Resume@plt>
  40b26c:	stp	x29, x30, [sp, #-32]!
  40b270:	str	x19, [sp, #16]
  40b274:	mov	x29, sp
  40b278:	mov	x19, x0
  40b27c:	bl	40617c <printf@plt+0x4a1c>
  40b280:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4d3c>
  40b284:	add	x8, x8, #0xfe0
  40b288:	str	x8, [x19]
  40b28c:	ldr	x19, [sp, #16]
  40b290:	ldp	x29, x30, [sp], #32
  40b294:	ret
  40b298:	stp	x29, x30, [sp, #-32]!
  40b29c:	stp	x20, x19, [sp, #16]
  40b2a0:	mov	x29, sp
  40b2a4:	mov	x19, x0
  40b2a8:	ldr	x0, [x0, #16]
  40b2ac:	ldr	x8, [x0]
  40b2b0:	ldr	x8, [x8, #24]
  40b2b4:	blr	x8
  40b2b8:	ldr	x8, [x19, #16]
  40b2bc:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  40b2c0:	ldr	w9, [x9, #540]
  40b2c4:	ldr	w1, [x19, #12]
  40b2c8:	ldr	w2, [x8, #12]
  40b2cc:	mov	w20, w0
  40b2d0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b2d4:	add	w3, w9, w9, lsl #2
  40b2d8:	add	x0, x0, #0x826
  40b2dc:	bl	401760 <printf@plt>
  40b2e0:	ldr	x8, [x19, #16]
  40b2e4:	ldr	w1, [x19, #12]
  40b2e8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40b2ec:	add	x0, x0, #0xacf
  40b2f0:	ldr	w2, [x8, #12]
  40b2f4:	bl	401760 <printf@plt>
  40b2f8:	ldr	x8, [x19, #16]
  40b2fc:	ldr	w1, [x19, #12]
  40b300:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40b304:	add	x0, x0, #0xae3
  40b308:	ldr	w2, [x8, #12]
  40b30c:	bl	401760 <printf@plt>
  40b310:	mov	w0, w20
  40b314:	ldp	x20, x19, [sp, #16]
  40b318:	ldp	x29, x30, [sp], #32
  40b31c:	ret
  40b320:	stp	x29, x30, [sp, #-32]!
  40b324:	str	x19, [sp, #16]
  40b328:	mov	x29, sp
  40b32c:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b330:	ldr	w8, [x8, #3544]
  40b334:	mov	x19, x0
  40b338:	cmp	w8, #0x1
  40b33c:	b.eq	40b3c0 <printf@plt+0x9c60>  // b.none
  40b340:	cbnz	w8, 40b3e8 <printf@plt+0x9c88>
  40b344:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40b348:	add	x0, x0, #0x495
  40b34c:	bl	401760 <printf@plt>
  40b350:	ldr	x8, [x19, #16]
  40b354:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  40b358:	ldr	w9, [x9, #540]
  40b35c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b360:	ldr	w1, [x8, #12]
  40b364:	add	x0, x0, #0x83d
  40b368:	lsl	w8, w9, #3
  40b36c:	sub	w2, w8, w9
  40b370:	bl	401760 <printf@plt>
  40b374:	ldr	x8, [x19, #16]
  40b378:	adrp	x9, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b37c:	ldr	w9, [x9, #3520]
  40b380:	adrp	x10, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b384:	ldr	w1, [x8, #12]
  40b388:	adrp	x8, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b38c:	add	x8, x8, #0x6ef
  40b390:	add	x10, x10, #0x700
  40b394:	cmp	w9, #0x0
  40b398:	csel	x0, x10, x8, eq  // eq = none
  40b39c:	bl	401760 <printf@plt>
  40b3a0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40b3a4:	add	x0, x0, #0x33a
  40b3a8:	bl	401760 <printf@plt>
  40b3ac:	ldr	x0, [x19, #16]
  40b3b0:	ldr	x8, [x0]
  40b3b4:	ldr	x8, [x8, #48]
  40b3b8:	blr	x8
  40b3bc:	b	40b3e8 <printf@plt+0x9c88>
  40b3c0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b3c4:	add	x0, x0, #0x7c7
  40b3c8:	bl	401760 <printf@plt>
  40b3cc:	ldr	x0, [x19, #16]
  40b3d0:	ldr	x8, [x0]
  40b3d4:	ldr	x8, [x8, #48]
  40b3d8:	blr	x8
  40b3dc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b3e0:	add	x0, x0, #0x854
  40b3e4:	bl	401760 <printf@plt>
  40b3e8:	ldr	x19, [sp, #16]
  40b3ec:	ldp	x29, x30, [sp], #32
  40b3f0:	ret
  40b3f4:	stp	x29, x30, [sp, #-16]!
  40b3f8:	mov	x29, sp
  40b3fc:	bl	405f6c <printf@plt+0x480c>
  40b400:	ldp	x29, x30, [sp], #16
  40b404:	ret
  40b408:	stp	x29, x30, [sp, #-32]!
  40b40c:	stp	x20, x19, [sp, #16]
  40b410:	mov	x29, sp
  40b414:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b418:	ldr	x3, [x20, #3488]
  40b41c:	mov	x19, x0
  40b420:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b424:	add	x0, x0, #0xe52
  40b428:	mov	w1, #0x2                   	// #2
  40b42c:	mov	w2, #0x1                   	// #1
  40b430:	bl	4016f0 <fwrite@plt>
  40b434:	ldr	x0, [x19, #16]
  40b438:	ldr	x8, [x0]
  40b43c:	ldr	x8, [x8]
  40b440:	blr	x8
  40b444:	ldr	x3, [x20, #3488]
  40b448:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b44c:	add	x0, x0, #0x86d
  40b450:	mov	w1, #0x8                   	// #8
  40b454:	mov	w2, #0x1                   	// #1
  40b458:	bl	4016f0 <fwrite@plt>
  40b45c:	ldp	x20, x19, [sp, #16]
  40b460:	ldp	x29, x30, [sp], #32
  40b464:	ret
  40b468:	stp	x29, x30, [sp, #-32]!
  40b46c:	stp	x20, x19, [sp, #16]
  40b470:	mov	x29, sp
  40b474:	mov	x19, x1
  40b478:	mov	x1, x2
  40b47c:	mov	x20, x0
  40b480:	bl	40617c <printf@plt+0x4a1c>
  40b484:	adrp	x8, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b488:	add	x8, x8, #0x68
  40b48c:	str	x8, [x20]
  40b490:	str	x19, [x20, #24]
  40b494:	ldp	x20, x19, [sp, #16]
  40b498:	ldp	x29, x30, [sp], #32
  40b49c:	ret
  40b4a0:	stp	x29, x30, [sp, #-32]!
  40b4a4:	stp	x20, x19, [sp, #16]
  40b4a8:	mov	x29, sp
  40b4ac:	ldr	w8, [x0, #12]
  40b4b0:	mov	x19, x0
  40b4b4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40b4b8:	mov	w20, w1
  40b4bc:	add	x0, x0, #0x328
  40b4c0:	mov	w1, w8
  40b4c4:	bl	401760 <printf@plt>
  40b4c8:	ldr	x1, [x19, #24]
  40b4cc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b4d0:	add	x0, x0, #0x876
  40b4d4:	bl	401760 <printf@plt>
  40b4d8:	ldr	w1, [x19, #12]
  40b4dc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40b4e0:	add	x0, x0, #0x33a
  40b4e4:	bl	401760 <printf@plt>
  40b4e8:	ldr	x0, [x19, #16]
  40b4ec:	mov	w1, w20
  40b4f0:	ldr	x8, [x0]
  40b4f4:	ldr	x8, [x8, #24]
  40b4f8:	blr	x8
  40b4fc:	ldr	w1, [x19, #12]
  40b500:	mov	w20, w0
  40b504:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40b508:	add	x0, x0, #0x367
  40b50c:	bl	401760 <printf@plt>
  40b510:	ldr	x8, [x19, #16]
  40b514:	ldr	w1, [x19, #12]
  40b518:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40b51c:	add	x0, x0, #0xacf
  40b520:	ldr	w2, [x8, #12]
  40b524:	bl	401760 <printf@plt>
  40b528:	ldr	x8, [x19, #16]
  40b52c:	ldr	w1, [x19, #12]
  40b530:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40b534:	add	x0, x0, #0xae3
  40b538:	ldr	w2, [x8, #12]
  40b53c:	bl	401760 <printf@plt>
  40b540:	ldr	x8, [x19, #16]
  40b544:	ldr	w1, [x19, #12]
  40b548:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40b54c:	add	x0, x0, #0xaf6
  40b550:	ldr	w2, [x8, #12]
  40b554:	bl	401760 <printf@plt>
  40b558:	mov	w0, w20
  40b55c:	ldp	x20, x19, [sp, #16]
  40b560:	ldp	x29, x30, [sp], #32
  40b564:	ret
  40b568:	stp	x29, x30, [sp, #-32]!
  40b56c:	str	x19, [sp, #16]
  40b570:	mov	x29, sp
  40b574:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b578:	ldr	w8, [x8, #3544]
  40b57c:	mov	x19, x0
  40b580:	cmp	w8, #0x1
  40b584:	b.eq	40b5c0 <printf@plt+0x9e60>  // b.none
  40b588:	cbnz	w8, 40b5ec <printf@plt+0x9e8c>
  40b58c:	ldr	w1, [x19, #12]
  40b590:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40b594:	add	x0, x0, #0x487
  40b598:	bl	401760 <printf@plt>
  40b59c:	ldr	x0, [x19, #16]
  40b5a0:	ldr	x8, [x0]
  40b5a4:	ldr	x8, [x8, #48]
  40b5a8:	blr	x8
  40b5ac:	ldr	w1, [x19, #12]
  40b5b0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40b5b4:	add	x0, x0, #0x50b
  40b5b8:	bl	401760 <printf@plt>
  40b5bc:	b	40b5ec <printf@plt+0x9e8c>
  40b5c0:	ldr	x1, [x19, #24]
  40b5c4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b5c8:	add	x0, x0, #0x87e
  40b5cc:	bl	401760 <printf@plt>
  40b5d0:	ldr	x0, [x19, #16]
  40b5d4:	ldr	x8, [x0]
  40b5d8:	ldr	x8, [x8, #48]
  40b5dc:	blr	x8
  40b5e0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b5e4:	add	x0, x0, #0x895
  40b5e8:	bl	401760 <printf@plt>
  40b5ec:	ldr	x19, [sp, #16]
  40b5f0:	ldp	x29, x30, [sp], #32
  40b5f4:	ret
  40b5f8:	stp	x29, x30, [sp, #-32]!
  40b5fc:	str	x19, [sp, #16]
  40b600:	mov	x19, x0
  40b604:	ldr	x0, [x0, #24]
  40b608:	adrp	x8, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b60c:	add	x8, x8, #0x68
  40b610:	mov	x29, sp
  40b614:	str	x8, [x19]
  40b618:	bl	4014e0 <free@plt>
  40b61c:	mov	x0, x19
  40b620:	bl	4061b8 <printf@plt+0x4a58>
  40b624:	ldr	x19, [sp, #16]
  40b628:	ldp	x29, x30, [sp], #32
  40b62c:	ret
  40b630:	stp	x29, x30, [sp, #-32]!
  40b634:	str	x19, [sp, #16]
  40b638:	mov	x29, sp
  40b63c:	mov	x19, x0
  40b640:	bl	40b5f8 <printf@plt+0x9e98>
  40b644:	mov	x0, x19
  40b648:	bl	4102ac <_ZdlPv@@Base>
  40b64c:	ldr	x19, [sp, #16]
  40b650:	ldp	x29, x30, [sp], #32
  40b654:	ret
  40b658:	stp	x29, x30, [sp, #-32]!
  40b65c:	stp	x20, x19, [sp, #16]
  40b660:	mov	x29, sp
  40b664:	mov	x19, x0
  40b668:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b66c:	ldr	x0, [x20, #3488]
  40b670:	ldr	x2, [x19, #24]
  40b674:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b678:	add	x1, x1, #0x89f
  40b67c:	bl	401470 <fprintf@plt>
  40b680:	ldr	x0, [x19, #16]
  40b684:	ldr	x8, [x0]
  40b688:	ldr	x8, [x8]
  40b68c:	blr	x8
  40b690:	ldr	x3, [x20, #3488]
  40b694:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40b698:	add	x0, x0, #0x69c
  40b69c:	mov	w1, #0x2                   	// #2
  40b6a0:	mov	w2, #0x1                   	// #1
  40b6a4:	bl	4016f0 <fwrite@plt>
  40b6a8:	ldp	x20, x19, [sp, #16]
  40b6ac:	ldp	x29, x30, [sp], #32
  40b6b0:	ret
  40b6b4:	stp	x29, x30, [sp, #-32]!
  40b6b8:	stp	x20, x19, [sp, #16]
  40b6bc:	mov	x29, sp
  40b6c0:	mov	x19, x1
  40b6c4:	mov	x1, x2
  40b6c8:	mov	x20, x0
  40b6cc:	bl	40617c <printf@plt+0x4a1c>
  40b6d0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b6d4:	add	x8, x8, #0xf0
  40b6d8:	str	x8, [x20]
  40b6dc:	str	x19, [x20, #24]
  40b6e0:	ldp	x20, x19, [sp, #16]
  40b6e4:	ldp	x29, x30, [sp], #32
  40b6e8:	ret
  40b6ec:	stp	x29, x30, [sp, #-32]!
  40b6f0:	str	x19, [sp, #16]
  40b6f4:	mov	x19, x0
  40b6f8:	ldr	x0, [x0, #24]
  40b6fc:	adrp	x8, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b700:	add	x8, x8, #0xf0
  40b704:	mov	x29, sp
  40b708:	str	x8, [x19]
  40b70c:	bl	4014e0 <free@plt>
  40b710:	mov	x0, x19
  40b714:	bl	4061b8 <printf@plt+0x4a58>
  40b718:	ldr	x19, [sp, #16]
  40b71c:	ldp	x29, x30, [sp], #32
  40b720:	ret
  40b724:	stp	x29, x30, [sp, #-32]!
  40b728:	str	x19, [sp, #16]
  40b72c:	mov	x29, sp
  40b730:	mov	x19, x0
  40b734:	bl	40b6ec <printf@plt+0x9f8c>
  40b738:	mov	x0, x19
  40b73c:	bl	4102ac <_ZdlPv@@Base>
  40b740:	ldr	x19, [sp, #16]
  40b744:	ldp	x29, x30, [sp], #32
  40b748:	ret
  40b74c:	stp	x29, x30, [sp, #-48]!
  40b750:	stp	x22, x21, [sp, #16]
  40b754:	stp	x20, x19, [sp, #32]
  40b758:	mov	x29, sp
  40b75c:	ldr	x8, [x0, #24]
  40b760:	adrp	x21, 430000 <stderr@@GLIBC_2.17+0x1260>
  40b764:	ldr	x22, [x21, #3688]
  40b768:	mov	x19, x0
  40b76c:	str	x8, [x21, #3688]
  40b770:	ldr	w8, [x0, #12]
  40b774:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b778:	mov	w20, w1
  40b77c:	add	x0, x0, #0x8aa
  40b780:	mov	w1, w8
  40b784:	bl	401760 <printf@plt>
  40b788:	ldr	x1, [x19, #24]
  40b78c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40b790:	add	x0, x0, #0x8eb
  40b794:	bl	401760 <printf@plt>
  40b798:	ldr	x0, [x19, #16]
  40b79c:	mov	w1, w20
  40b7a0:	ldr	x8, [x0]
  40b7a4:	ldr	x8, [x8, #24]
  40b7a8:	blr	x8
  40b7ac:	str	x22, [x21, #3688]
  40b7b0:	ldr	w1, [x19, #12]
  40b7b4:	mov	w20, w0
  40b7b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b7bc:	add	x0, x0, #0x8bb
  40b7c0:	bl	401760 <printf@plt>
  40b7c4:	ldr	x8, [x19, #16]
  40b7c8:	ldr	w1, [x19, #12]
  40b7cc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40b7d0:	add	x0, x0, #0xacf
  40b7d4:	ldr	w2, [x8, #12]
  40b7d8:	bl	401760 <printf@plt>
  40b7dc:	ldr	x8, [x19, #16]
  40b7e0:	ldr	w1, [x19, #12]
  40b7e4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40b7e8:	add	x0, x0, #0xae3
  40b7ec:	ldr	w2, [x8, #12]
  40b7f0:	bl	401760 <printf@plt>
  40b7f4:	ldr	x8, [x19, #16]
  40b7f8:	ldr	w1, [x19, #12]
  40b7fc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40b800:	add	x0, x0, #0xaf6
  40b804:	ldr	w2, [x8, #12]
  40b808:	bl	401760 <printf@plt>
  40b80c:	mov	w0, w20
  40b810:	ldp	x20, x19, [sp, #32]
  40b814:	ldp	x22, x21, [sp, #16]
  40b818:	ldp	x29, x30, [sp], #48
  40b81c:	ret
  40b820:	stp	x29, x30, [sp, #-48]!
  40b824:	str	x21, [sp, #16]
  40b828:	stp	x20, x19, [sp, #32]
  40b82c:	mov	x29, sp
  40b830:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b834:	ldr	w8, [x8, #3544]
  40b838:	mov	x19, x0
  40b83c:	cmp	w8, #0x1
  40b840:	b.eq	40b88c <printf@plt+0xa12c>  // b.none
  40b844:	cbnz	w8, 40b8fc <printf@plt+0xa19c>
  40b848:	ldr	x1, [x19, #24]
  40b84c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40b850:	add	x0, x0, #0x943
  40b854:	bl	401760 <printf@plt>
  40b858:	ldp	x0, x8, [x19, #16]
  40b85c:	adrp	x20, 430000 <stderr@@GLIBC_2.17+0x1260>
  40b860:	ldr	x21, [x20, #3688]
  40b864:	str	x8, [x20, #3688]
  40b868:	ldr	x8, [x0]
  40b86c:	ldr	x8, [x8, #48]
  40b870:	blr	x8
  40b874:	str	x21, [x20, #3688]
  40b878:	ldr	w1, [x19, #12]
  40b87c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b880:	add	x0, x0, #0x8c9
  40b884:	bl	401760 <printf@plt>
  40b888:	b	40b8fc <printf@plt+0xa19c>
  40b88c:	ldr	x8, [x19, #24]
  40b890:	ldrb	w8, [x8]
  40b894:	sub	w8, w8, #0x42
  40b898:	cmp	w8, #0x27
  40b89c:	b.hi	40b8cc <printf@plt+0xa16c>  // b.pmore
  40b8a0:	adrp	x9, 415000 <_ZdlPvm@@Base+0x4d3c>
  40b8a4:	add	x9, x9, #0xd00
  40b8a8:	adr	x10, 40b8c0 <printf@plt+0xa160>
  40b8ac:	ldrb	w11, [x9, x8]
  40b8b0:	add	x10, x10, x11, lsl #2
  40b8b4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1d3c>
  40b8b8:	add	x1, x1, #0xd04
  40b8bc:	br	x10
  40b8c0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1d3c>
  40b8c4:	add	x1, x1, #0xcff
  40b8c8:	b	40b8d4 <printf@plt+0xa174>
  40b8cc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b8d0:	add	x1, x1, #0x8d6
  40b8d4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b8d8:	add	x0, x0, #0x8dd
  40b8dc:	bl	401760 <printf@plt>
  40b8e0:	ldr	x0, [x19, #16]
  40b8e4:	ldr	x8, [x0]
  40b8e8:	ldr	x8, [x8, #48]
  40b8ec:	blr	x8
  40b8f0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b8f4:	add	x0, x0, #0x895
  40b8f8:	bl	401760 <printf@plt>
  40b8fc:	ldp	x20, x19, [sp, #32]
  40b900:	ldr	x21, [sp, #16]
  40b904:	ldp	x29, x30, [sp], #48
  40b908:	ret
  40b90c:	stp	x29, x30, [sp, #-32]!
  40b910:	stp	x20, x19, [sp, #16]
  40b914:	mov	x29, sp
  40b918:	mov	x19, x0
  40b91c:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b920:	ldr	x0, [x20, #3488]
  40b924:	ldr	x2, [x19, #24]
  40b928:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b92c:	add	x1, x1, #0x8f7
  40b930:	bl	401470 <fprintf@plt>
  40b934:	ldr	x0, [x19, #16]
  40b938:	ldr	x8, [x0]
  40b93c:	ldr	x8, [x8]
  40b940:	blr	x8
  40b944:	ldr	x3, [x20, #3488]
  40b948:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40b94c:	add	x0, x0, #0x69c
  40b950:	mov	w1, #0x2                   	// #2
  40b954:	mov	w2, #0x1                   	// #1
  40b958:	bl	4016f0 <fwrite@plt>
  40b95c:	ldp	x20, x19, [sp, #16]
  40b960:	ldp	x29, x30, [sp], #32
  40b964:	ret
  40b968:	stp	x29, x30, [sp, #-32]!
  40b96c:	str	x19, [sp, #16]
  40b970:	mov	x29, sp
  40b974:	mov	x19, x0
  40b978:	bl	40617c <printf@plt+0x4a1c>
  40b97c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b980:	add	x8, x8, #0x178
  40b984:	str	x8, [x19]
  40b988:	ldr	x19, [sp, #16]
  40b98c:	ldp	x29, x30, [sp], #32
  40b990:	ret
  40b994:	stp	x29, x30, [sp, #-32]!
  40b998:	stp	x20, x19, [sp, #16]
  40b99c:	mov	x29, sp
  40b9a0:	mov	x19, x0
  40b9a4:	ldr	x0, [x0, #16]
  40b9a8:	ldr	x8, [x0]
  40b9ac:	ldr	x8, [x8, #24]
  40b9b0:	blr	x8
  40b9b4:	ldr	x8, [x19, #16]
  40b9b8:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  40b9bc:	ldr	w1, [x19, #12]
  40b9c0:	ldr	w3, [x9, #464]
  40b9c4:	ldr	w2, [x8, #12]
  40b9c8:	mov	w20, w0
  40b9cc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40b9d0:	add	x0, x0, #0x902
  40b9d4:	bl	401760 <printf@plt>
  40b9d8:	ldr	x8, [x19, #16]
  40b9dc:	ldr	w1, [x19, #12]
  40b9e0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40b9e4:	add	x0, x0, #0xae3
  40b9e8:	ldr	w2, [x8, #12]
  40b9ec:	bl	401760 <printf@plt>
  40b9f0:	ldr	x8, [x19, #16]
  40b9f4:	ldr	w1, [x19, #12]
  40b9f8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40b9fc:	add	x0, x0, #0xaf6
  40ba00:	ldr	w2, [x8, #12]
  40ba04:	bl	401760 <printf@plt>
  40ba08:	mov	w0, w20
  40ba0c:	ldp	x20, x19, [sp, #16]
  40ba10:	ldp	x29, x30, [sp], #32
  40ba14:	ret
  40ba18:	stp	x29, x30, [sp, #-32]!
  40ba1c:	str	x19, [sp, #16]
  40ba20:	mov	x29, sp
  40ba24:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ba28:	ldr	w8, [x8, #3544]
  40ba2c:	mov	x19, x0
  40ba30:	cmp	w8, #0x1
  40ba34:	b.eq	40ba88 <printf@plt+0xa328>  // b.none
  40ba38:	cbnz	w8, 40bab0 <printf@plt+0xa350>
  40ba3c:	ldr	x0, [x19, #16]
  40ba40:	ldr	x8, [x0]
  40ba44:	ldr	x8, [x8, #48]
  40ba48:	blr	x8
  40ba4c:	ldr	x8, [x19, #16]
  40ba50:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40ba54:	add	x0, x0, #0x91a
  40ba58:	ldr	w1, [x8, #12]
  40ba5c:	bl	401760 <printf@plt>
  40ba60:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  40ba64:	ldr	w1, [x8, #464]
  40ba68:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40ba6c:	add	x0, x0, #0xbc7
  40ba70:	bl	401760 <printf@plt>
  40ba74:	ldr	x0, [x19, #16]
  40ba78:	ldr	x8, [x0]
  40ba7c:	ldr	x8, [x8, #48]
  40ba80:	blr	x8
  40ba84:	b	40bab0 <printf@plt+0xa350>
  40ba88:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40ba8c:	add	x0, x0, #0x929
  40ba90:	bl	401760 <printf@plt>
  40ba94:	ldr	x0, [x19, #16]
  40ba98:	ldr	x8, [x0]
  40ba9c:	ldr	x8, [x8, #48]
  40baa0:	blr	x8
  40baa4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40baa8:	add	x0, x0, #0x895
  40baac:	bl	401760 <printf@plt>
  40bab0:	ldr	x19, [sp, #16]
  40bab4:	ldp	x29, x30, [sp], #32
  40bab8:	ret
  40babc:	stp	x29, x30, [sp, #-32]!
  40bac0:	stp	x20, x19, [sp, #16]
  40bac4:	mov	x29, sp
  40bac8:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bacc:	ldr	x3, [x20, #3488]
  40bad0:	mov	x19, x0
  40bad4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40bad8:	add	x0, x0, #0x94e
  40badc:	mov	w1, #0x6                   	// #6
  40bae0:	mov	w2, #0x1                   	// #1
  40bae4:	bl	4016f0 <fwrite@plt>
  40bae8:	ldr	x0, [x19, #16]
  40baec:	ldr	x8, [x0]
  40baf0:	ldr	x8, [x8]
  40baf4:	blr	x8
  40baf8:	ldr	x3, [x20, #3488]
  40bafc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40bb00:	add	x0, x0, #0x69c
  40bb04:	mov	w1, #0x2                   	// #2
  40bb08:	mov	w2, #0x1                   	// #1
  40bb0c:	bl	4016f0 <fwrite@plt>
  40bb10:	ldp	x20, x19, [sp, #16]
  40bb14:	ldp	x29, x30, [sp], #32
  40bb18:	ret
  40bb1c:	stp	x29, x30, [sp, #-32]!
  40bb20:	stp	x20, x19, [sp, #16]
  40bb24:	mov	x29, sp
  40bb28:	mov	w19, w1
  40bb2c:	mov	x1, x2
  40bb30:	mov	x20, x0
  40bb34:	bl	40617c <printf@plt+0x4a1c>
  40bb38:	adrp	x8, 416000 <_ZdlPvm@@Base+0x5d3c>
  40bb3c:	add	x8, x8, #0x200
  40bb40:	str	x8, [x20]
  40bb44:	str	w19, [x20, #24]
  40bb48:	ldp	x20, x19, [sp, #16]
  40bb4c:	ldp	x29, x30, [sp], #32
  40bb50:	ret
  40bb54:	stp	x29, x30, [sp, #-32]!
  40bb58:	stp	x20, x19, [sp, #16]
  40bb5c:	mov	x29, sp
  40bb60:	mov	x19, x0
  40bb64:	ldr	x0, [x0, #16]
  40bb68:	ldr	x8, [x0]
  40bb6c:	ldr	x8, [x8, #24]
  40bb70:	blr	x8
  40bb74:	ldr	x8, [x19, #16]
  40bb78:	ldr	w1, [x19, #12]
  40bb7c:	mov	w20, w0
  40bb80:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40bb84:	ldr	w2, [x8, #12]
  40bb88:	add	x0, x0, #0xacf
  40bb8c:	bl	401760 <printf@plt>
  40bb90:	ldr	w2, [x19, #24]
  40bb94:	ldr	w1, [x19, #12]
  40bb98:	cmp	w2, #0x1
  40bb9c:	b.lt	40bbc0 <printf@plt+0xa460>  // b.tstop
  40bba0:	ldr	x8, [x19, #16]
  40bba4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40bba8:	add	x0, x0, #0x955
  40bbac:	ldr	w3, [x8, #12]
  40bbb0:	bl	401760 <printf@plt>
  40bbb4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40bbb8:	add	x0, x0, #0xaf6
  40bbbc:	b	40bbe0 <printf@plt+0xa480>
  40bbc0:	ldr	x8, [x19, #16]
  40bbc4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40bbc8:	neg	w2, w2
  40bbcc:	add	x0, x0, #0x96c
  40bbd0:	ldr	w3, [x8, #12]
  40bbd4:	bl	401760 <printf@plt>
  40bbd8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40bbdc:	add	x0, x0, #0xae3
  40bbe0:	ldr	x8, [x19, #16]
  40bbe4:	ldr	w1, [x19, #12]
  40bbe8:	ldr	w2, [x8, #12]
  40bbec:	bl	401760 <printf@plt>
  40bbf0:	mov	w0, w20
  40bbf4:	ldp	x20, x19, [sp, #16]
  40bbf8:	ldp	x29, x30, [sp], #32
  40bbfc:	ret
  40bc00:	stp	x29, x30, [sp, #-32]!
  40bc04:	stp	x20, x19, [sp, #16]
  40bc08:	mov	x29, sp
  40bc0c:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bc10:	ldr	w8, [x8, #3544]
  40bc14:	mov	x19, x0
  40bc18:	cmp	w8, #0x1
  40bc1c:	b.eq	40bc5c <printf@plt+0xa4fc>  // b.none
  40bc20:	cbnz	w8, 40bc78 <printf@plt+0xa518>
  40bc24:	ldr	w8, [x19, #24]
  40bc28:	adrp	x20, 414000 <_ZdlPvm@@Base+0x3d3c>
  40bc2c:	add	x20, x20, #0x8ea
  40bc30:	mov	x0, x20
  40bc34:	neg	w1, w8
  40bc38:	bl	401760 <printf@plt>
  40bc3c:	ldr	x0, [x19, #16]
  40bc40:	ldr	x8, [x0]
  40bc44:	ldr	x8, [x8, #48]
  40bc48:	blr	x8
  40bc4c:	ldr	w1, [x19, #24]
  40bc50:	mov	x0, x20
  40bc54:	bl	401760 <printf@plt>
  40bc58:	b	40bc78 <printf@plt+0xa518>
  40bc5c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40bc60:	add	x0, x0, #0x986
  40bc64:	bl	401760 <printf@plt>
  40bc68:	ldr	x0, [x19, #16]
  40bc6c:	ldr	x8, [x0]
  40bc70:	ldr	x8, [x8, #48]
  40bc74:	blr	x8
  40bc78:	ldp	x20, x19, [sp, #16]
  40bc7c:	ldp	x29, x30, [sp], #32
  40bc80:	ret
  40bc84:	stp	x29, x30, [sp, #-32]!
  40bc88:	stp	x20, x19, [sp, #16]
  40bc8c:	mov	x29, sp
  40bc90:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bc94:	mov	x19, x0
  40bc98:	ldr	w2, [x0, #24]
  40bc9c:	ldr	x0, [x20, #3488]
  40bca0:	tbnz	w2, #31, 40bcb0 <printf@plt+0xa550>
  40bca4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5d3c>
  40bca8:	add	x1, x1, #0x9c9
  40bcac:	b	40bcbc <printf@plt+0xa55c>
  40bcb0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5d3c>
  40bcb4:	neg	w2, w2
  40bcb8:	add	x1, x1, #0x9d2
  40bcbc:	bl	401470 <fprintf@plt>
  40bcc0:	ldr	x0, [x19, #16]
  40bcc4:	ldr	x8, [x0]
  40bcc8:	ldr	x8, [x8]
  40bccc:	blr	x8
  40bcd0:	ldr	x3, [x20, #3488]
  40bcd4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40bcd8:	add	x0, x0, #0x69c
  40bcdc:	mov	w1, #0x2                   	// #2
  40bce0:	mov	w2, #0x1                   	// #1
  40bce4:	bl	4016f0 <fwrite@plt>
  40bce8:	ldp	x20, x19, [sp, #16]
  40bcec:	ldp	x29, x30, [sp], #32
  40bcf0:	ret
  40bcf4:	stp	x29, x30, [sp, #-32]!
  40bcf8:	stp	x20, x19, [sp, #16]
  40bcfc:	mov	x29, sp
  40bd00:	mov	w19, w1
  40bd04:	mov	x1, x2
  40bd08:	mov	x20, x0
  40bd0c:	bl	40617c <printf@plt+0x4a1c>
  40bd10:	adrp	x8, 416000 <_ZdlPvm@@Base+0x5d3c>
  40bd14:	add	x8, x8, #0x288
  40bd18:	str	x8, [x20]
  40bd1c:	str	w19, [x20, #24]
  40bd20:	ldp	x20, x19, [sp, #16]
  40bd24:	ldp	x29, x30, [sp], #32
  40bd28:	ret
  40bd2c:	stp	x29, x30, [sp, #-32]!
  40bd30:	stp	x20, x19, [sp, #16]
  40bd34:	mov	x29, sp
  40bd38:	mov	x19, x0
  40bd3c:	ldr	x0, [x0, #16]
  40bd40:	ldr	x8, [x0]
  40bd44:	ldr	x8, [x8, #24]
  40bd48:	blr	x8
  40bd4c:	ldr	x8, [x19, #16]
  40bd50:	ldr	w1, [x19, #12]
  40bd54:	ldr	w3, [x19, #24]
  40bd58:	mov	w20, w0
  40bd5c:	ldr	w2, [x8, #12]
  40bd60:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40bd64:	add	x0, x0, #0x902
  40bd68:	bl	401760 <printf@plt>
  40bd6c:	ldr	x8, [x19, #16]
  40bd70:	ldr	w1, [x19, #12]
  40bd74:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40bd78:	add	x0, x0, #0xae3
  40bd7c:	ldr	w2, [x8, #12]
  40bd80:	bl	401760 <printf@plt>
  40bd84:	ldr	x8, [x19, #16]
  40bd88:	ldr	w1, [x19, #12]
  40bd8c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40bd90:	add	x0, x0, #0xaf6
  40bd94:	ldr	w2, [x8, #12]
  40bd98:	bl	401760 <printf@plt>
  40bd9c:	cbz	w20, 40bdb0 <printf@plt+0xa650>
  40bda0:	ldr	w1, [x19, #24]
  40bda4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40bda8:	add	x0, x0, #0x9dd
  40bdac:	bl	401760 <printf@plt>
  40bdb0:	mov	w0, w20
  40bdb4:	ldp	x20, x19, [sp, #16]
  40bdb8:	ldp	x29, x30, [sp], #32
  40bdbc:	ret
  40bdc0:	stp	x29, x30, [sp, #-32]!
  40bdc4:	str	x19, [sp, #16]
  40bdc8:	mov	x29, sp
  40bdcc:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bdd0:	ldr	w8, [x8, #3544]
  40bdd4:	mov	x19, x0
  40bdd8:	cmp	w8, #0x1
  40bddc:	b.eq	40bdf8 <printf@plt+0xa698>  // b.none
  40bde0:	cbnz	w8, 40be14 <printf@plt+0xa6b4>
  40bde4:	ldr	w1, [x19, #24]
  40bde8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40bdec:	add	x0, x0, #0xbc7
  40bdf0:	bl	401760 <printf@plt>
  40bdf4:	b	40be04 <printf@plt+0xa6a4>
  40bdf8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40bdfc:	add	x0, x0, #0x9ed
  40be00:	bl	401760 <printf@plt>
  40be04:	ldr	x0, [x19, #16]
  40be08:	ldr	x8, [x0]
  40be0c:	ldr	x8, [x8, #48]
  40be10:	blr	x8
  40be14:	ldr	x19, [sp, #16]
  40be18:	ldp	x29, x30, [sp], #32
  40be1c:	ret
  40be20:	stp	x29, x30, [sp, #-32]!
  40be24:	stp	x20, x19, [sp, #16]
  40be28:	mov	x29, sp
  40be2c:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40be30:	mov	x19, x0
  40be34:	ldr	w2, [x0, #24]
  40be38:	ldr	x0, [x20, #3488]
  40be3c:	tbnz	w2, #31, 40be4c <printf@plt+0xa6ec>
  40be40:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5d3c>
  40be44:	add	x1, x1, #0xa31
  40be48:	b	40be58 <printf@plt+0xa6f8>
  40be4c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5d3c>
  40be50:	neg	w2, w2
  40be54:	add	x1, x1, #0xa3b
  40be58:	bl	401470 <fprintf@plt>
  40be5c:	ldr	x0, [x19, #16]
  40be60:	ldr	x8, [x0]
  40be64:	ldr	x8, [x8]
  40be68:	blr	x8
  40be6c:	ldr	x3, [x20, #3488]
  40be70:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40be74:	add	x0, x0, #0x69c
  40be78:	mov	w1, #0x2                   	// #2
  40be7c:	mov	w2, #0x1                   	// #1
  40be80:	bl	4016f0 <fwrite@plt>
  40be84:	ldp	x20, x19, [sp, #16]
  40be88:	ldp	x29, x30, [sp], #32
  40be8c:	ret
  40be90:	stp	x29, x30, [sp, #-32]!
  40be94:	str	x19, [sp, #16]
  40be98:	mov	x29, sp
  40be9c:	mov	x19, x0
  40bea0:	bl	40617c <printf@plt+0x4a1c>
  40bea4:	adrp	x8, 416000 <_ZdlPvm@@Base+0x5d3c>
  40bea8:	add	x8, x8, #0x310
  40beac:	str	x8, [x19]
  40beb0:	ldr	x19, [sp, #16]
  40beb4:	ldp	x29, x30, [sp], #32
  40beb8:	ret
  40bebc:	stp	x29, x30, [sp, #-32]!
  40bec0:	stp	x20, x19, [sp, #16]
  40bec4:	mov	x29, sp
  40bec8:	mov	x19, x0
  40becc:	ldr	x0, [x0, #16]
  40bed0:	ldr	x8, [x0]
  40bed4:	ldr	x8, [x8, #24]
  40bed8:	blr	x8
  40bedc:	ldr	x8, [x19, #16]
  40bee0:	ldr	w1, [x19, #12]
  40bee4:	mov	w20, w0
  40bee8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40beec:	ldr	w2, [x8, #12]
  40bef0:	add	x0, x0, #0xacf
  40bef4:	bl	401760 <printf@plt>
  40bef8:	ldr	x8, [x19, #16]
  40befc:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  40bf00:	ldr	w1, [x19, #12]
  40bf04:	ldr	w4, [x9, #524]
  40bf08:	ldr	w2, [x8, #12]
  40bf0c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40bf10:	add	x0, x0, #0xa46
  40bf14:	mov	w3, w2
  40bf18:	bl	401760 <printf@plt>
  40bf1c:	ldr	x8, [x19, #16]
  40bf20:	ldr	w1, [x19, #12]
  40bf24:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40bf28:	add	x0, x0, #0xa68
  40bf2c:	ldr	w2, [x8, #12]
  40bf30:	mov	w3, w1
  40bf34:	bl	401760 <printf@plt>
  40bf38:	ldr	x8, [x19, #16]
  40bf3c:	ldr	w1, [x19, #12]
  40bf40:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40bf44:	add	x0, x0, #0xa87
  40bf48:	ldr	w2, [x8, #12]
  40bf4c:	mov	w3, w1
  40bf50:	bl	401760 <printf@plt>
  40bf54:	mov	w0, w20
  40bf58:	ldp	x20, x19, [sp, #16]
  40bf5c:	ldp	x29, x30, [sp], #32
  40bf60:	ret
  40bf64:	stp	x29, x30, [sp, #-32]!
  40bf68:	stp	x20, x19, [sp, #16]
  40bf6c:	mov	x29, sp
  40bf70:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bf74:	ldr	w8, [x20, #3544]
  40bf78:	mov	x19, x0
  40bf7c:	cbnz	w8, 40bf90 <printf@plt+0xa830>
  40bf80:	ldr	w1, [x19, #12]
  40bf84:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40bf88:	add	x0, x0, #0x49c
  40bf8c:	bl	401760 <printf@plt>
  40bf90:	ldr	x0, [x19, #16]
  40bf94:	ldr	x8, [x0]
  40bf98:	ldr	x8, [x8, #48]
  40bf9c:	blr	x8
  40bfa0:	ldr	w8, [x20, #3544]
  40bfa4:	cbnz	w8, 40bfb8 <printf@plt+0xa858>
  40bfa8:	ldr	w1, [x19, #12]
  40bfac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40bfb0:	add	x0, x0, #0xaa6
  40bfb4:	bl	401760 <printf@plt>
  40bfb8:	ldp	x20, x19, [sp, #16]
  40bfbc:	ldp	x29, x30, [sp], #32
  40bfc0:	ret
  40bfc4:	stp	x29, x30, [sp, #-32]!
  40bfc8:	stp	x20, x19, [sp, #16]
  40bfcc:	mov	x29, sp
  40bfd0:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bfd4:	ldr	x3, [x20, #3488]
  40bfd8:	mov	x19, x0
  40bfdc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40bfe0:	add	x0, x0, #0xab4
  40bfe4:	mov	w1, #0xa                   	// #10
  40bfe8:	mov	w2, #0x1                   	// #1
  40bfec:	bl	4016f0 <fwrite@plt>
  40bff0:	ldr	x0, [x19, #16]
  40bff4:	ldr	x8, [x0]
  40bff8:	ldr	x8, [x8]
  40bffc:	blr	x8
  40c000:	ldr	x3, [x20, #3488]
  40c004:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40c008:	add	x0, x0, #0x69c
  40c00c:	mov	w1, #0x2                   	// #2
  40c010:	mov	w2, #0x1                   	// #1
  40c014:	bl	4016f0 <fwrite@plt>
  40c018:	ldp	x20, x19, [sp, #16]
  40c01c:	ldp	x29, x30, [sp], #32
  40c020:	ret
  40c024:	stp	x29, x30, [sp, #-32]!
  40c028:	str	x19, [sp, #16]
  40c02c:	mov	x29, sp
  40c030:	mov	x19, x0
  40c034:	bl	406790 <printf@plt+0x5030>
  40c038:	mov	x0, x19
  40c03c:	bl	4102ac <_ZdlPv@@Base>
  40c040:	ldr	x19, [sp, #16]
  40c044:	ldp	x29, x30, [sp], #32
  40c048:	ret
  40c04c:	stp	x29, x30, [sp, #-32]!
  40c050:	str	x19, [sp, #16]
  40c054:	mov	x29, sp
  40c058:	mov	x19, x0
  40c05c:	bl	4061b8 <printf@plt+0x4a58>
  40c060:	mov	x0, x19
  40c064:	bl	4102ac <_ZdlPv@@Base>
  40c068:	ldr	x19, [sp, #16]
  40c06c:	ldp	x29, x30, [sp], #32
  40c070:	ret
  40c074:	stp	x29, x30, [sp, #-32]!
  40c078:	str	x19, [sp, #16]
  40c07c:	mov	x29, sp
  40c080:	mov	x19, x0
  40c084:	bl	406790 <printf@plt+0x5030>
  40c088:	mov	x0, x19
  40c08c:	bl	4102ac <_ZdlPv@@Base>
  40c090:	ldr	x19, [sp, #16]
  40c094:	ldp	x29, x30, [sp], #32
  40c098:	ret
  40c09c:	stp	x29, x30, [sp, #-32]!
  40c0a0:	str	x19, [sp, #16]
  40c0a4:	mov	x29, sp
  40c0a8:	mov	x19, x0
  40c0ac:	bl	4061b8 <printf@plt+0x4a58>
  40c0b0:	mov	x0, x19
  40c0b4:	bl	4102ac <_ZdlPv@@Base>
  40c0b8:	ldr	x19, [sp, #16]
  40c0bc:	ldp	x29, x30, [sp], #32
  40c0c0:	ret
  40c0c4:	stp	x29, x30, [sp, #-32]!
  40c0c8:	str	x19, [sp, #16]
  40c0cc:	mov	x29, sp
  40c0d0:	mov	x19, x0
  40c0d4:	bl	4061b8 <printf@plt+0x4a58>
  40c0d8:	mov	x0, x19
  40c0dc:	bl	4102ac <_ZdlPv@@Base>
  40c0e0:	ldr	x19, [sp, #16]
  40c0e4:	ldp	x29, x30, [sp], #32
  40c0e8:	ret
  40c0ec:	stp	x29, x30, [sp, #-32]!
  40c0f0:	str	x19, [sp, #16]
  40c0f4:	mov	x29, sp
  40c0f8:	mov	x19, x0
  40c0fc:	bl	4061b8 <printf@plt+0x4a58>
  40c100:	mov	x0, x19
  40c104:	bl	4102ac <_ZdlPv@@Base>
  40c108:	ldr	x19, [sp, #16]
  40c10c:	ldp	x29, x30, [sp], #32
  40c110:	ret
  40c114:	stp	x29, x30, [sp, #-32]!
  40c118:	str	x19, [sp, #16]
  40c11c:	mov	x29, sp
  40c120:	mov	x19, x0
  40c124:	bl	4061b8 <printf@plt+0x4a58>
  40c128:	mov	x0, x19
  40c12c:	bl	4102ac <_ZdlPv@@Base>
  40c130:	ldr	x19, [sp, #16]
  40c134:	ldp	x29, x30, [sp], #32
  40c138:	ret
  40c13c:	stp	x29, x30, [sp, #-32]!
  40c140:	str	x19, [sp, #16]
  40c144:	mov	x29, sp
  40c148:	mov	x19, x0
  40c14c:	bl	4061b8 <printf@plt+0x4a58>
  40c150:	mov	x0, x19
  40c154:	bl	4102ac <_ZdlPv@@Base>
  40c158:	ldr	x19, [sp, #16]
  40c15c:	ldp	x29, x30, [sp], #32
  40c160:	ret
  40c164:	stp	x29, x30, [sp, #-48]!
  40c168:	stp	x22, x21, [sp, #16]
  40c16c:	stp	x20, x19, [sp, #32]
  40c170:	mov	x29, sp
  40c174:	mov	x20, x2
  40c178:	mov	x19, x1
  40c17c:	mov	x21, x0
  40c180:	cbz	x0, 40c198 <printf@plt+0xaa38>
  40c184:	ldrb	w8, [x21]
  40c188:	cbnz	w8, 40c198 <printf@plt+0xaa38>
  40c18c:	mov	x0, x21
  40c190:	bl	401620 <_ZdaPv@plt>
  40c194:	mov	x21, xzr
  40c198:	cbz	x20, 40c1b0 <printf@plt+0xaa50>
  40c19c:	ldrb	w8, [x20]
  40c1a0:	cbnz	w8, 40c1b0 <printf@plt+0xaa50>
  40c1a4:	mov	x0, x20
  40c1a8:	bl	401620 <_ZdaPv@plt>
  40c1ac:	mov	x20, xzr
  40c1b0:	mov	w0, #0x28                  	// #40
  40c1b4:	bl	410228 <_Znwm@@Base>
  40c1b8:	mov	x22, x0
  40c1bc:	mov	x1, x21
  40c1c0:	mov	x2, x19
  40c1c4:	mov	x3, x20
  40c1c8:	bl	40c1f4 <printf@plt+0xaa94>
  40c1cc:	mov	x0, x22
  40c1d0:	ldp	x20, x19, [sp, #32]
  40c1d4:	ldp	x22, x21, [sp, #16]
  40c1d8:	ldp	x29, x30, [sp], #48
  40c1dc:	ret
  40c1e0:	mov	x19, x0
  40c1e4:	mov	x0, x22
  40c1e8:	bl	4102ac <_ZdlPv@@Base>
  40c1ec:	mov	x0, x19
  40c1f0:	bl	401700 <_Unwind_Resume@plt>
  40c1f4:	stp	x29, x30, [sp, #-48]!
  40c1f8:	stp	x22, x21, [sp, #16]
  40c1fc:	stp	x20, x19, [sp, #32]
  40c200:	mov	x29, sp
  40c204:	mov	x19, x3
  40c208:	mov	x20, x2
  40c20c:	mov	x21, x1
  40c210:	mov	x22, x0
  40c214:	bl	405b8c <printf@plt+0x442c>
  40c218:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c21c:	add	x8, x8, #0x3b8
  40c220:	stp	x21, x19, [x22, #16]
  40c224:	str	x8, [x22]
  40c228:	str	x20, [x22, #32]
  40c22c:	ldp	x20, x19, [sp, #32]
  40c230:	ldp	x22, x21, [sp, #16]
  40c234:	ldp	x29, x30, [sp], #48
  40c238:	ret
  40c23c:	stp	x29, x30, [sp, #-32]!
  40c240:	str	x19, [sp, #16]
  40c244:	mov	x19, x0
  40c248:	ldr	x0, [x0, #16]
  40c24c:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c250:	add	x8, x8, #0x3b8
  40c254:	mov	x29, sp
  40c258:	str	x8, [x19]
  40c25c:	cbz	x0, 40c264 <printf@plt+0xab04>
  40c260:	bl	401620 <_ZdaPv@plt>
  40c264:	ldr	x0, [x19, #24]
  40c268:	cbz	x0, 40c270 <printf@plt+0xab10>
  40c26c:	bl	401620 <_ZdaPv@plt>
  40c270:	ldr	x0, [x19, #32]
  40c274:	cbz	x0, 40c284 <printf@plt+0xab24>
  40c278:	ldr	x8, [x0]
  40c27c:	ldr	x8, [x8, #16]
  40c280:	blr	x8
  40c284:	mov	x0, x19
  40c288:	bl	406790 <printf@plt+0x5030>
  40c28c:	ldr	x19, [sp, #16]
  40c290:	ldp	x29, x30, [sp], #32
  40c294:	ret
  40c298:	stp	x29, x30, [sp, #-32]!
  40c29c:	str	x19, [sp, #16]
  40c2a0:	mov	x29, sp
  40c2a4:	mov	x19, x0
  40c2a8:	bl	40c23c <printf@plt+0xaadc>
  40c2ac:	mov	x0, x19
  40c2b0:	bl	4102ac <_ZdlPv@@Base>
  40c2b4:	ldr	x19, [sp, #16]
  40c2b8:	ldp	x29, x30, [sp], #32
  40c2bc:	ret
  40c2c0:	stp	x29, x30, [sp, #-32]!
  40c2c4:	stp	x20, x19, [sp, #16]
  40c2c8:	mov	x29, sp
  40c2cc:	mov	x19, x0
  40c2d0:	ldr	x0, [x0, #32]
  40c2d4:	ldr	x8, [x0]
  40c2d8:	ldr	x8, [x8, #24]
  40c2dc:	blr	x8
  40c2e0:	ldr	x8, [x19, #32]
  40c2e4:	ldr	w1, [x19, #12]
  40c2e8:	mov	w20, w0
  40c2ec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40c2f0:	ldr	w2, [x8, #12]
  40c2f4:	add	x0, x0, #0xacf
  40c2f8:	bl	401760 <printf@plt>
  40c2fc:	ldr	x8, [x19, #32]
  40c300:	ldr	w1, [x19, #12]
  40c304:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40c308:	add	x0, x0, #0xae3
  40c30c:	ldr	w2, [x8, #12]
  40c310:	bl	401760 <printf@plt>
  40c314:	ldr	x8, [x19, #32]
  40c318:	ldr	w1, [x19, #12]
  40c31c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40c320:	add	x0, x0, #0xaf6
  40c324:	ldr	w2, [x8, #12]
  40c328:	bl	401760 <printf@plt>
  40c32c:	ldr	x8, [x19, #32]
  40c330:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  40c334:	ldr	w2, [x9, #524]
  40c338:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40c33c:	ldr	w1, [x8, #12]
  40c340:	add	x0, x0, #0xd93
  40c344:	mov	w4, w2
  40c348:	mov	w3, w1
  40c34c:	bl	401760 <printf@plt>
  40c350:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  40c354:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  40c358:	ldr	w1, [x8, #480]
  40c35c:	ldr	w2, [x9, #484]
  40c360:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40c364:	add	x0, x0, #0xdbc
  40c368:	bl	401760 <printf@plt>
  40c36c:	ldr	x0, [x19, #16]
  40c370:	cbz	x0, 40c3a0 <printf@plt+0xac40>
  40c374:	ldr	w1, [x19, #12]
  40c378:	mov	w2, #0x1                   	// #1
  40c37c:	bl	40c3d4 <printf@plt+0xac74>
  40c380:	ldr	w1, [x19, #12]
  40c384:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40c388:	add	x0, x0, #0xdef
  40c38c:	bl	401760 <printf@plt>
  40c390:	cbz	w20, 40c3a0 <printf@plt+0xac40>
  40c394:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c398:	add	x0, x0, #0x24f
  40c39c:	bl	401440 <puts@plt>
  40c3a0:	ldr	x0, [x19, #24]
  40c3a4:	cbz	x0, 40c3c4 <printf@plt+0xac64>
  40c3a8:	ldr	w1, [x19, #12]
  40c3ac:	mov	w2, #0x2                   	// #2
  40c3b0:	bl	40c3d4 <printf@plt+0xac74>
  40c3b4:	ldr	w1, [x19, #12]
  40c3b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40c3bc:	add	x0, x0, #0xe00
  40c3c0:	bl	401760 <printf@plt>
  40c3c4:	mov	w0, w20
  40c3c8:	ldp	x20, x19, [sp, #16]
  40c3cc:	ldp	x29, x30, [sp], #32
  40c3d0:	ret
  40c3d4:	sub	sp, sp, #0x150
  40c3d8:	stp	x29, x30, [sp, #256]
  40c3dc:	stp	x28, x25, [sp, #272]
  40c3e0:	stp	x24, x23, [sp, #288]
  40c3e4:	stp	x22, x21, [sp, #304]
  40c3e8:	stp	x20, x19, [sp, #320]
  40c3ec:	add	x29, sp, #0x100
  40c3f0:	mov	x20, x0
  40c3f4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c3f8:	add	x0, x0, #0x266
  40c3fc:	mov	w21, w2
  40c400:	mov	w19, w1
  40c404:	bl	401440 <puts@plt>
  40c408:	mov	x0, x20
  40c40c:	bl	401460 <strlen@plt>
  40c410:	adrp	x23, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c414:	adrp	x25, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c418:	mov	w24, wzr
  40c41c:	sxtw	x22, w0
  40c420:	add	x23, x23, #0x820
  40c424:	add	x25, x25, #0xc60
  40c428:	b	40c43c <printf@plt+0xacdc>
  40c42c:	add	w24, w24, #0x1
  40c430:	cmp	w24, #0x11
  40c434:	add	x23, x23, #0x40
  40c438:	b.eq	40c49c <printf@plt+0xad3c>  // b.none
  40c43c:	ldr	x1, [x23]
  40c440:	mov	x0, x20
  40c444:	mov	x2, x22
  40c448:	bl	4015a0 <strncmp@plt>
  40c44c:	cbnz	w0, 40c42c <printf@plt+0xaccc>
  40c450:	ldr	w8, [x23, #8]
  40c454:	tst	w8, w21
  40c458:	b.eq	40c42c <printf@plt+0xaccc>  // b.none
  40c45c:	cmp	w24, #0x11
  40c460:	b.cc	40c4a8 <printf@plt+0xad48>  // b.lo, b.ul, b.last
  40c464:	mov	x0, sp
  40c468:	mov	x1, x20
  40c46c:	bl	40ed2c <printf@plt+0xd5cc>
  40c470:	adrp	x2, 432000 <stderr@@GLIBC_2.17+0x3260>
  40c474:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40c478:	add	x2, x2, #0x1e0
  40c47c:	add	x0, x0, #0xe61
  40c480:	mov	x1, sp
  40c484:	mov	x3, x2
  40c488:	bl	40ef9c <printf@plt+0xd83c>
  40c48c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c490:	add	x0, x0, #0x293
  40c494:	bl	401440 <puts@plt>
  40c498:	b	40c584 <printf@plt+0xae24>
  40c49c:	mov	x23, x25
  40c4a0:	cmp	w24, #0x11
  40c4a4:	b.cs	40c464 <printf@plt+0xad04>  // b.hs, b.nlast
  40c4a8:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x1260>
  40c4ac:	ldr	x2, [x23, #16]
  40c4b0:	adrp	x20, 42d000 <_Znam@GLIBCXX_3.4>
  40c4b4:	ldr	x1, [x8, #3688]
  40c4b8:	ldr	w3, [x20, #524]
  40c4bc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40c4c0:	add	x0, x0, #0xe7c
  40c4c4:	mov	x4, x1
  40c4c8:	mov	x5, x2
  40c4cc:	bl	401760 <printf@plt>
  40c4d0:	ldr	x1, [x23, #24]
  40c4d4:	adrp	x2, 416000 <_ZdlPvm@@Base+0x5d3c>
  40c4d8:	add	x2, x2, #0xf10
  40c4dc:	mov	x0, sp
  40c4e0:	bl	401530 <sprintf@plt>
  40c4e4:	ldr	w3, [x20, #524]
  40c4e8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40c4ec:	add	x0, x0, #0xf18
  40c4f0:	mov	x1, sp
  40c4f4:	mov	x2, sp
  40c4f8:	mov	x4, sp
  40c4fc:	bl	401760 <printf@plt>
  40c500:	ldr	x1, [x23, #32]
  40c504:	cbz	x1, 40c52c <printf@plt+0xadcc>
  40c508:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40c50c:	add	x0, x0, #0xff7
  40c510:	bl	401760 <printf@plt>
  40c514:	ldp	x0, x1, [x23, #32]
  40c518:	ldp	x2, x3, [x23, #48]
  40c51c:	bl	40c6ec <printf@plt+0xaf8c>
  40c520:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c524:	add	x0, x0, #0x28d
  40c528:	bl	401440 <puts@plt>
  40c52c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4d3c>
  40c530:	add	x0, x0, #0xb79
  40c534:	bl	401440 <puts@plt>
  40c538:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c53c:	add	x0, x0, #0x271
  40c540:	bl	401440 <puts@plt>
  40c544:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c548:	add	x0, x0, #0x13
  40c54c:	mov	w1, w19
  40c550:	bl	401760 <printf@plt>
  40c554:	ldr	w3, [x20, #524]
  40c558:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c55c:	add	x0, x0, #0x2a
  40c560:	mov	w1, w19
  40c564:	mov	w2, w19
  40c568:	bl	401760 <printf@plt>
  40c56c:	ldr	w3, [x20, #524]
  40c570:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c574:	add	x0, x0, #0x4f
  40c578:	mov	w1, w19
  40c57c:	mov	w2, w19
  40c580:	bl	401760 <printf@plt>
  40c584:	ldp	x20, x19, [sp, #320]
  40c588:	ldp	x22, x21, [sp, #304]
  40c58c:	ldp	x24, x23, [sp, #288]
  40c590:	ldp	x28, x25, [sp, #272]
  40c594:	ldp	x29, x30, [sp, #256]
  40c598:	add	sp, sp, #0x150
  40c59c:	ret
  40c5a0:	stp	x29, x30, [sp, #-32]!
  40c5a4:	str	x19, [sp, #16]
  40c5a8:	mov	x29, sp
  40c5ac:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c5b0:	ldr	w8, [x8, #3544]
  40c5b4:	mov	x19, x0
  40c5b8:	cmp	w8, #0x1
  40c5bc:	b.eq	40c608 <printf@plt+0xaea8>  // b.none
  40c5c0:	cbnz	w8, 40c638 <printf@plt+0xaed8>
  40c5c4:	ldr	x8, [x19, #16]
  40c5c8:	cbz	x8, 40c5dc <printf@plt+0xae7c>
  40c5cc:	ldr	w1, [x19, #12]
  40c5d0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40c5d4:	add	x0, x0, #0xe11
  40c5d8:	bl	401760 <printf@plt>
  40c5dc:	ldr	x0, [x19, #32]
  40c5e0:	ldr	x8, [x0]
  40c5e4:	ldr	x8, [x8, #48]
  40c5e8:	blr	x8
  40c5ec:	ldr	x8, [x19, #24]
  40c5f0:	cbz	x8, 40c638 <printf@plt+0xaed8>
  40c5f4:	ldr	w1, [x19, #12]
  40c5f8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40c5fc:	add	x0, x0, #0xe1a
  40c600:	bl	401760 <printf@plt>
  40c604:	b	40c638 <printf@plt+0xaed8>
  40c608:	ldr	x1, [x19, #16]
  40c60c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40c610:	add	x0, x0, #0xe23
  40c614:	bl	401760 <printf@plt>
  40c618:	ldr	x0, [x19, #32]
  40c61c:	ldr	x8, [x0]
  40c620:	ldr	x8, [x8, #48]
  40c624:	blr	x8
  40c628:	ldr	x1, [x19, #24]
  40c62c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40c630:	add	x0, x0, #0xe35
  40c634:	bl	401760 <printf@plt>
  40c638:	ldr	x19, [sp, #16]
  40c63c:	ldp	x29, x30, [sp], #32
  40c640:	ret
  40c644:	stp	x29, x30, [sp, #-16]!
  40c648:	mov	x29, sp
  40c64c:	ldr	x0, [x0, #32]
  40c650:	ldr	x8, [x0]
  40c654:	ldr	x8, [x8, #112]
  40c658:	blr	x8
  40c65c:	ldp	x29, x30, [sp], #16
  40c660:	ret
  40c664:	stp	x29, x30, [sp, #-32]!
  40c668:	stp	x20, x19, [sp, #16]
  40c66c:	mov	x29, sp
  40c670:	ldr	x8, [x0, #16]
  40c674:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c678:	mov	x19, x0
  40c67c:	ldr	x0, [x20, #3488]
  40c680:	adrp	x9, 412000 <_ZdlPvm@@Base+0x1d3c>
  40c684:	add	x9, x9, #0xa4d
  40c688:	cmp	x8, #0x0
  40c68c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5d3c>
  40c690:	csel	x2, x9, x8, eq  // eq = none
  40c694:	add	x1, x1, #0xe48
  40c698:	bl	401470 <fprintf@plt>
  40c69c:	ldr	x0, [x19, #32]
  40c6a0:	ldr	x8, [x0]
  40c6a4:	ldr	x8, [x8]
  40c6a8:	blr	x8
  40c6ac:	ldr	x3, [x20, #3488]
  40c6b0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40c6b4:	add	x0, x0, #0x69c
  40c6b8:	mov	w1, #0x2                   	// #2
  40c6bc:	mov	w2, #0x1                   	// #1
  40c6c0:	bl	4016f0 <fwrite@plt>
  40c6c4:	ldr	x2, [x19, #24]
  40c6c8:	cbnz	x2, 40c6d8 <printf@plt+0xaf78>
  40c6cc:	ldp	x20, x19, [sp, #16]
  40c6d0:	ldp	x29, x30, [sp], #32
  40c6d4:	ret
  40c6d8:	ldr	x0, [x20, #3488]
  40c6dc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5d3c>
  40c6e0:	add	x1, x1, #0xe55
  40c6e4:	bl	401470 <fprintf@plt>
  40c6e8:	b	40c6cc <printf@plt+0xaf6c>
  40c6ec:	stp	x29, x30, [sp, #-48]!
  40c6f0:	stp	x22, x21, [sp, #16]
  40c6f4:	stp	x20, x19, [sp, #32]
  40c6f8:	mov	x29, sp
  40c6fc:	mov	x21, x2
  40c700:	cmp	x0, #0x0
  40c704:	adrp	x2, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c708:	mov	x22, x1
  40c70c:	mov	x20, x0
  40c710:	cset	w0, ne  // ne = any
  40c714:	add	x2, x2, #0x74
  40c718:	mov	w1, #0xcc                  	// #204
  40c71c:	mov	x19, x3
  40c720:	bl	402ed0 <printf@plt+0x1770>
  40c724:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c728:	add	x0, x0, #0x8e
  40c72c:	mov	x1, x20
  40c730:	bl	401760 <printf@plt>
  40c734:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c738:	add	x0, x0, #0x2a1
  40c73c:	bl	401440 <puts@plt>
  40c740:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c744:	add	x0, x0, #0x2b2
  40c748:	bl	401440 <puts@plt>
  40c74c:	cbz	x22, 40c778 <printf@plt+0xb018>
  40c750:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c754:	add	x0, x0, #0xa9
  40c758:	mov	x1, x22
  40c75c:	bl	401760 <printf@plt>
  40c760:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c764:	add	x0, x0, #0x385
  40c768:	bl	401440 <puts@plt>
  40c76c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c770:	add	x0, x0, #0x396
  40c774:	bl	401440 <puts@plt>
  40c778:	cbz	x21, 40c7a4 <printf@plt+0xb044>
  40c77c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c780:	add	x0, x0, #0xa9
  40c784:	mov	x1, x21
  40c788:	bl	401760 <printf@plt>
  40c78c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c790:	add	x0, x0, #0x362
  40c794:	bl	401440 <puts@plt>
  40c798:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c79c:	add	x0, x0, #0x373
  40c7a0:	bl	401440 <puts@plt>
  40c7a4:	cbz	x19, 40c7d0 <printf@plt+0xb070>
  40c7a8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c7ac:	add	x0, x0, #0xa9
  40c7b0:	mov	x1, x19
  40c7b4:	bl	401760 <printf@plt>
  40c7b8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c7bc:	add	x0, x0, #0x33f
  40c7c0:	bl	401440 <puts@plt>
  40c7c4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c7c8:	add	x0, x0, #0x350
  40c7cc:	bl	401440 <puts@plt>
  40c7d0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c7d4:	add	x0, x0, #0xd1
  40c7d8:	bl	401760 <printf@plt>
  40c7dc:	cbz	x22, 40c7ec <printf@plt+0xb08c>
  40c7e0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c7e4:	add	x0, x0, #0xdc
  40c7e8:	bl	401760 <printf@plt>
  40c7ec:	cbz	x19, 40c7fc <printf@plt+0xb09c>
  40c7f0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c7f4:	add	x0, x0, #0xed
  40c7f8:	bl	401760 <printf@plt>
  40c7fc:	cbz	x21, 40c82c <printf@plt+0xb0cc>
  40c800:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c804:	add	x0, x0, #0xfe
  40c808:	bl	401760 <printf@plt>
  40c80c:	mov	w0, #0xa                   	// #10
  40c810:	bl	401550 <putchar@plt>
  40c814:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c818:	add	x0, x0, #0x10f
  40c81c:	bl	401760 <printf@plt>
  40c820:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40c824:	add	x0, x0, #0x581
  40c828:	b	40c83c <printf@plt+0xb0dc>
  40c82c:	mov	w0, #0xa                   	// #10
  40c830:	bl	401550 <putchar@plt>
  40c834:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c838:	add	x0, x0, #0x10f
  40c83c:	bl	401760 <printf@plt>
  40c840:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c844:	add	x0, x0, #0x2c4
  40c848:	bl	401440 <puts@plt>
  40c84c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c850:	add	x0, x0, #0x12d
  40c854:	bl	401760 <printf@plt>
  40c858:	cbz	x21, 40c868 <printf@plt+0xb108>
  40c85c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c860:	add	x0, x0, #0x152
  40c864:	bl	401760 <printf@plt>
  40c868:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c86c:	add	x0, x0, #0x925
  40c870:	bl	401440 <puts@plt>
  40c874:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  40c878:	ldr	w1, [x8, #524]
  40c87c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c880:	add	x0, x0, #0x155
  40c884:	bl	401760 <printf@plt>
  40c888:	cbz	x22, 40c89c <printf@plt+0xb13c>
  40c88c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c890:	add	x0, x0, #0x17f
  40c894:	mov	x1, x22
  40c898:	bl	401760 <printf@plt>
  40c89c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c8a0:	add	x0, x0, #0x2ec
  40c8a4:	bl	401440 <puts@plt>
  40c8a8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c8ac:	add	x0, x0, #0x1b0
  40c8b0:	mov	x1, x20
  40c8b4:	bl	401760 <printf@plt>
  40c8b8:	cbz	x21, 40c8dc <printf@plt+0xb17c>
  40c8bc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c8c0:	add	x0, x0, #0x1ed
  40c8c4:	mov	x1, x21
  40c8c8:	bl	401760 <printf@plt>
  40c8cc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c8d0:	add	x0, x0, #0x1b0
  40c8d4:	mov	x1, x20
  40c8d8:	bl	401760 <printf@plt>
  40c8dc:	cbz	x19, 40c8f0 <printf@plt+0xb190>
  40c8e0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c8e4:	add	x0, x0, #0x21e
  40c8e8:	mov	x1, x19
  40c8ec:	bl	401760 <printf@plt>
  40c8f0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c8f4:	add	x0, x0, #0x32f
  40c8f8:	bl	401440 <puts@plt>
  40c8fc:	ldp	x20, x19, [sp, #32]
  40c900:	ldp	x22, x21, [sp, #16]
  40c904:	ldp	x29, x30, [sp], #48
  40c908:	ret
  40c90c:	stp	x29, x30, [sp, #-32]!
  40c910:	stp	x20, x19, [sp, #16]
  40c914:	mov	x29, sp
  40c918:	mov	x20, x0
  40c91c:	mov	w0, #0x18                  	// #24
  40c920:	bl	410228 <_Znwm@@Base>
  40c924:	mov	x19, x0
  40c928:	mov	x1, x20
  40c92c:	bl	40c954 <printf@plt+0xb1f4>
  40c930:	mov	x0, x19
  40c934:	ldp	x20, x19, [sp, #16]
  40c938:	ldp	x29, x30, [sp], #32
  40c93c:	ret
  40c940:	mov	x20, x0
  40c944:	mov	x0, x19
  40c948:	bl	4102ac <_ZdlPv@@Base>
  40c94c:	mov	x0, x20
  40c950:	bl	401700 <_Unwind_Resume@plt>
  40c954:	stp	x29, x30, [sp, #-32]!
  40c958:	str	x19, [sp, #16]
  40c95c:	mov	x29, sp
  40c960:	mov	x19, x0
  40c964:	bl	40617c <printf@plt+0x4a1c>
  40c968:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c96c:	add	x8, x8, #0x468
  40c970:	str	x8, [x19]
  40c974:	ldr	x19, [sp, #16]
  40c978:	ldp	x29, x30, [sp], #32
  40c97c:	ret
  40c980:	stp	x29, x30, [sp, #-48]!
  40c984:	stp	x22, x21, [sp, #16]
  40c988:	stp	x20, x19, [sp, #32]
  40c98c:	mov	x29, sp
  40c990:	ldr	x20, [x0, #16]
  40c994:	mov	x19, x0
  40c998:	mov	w0, w1
  40c99c:	mov	w21, w1
  40c9a0:	bl	4057c4 <printf@plt+0x4064>
  40c9a4:	ldr	x8, [x20]
  40c9a8:	mov	w1, w0
  40c9ac:	mov	x0, x20
  40c9b0:	ldr	x8, [x8, #24]
  40c9b4:	blr	x8
  40c9b8:	ldr	x8, [x19, #16]
  40c9bc:	adrp	x22, 42d000 <_Znam@GLIBCXX_3.4>
  40c9c0:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  40c9c4:	ldr	w3, [x22, #540]
  40c9c8:	ldr	w9, [x9, #560]
  40c9cc:	ldr	w1, [x8, #12]
  40c9d0:	mov	w20, w0
  40c9d4:	cmp	w21, #0x1
  40c9d8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40c9dc:	csel	w4, w9, w3, gt
  40c9e0:	add	x0, x0, #0x508
  40c9e4:	mov	w2, w1
  40c9e8:	bl	401760 <printf@plt>
  40c9ec:	ldr	w1, [x19, #12]
  40c9f0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40c9f4:	add	x0, x0, #0x328
  40c9f8:	bl	401760 <printf@plt>
  40c9fc:	ldr	w1, [x19, #12]
  40ca00:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40ca04:	add	x0, x0, #0x531
  40ca08:	bl	401760 <printf@plt>
  40ca0c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40ca10:	add	x0, x0, #0x8c6
  40ca14:	bl	401440 <puts@plt>
  40ca18:	ldr	w1, [x19, #12]
  40ca1c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40ca20:	add	x0, x0, #0x545
  40ca24:	bl	401760 <printf@plt>
  40ca28:	ldr	w1, [x22, #540]
  40ca2c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40ca30:	add	x0, x0, #0x563
  40ca34:	bl	401760 <printf@plt>
  40ca38:	ldr	w1, [x19, #12]
  40ca3c:	ldr	w3, [x22, #540]
  40ca40:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40ca44:	add	x0, x0, #0x588
  40ca48:	mov	w2, w1
  40ca4c:	bl	401760 <printf@plt>
  40ca50:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40ca54:	add	x0, x0, #0x696
  40ca58:	bl	401760 <printf@plt>
  40ca5c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40ca60:	add	x0, x0, #0x8d9
  40ca64:	bl	401440 <puts@plt>
  40ca68:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40ca6c:	add	x0, x0, #0x8e2
  40ca70:	bl	401440 <puts@plt>
  40ca74:	ldr	w1, [x19, #12]
  40ca78:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40ca7c:	add	x0, x0, #0x367
  40ca80:	bl	401760 <printf@plt>
  40ca84:	ldr	w1, [x19, #12]
  40ca88:	ldr	w3, [x22, #540]
  40ca8c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40ca90:	add	x0, x0, #0x6a6
  40ca94:	mov	w2, w1
  40ca98:	bl	401760 <printf@plt>
  40ca9c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40caa0:	add	x0, x0, #0x28d
  40caa4:	bl	401440 <puts@plt>
  40caa8:	ldr	w1, [x19, #12]
  40caac:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40cab0:	add	x0, x0, #0x33a
  40cab4:	bl	401760 <printf@plt>
  40cab8:	ldr	w1, [x22, #540]
  40cabc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40cac0:	add	x0, x0, #0x73c
  40cac4:	bl	401760 <printf@plt>
  40cac8:	ldr	x8, [x19, #16]
  40cacc:	ldr	w1, [x19, #12]
  40cad0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40cad4:	add	x0, x0, #0x765
  40cad8:	ldr	w2, [x8, #12]
  40cadc:	bl	401760 <printf@plt>
  40cae0:	ldr	x8, [x19, #16]
  40cae4:	ldr	w1, [x19, #12]
  40cae8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40caec:	add	x0, x0, #0x79d
  40caf0:	ldr	w2, [x8, #12]
  40caf4:	mov	w3, w1
  40caf8:	bl	401760 <printf@plt>
  40cafc:	ldr	x8, [x19, #16]
  40cb00:	ldr	w1, [x19, #12]
  40cb04:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40cb08:	add	x0, x0, #0x7c4
  40cb0c:	ldr	w2, [x8, #12]
  40cb10:	mov	w3, w1
  40cb14:	bl	401760 <printf@plt>
  40cb18:	ldr	x8, [x19, #16]
  40cb1c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40cb20:	add	x0, x0, #0x7ec
  40cb24:	ldr	w1, [x8, #12]
  40cb28:	bl	401760 <printf@plt>
  40cb2c:	ldr	w1, [x19, #12]
  40cb30:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40cb34:	add	x0, x0, #0x814
  40cb38:	bl	401760 <printf@plt>
  40cb3c:	ldr	w1, [x19, #12]
  40cb40:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40cb44:	add	x0, x0, #0x839
  40cb48:	mov	w2, w1
  40cb4c:	bl	401760 <printf@plt>
  40cb50:	cbz	w20, 40cb64 <printf@plt+0xb404>
  40cb54:	ldr	w1, [x19, #12]
  40cb58:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40cb5c:	add	x0, x0, #0x857
  40cb60:	bl	401760 <printf@plt>
  40cb64:	ldr	x8, [x19, #16]
  40cb68:	ldr	w1, [x19, #12]
  40cb6c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40cb70:	add	x0, x0, #0x79d
  40cb74:	ldr	w2, [x8, #12]
  40cb78:	mov	w3, w1
  40cb7c:	bl	401760 <printf@plt>
  40cb80:	ldr	w1, [x19, #12]
  40cb84:	ldr	w2, [x22, #540]
  40cb88:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40cb8c:	add	x0, x0, #0x86d
  40cb90:	bl	401760 <printf@plt>
  40cb94:	ldr	w1, [x19, #12]
  40cb98:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40cb9c:	add	x0, x0, #0x367
  40cba0:	bl	401760 <printf@plt>
  40cba4:	mov	w0, w20
  40cba8:	ldp	x20, x19, [sp, #32]
  40cbac:	ldp	x22, x21, [sp, #16]
  40cbb0:	ldp	x29, x30, [sp], #48
  40cbb4:	ret
  40cbb8:	stp	x29, x30, [sp, #-48]!
  40cbbc:	str	x21, [sp, #16]
  40cbc0:	stp	x20, x19, [sp, #32]
  40cbc4:	mov	x29, sp
  40cbc8:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cbcc:	ldr	w8, [x8, #3544]
  40cbd0:	mov	x19, x0
  40cbd4:	cmp	w8, #0x1
  40cbd8:	b.eq	40cc90 <printf@plt+0xb530>  // b.none
  40cbdc:	cbnz	w8, 40ccb8 <printf@plt+0xb558>
  40cbe0:	adrp	x20, 414000 <_ZdlPvm@@Base+0x3d3c>
  40cbe4:	add	x20, x20, #0x495
  40cbe8:	mov	x0, x20
  40cbec:	bl	401760 <printf@plt>
  40cbf0:	ldr	w1, [x19, #12]
  40cbf4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40cbf8:	add	x0, x0, #0x487
  40cbfc:	bl	401760 <printf@plt>
  40cc00:	ldr	w1, [x19, #12]
  40cc04:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40cc08:	add	x0, x0, #0x49c
  40cc0c:	bl	401760 <printf@plt>
  40cc10:	ldr	w1, [x19, #12]
  40cc14:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40cc18:	add	x0, x0, #0x87c
  40cc1c:	bl	401760 <printf@plt>
  40cc20:	ldr	w1, [x19, #12]
  40cc24:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40cc28:	add	x0, x0, #0x50b
  40cc2c:	bl	401760 <printf@plt>
  40cc30:	adrp	x21, 417000 <_ZdlPvm@@Base+0x6d3c>
  40cc34:	add	x21, x21, #0x33a
  40cc38:	mov	x0, x21
  40cc3c:	bl	401760 <printf@plt>
  40cc40:	mov	x0, x20
  40cc44:	bl	401760 <printf@plt>
  40cc48:	ldr	x8, [x19, #16]
  40cc4c:	ldr	w1, [x19, #12]
  40cc50:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40cc54:	add	x0, x0, #0x887
  40cc58:	ldr	w2, [x8, #12]
  40cc5c:	mov	w3, w1
  40cc60:	bl	401760 <printf@plt>
  40cc64:	ldr	x0, [x19, #16]
  40cc68:	ldr	x8, [x0]
  40cc6c:	ldr	x8, [x8, #48]
  40cc70:	blr	x8
  40cc74:	mov	x0, x21
  40cc78:	bl	401760 <printf@plt>
  40cc7c:	ldr	w1, [x19, #12]
  40cc80:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40cc84:	add	x0, x0, #0x537
  40cc88:	bl	401760 <printf@plt>
  40cc8c:	b	40ccb8 <printf@plt+0xb558>
  40cc90:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40cc94:	add	x0, x0, #0x8ad
  40cc98:	bl	401760 <printf@plt>
  40cc9c:	ldr	x0, [x19, #16]
  40cca0:	ldr	x8, [x0]
  40cca4:	ldr	x8, [x8, #48]
  40cca8:	blr	x8
  40ccac:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40ccb0:	add	x0, x0, #0x8b5
  40ccb4:	bl	401760 <printf@plt>
  40ccb8:	ldp	x20, x19, [sp, #32]
  40ccbc:	ldr	x21, [sp, #16]
  40ccc0:	ldp	x29, x30, [sp], #48
  40ccc4:	ret
  40ccc8:	stp	x29, x30, [sp, #-32]!
  40cccc:	stp	x20, x19, [sp, #16]
  40ccd0:	mov	x29, sp
  40ccd4:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ccd8:	ldr	x3, [x20, #3488]
  40ccdc:	mov	x19, x0
  40cce0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40cce4:	add	x0, x0, #0x8be
  40cce8:	mov	w1, #0x7                   	// #7
  40ccec:	mov	w2, #0x1                   	// #1
  40ccf0:	bl	4016f0 <fwrite@plt>
  40ccf4:	ldr	x0, [x19, #16]
  40ccf8:	ldr	x8, [x0]
  40ccfc:	ldr	x8, [x8]
  40cd00:	blr	x8
  40cd04:	ldr	x3, [x20, #3488]
  40cd08:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40cd0c:	add	x0, x0, #0x69c
  40cd10:	mov	w1, #0x2                   	// #2
  40cd14:	mov	w2, #0x1                   	// #1
  40cd18:	bl	4016f0 <fwrite@plt>
  40cd1c:	ldp	x20, x19, [sp, #16]
  40cd20:	ldp	x29, x30, [sp], #32
  40cd24:	ret
  40cd28:	stp	x29, x30, [sp, #-16]!
  40cd2c:	mov	x29, sp
  40cd30:	ldr	x0, [x0, #16]
  40cd34:	add	w1, w1, #0x1
  40cd38:	ldr	x8, [x0]
  40cd3c:	ldr	x8, [x8, #112]
  40cd40:	blr	x8
  40cd44:	ldp	x29, x30, [sp], #16
  40cd48:	ret
  40cd4c:	stp	x29, x30, [sp, #-32]!
  40cd50:	str	x19, [sp, #16]
  40cd54:	mov	x29, sp
  40cd58:	mov	x19, x0
  40cd5c:	bl	4061b8 <printf@plt+0x4a58>
  40cd60:	mov	x0, x19
  40cd64:	bl	4102ac <_ZdlPv@@Base>
  40cd68:	ldr	x19, [sp, #16]
  40cd6c:	ldp	x29, x30, [sp], #32
  40cd70:	ret
  40cd74:	stp	x29, x30, [sp, #-48]!
  40cd78:	stp	x22, x21, [sp, #16]
  40cd7c:	stp	x20, x19, [sp, #32]
  40cd80:	mov	x29, sp
  40cd84:	ldr	w8, [x0, #32]
  40cd88:	mov	x19, x0
  40cd8c:	cmp	w8, #0x1
  40cd90:	b.lt	40cdc4 <printf@plt+0xb664>  // b.tstop
  40cd94:	mov	w20, w1
  40cd98:	mov	x21, xzr
  40cd9c:	ldr	x8, [x19, #24]
  40cda0:	mov	w1, w20
  40cda4:	ldr	x0, [x8, x21, lsl #3]
  40cda8:	ldr	x8, [x0]
  40cdac:	ldr	x8, [x8, #24]
  40cdb0:	blr	x8
  40cdb4:	ldrsw	x8, [x19, #32]
  40cdb8:	add	x21, x21, #0x1
  40cdbc:	cmp	x21, x8
  40cdc0:	b.lt	40cd9c <printf@plt+0xb63c>  // b.tstop
  40cdc4:	ldr	w1, [x19, #12]
  40cdc8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40cdcc:	add	x0, x0, #0x8f4
  40cdd0:	bl	401760 <printf@plt>
  40cdd4:	ldr	w8, [x19, #32]
  40cdd8:	cmp	w8, #0x1
  40cddc:	b.lt	40ce10 <printf@plt+0xb6b0>  // b.tstop
  40cde0:	adrp	x20, 414000 <_ZdlPvm@@Base+0x3d3c>
  40cde4:	mov	x21, xzr
  40cde8:	add	x20, x20, #0x7b2
  40cdec:	ldr	x8, [x19, #24]
  40cdf0:	mov	x0, x20
  40cdf4:	ldr	x8, [x8, x21, lsl #3]
  40cdf8:	ldr	w1, [x8, #12]
  40cdfc:	bl	401760 <printf@plt>
  40ce00:	ldrsw	x8, [x19, #32]
  40ce04:	add	x21, x21, #0x1
  40ce08:	cmp	x21, x8
  40ce0c:	b.lt	40cdec <printf@plt+0xb68c>  // b.tstop
  40ce10:	mov	w0, #0xa                   	// #10
  40ce14:	bl	401550 <putchar@plt>
  40ce18:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  40ce1c:	ldr	w8, [x8, #584]
  40ce20:	ldr	w9, [x19, #40]
  40ce24:	ldr	w1, [x19, #12]
  40ce28:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40ce2c:	add	x0, x0, #0x8ff
  40ce30:	add	w2, w9, w8
  40ce34:	bl	401760 <printf@plt>
  40ce38:	ldr	w8, [x19, #32]
  40ce3c:	cmp	w8, #0x1
  40ce40:	b.le	40ce8c <printf@plt+0xb72c>
  40ce44:	adrp	x20, 417000 <_ZdlPvm@@Base+0x6d3c>
  40ce48:	mov	x21, xzr
  40ce4c:	adrp	x22, 42d000 <_Znam@GLIBCXX_3.4>
  40ce50:	add	x20, x20, #0x90d
  40ce54:	ldr	x8, [x19, #24]
  40ce58:	ldr	w10, [x22, #540]
  40ce5c:	mov	x0, x20
  40ce60:	add	x8, x8, x21, lsl #3
  40ce64:	ldp	x9, x8, [x8]
  40ce68:	add	w3, w10, w10, lsl #2
  40ce6c:	ldr	w1, [x9, #12]
  40ce70:	ldr	w2, [x8, #12]
  40ce74:	bl	401760 <printf@plt>
  40ce78:	ldrsw	x8, [x19, #32]
  40ce7c:	add	x9, x21, #0x2
  40ce80:	add	x21, x21, #0x1
  40ce84:	cmp	x9, x8
  40ce88:	b.lt	40ce54 <printf@plt+0xb6f4>  // b.tstop
  40ce8c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40ce90:	add	x0, x0, #0xb0e
  40ce94:	bl	401440 <puts@plt>
  40ce98:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  40ce9c:	adrp	x10, 42d000 <_Znam@GLIBCXX_3.4>
  40cea0:	ldr	w8, [x19, #32]
  40cea4:	ldr	w9, [x9, #524]
  40cea8:	ldr	w10, [x10, #588]
  40ceac:	ldr	w1, [x19, #12]
  40ceb0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40ceb4:	sub	w3, w8, #0x1
  40ceb8:	sub	w4, w9, w10
  40cebc:	add	x0, x0, #0x927
  40cec0:	mov	w2, w1
  40cec4:	bl	401760 <printf@plt>
  40cec8:	ldr	x8, [x19, #24]
  40cecc:	ldr	w1, [x19, #12]
  40ced0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40ced4:	add	x0, x0, #0x855
  40ced8:	ldr	x8, [x8]
  40cedc:	mov	w2, w1
  40cee0:	ldr	w3, [x8, #12]
  40cee4:	bl	401760 <printf@plt>
  40cee8:	ldrsw	x8, [x19, #32]
  40ceec:	ldr	x9, [x19, #24]
  40cef0:	ldr	w1, [x19, #12]
  40cef4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40cef8:	sub	x3, x8, #0x1
  40cefc:	ldr	x8, [x9, x3, lsl #3]
  40cf00:	add	x0, x0, #0x944
  40cf04:	mov	w2, w1
  40cf08:	mov	w5, w1
  40cf0c:	ldr	w4, [x8, #12]
  40cf10:	bl	401760 <printf@plt>
  40cf14:	ldp	x20, x19, [sp, #32]
  40cf18:	ldp	x22, x21, [sp, #16]
  40cf1c:	mov	w0, wzr
  40cf20:	ldp	x29, x30, [sp], #48
  40cf24:	ret
  40cf28:	stp	x29, x30, [sp, #-80]!
  40cf2c:	stp	x26, x25, [sp, #16]
  40cf30:	stp	x24, x23, [sp, #32]
  40cf34:	stp	x22, x21, [sp, #48]
  40cf38:	stp	x20, x19, [sp, #64]
  40cf3c:	mov	x29, sp
  40cf40:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cf44:	ldr	w8, [x8, #3544]
  40cf48:	mov	x19, x0
  40cf4c:	cmp	w8, #0x1
  40cf50:	b.eq	40d0e4 <printf@plt+0xb984>  // b.none
  40cf54:	cbnz	w8, 40d180 <printf@plt+0xba20>
  40cf58:	ldr	w1, [x19, #12]
  40cf5c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40cf60:	add	x0, x0, #0x49c
  40cf64:	bl	401760 <printf@plt>
  40cf68:	ldr	w8, [x19, #32]
  40cf6c:	cmp	w8, #0x1
  40cf70:	b.lt	40d0a8 <printf@plt+0xb948>  // b.tstop
  40cf74:	adrp	x20, 416000 <_ZdlPvm@@Base+0x5d3c>
  40cf78:	adrp	x21, 417000 <_ZdlPvm@@Base+0x6d3c>
  40cf7c:	adrp	x22, 415000 <_ZdlPvm@@Base+0x4d3c>
  40cf80:	adrp	x23, 414000 <_ZdlPvm@@Base+0x3d3c>
  40cf84:	adrp	x24, 417000 <_ZdlPvm@@Base+0x6d3c>
  40cf88:	mov	x25, xzr
  40cf8c:	add	x20, x20, #0x91a
  40cf90:	add	x21, x21, #0x986
  40cf94:	add	x22, x22, #0xb1e
  40cf98:	add	x23, x23, #0x8af
  40cf9c:	add	x24, x24, #0x96d
  40cfa0:	b	40cfb4 <printf@plt+0xb854>
  40cfa4:	ldrsw	x8, [x19, #32]
  40cfa8:	add	x25, x25, #0x1
  40cfac:	cmp	x25, x8
  40cfb0:	b.ge	40d0a8 <printf@plt+0xb948>  // b.tcont
  40cfb4:	ldr	w8, [x19, #36]
  40cfb8:	cbz	w8, 40d008 <printf@plt+0xb8a8>
  40cfbc:	cmp	w8, #0x1
  40cfc0:	b.eq	40cfdc <printf@plt+0xb87c>  // b.none
  40cfc4:	cmp	w8, #0x2
  40cfc8:	b.ne	40cff8 <printf@plt+0xb898>  // b.any
  40cfcc:	ldr	x8, [x19, #24]
  40cfd0:	ldr	w1, [x19, #12]
  40cfd4:	mov	x0, x23
  40cfd8:	b	40cfe8 <printf@plt+0xb888>
  40cfdc:	ldr	x8, [x19, #24]
  40cfe0:	ldr	w1, [x19, #12]
  40cfe4:	mov	x0, x22
  40cfe8:	ldr	x8, [x8, x25, lsl #3]
  40cfec:	ldr	w2, [x8, #12]
  40cff0:	bl	401760 <printf@plt>
  40cff4:	b	40d008 <printf@plt+0xb8a8>
  40cff8:	mov	w1, #0x4a                  	// #74
  40cffc:	mov	w0, wzr
  40d000:	mov	x2, x24
  40d004:	bl	402ed0 <printf@plt+0x1770>
  40d008:	ldr	x8, [x19, #24]
  40d00c:	lsl	x26, x25, #3
  40d010:	ldr	x0, [x8, x26]
  40d014:	ldr	x8, [x0]
  40d018:	ldr	x8, [x8, #48]
  40d01c:	blr	x8
  40d020:	ldr	x8, [x19, #24]
  40d024:	mov	x0, x20
  40d028:	ldr	x8, [x8, x26]
  40d02c:	ldr	w1, [x8, #12]
  40d030:	bl	401760 <printf@plt>
  40d034:	ldr	w8, [x19, #36]
  40d038:	cbz	w8, 40d088 <printf@plt+0xb928>
  40d03c:	cmp	w8, #0x1
  40d040:	b.eq	40d05c <printf@plt+0xb8fc>  // b.none
  40d044:	cmp	w8, #0x2
  40d048:	b.ne	40d078 <printf@plt+0xb918>  // b.any
  40d04c:	ldr	x8, [x19, #24]
  40d050:	ldr	w2, [x19, #12]
  40d054:	mov	x0, x23
  40d058:	b	40d068 <printf@plt+0xb908>
  40d05c:	ldr	x8, [x19, #24]
  40d060:	ldr	w2, [x19, #12]
  40d064:	mov	x0, x22
  40d068:	ldr	x8, [x8, x25, lsl #3]
  40d06c:	ldr	w1, [x8, #12]
  40d070:	bl	401760 <printf@plt>
  40d074:	b	40d088 <printf@plt+0xb928>
  40d078:	mov	w1, #0x5a                  	// #90
  40d07c:	mov	w0, wzr
  40d080:	mov	x2, x24
  40d084:	bl	402ed0 <printf@plt+0x1770>
  40d088:	ldr	w8, [x19, #32]
  40d08c:	sub	w8, w8, #0x1
  40d090:	cmp	x25, x8
  40d094:	b.eq	40cfa4 <printf@plt+0xb844>  // b.none
  40d098:	ldr	w1, [x19, #12]
  40d09c:	mov	x0, x21
  40d0a0:	bl	401760 <printf@plt>
  40d0a4:	b	40cfa4 <printf@plt+0xb844>
  40d0a8:	ldr	w1, [x19, #12]
  40d0ac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40d0b0:	add	x0, x0, #0xaa6
  40d0b4:	bl	401760 <printf@plt>
  40d0b8:	ldr	w8, [x19, #32]
  40d0bc:	ldr	w2, [x19, #12]
  40d0c0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d0c4:	add	x0, x0, #0x995
  40d0c8:	sub	w1, w8, #0x1
  40d0cc:	bl	401760 <printf@plt>
  40d0d0:	ldr	w1, [x19, #12]
  40d0d4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40d0d8:	add	x0, x0, #0x537
  40d0dc:	bl	401760 <printf@plt>
  40d0e0:	b	40d180 <printf@plt+0xba20>
  40d0e4:	ldrsw	x8, [x19, #36]
  40d0e8:	cmp	w8, #0x3
  40d0ec:	b.cs	40d100 <printf@plt+0xb9a0>  // b.hs, b.nlast
  40d0f0:	adrp	x9, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d0f4:	add	x9, x9, #0xc90
  40d0f8:	ldr	x1, [x9, x8, lsl #3]
  40d0fc:	b	40d114 <printf@plt+0xb9b4>
  40d100:	adrp	x2, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d104:	add	x2, x2, #0x96d
  40d108:	mov	w1, #0x70                  	// #112
  40d10c:	mov	w0, wzr
  40d110:	bl	402ed0 <printf@plt+0x1770>
  40d114:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d118:	add	x0, x0, #0x9ab
  40d11c:	bl	401760 <printf@plt>
  40d120:	ldr	w8, [x19, #32]
  40d124:	cmp	w8, #0x1
  40d128:	b.lt	40d174 <printf@plt+0xba14>  // b.tstop
  40d12c:	adrp	x20, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d130:	adrp	x21, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d134:	mov	x22, xzr
  40d138:	add	x20, x20, #0x9c5
  40d13c:	add	x21, x21, #0x9d0
  40d140:	mov	x0, x20
  40d144:	bl	401760 <printf@plt>
  40d148:	ldr	x8, [x19, #24]
  40d14c:	ldr	x0, [x8, x22, lsl #3]
  40d150:	ldr	x8, [x0]
  40d154:	ldr	x8, [x8, #48]
  40d158:	blr	x8
  40d15c:	mov	x0, x21
  40d160:	bl	401760 <printf@plt>
  40d164:	ldrsw	x8, [x19, #32]
  40d168:	add	x22, x22, #0x1
  40d16c:	cmp	x22, x8
  40d170:	b.lt	40d140 <printf@plt+0xb9e0>  // b.tstop
  40d174:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d178:	add	x0, x0, #0x9dd
  40d17c:	bl	401760 <printf@plt>
  40d180:	ldp	x20, x19, [sp, #64]
  40d184:	ldp	x22, x21, [sp, #48]
  40d188:	ldp	x24, x23, [sp, #32]
  40d18c:	ldp	x26, x25, [sp, #16]
  40d190:	ldp	x29, x30, [sp], #80
  40d194:	ret
  40d198:	stp	x29, x30, [sp, #-32]!
  40d19c:	stp	x20, x19, [sp, #16]
  40d1a0:	mov	x29, sp
  40d1a4:	mov	x20, x1
  40d1a8:	mov	x19, x0
  40d1ac:	bl	405b8c <printf@plt+0x442c>
  40d1b0:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d1b4:	add	x8, x8, #0xb40
  40d1b8:	mov	x0, x19
  40d1bc:	str	x8, [x0], #16
  40d1c0:	mov	x1, x20
  40d1c4:	bl	40dcb8 <printf@plt+0xc558>
  40d1c8:	ldp	x20, x19, [sp, #16]
  40d1cc:	ldp	x29, x30, [sp], #32
  40d1d0:	ret
  40d1d4:	mov	x20, x0
  40d1d8:	mov	x0, x19
  40d1dc:	bl	406790 <printf@plt+0x5030>
  40d1e0:	mov	x0, x20
  40d1e4:	bl	401700 <_Unwind_Resume@plt>
  40d1e8:	stp	x29, x30, [sp, #-16]!
  40d1ec:	mov	x29, sp
  40d1f0:	add	x0, x0, #0x10
  40d1f4:	bl	40611c <printf@plt+0x49bc>
  40d1f8:	ldp	x29, x30, [sp], #16
  40d1fc:	ret
  40d200:	stp	x29, x30, [sp, #-16]!
  40d204:	mov	x29, sp
  40d208:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1d3c>
  40d20c:	add	x0, x0, #0x10
  40d210:	add	x1, x1, #0xce1
  40d214:	bl	40d220 <printf@plt+0xbac0>
  40d218:	ldp	x29, x30, [sp], #16
  40d21c:	ret
  40d220:	stp	x29, x30, [sp, #-48]!
  40d224:	str	x21, [sp, #16]
  40d228:	stp	x20, x19, [sp, #32]
  40d22c:	mov	x29, sp
  40d230:	ldrsw	x8, [x0, #20]
  40d234:	mov	x19, x0
  40d238:	mov	x20, x1
  40d23c:	cmp	w8, #0x3
  40d240:	b.cs	40d254 <printf@plt+0xbaf4>  // b.hs, b.nlast
  40d244:	adrp	x9, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d248:	add	x9, x9, #0xca8
  40d24c:	ldr	w2, [x9, x8, lsl #2]
  40d250:	b	40d26c <printf@plt+0xbb0c>
  40d254:	adrp	x2, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d258:	add	x2, x2, #0x96d
  40d25c:	mov	w1, #0x155                 	// #341
  40d260:	mov	w0, wzr
  40d264:	bl	402ed0 <printf@plt+0x1770>
  40d268:	mov	w2, wzr
  40d26c:	adrp	x21, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d270:	ldr	x0, [x21, #3488]
  40d274:	ldr	w4, [x19, #24]
  40d278:	adrp	x1, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d27c:	add	x1, x1, #0xafb
  40d280:	mov	x3, x20
  40d284:	bl	401470 <fprintf@plt>
  40d288:	adrp	x1, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d28c:	add	x1, x1, #0xb06
  40d290:	mov	x0, x19
  40d294:	bl	406668 <printf@plt+0x4f08>
  40d298:	ldr	x3, [x21, #3488]
  40d29c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40d2a0:	add	x0, x0, #0x69c
  40d2a4:	mov	w1, #0x2                   	// #2
  40d2a8:	mov	w2, #0x1                   	// #1
  40d2ac:	bl	4016f0 <fwrite@plt>
  40d2b0:	ldp	x20, x19, [sp, #32]
  40d2b4:	ldr	x21, [sp, #16]
  40d2b8:	ldp	x29, x30, [sp], #48
  40d2bc:	ret
  40d2c0:	stp	x29, x30, [sp, #-80]!
  40d2c4:	str	x25, [sp, #16]
  40d2c8:	stp	x24, x23, [sp, #32]
  40d2cc:	stp	x22, x21, [sp, #48]
  40d2d0:	stp	x20, x19, [sp, #64]
  40d2d4:	mov	x29, sp
  40d2d8:	ldr	w8, [x0, #16]
  40d2dc:	mov	x19, x0
  40d2e0:	cmp	w8, #0x1
  40d2e4:	b.lt	40d378 <printf@plt+0xbc18>  // b.tstop
  40d2e8:	mov	w20, w1
  40d2ec:	mov	x21, xzr
  40d2f0:	mov	w24, wzr
  40d2f4:	mov	w23, wzr
  40d2f8:	b	40d324 <printf@plt+0xbbc4>
  40d2fc:	ldr	x9, [x9]
  40d300:	ldrsw	x10, [x19, #16]
  40d304:	cmp	w8, w23
  40d308:	add	x21, x21, #0x1
  40d30c:	ldr	w9, [x9, #24]
  40d310:	csel	w23, w8, w23, gt
  40d314:	cmp	w9, w24
  40d318:	csel	w24, w9, w24, gt
  40d31c:	cmp	x21, x10
  40d320:	b.ge	40d380 <printf@plt+0xbc20>  // b.tcont
  40d324:	ldr	x8, [x19, #24]
  40d328:	add	x9, x8, x21, lsl #3
  40d32c:	ldr	x10, [x9]
  40d330:	ldr	w8, [x10, #16]
  40d334:	cmp	w8, #0x1
  40d338:	b.lt	40d2fc <printf@plt+0xbb9c>  // b.tstop
  40d33c:	mov	x22, xzr
  40d340:	ldr	x8, [x10, #8]
  40d344:	mov	w1, w20
  40d348:	ldr	x0, [x8, x22, lsl #3]
  40d34c:	ldr	x8, [x0]
  40d350:	ldr	x8, [x8, #24]
  40d354:	blr	x8
  40d358:	ldr	x8, [x19, #24]
  40d35c:	add	x22, x22, #0x1
  40d360:	add	x9, x8, x21, lsl #3
  40d364:	ldr	x10, [x9]
  40d368:	ldrsw	x8, [x10, #16]
  40d36c:	cmp	x22, x8
  40d370:	b.lt	40d340 <printf@plt+0xbbe0>  // b.tstop
  40d374:	b	40d2fc <printf@plt+0xbb9c>
  40d378:	mov	w23, wzr
  40d37c:	mov	w24, wzr
  40d380:	ldp	w1, w8, [x19, #12]
  40d384:	cmp	w8, #0x1
  40d388:	b.lt	40d414 <printf@plt+0xbcb4>  // b.tstop
  40d38c:	adrp	x21, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d390:	adrp	x22, 414000 <_ZdlPvm@@Base+0x3d3c>
  40d394:	mov	x20, xzr
  40d398:	add	x21, x21, #0x9e7
  40d39c:	add	x22, x22, #0x7b2
  40d3a0:	b	40d3c0 <printf@plt+0xbc60>
  40d3a4:	mov	w0, #0xa                   	// #10
  40d3a8:	bl	401550 <putchar@plt>
  40d3ac:	ldp	w1, w8, [x19, #12]
  40d3b0:	add	x20, x20, #0x1
  40d3b4:	sxtw	x8, w8
  40d3b8:	cmp	x20, x8
  40d3bc:	b.ge	40d414 <printf@plt+0xbcb4>  // b.tcont
  40d3c0:	mov	x0, x21
  40d3c4:	mov	w2, w20
  40d3c8:	bl	401760 <printf@plt>
  40d3cc:	ldr	x8, [x19, #24]
  40d3d0:	ldr	x8, [x8, x20, lsl #3]
  40d3d4:	ldr	w9, [x8, #16]
  40d3d8:	cmp	w9, #0x1
  40d3dc:	b.lt	40d3a4 <printf@plt+0xbc44>  // b.tstop
  40d3e0:	mov	x25, xzr
  40d3e4:	ldr	x8, [x8, #8]
  40d3e8:	mov	x0, x22
  40d3ec:	ldr	x8, [x8, x25, lsl #3]
  40d3f0:	ldr	w1, [x8, #12]
  40d3f4:	bl	401760 <printf@plt>
  40d3f8:	ldr	x8, [x19, #24]
  40d3fc:	add	x25, x25, #0x1
  40d400:	ldr	x8, [x8, x20, lsl #3]
  40d404:	ldrsw	x9, [x8, #16]
  40d408:	cmp	x25, x9
  40d40c:	b.lt	40d3e4 <printf@plt+0xbc84>  // b.tstop
  40d410:	b	40d3a4 <printf@plt+0xbc44>
  40d414:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  40d418:	ldr	w9, [x9, #592]
  40d41c:	adrp	x10, 42d000 <_Znam@GLIBCXX_3.4>
  40d420:	ldr	w10, [x10, #596]
  40d424:	sub	w8, w8, #0x1
  40d428:	mul	w8, w9, w8
  40d42c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40d430:	add	w2, w8, w10, lsl #1
  40d434:	add	x0, x0, #0x638
  40d438:	bl	401760 <printf@plt>
  40d43c:	ldr	w8, [x19, #16]
  40d440:	cmp	w8, #0x1
  40d444:	b.lt	40d474 <printf@plt+0xbd14>  // b.tstop
  40d448:	adrp	x21, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d44c:	mov	w20, wzr
  40d450:	add	x21, x21, #0x9f6
  40d454:	ldr	w1, [x19, #12]
  40d458:	mov	x0, x21
  40d45c:	mov	w2, w20
  40d460:	bl	401760 <printf@plt>
  40d464:	ldr	w8, [x19, #16]
  40d468:	add	w20, w20, #0x1
  40d46c:	cmp	w20, w8
  40d470:	b.lt	40d454 <printf@plt+0xbcf4>  // b.tstop
  40d474:	mov	w0, #0xa                   	// #10
  40d478:	bl	401550 <putchar@plt>
  40d47c:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  40d480:	ldr	w8, [x8, #584]
  40d484:	ldr	w1, [x19, #12]
  40d488:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d48c:	add	x0, x0, #0x8ff
  40d490:	add	w2, w8, w24
  40d494:	bl	401760 <printf@plt>
  40d498:	ldr	w8, [x19, #16]
  40d49c:	cmp	w8, #0x1
  40d4a0:	b.lt	40d524 <printf@plt+0xbdc4>  // b.tstop
  40d4a4:	adrp	x20, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d4a8:	mov	x21, xzr
  40d4ac:	adrp	x22, 42d000 <_Znam@GLIBCXX_3.4>
  40d4b0:	add	x20, x20, #0x90d
  40d4b4:	b	40d4c8 <printf@plt+0xbd68>
  40d4b8:	ldrsw	x8, [x19, #16]
  40d4bc:	add	x21, x21, #0x1
  40d4c0:	cmp	x21, x8
  40d4c4:	b.ge	40d524 <printf@plt+0xbdc4>  // b.tcont
  40d4c8:	ldr	x8, [x19, #24]
  40d4cc:	ldr	x8, [x8, x21, lsl #3]
  40d4d0:	ldr	w9, [x8, #16]
  40d4d4:	cmp	w9, #0x2
  40d4d8:	b.lt	40d4b8 <printf@plt+0xbd58>  // b.tstop
  40d4dc:	mov	x24, xzr
  40d4e0:	ldr	x8, [x8, #8]
  40d4e4:	ldr	w10, [x22, #540]
  40d4e8:	mov	x0, x20
  40d4ec:	add	x8, x8, x24, lsl #3
  40d4f0:	ldp	x9, x8, [x8]
  40d4f4:	add	w3, w10, w10, lsl #2
  40d4f8:	ldr	w1, [x9, #12]
  40d4fc:	ldr	w2, [x8, #12]
  40d500:	bl	401760 <printf@plt>
  40d504:	ldr	x8, [x19, #24]
  40d508:	add	x10, x24, #0x2
  40d50c:	add	x24, x24, #0x1
  40d510:	ldr	x8, [x8, x21, lsl #3]
  40d514:	ldrsw	x9, [x8, #16]
  40d518:	cmp	x10, x9
  40d51c:	b.lt	40d4e0 <printf@plt+0xbd80>  // b.tstop
  40d520:	b	40d4b8 <printf@plt+0xbd58>
  40d524:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d528:	add	x0, x0, #0xb0e
  40d52c:	bl	401440 <puts@plt>
  40d530:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  40d534:	adrp	x9, 42d000 <_Znam@GLIBCXX_3.4>
  40d538:	ldr	w8, [x8, #524]
  40d53c:	ldr	w9, [x9, #588]
  40d540:	ldr	w1, [x19, #12]
  40d544:	sub	w20, w23, #0x1
  40d548:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d54c:	sub	w4, w8, w9
  40d550:	add	x0, x0, #0x927
  40d554:	mov	w2, w1
  40d558:	mov	w3, w20
  40d55c:	bl	401760 <printf@plt>
  40d560:	ldr	w1, [x19, #12]
  40d564:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d568:	add	x0, x0, #0xa04
  40d56c:	mov	w2, w1
  40d570:	bl	401760 <printf@plt>
  40d574:	ldr	w8, [x19, #16]
  40d578:	cmp	w8, #0x1
  40d57c:	b.lt	40d5b8 <printf@plt+0xbe58>  // b.tstop
  40d580:	adrp	x21, 414000 <_ZdlPvm@@Base+0x3d3c>
  40d584:	mov	x22, xzr
  40d588:	add	x21, x21, #0x65a
  40d58c:	ldr	x8, [x19, #24]
  40d590:	mov	x0, x21
  40d594:	ldr	x8, [x8, x22, lsl #3]
  40d598:	ldr	x8, [x8, #8]
  40d59c:	ldr	x8, [x8]
  40d5a0:	ldr	w1, [x8, #12]
  40d5a4:	bl	401760 <printf@plt>
  40d5a8:	ldrsw	x8, [x19, #16]
  40d5ac:	add	x22, x22, #0x1
  40d5b0:	cmp	x22, x8
  40d5b4:	b.lt	40d58c <printf@plt+0xbe2c>  // b.tstop
  40d5b8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d5bc:	add	x0, x0, #0xb25
  40d5c0:	bl	401440 <puts@plt>
  40d5c4:	ldr	w1, [x19, #12]
  40d5c8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d5cc:	add	x0, x0, #0xa1a
  40d5d0:	mov	w3, w20
  40d5d4:	mov	w2, w1
  40d5d8:	mov	w4, w1
  40d5dc:	bl	401760 <printf@plt>
  40d5e0:	ldr	w8, [x19, #16]
  40d5e4:	cmp	w8, #0x1
  40d5e8:	b.lt	40d63c <printf@plt+0xbedc>  // b.tstop
  40d5ec:	sxtw	x22, w20
  40d5f0:	adrp	x20, 414000 <_ZdlPvm@@Base+0x3d3c>
  40d5f4:	mov	x21, xzr
  40d5f8:	add	x20, x20, #0x670
  40d5fc:	b	40d610 <printf@plt+0xbeb0>
  40d600:	ldrsw	x8, [x19, #16]
  40d604:	add	x21, x21, #0x1
  40d608:	cmp	x21, x8
  40d60c:	b.ge	40d63c <printf@plt+0xbedc>  // b.tcont
  40d610:	ldr	x8, [x19, #24]
  40d614:	ldr	x8, [x8, x21, lsl #3]
  40d618:	ldr	w9, [x8, #16]
  40d61c:	cmp	w9, w23
  40d620:	b.ne	40d600 <printf@plt+0xbea0>  // b.any
  40d624:	ldr	x8, [x8, #8]
  40d628:	mov	x0, x20
  40d62c:	ldr	x8, [x8, x22, lsl #3]
  40d630:	ldr	w1, [x8, #12]
  40d634:	bl	401760 <printf@plt>
  40d638:	b	40d600 <printf@plt+0xbea0>
  40d63c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d640:	add	x0, x0, #0xb25
  40d644:	bl	401440 <puts@plt>
  40d648:	ldp	x20, x19, [sp, #64]
  40d64c:	ldp	x22, x21, [sp, #48]
  40d650:	ldp	x24, x23, [sp, #32]
  40d654:	ldr	x25, [sp, #16]
  40d658:	mov	w0, wzr
  40d65c:	ldp	x29, x30, [sp], #80
  40d660:	ret
  40d664:	stp	x29, x30, [sp, #-96]!
  40d668:	stp	x28, x27, [sp, #16]
  40d66c:	stp	x26, x25, [sp, #32]
  40d670:	stp	x24, x23, [sp, #48]
  40d674:	stp	x22, x21, [sp, #64]
  40d678:	stp	x20, x19, [sp, #80]
  40d67c:	mov	x29, sp
  40d680:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d684:	ldr	w8, [x8, #3544]
  40d688:	mov	x19, x0
  40d68c:	cmp	w8, #0x1
  40d690:	b.eq	40d8d0 <printf@plt+0xc170>  // b.none
  40d694:	cbnz	w8, 40d9e4 <printf@plt+0xc284>
  40d698:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  40d69c:	ldr	w1, [x8, #596]
  40d6a0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40d6a4:	add	x0, x0, #0xbc7
  40d6a8:	bl	401760 <printf@plt>
  40d6ac:	ldr	w8, [x19, #16]
  40d6b0:	cmp	w8, #0x1
  40d6b4:	b.lt	40d9c0 <printf@plt+0xc260>  // b.tstop
  40d6b8:	adrp	x22, 416000 <_ZdlPvm@@Base+0x5d3c>
  40d6bc:	adrp	x23, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d6c0:	adrp	x26, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d6c4:	adrp	x27, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d6c8:	adrp	x28, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d6cc:	mov	x20, xzr
  40d6d0:	add	x22, x22, #0x91a
  40d6d4:	add	x23, x23, #0x986
  40d6d8:	add	x26, x26, #0x96d
  40d6dc:	add	x27, x27, #0xa5b
  40d6e0:	add	x28, x28, #0xa3c
  40d6e4:	b	40d6f8 <printf@plt+0xbf98>
  40d6e8:	ldrsw	x8, [x19, #16]
  40d6ec:	add	x20, x20, #0x1
  40d6f0:	cmp	x20, x8
  40d6f4:	b.ge	40d9c0 <printf@plt+0xc260>  // b.tcont
  40d6f8:	ldr	w1, [x19, #12]
  40d6fc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3d3c>
  40d700:	add	x0, x0, #0x49c
  40d704:	bl	401760 <printf@plt>
  40d708:	ldr	x8, [x19, #24]
  40d70c:	ldr	x8, [x8, x20, lsl #3]
  40d710:	ldr	w9, [x8, #16]
  40d714:	cmp	w9, #0x1
  40d718:	b.lt	40d864 <printf@plt+0xc104>  // b.tstop
  40d71c:	mov	x21, xzr
  40d720:	b	40d73c <printf@plt+0xbfdc>
  40d724:	ldr	x8, [x19, #24]
  40d728:	add	x21, x21, #0x1
  40d72c:	ldr	x8, [x8, x20, lsl #3]
  40d730:	ldrsw	x9, [x8, #16]
  40d734:	cmp	x21, x9
  40d738:	b.ge	40d864 <printf@plt+0xc104>  // b.tcont
  40d73c:	ldr	w9, [x8, #20]
  40d740:	cbz	w9, 40d794 <printf@plt+0xc034>
  40d744:	cmp	w9, #0x1
  40d748:	b.eq	40d764 <printf@plt+0xc004>  // b.none
  40d74c:	cmp	w9, #0x2
  40d750:	b.ne	40d784 <printf@plt+0xc024>  // b.any
  40d754:	ldr	x8, [x8, #8]
  40d758:	ldr	w1, [x19, #12]
  40d75c:	mov	x0, x28
  40d760:	b	40d770 <printf@plt+0xc010>
  40d764:	ldr	x8, [x8, #8]
  40d768:	ldr	w1, [x19, #12]
  40d76c:	mov	x0, x27
  40d770:	ldr	x8, [x8, x21, lsl #3]
  40d774:	ldr	w3, [x8, #12]
  40d778:	mov	w2, w20
  40d77c:	bl	401760 <printf@plt>
  40d780:	b	40d794 <printf@plt+0xc034>
  40d784:	mov	w1, #0xd0                  	// #208
  40d788:	mov	w0, wzr
  40d78c:	mov	x2, x26
  40d790:	bl	402ed0 <printf@plt+0x1770>
  40d794:	ldr	x8, [x19, #24]
  40d798:	lsl	x24, x20, #3
  40d79c:	lsl	x25, x21, #3
  40d7a0:	ldr	x8, [x8, x24]
  40d7a4:	ldr	x8, [x8, #8]
  40d7a8:	ldr	x0, [x8, x25]
  40d7ac:	ldr	x8, [x0]
  40d7b0:	ldr	x8, [x8, #48]
  40d7b4:	blr	x8
  40d7b8:	ldr	x8, [x19, #24]
  40d7bc:	mov	x0, x22
  40d7c0:	ldr	x8, [x8, x24]
  40d7c4:	ldr	x8, [x8, #8]
  40d7c8:	ldr	x8, [x8, x25]
  40d7cc:	ldr	w1, [x8, #12]
  40d7d0:	bl	401760 <printf@plt>
  40d7d4:	ldr	x8, [x19, #24]
  40d7d8:	ldr	x8, [x8, x24]
  40d7dc:	ldr	w9, [x8, #20]
  40d7e0:	cbz	w9, 40d83c <printf@plt+0xc0dc>
  40d7e4:	cmp	w9, #0x1
  40d7e8:	b.eq	40d808 <printf@plt+0xc0a8>  // b.none
  40d7ec:	cmp	w9, #0x2
  40d7f0:	b.ne	40d82c <printf@plt+0xc0cc>  // b.any
  40d7f4:	ldr	x8, [x8, #8]
  40d7f8:	ldr	w2, [x19, #12]
  40d7fc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d800:	add	x0, x0, #0xa77
  40d804:	b	40d818 <printf@plt+0xc0b8>
  40d808:	ldr	x8, [x8, #8]
  40d80c:	ldr	w2, [x19, #12]
  40d810:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d814:	add	x0, x0, #0xa96
  40d818:	ldr	x8, [x8, x21, lsl #3]
  40d81c:	ldr	w1, [x8, #12]
  40d820:	mov	w3, w20
  40d824:	bl	401760 <printf@plt>
  40d828:	b	40d83c <printf@plt+0xc0dc>
  40d82c:	mov	w1, #0xe0                  	// #224
  40d830:	mov	w0, wzr
  40d834:	mov	x2, x26
  40d838:	bl	402ed0 <printf@plt+0x1770>
  40d83c:	ldr	x8, [x19, #24]
  40d840:	ldr	x8, [x8, x20, lsl #3]
  40d844:	ldr	w8, [x8, #16]
  40d848:	sub	w8, w8, #0x1
  40d84c:	cmp	x21, x8
  40d850:	b.eq	40d724 <printf@plt+0xbfc4>  // b.none
  40d854:	ldr	w1, [x19, #12]
  40d858:	mov	x0, x23
  40d85c:	bl	401760 <printf@plt>
  40d860:	b	40d724 <printf@plt+0xbfc4>
  40d864:	ldr	w1, [x19, #12]
  40d868:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5d3c>
  40d86c:	add	x0, x0, #0xaa6
  40d870:	bl	401760 <printf@plt>
  40d874:	ldr	x8, [x19, #24]
  40d878:	ldr	w2, [x19, #12]
  40d87c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d880:	add	x0, x0, #0x995
  40d884:	ldr	x8, [x8, x20, lsl #3]
  40d888:	ldr	w8, [x8, #16]
  40d88c:	sub	w1, w8, #0x1
  40d890:	bl	401760 <printf@plt>
  40d894:	ldr	w1, [x19, #12]
  40d898:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d89c:	add	x0, x0, #0xab2
  40d8a0:	mov	w2, w20
  40d8a4:	bl	401760 <printf@plt>
  40d8a8:	ldr	w8, [x19, #16]
  40d8ac:	sub	w8, w8, #0x1
  40d8b0:	cmp	x20, x8
  40d8b4:	b.eq	40d6e8 <printf@plt+0xbf88>  // b.none
  40d8b8:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  40d8bc:	ldr	w1, [x8, #592]
  40d8c0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40d8c4:	add	x0, x0, #0xbc7
  40d8c8:	bl	401760 <printf@plt>
  40d8cc:	b	40d6e8 <printf@plt+0xbf88>
  40d8d0:	ldr	x8, [x19, #24]
  40d8d4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d8d8:	add	x0, x0, #0xac4
  40d8dc:	ldr	x8, [x8]
  40d8e0:	ldr	w26, [x8, #16]
  40d8e4:	bl	401760 <printf@plt>
  40d8e8:	cmp	w26, #0x1
  40d8ec:	b.lt	40d9d8 <printf@plt+0xc278>  // b.tstop
  40d8f0:	adrp	x28, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d8f4:	adrp	x21, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d8f8:	adrp	x22, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d8fc:	adrp	x23, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d900:	adrp	x24, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d904:	mov	x27, xzr
  40d908:	add	x28, x28, #0xcb8
  40d90c:	add	x21, x21, #0xad3
  40d910:	add	x22, x22, #0xaea
  40d914:	add	x23, x23, #0x96d
  40d918:	add	x24, x24, #0x9d6
  40d91c:	b	40d934 <printf@plt+0xc1d4>
  40d920:	mov	x0, x24
  40d924:	bl	401760 <printf@plt>
  40d928:	add	x27, x27, #0x1
  40d92c:	cmp	x27, x26
  40d930:	b.eq	40d9d8 <printf@plt+0xc278>  // b.none
  40d934:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d938:	add	x0, x0, #0xacd
  40d93c:	bl	401760 <printf@plt>
  40d940:	ldr	w8, [x19, #16]
  40d944:	cmp	w8, #0x1
  40d948:	b.lt	40d920 <printf@plt+0xc1c0>  // b.tstop
  40d94c:	mov	x20, xzr
  40d950:	b	40d998 <printf@plt+0xc238>
  40d954:	ldr	x25, [x28, x8, lsl #3]
  40d958:	mov	x0, x21
  40d95c:	mov	x1, x25
  40d960:	bl	401760 <printf@plt>
  40d964:	ldr	x8, [x19, #24]
  40d968:	ldr	x8, [x8, x20, lsl #3]
  40d96c:	ldr	x8, [x8, #8]
  40d970:	ldr	x0, [x8, x27, lsl #3]
  40d974:	ldr	x8, [x0]
  40d978:	ldr	x8, [x8, #48]
  40d97c:	blr	x8
  40d980:	mov	x0, x22
  40d984:	bl	401760 <printf@plt>
  40d988:	ldrsw	x8, [x19, #16]
  40d98c:	add	x20, x20, #0x1
  40d990:	cmp	x20, x8
  40d994:	b.ge	40d920 <printf@plt+0xc1c0>  // b.tcont
  40d998:	ldr	x8, [x19, #24]
  40d99c:	ldr	x8, [x8, x20, lsl #3]
  40d9a0:	ldrsw	x8, [x8, #20]
  40d9a4:	cmp	w8, #0x3
  40d9a8:	b.cc	40d954 <printf@plt+0xc1f4>  // b.lo, b.ul, b.last
  40d9ac:	mov	w1, #0xff                  	// #255
  40d9b0:	mov	w0, wzr
  40d9b4:	mov	x2, x23
  40d9b8:	bl	402ed0 <printf@plt+0x1770>
  40d9bc:	b	40d958 <printf@plt+0xc1f8>
  40d9c0:	adrp	x8, 42d000 <_Znam@GLIBCXX_3.4>
  40d9c4:	ldr	w1, [x8, #596]
  40d9c8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40d9cc:	add	x0, x0, #0xbc7
  40d9d0:	bl	401760 <printf@plt>
  40d9d4:	b	40d9e4 <printf@plt+0xc284>
  40d9d8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40d9dc:	add	x0, x0, #0x9dd
  40d9e0:	bl	401760 <printf@plt>
  40d9e4:	ldp	x20, x19, [sp, #80]
  40d9e8:	ldp	x22, x21, [sp, #64]
  40d9ec:	ldp	x24, x23, [sp, #48]
  40d9f0:	ldp	x26, x25, [sp, #32]
  40d9f4:	ldp	x28, x27, [sp, #16]
  40d9f8:	ldp	x29, x30, [sp], #96
  40d9fc:	ret
  40da00:	stp	x29, x30, [sp, #-32]!
  40da04:	stp	x20, x19, [sp, #16]
  40da08:	mov	x29, sp
  40da0c:	mov	x20, x1
  40da10:	mov	x19, x0
  40da14:	bl	405b8c <printf@plt+0x442c>
  40da18:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6d3c>
  40da1c:	add	x8, x8, #0xbc8
  40da20:	str	x8, [x19]
  40da24:	mov	w0, #0x50                  	// #80
  40da28:	bl	401410 <_Znam@plt>
  40da2c:	mov	x8, xzr
  40da30:	str	x0, [x19, #24]
  40da34:	ldr	x9, [x19, #24]
  40da38:	str	xzr, [x9, x8]
  40da3c:	add	x8, x8, #0x8
  40da40:	cmp	x8, #0x50
  40da44:	b.ne	40da34 <printf@plt+0xc2d4>  // b.any
  40da48:	ldr	x8, [x19, #24]
  40da4c:	mov	x9, #0x1                   	// #1
  40da50:	movk	x9, #0xa, lsl #32
  40da54:	str	x9, [x19, #16]
  40da58:	str	x20, [x8]
  40da5c:	ldp	x20, x19, [sp, #16]
  40da60:	ldp	x29, x30, [sp], #32
  40da64:	ret
  40da68:	mov	x20, x0
  40da6c:	mov	x0, x19
  40da70:	bl	406790 <printf@plt+0x5030>
  40da74:	mov	x0, x20
  40da78:	bl	401700 <_Unwind_Resume@plt>
  40da7c:	stp	x29, x30, [sp, #-48]!
  40da80:	stp	x20, x19, [sp, #32]
  40da84:	ldr	w8, [x0, #16]
  40da88:	mov	x19, x0
  40da8c:	ldr	x0, [x0, #24]
  40da90:	adrp	x9, 417000 <_ZdlPvm@@Base+0x6d3c>
  40da94:	add	x9, x9, #0xbc8
  40da98:	cmp	w8, #0x1
  40da9c:	str	x21, [sp, #16]
  40daa0:	mov	x29, sp
  40daa4:	str	x9, [x19]
  40daa8:	b.lt	40dae4 <printf@plt+0xc384>  // b.tstop
  40daac:	mov	x21, xzr
  40dab0:	b	40dac8 <printf@plt+0xc368>
  40dab4:	ldrsw	x8, [x19, #16]
  40dab8:	ldr	x0, [x19, #24]
  40dabc:	add	x21, x21, #0x1
  40dac0:	cmp	x21, x8
  40dac4:	b.ge	40dae4 <printf@plt+0xc384>  // b.tcont
  40dac8:	ldr	x20, [x0, x21, lsl #3]
  40dacc:	cbz	x20, 40dab4 <printf@plt+0xc354>
  40dad0:	mov	x0, x20
  40dad4:	bl	4060b4 <printf@plt+0x4954>
  40dad8:	mov	x0, x20
  40dadc:	bl	4102ac <_ZdlPv@@Base>
  40dae0:	b	40dab4 <printf@plt+0xc354>
  40dae4:	cbz	x0, 40daec <printf@plt+0xc38c>
  40dae8:	bl	401620 <_ZdaPv@plt>
  40daec:	mov	x0, x19
  40daf0:	bl	406790 <printf@plt+0x5030>
  40daf4:	ldp	x20, x19, [sp, #32]
  40daf8:	ldr	x21, [sp, #16]
  40dafc:	ldp	x29, x30, [sp], #48
  40db00:	ret
  40db04:	stp	x29, x30, [sp, #-32]!
  40db08:	str	x19, [sp, #16]
  40db0c:	mov	x29, sp
  40db10:	mov	x19, x0
  40db14:	bl	40da7c <printf@plt+0xc31c>
  40db18:	mov	x0, x19
  40db1c:	bl	4102ac <_ZdlPv@@Base>
  40db20:	ldr	x19, [sp, #16]
  40db24:	ldp	x29, x30, [sp], #32
  40db28:	ret
  40db2c:	stp	x29, x30, [sp, #-48]!
  40db30:	stp	x22, x21, [sp, #16]
  40db34:	stp	x20, x19, [sp, #32]
  40db38:	mov	x29, sp
  40db3c:	ldpsw	x22, x8, [x0, #16]
  40db40:	mov	x19, x0
  40db44:	mov	x20, x1
  40db48:	cmp	w22, w8
  40db4c:	b.lt	40db88 <printf@plt+0xc428>  // b.tstop
  40db50:	ldr	x21, [x19, #24]
  40db54:	lsl	x9, x8, #1
  40db58:	lsl	x8, x8, #4
  40db5c:	cmp	xzr, x9, lsr #61
  40db60:	csinv	x0, x8, xzr, eq  // eq = none
  40db64:	str	w9, [x19, #20]
  40db68:	bl	401410 <_Znam@plt>
  40db6c:	lsl	x2, x22, #3
  40db70:	mov	x1, x21
  40db74:	str	x0, [x19, #24]
  40db78:	bl	401430 <memcpy@plt>
  40db7c:	cbz	x21, 40db88 <printf@plt+0xc428>
  40db80:	mov	x0, x21
  40db84:	bl	401620 <_ZdaPv@plt>
  40db88:	ldrsw	x8, [x19, #16]
  40db8c:	ldr	x9, [x19, #24]
  40db90:	add	w10, w8, #0x1
  40db94:	str	w10, [x19, #16]
  40db98:	str	x20, [x9, x8, lsl #3]
  40db9c:	ldp	x20, x19, [sp, #32]
  40dba0:	ldp	x22, x21, [sp, #16]
  40dba4:	ldp	x29, x30, [sp], #48
  40dba8:	ret
  40dbac:	stp	x29, x30, [sp, #-48]!
  40dbb0:	str	x21, [sp, #16]
  40dbb4:	stp	x20, x19, [sp, #32]
  40dbb8:	mov	x29, sp
  40dbbc:	ldr	w8, [x0, #16]
  40dbc0:	cmp	w8, #0x1
  40dbc4:	b.lt	40dbf4 <printf@plt+0xc494>  // b.tstop
  40dbc8:	mov	x19, x0
  40dbcc:	mov	w20, w1
  40dbd0:	mov	x21, xzr
  40dbd4:	ldr	x8, [x19, #24]
  40dbd8:	mov	w1, w20
  40dbdc:	ldr	x0, [x8, x21, lsl #3]
  40dbe0:	bl	40611c <printf@plt+0x49bc>
  40dbe4:	ldrsw	x8, [x19, #16]
  40dbe8:	add	x21, x21, #0x1
  40dbec:	cmp	x21, x8
  40dbf0:	b.lt	40dbd4 <printf@plt+0xc474>  // b.tstop
  40dbf4:	ldp	x20, x19, [sp, #32]
  40dbf8:	ldr	x21, [sp, #16]
  40dbfc:	ldp	x29, x30, [sp], #48
  40dc00:	ret
  40dc04:	stp	x29, x30, [sp, #-48]!
  40dc08:	stp	x22, x21, [sp, #16]
  40dc0c:	stp	x20, x19, [sp, #32]
  40dc10:	mov	x29, sp
  40dc14:	adrp	x21, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40dc18:	ldr	x3, [x21, #3488]
  40dc1c:	mov	x19, x0
  40dc20:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40dc24:	add	x0, x0, #0xaf1
  40dc28:	mov	w1, #0x9                   	// #9
  40dc2c:	mov	w2, #0x1                   	// #1
  40dc30:	bl	4016f0 <fwrite@plt>
  40dc34:	ldr	x8, [x19, #24]
  40dc38:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1d3c>
  40dc3c:	add	x1, x1, #0xd38
  40dc40:	ldr	x0, [x8]
  40dc44:	bl	40d220 <printf@plt+0xbac0>
  40dc48:	ldr	w8, [x19, #16]
  40dc4c:	ldr	x3, [x21, #3488]
  40dc50:	cmp	w8, #0x2
  40dc54:	b.lt	40dc94 <printf@plt+0xc534>  // b.tstop
  40dc58:	adrp	x20, 412000 <_ZdlPvm@@Base+0x1d3c>
  40dc5c:	mov	w22, #0x1                   	// #1
  40dc60:	add	x20, x20, #0xd38
  40dc64:	mov	w0, #0x20                  	// #32
  40dc68:	mov	x1, x3
  40dc6c:	bl	4015d0 <fputc@plt>
  40dc70:	ldr	x8, [x19, #24]
  40dc74:	mov	x1, x20
  40dc78:	ldr	x0, [x8, x22, lsl #3]
  40dc7c:	bl	40d220 <printf@plt+0xbac0>
  40dc80:	ldrsw	x8, [x19, #16]
  40dc84:	ldr	x3, [x21, #3488]
  40dc88:	add	x22, x22, #0x1
  40dc8c:	cmp	x22, x8
  40dc90:	b.lt	40dc64 <printf@plt+0xc504>  // b.tstop
  40dc94:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40dc98:	add	x0, x0, #0x69c
  40dc9c:	mov	w1, #0x2                   	// #2
  40dca0:	mov	w2, #0x1                   	// #1
  40dca4:	bl	4016f0 <fwrite@plt>
  40dca8:	ldp	x20, x19, [sp, #32]
  40dcac:	ldp	x22, x21, [sp, #16]
  40dcb0:	ldp	x29, x30, [sp], #48
  40dcb4:	ret
  40dcb8:	stp	x29, x30, [sp, #-32]!
  40dcbc:	str	x19, [sp, #16]
  40dcc0:	mov	x29, sp
  40dcc4:	mov	x19, x0
  40dcc8:	bl	405fd4 <printf@plt+0x4874>
  40dccc:	mov	w8, #0x2                   	// #2
  40dcd0:	stur	x8, [x19, #20]
  40dcd4:	ldr	x19, [sp, #16]
  40dcd8:	ldp	x29, x30, [sp], #32
  40dcdc:	ret
  40dce0:	str	w1, [x0, #20]
  40dce4:	ret
  40dce8:	str	w1, [x0, #24]
  40dcec:	ret
  40dcf0:	stp	x29, x30, [sp, #-32]!
  40dcf4:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6d3c>
  40dcf8:	add	x8, x8, #0xb40
  40dcfc:	str	x19, [sp, #16]
  40dd00:	mov	x19, x0
  40dd04:	str	x8, [x0], #16
  40dd08:	mov	x29, sp
  40dd0c:	bl	4060b4 <printf@plt+0x4954>
  40dd10:	mov	x0, x19
  40dd14:	bl	406790 <printf@plt+0x5030>
  40dd18:	ldr	x19, [sp, #16]
  40dd1c:	ldp	x29, x30, [sp], #32
  40dd20:	ret
  40dd24:	stp	x29, x30, [sp, #-32]!
  40dd28:	str	x19, [sp, #16]
  40dd2c:	mov	x29, sp
  40dd30:	mov	x19, x0
  40dd34:	bl	40dcf0 <printf@plt+0xc590>
  40dd38:	mov	x0, x19
  40dd3c:	bl	4102ac <_ZdlPv@@Base>
  40dd40:	ldr	x19, [sp, #16]
  40dd44:	ldp	x29, x30, [sp], #32
  40dd48:	ret
  40dd4c:	stp	x29, x30, [sp, #-48]!
  40dd50:	str	x21, [sp, #16]
  40dd54:	stp	x20, x19, [sp, #32]
  40dd58:	mov	x29, sp
  40dd5c:	mov	x21, x0
  40dd60:	mov	w0, #0x20                  	// #32
  40dd64:	mov	x20, x1
  40dd68:	bl	410228 <_Znwm@@Base>
  40dd6c:	mov	x19, x0
  40dd70:	mov	x1, x21
  40dd74:	mov	x2, x20
  40dd78:	bl	40dda4 <printf@plt+0xc644>
  40dd7c:	mov	x0, x19
  40dd80:	ldp	x20, x19, [sp, #32]
  40dd84:	ldr	x21, [sp, #16]
  40dd88:	ldp	x29, x30, [sp], #48
  40dd8c:	ret
  40dd90:	mov	x20, x0
  40dd94:	mov	x0, x19
  40dd98:	bl	4102ac <_ZdlPv@@Base>
  40dd9c:	mov	x0, x20
  40dda0:	bl	401700 <_Unwind_Resume@plt>
  40dda4:	stp	x29, x30, [sp, #-32]!
  40dda8:	stp	x20, x19, [sp, #16]
  40ddac:	mov	x29, sp
  40ddb0:	mov	x19, x1
  40ddb4:	mov	x1, x2
  40ddb8:	mov	x20, x0
  40ddbc:	bl	40617c <printf@plt+0x4a1c>
  40ddc0:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6d3c>
  40ddc4:	add	x8, x8, #0xce0
  40ddc8:	str	x8, [x20]
  40ddcc:	str	x19, [x20, #24]
  40ddd0:	ldp	x20, x19, [sp, #16]
  40ddd4:	ldp	x29, x30, [sp], #32
  40ddd8:	ret
  40dddc:	stp	x29, x30, [sp, #-32]!
  40dde0:	str	x19, [sp, #16]
  40dde4:	mov	x19, x0
  40dde8:	ldr	x0, [x0, #24]
  40ddec:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6d3c>
  40ddf0:	add	x8, x8, #0xce0
  40ddf4:	mov	x29, sp
  40ddf8:	str	x8, [x19]
  40ddfc:	cbz	x0, 40de04 <printf@plt+0xc6a4>
  40de00:	bl	401620 <_ZdaPv@plt>
  40de04:	mov	x0, x19
  40de08:	bl	4061b8 <printf@plt+0x4a58>
  40de0c:	ldr	x19, [sp, #16]
  40de10:	ldp	x29, x30, [sp], #32
  40de14:	ret
  40de18:	stp	x29, x30, [sp, #-32]!
  40de1c:	str	x19, [sp, #16]
  40de20:	mov	x29, sp
  40de24:	mov	x19, x0
  40de28:	bl	40dddc <printf@plt+0xc67c>
  40de2c:	mov	x0, x19
  40de30:	bl	4102ac <_ZdlPv@@Base>
  40de34:	ldr	x19, [sp, #16]
  40de38:	ldp	x29, x30, [sp], #32
  40de3c:	ret
  40de40:	stp	x29, x30, [sp, #-32]!
  40de44:	stp	x20, x19, [sp, #16]
  40de48:	mov	x29, sp
  40de4c:	mov	x19, x0
  40de50:	ldr	x0, [x0, #16]
  40de54:	ldr	x8, [x0]
  40de58:	ldr	x8, [x8, #24]
  40de5c:	blr	x8
  40de60:	ldr	x8, [x19, #16]
  40de64:	mov	w20, w0
  40de68:	ldr	x9, [x8]
  40de6c:	mov	x0, x8
  40de70:	ldr	x9, [x9, #32]
  40de74:	blr	x9
  40de78:	ldr	x0, [x19, #16]
  40de7c:	ldr	x8, [x0]
  40de80:	ldr	x8, [x8, #40]
  40de84:	blr	x8
  40de88:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40de8c:	add	x0, x0, #0xd80
  40de90:	bl	401760 <printf@plt>
  40de94:	ldr	x0, [x19, #16]
  40de98:	ldr	x8, [x0]
  40de9c:	ldr	x8, [x8, #48]
  40dea0:	blr	x8
  40dea4:	mov	w0, #0xa                   	// #10
  40dea8:	bl	401550 <putchar@plt>
  40deac:	ldr	x8, [x19, #16]
  40deb0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40deb4:	add	x0, x0, #0xd89
  40deb8:	ldr	w1, [x8, #12]
  40debc:	bl	401760 <printf@plt>
  40dec0:	ldr	x8, [x19, #16]
  40dec4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40dec8:	add	x0, x0, #0xd9b
  40decc:	ldr	w1, [x8, #12]
  40ded0:	bl	401760 <printf@plt>
  40ded4:	ldr	x8, [x19, #16]
  40ded8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40dedc:	add	x0, x0, #0xdac
  40dee0:	ldr	w1, [x8, #12]
  40dee4:	bl	401760 <printf@plt>
  40dee8:	ldr	x8, [x19, #16]
  40deec:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40def0:	add	x0, x0, #0xdbd
  40def4:	ldr	w1, [x8, #12]
  40def8:	bl	401760 <printf@plt>
  40defc:	ldr	x8, [x19, #16]
  40df00:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40df04:	add	x0, x0, #0xdd2
  40df08:	ldr	w1, [x8, #12]
  40df0c:	bl	401760 <printf@plt>
  40df10:	ldr	x1, [x19, #24]
  40df14:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40df18:	add	x0, x0, #0xde7
  40df1c:	bl	401760 <printf@plt>
  40df20:	ldr	w1, [x19, #12]
  40df24:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40df28:	add	x0, x0, #0xdec
  40df2c:	bl	401760 <printf@plt>
  40df30:	ldr	w1, [x19, #12]
  40df34:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40df38:	add	x0, x0, #0xdfb
  40df3c:	bl	401760 <printf@plt>
  40df40:	ldr	w1, [x19, #12]
  40df44:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40df48:	add	x0, x0, #0xe0d
  40df4c:	bl	401760 <printf@plt>
  40df50:	ldr	w1, [x19, #12]
  40df54:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40df58:	add	x0, x0, #0xe21
  40df5c:	bl	401760 <printf@plt>
  40df60:	ldr	w1, [x19, #12]
  40df64:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40df68:	add	x0, x0, #0xe35
  40df6c:	bl	401760 <printf@plt>
  40df70:	ldr	w1, [x19, #12]
  40df74:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40df78:	add	x0, x0, #0xe4d
  40df7c:	bl	401760 <printf@plt>
  40df80:	mov	w0, w20
  40df84:	ldp	x20, x19, [sp, #16]
  40df88:	ldp	x29, x30, [sp], #32
  40df8c:	ret
  40df90:	ret
  40df94:	ret
  40df98:	stp	x29, x30, [sp, #-16]!
  40df9c:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40dfa0:	ldr	w8, [x8, #3544]
  40dfa4:	mov	x29, sp
  40dfa8:	cmp	w8, #0x1
  40dfac:	b.eq	40dfcc <printf@plt+0xc86c>  // b.none
  40dfb0:	cbnz	w8, 40dfd8 <printf@plt+0xc878>
  40dfb4:	ldr	w1, [x0, #12]
  40dfb8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40dfbc:	add	x0, x0, #0xe62
  40dfc0:	bl	401760 <printf@plt>
  40dfc4:	ldp	x29, x30, [sp], #16
  40dfc8:	ret
  40dfcc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40dfd0:	add	x0, x0, #0xe6d
  40dfd4:	bl	401760 <printf@plt>
  40dfd8:	ldp	x29, x30, [sp], #16
  40dfdc:	ret
  40dfe0:	stp	x29, x30, [sp, #-32]!
  40dfe4:	stp	x20, x19, [sp, #16]
  40dfe8:	mov	x29, sp
  40dfec:	mov	x19, x0
  40dff0:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40dff4:	ldr	x0, [x20, #3488]
  40dff8:	ldr	x2, [x19, #24]
  40dffc:	adrp	x1, 417000 <_ZdlPvm@@Base+0x6d3c>
  40e000:	add	x1, x1, #0xea9
  40e004:	bl	401470 <fprintf@plt>
  40e008:	ldr	x0, [x19, #16]
  40e00c:	ldr	x8, [x0]
  40e010:	ldr	x8, [x8]
  40e014:	blr	x8
  40e018:	ldr	x3, [x20, #3488]
  40e01c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40e020:	add	x0, x0, #0x69c
  40e024:	mov	w1, #0x2                   	// #2
  40e028:	mov	w2, #0x1                   	// #1
  40e02c:	bl	4016f0 <fwrite@plt>
  40e030:	ldp	x20, x19, [sp, #16]
  40e034:	ldp	x29, x30, [sp], #32
  40e038:	ret
  40e03c:	stp	x29, x30, [sp, #-96]!
  40e040:	stp	x28, x27, [sp, #16]
  40e044:	stp	x26, x25, [sp, #32]
  40e048:	stp	x24, x23, [sp, #48]
  40e04c:	stp	x22, x21, [sp, #64]
  40e050:	stp	x20, x19, [sp, #80]
  40e054:	mov	x29, sp
  40e058:	sub	sp, sp, #0x7f0
  40e05c:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x2260>
  40e060:	adrp	x20, 431000 <stderr@@GLIBC_2.17+0x2260>
  40e064:	mov	w9, #0xfffffffe            	// #-2
  40e068:	adrp	x24, 417000 <_ZdlPvm@@Base+0x6d3c>
  40e06c:	adrp	x25, 418000 <_ZdlPvm@@Base+0x7d3c>
  40e070:	add	x10, sp, #0x18
  40e074:	str	wzr, [sp, #16]
  40e078:	mov	w27, wzr
  40e07c:	add	x26, sp, #0x18
  40e080:	mov	w23, #0xc8                  	// #200
  40e084:	add	x24, x24, #0xf4a
  40e088:	add	x25, x25, #0x49a
  40e08c:	str	x10, [sp, #8]
  40e090:	add	x28, sp, #0x658
  40e094:	str	wzr, [x8, #1744]
  40e098:	str	w9, [x20, #1728]
  40e09c:	add	x19, sp, #0x658
  40e0a0:	add	x8, x19, x23, lsl #1
  40e0a4:	sub	x8, x8, #0x2
  40e0a8:	cmp	x8, x28
  40e0ac:	strh	w27, [x28]
  40e0b0:	b.hi	40e198 <printf@plt+0xca38>  // b.pmore
  40e0b4:	lsr	x8, x23, #4
  40e0b8:	cmp	x8, #0x270
  40e0bc:	b.ls	40e0c8 <printf@plt+0xc968>  // b.plast
  40e0c0:	mov	w8, #0x4                   	// #4
  40e0c4:	b	40e194 <printf@plt+0xca34>
  40e0c8:	sub	x8, x28, x19
  40e0cc:	ubfx	x10, x23, #3, #60
  40e0d0:	lsl	x9, x23, #1
  40e0d4:	asr	x21, x8, #1
  40e0d8:	cmp	x10, #0x271
  40e0dc:	mov	w8, #0x2710                	// #10000
  40e0e0:	csel	x23, x9, x8, cc  // cc = lo, ul, last
  40e0e4:	mov	w8, #0xa                   	// #10
  40e0e8:	orr	x9, xzr, #0x7
  40e0ec:	madd	x0, x23, x8, x9
  40e0f0:	bl	401680 <malloc@plt>
  40e0f4:	cbz	x0, 40e164 <printf@plt+0xca04>
  40e0f8:	add	x25, x21, #0x1
  40e0fc:	lsl	x2, x25, #1
  40e100:	mov	x1, x19
  40e104:	mov	x22, x0
  40e108:	bl	401430 <memcpy@plt>
  40e10c:	lsl	x8, x23, #1
  40e110:	add	x8, x8, #0x7
  40e114:	ldr	x1, [sp, #8]
  40e118:	and	x8, x8, #0xfffffffffffffff8
  40e11c:	mov	x24, x23
  40e120:	add	x23, x22, x8
  40e124:	lsl	x2, x25, #3
  40e128:	mov	x0, x23
  40e12c:	add	x25, sp, #0x658
  40e130:	bl	401430 <memcpy@plt>
  40e134:	cmp	x19, x25
  40e138:	b.eq	40e144 <printf@plt+0xc9e4>  // b.none
  40e13c:	mov	x0, x19
  40e140:	bl	4014e0 <free@plt>
  40e144:	str	x23, [sp, #8]
  40e148:	mov	x23, x24
  40e14c:	adrp	x24, 417000 <_ZdlPvm@@Base+0x6d3c>
  40e150:	mov	w8, wzr
  40e154:	mov	x19, x22
  40e158:	adrp	x20, 431000 <stderr@@GLIBC_2.17+0x2260>
  40e15c:	add	x24, x24, #0xf4a
  40e160:	b	40e168 <printf@plt+0xca08>
  40e164:	mov	w8, #0x4                   	// #4
  40e168:	adrp	x25, 418000 <_ZdlPvm@@Base+0x7d3c>
  40e16c:	add	x25, x25, #0x49a
  40e170:	cbnz	w8, 40e194 <printf@plt+0xca34>
  40e174:	ldr	x8, [sp, #8]
  40e178:	add	x28, x19, x21, lsl #1
  40e17c:	add	x26, x8, x21, lsl #3
  40e180:	add	x8, x19, x23, lsl #1
  40e184:	sub	x8, x8, #0x2
  40e188:	cmp	x8, x28
  40e18c:	mov	w8, #0x9                   	// #9
  40e190:	csel	w8, wzr, w8, hi  // hi = pmore
  40e194:	cbnz	w8, 40e89c <printf@plt+0xd13c>
  40e198:	cmp	w27, #0x48
  40e19c:	b.eq	40e894 <printf@plt+0xd134>  // b.none
  40e1a0:	ldrsh	x21, [x24, w27, sxtw #1]
  40e1a4:	cmn	x21, #0x4c
  40e1a8:	b.eq	40e248 <printf@plt+0xcae8>  // b.none
  40e1ac:	ldr	w8, [x20, #1728]
  40e1b0:	cmn	w8, #0x2
  40e1b4:	b.ne	40e1c0 <printf@plt+0xca60>  // b.any
  40e1b8:	bl	4054c0 <printf@plt+0x3d60>
  40e1bc:	str	w0, [x20, #1728]
  40e1c0:	ldrsw	x8, [x20, #1728]
  40e1c4:	cmp	w8, #0x0
  40e1c8:	b.le	40e1e4 <printf@plt+0xca84>
  40e1cc:	cmp	w8, #0x13b
  40e1d0:	b.hi	40e1f0 <printf@plt+0xca90>  // b.pmore
  40e1d4:	adrp	x9, 418000 <_ZdlPvm@@Base+0x7d3c>
  40e1d8:	add	x9, x9, #0x66
  40e1dc:	ldrb	w8, [x9, x8]
  40e1e0:	b	40e1f4 <printf@plt+0xca94>
  40e1e4:	mov	w8, wzr
  40e1e8:	str	wzr, [x20, #1728]
  40e1ec:	b	40e1f4 <printf@plt+0xca94>
  40e1f0:	mov	w8, #0x2                   	// #2
  40e1f4:	add	x9, x8, x21
  40e1f8:	cmp	w9, #0x17b
  40e1fc:	b.hi	40e248 <printf@plt+0xcae8>  // b.pmore
  40e200:	adrp	x10, 418000 <_ZdlPvm@@Base+0x7d3c>
  40e204:	add	x10, x10, #0x1a2
  40e208:	ldrsh	w10, [x10, x9, lsl #1]
  40e20c:	cmp	w8, w10
  40e210:	b.ne	40e248 <printf@plt+0xcae8>  // b.any
  40e214:	ldrb	w27, [x25, x9]
  40e218:	cbz	w27, 40e2f0 <printf@plt+0xcb90>
  40e21c:	ldr	w10, [sp, #16]
  40e220:	adrp	x9, 431000 <stderr@@GLIBC_2.17+0x2260>
  40e224:	ldr	x9, [x9, #1736]
  40e228:	sub	w8, w10, #0x1
  40e22c:	cmp	w10, #0x0
  40e230:	csel	w8, wzr, w8, eq  // eq = none
  40e234:	str	w8, [sp, #16]
  40e238:	mov	w8, #0xfffffffe            	// #-2
  40e23c:	str	x9, [x26, #8]!
  40e240:	str	w8, [x20, #1728]
  40e244:	b	40e88c <printf@plt+0xd12c>
  40e248:	adrp	x9, 418000 <_ZdlPvm@@Base+0x7d3c>
  40e24c:	sxtw	x8, w27
  40e250:	add	x9, x9, #0x616
  40e254:	ldrb	w8, [x9, x8]
  40e258:	cbz	w8, 40e2a8 <printf@plt+0xcb48>
  40e25c:	adrp	x9, 418000 <_ZdlPvm@@Base+0x7d3c>
  40e260:	sxtw	x27, w8
  40e264:	add	x9, x9, #0x6a4
  40e268:	mov	x21, x23
  40e26c:	ldrb	w23, [x9, x27]
  40e270:	mov	w9, #0x1                   	// #1
  40e274:	sub	w8, w8, #0x3
  40e278:	cmp	w8, #0x48
  40e27c:	sub	x9, x9, x23
  40e280:	ldr	x22, [x26, x9, lsl #3]
  40e284:	b.hi	40e824 <printf@plt+0xd0c4>  // b.pmore
  40e288:	adrp	x11, 417000 <_ZdlPvm@@Base+0x6d3c>
  40e28c:	add	x11, x11, #0xeb8
  40e290:	adr	x9, 40e2a0 <printf@plt+0xcb40>
  40e294:	ldrh	w10, [x11, x8, lsl #1]
  40e298:	add	x9, x9, x10, lsl #2
  40e29c:	br	x9
  40e2a0:	ldr	x22, [x26]
  40e2a4:	b	40e824 <printf@plt+0xd0c4>
  40e2a8:	ldr	w8, [sp, #16]
  40e2ac:	cmp	w8, #0x3
  40e2b0:	b.eq	40e2d8 <printf@plt+0xcb78>  // b.none
  40e2b4:	cbnz	w8, 40e2fc <printf@plt+0xcb9c>
  40e2b8:	adrp	x9, 431000 <stderr@@GLIBC_2.17+0x2260>
  40e2bc:	ldr	w8, [x9, #1744]
  40e2c0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x7d3c>
  40e2c4:	add	x0, x0, #0x772
  40e2c8:	add	w8, w8, #0x1
  40e2cc:	str	w8, [x9, #1744]
  40e2d0:	bl	4055f8 <printf@plt+0x3e98>
  40e2d4:	b	40e2fc <printf@plt+0xcb9c>
  40e2d8:	ldr	w8, [x20, #1728]
  40e2dc:	cmp	w8, #0x0
  40e2e0:	b.le	40e2f8 <printf@plt+0xcb98>
  40e2e4:	mov	w8, #0xfffffffe            	// #-2
  40e2e8:	str	w8, [x20, #1728]
  40e2ec:	b	40e2fc <printf@plt+0xcb9c>
  40e2f0:	neg	w8, w27
  40e2f4:	b	40e25c <printf@plt+0xcafc>
  40e2f8:	cbz	w8, 40e8ac <printf@plt+0xd14c>
  40e2fc:	add	x26, x26, #0x8
  40e300:	ldrsh	x8, [x24, w27, sxtw #1]
  40e304:	cmn	x8, #0x1
  40e308:	b.lt	40e320 <printf@plt+0xcbc0>  // b.tstop
  40e30c:	add	x8, x8, #0x1
  40e310:	cmp	x8, #0x2
  40e314:	b.ne	40e320 <printf@plt+0xcbc0>  // b.any
  40e318:	ldrb	w27, [x25, x8]
  40e31c:	cbnz	w27, 40e334 <printf@plt+0xcbd4>
  40e320:	cmp	x19, x28
  40e324:	b.eq	40e8ac <printf@plt+0xd14c>  // b.none
  40e328:	ldrsh	w27, [x28, #-2]!
  40e32c:	sub	x26, x26, #0x8
  40e330:	b	40e300 <printf@plt+0xcba0>
  40e334:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x2260>
  40e338:	ldr	x8, [x8, #1736]
  40e33c:	str	x8, [x26]
  40e340:	mov	w8, #0x3                   	// #3
  40e344:	str	w8, [sp, #16]
  40e348:	b	40e88c <printf@plt+0xd12c>
  40e34c:	ldur	x22, [x26, #-8]
  40e350:	b	40e824 <printf@plt+0xd0c4>
  40e354:	ldr	x0, [x26]
  40e358:	mov	w1, #0x2                   	// #2
  40e35c:	b	40e528 <printf@plt+0xcdc8>
  40e360:	ldr	x0, [x26]
  40e364:	bl	40903c <printf@plt+0x78dc>
  40e368:	b	40e820 <printf@plt+0xd0c0>
  40e36c:	ldr	x0, [x26]
  40e370:	mov	w1, #0x2                   	// #2
  40e374:	b	40e7fc <printf@plt+0xd09c>
  40e378:	ldr	x0, [x26]
  40e37c:	bl	405bb4 <printf@plt+0x4454>
  40e380:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e384:	mov	w9, #0x1                   	// #1
  40e388:	str	w9, [x8, #3512]
  40e38c:	b	40e824 <printf@plt+0xd0c4>
  40e390:	ldur	x0, [x26, #-8]
  40e394:	ldr	x8, [x0]
  40e398:	ldr	x8, [x8, #56]
  40e39c:	blr	x8
  40e3a0:	mov	x22, x0
  40e3a4:	cbnz	x0, 40e3bc <printf@plt+0xcc5c>
  40e3a8:	mov	w0, #0x38                  	// #56
  40e3ac:	bl	410228 <_Znwm@@Base>
  40e3b0:	ldur	x1, [x26, #-8]
  40e3b4:	mov	x22, x0
  40e3b8:	bl	407120 <printf@plt+0x59c0>
  40e3bc:	ldr	x1, [x26]
  40e3c0:	mov	x0, x22
  40e3c4:	bl	40707c <printf@plt+0x591c>
  40e3c8:	b	40e824 <printf@plt+0xd0c4>
  40e3cc:	ldr	x0, [x26]
  40e3d0:	bl	40a18c <printf@plt+0x8a2c>
  40e3d4:	b	40e820 <printf@plt+0xd0c0>
  40e3d8:	ldr	x0, [x26]
  40e3dc:	bl	40a350 <printf@plt+0x8bf0>
  40e3e0:	b	40e820 <printf@plt+0xd0c0>
  40e3e4:	ldur	x0, [x26, #-16]
  40e3e8:	ldr	x2, [x26]
  40e3ec:	mov	x1, xzr
  40e3f0:	bl	406800 <printf@plt+0x50a0>
  40e3f4:	b	40e820 <printf@plt+0xd0c0>
  40e3f8:	ldur	x0, [x26, #-16]
  40e3fc:	ldr	x1, [x26]
  40e400:	b	40e434 <printf@plt+0xccd4>
  40e404:	ldur	x0, [x26, #-32]
  40e408:	ldur	x1, [x26, #-16]
  40e40c:	ldr	x2, [x26]
  40e410:	bl	406800 <printf@plt+0x50a0>
  40e414:	b	40e820 <printf@plt+0xd0c0>
  40e418:	ldur	x0, [x26, #-16]
  40e41c:	ldr	x1, [x26]
  40e420:	ldur	x22, [x26, #-32]
  40e424:	mov	x2, xzr
  40e428:	bl	406800 <printf@plt+0x50a0>
  40e42c:	mov	x1, x0
  40e430:	mov	x0, x22
  40e434:	mov	x2, xzr
  40e438:	bl	406800 <printf@plt+0x50a0>
  40e43c:	b	40e820 <printf@plt+0xd0c0>
  40e440:	ldr	x0, [x26]
  40e444:	bl	40c90c <printf@plt+0xb1ac>
  40e448:	b	40e820 <printf@plt+0xd0c0>
  40e44c:	ldur	x0, [x26, #-16]
  40e450:	ldr	x1, [x26]
  40e454:	bl	407bac <printf@plt+0x644c>
  40e458:	b	40e820 <printf@plt+0xd0c0>
  40e45c:	ldur	x0, [x26, #-16]
  40e460:	ldr	x1, [x26]
  40e464:	bl	407c08 <printf@plt+0x64a8>
  40e468:	b	40e820 <printf@plt+0xd0c0>
  40e46c:	ldur	x0, [x26, #-16]
  40e470:	ldr	x2, [x26]
  40e474:	mov	x1, xzr
  40e478:	bl	409880 <printf@plt+0x8120>
  40e47c:	b	40e820 <printf@plt+0xd0c0>
  40e480:	ldur	x0, [x26, #-16]
  40e484:	ldr	x1, [x26]
  40e488:	mov	x2, xzr
  40e48c:	bl	409880 <printf@plt+0x8120>
  40e490:	b	40e820 <printf@plt+0xd0c0>
  40e494:	ldur	x0, [x26, #-32]
  40e498:	ldur	x1, [x26, #-16]
  40e49c:	ldr	x2, [x26]
  40e4a0:	bl	409880 <printf@plt+0x8120>
  40e4a4:	b	40e820 <printf@plt+0xd0c0>
  40e4a8:	mov	w0, #0x18                  	// #24
  40e4ac:	bl	410228 <_Znwm@@Base>
  40e4b0:	ldr	x1, [x26]
  40e4b4:	mov	x22, x0
  40e4b8:	bl	4063b8 <printf@plt+0x4c58>
  40e4bc:	b	40e824 <printf@plt+0xd0c4>
  40e4c0:	mov	w0, #0x18                  	// #24
  40e4c4:	bl	410228 <_Znwm@@Base>
  40e4c8:	ldr	x1, [x26]
  40e4cc:	mov	x22, x0
  40e4d0:	bl	4063b8 <printf@plt+0x4c58>
  40e4d4:	b	40e824 <printf@plt+0xd0c4>
  40e4d8:	mov	w0, #0x10                  	// #16
  40e4dc:	bl	410228 <_Znwm@@Base>
  40e4e0:	mov	x22, x0
  40e4e4:	bl	4065e8 <printf@plt+0x4e88>
  40e4e8:	b	40e824 <printf@plt+0xd0c4>
  40e4ec:	mov	w0, #0x10                  	// #16
  40e4f0:	bl	410228 <_Znwm@@Base>
  40e4f4:	mov	x22, x0
  40e4f8:	bl	406568 <printf@plt+0x4e08>
  40e4fc:	b	40e824 <printf@plt+0xd0c4>
  40e500:	mov	w0, #0x18                  	// #24
  40e504:	bl	410228 <_Znwm@@Base>
  40e508:	mov	x22, x0
  40e50c:	bl	4064c4 <printf@plt+0x4d64>
  40e510:	b	40e824 <printf@plt+0xd0c4>
  40e514:	ldr	x0, [x26]
  40e518:	mov	w1, wzr
  40e51c:	b	40e528 <printf@plt+0xcdc8>
  40e520:	ldr	x0, [x26]
  40e524:	mov	w1, #0x1                   	// #1
  40e528:	bl	40e960 <printf@plt+0xd200>
  40e52c:	ldr	x22, [x26]
  40e530:	b	40e824 <printf@plt+0xd0c4>
  40e534:	ldp	x0, x1, [x26, #-24]
  40e538:	ldr	x2, [x26]
  40e53c:	bl	40c164 <printf@plt+0xaa04>
  40e540:	b	40e820 <printf@plt+0xd0c0>
  40e544:	ldp	x0, x1, [x26, #-8]
  40e548:	mov	x2, xzr
  40e54c:	bl	40c164 <printf@plt+0xaa04>
  40e550:	b	40e820 <printf@plt+0xd0c0>
  40e554:	ldur	x0, [x26, #-8]
  40e558:	bl	40aa60 <printf@plt+0x9300>
  40e55c:	b	40e820 <printf@plt+0xd0c0>
  40e560:	ldur	x0, [x26, #-8]
  40e564:	bl	40b1c8 <printf@plt+0x9a68>
  40e568:	b	40e820 <printf@plt+0xd0c0>
  40e56c:	ldur	x0, [x26, #-8]
  40e570:	bl	409570 <printf@plt+0x7e10>
  40e574:	b	40e820 <printf@plt+0xd0c0>
  40e578:	ldur	x0, [x26, #-16]
  40e57c:	ldr	x1, [x26]
  40e580:	bl	40a564 <printf@plt+0x8e04>
  40e584:	b	40e820 <printf@plt+0xd0c0>
  40e588:	ldur	x0, [x26, #-16]
  40e58c:	ldr	x1, [x26]
  40e590:	bl	40acfc <printf@plt+0x959c>
  40e594:	b	40e820 <printf@plt+0xd0c0>
  40e598:	mov	w0, #0x20                  	// #32
  40e59c:	bl	410228 <_Znwm@@Base>
  40e5a0:	mov	x22, x0
  40e5a4:	bl	4058f4 <printf@plt+0x4194>
  40e5a8:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  40e5ac:	mov	x1, x0
  40e5b0:	ldr	x2, [x26]
  40e5b4:	mov	x0, x22
  40e5b8:	bl	40b6b4 <printf@plt+0x9f54>
  40e5bc:	b	40e824 <printf@plt+0xd0c4>
  40e5c0:	mov	w0, #0x20                  	// #32
  40e5c4:	bl	410228 <_Znwm@@Base>
  40e5c8:	mov	x22, x0
  40e5cc:	bl	405910 <printf@plt+0x41b0>
  40e5d0:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  40e5d4:	mov	x1, x0
  40e5d8:	ldr	x2, [x26]
  40e5dc:	mov	x0, x22
  40e5e0:	bl	40b6b4 <printf@plt+0x9f54>
  40e5e4:	b	40e824 <printf@plt+0xd0c4>
  40e5e8:	mov	w0, #0x20                  	// #32
  40e5ec:	bl	410228 <_Znwm@@Base>
  40e5f0:	mov	x22, x0
  40e5f4:	bl	4058d8 <printf@plt+0x4178>
  40e5f8:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  40e5fc:	mov	x1, x0
  40e600:	ldr	x2, [x26]
  40e604:	mov	x0, x22
  40e608:	bl	40b6b4 <printf@plt+0x9f54>
  40e60c:	b	40e824 <printf@plt+0xd0c4>
  40e610:	mov	w0, #0x18                  	// #24
  40e614:	bl	410228 <_Znwm@@Base>
  40e618:	ldr	x1, [x26]
  40e61c:	mov	x22, x0
  40e620:	bl	40b968 <printf@plt+0xa208>
  40e624:	b	40e824 <printf@plt+0xd0c4>
  40e628:	mov	w0, #0x20                  	// #32
  40e62c:	bl	410228 <_Znwm@@Base>
  40e630:	ldp	x1, x2, [x26, #-8]
  40e634:	mov	x22, x0
  40e638:	bl	40b6b4 <printf@plt+0x9f54>
  40e63c:	b	40e824 <printf@plt+0xd0c4>
  40e640:	mov	w0, #0x20                  	// #32
  40e644:	bl	410228 <_Znwm@@Base>
  40e648:	ldp	x1, x2, [x26, #-8]
  40e64c:	mov	x22, x0
  40e650:	bl	40b468 <printf@plt+0x9d08>
  40e654:	b	40e824 <printf@plt+0xd0c4>
  40e658:	mov	w0, #0x20                  	// #32
  40e65c:	bl	410228 <_Znwm@@Base>
  40e660:	ldur	w1, [x26, #-8]
  40e664:	ldr	x2, [x26]
  40e668:	mov	x22, x0
  40e66c:	bl	40bcf4 <printf@plt+0xa594>
  40e670:	b	40e824 <printf@plt+0xd0c4>
  40e674:	mov	w0, #0x20                  	// #32
  40e678:	bl	410228 <_Znwm@@Base>
  40e67c:	ldur	w8, [x26, #-8]
  40e680:	ldr	x2, [x26]
  40e684:	mov	x22, x0
  40e688:	neg	w1, w8
  40e68c:	bl	40bcf4 <printf@plt+0xa594>
  40e690:	b	40e824 <printf@plt+0xd0c4>
  40e694:	mov	w0, #0x20                  	// #32
  40e698:	bl	410228 <_Znwm@@Base>
  40e69c:	ldur	w1, [x26, #-8]
  40e6a0:	ldr	x2, [x26]
  40e6a4:	mov	x22, x0
  40e6a8:	bl	40bb1c <printf@plt+0xa3bc>
  40e6ac:	b	40e824 <printf@plt+0xd0c4>
  40e6b0:	mov	w0, #0x20                  	// #32
  40e6b4:	bl	410228 <_Znwm@@Base>
  40e6b8:	ldur	w8, [x26, #-8]
  40e6bc:	ldr	x2, [x26]
  40e6c0:	mov	x22, x0
  40e6c4:	neg	w1, w8
  40e6c8:	bl	40bb1c <printf@plt+0xa3bc>
  40e6cc:	b	40e824 <printf@plt+0xd0c4>
  40e6d0:	ldp	x1, x0, [x26, #-8]
  40e6d4:	bl	40891c <printf@plt+0x71bc>
  40e6d8:	ldr	x22, [x26]
  40e6dc:	b	40e824 <printf@plt+0xd0c4>
  40e6e0:	mov	w0, #0x18                  	// #24
  40e6e4:	bl	410228 <_Znwm@@Base>
  40e6e8:	ldr	x1, [x26]
  40e6ec:	mov	x22, x0
  40e6f0:	bl	40be90 <printf@plt+0xa730>
  40e6f4:	b	40e824 <printf@plt+0xd0c4>
  40e6f8:	ldp	x0, x1, [x26, #-8]
  40e6fc:	bl	40dd4c <printf@plt+0xc5ec>
  40e700:	b	40e820 <printf@plt+0xd0c0>
  40e704:	ldr	x0, [x26]
  40e708:	adrp	x1, 411000 <_ZdlPvm@@Base+0xd3c>
  40e70c:	add	x1, x1, #0x92c
  40e710:	add	x2, sp, #0x14
  40e714:	bl	4015e0 <__isoc99_sscanf@plt>
  40e718:	ldr	w9, [sp, #20]
  40e71c:	mov	w8, w0
  40e720:	ldr	x0, [x26]
  40e724:	and	x10, x22, #0xffffffff00000000
  40e728:	orr	x9, x10, x9
  40e72c:	cmp	w8, #0x1
  40e730:	csel	x22, x9, x22, eq  // eq = none
  40e734:	cbz	x0, 40e824 <printf@plt+0xd0c4>
  40e738:	bl	401620 <_ZdaPv@plt>
  40e73c:	b	40e824 <printf@plt+0xd0c4>
  40e740:	mov	w0, #0x30                  	// #48
  40e744:	bl	410228 <_Znwm@@Base>
  40e748:	ldr	x1, [x26]
  40e74c:	mov	x22, x0
  40e750:	bl	40d198 <printf@plt+0xba38>
  40e754:	b	40e824 <printf@plt+0xd0c4>
  40e758:	ldur	x0, [x26, #-16]
  40e75c:	ldr	x1, [x26]
  40e760:	bl	40e978 <printf@plt+0xd218>
  40e764:	ldur	x22, [x26, #-16]
  40e768:	b	40e824 <printf@plt+0xd0c4>
  40e76c:	ldur	x0, [x26, #-8]
  40e770:	ldur	w1, [x26, #-24]
  40e774:	bl	40e990 <printf@plt+0xd230>
  40e778:	ldur	x22, [x26, #-8]
  40e77c:	b	40e824 <printf@plt+0xd0c4>
  40e780:	mov	w0, #0x20                  	// #32
  40e784:	bl	410228 <_Znwm@@Base>
  40e788:	ldr	x1, [x26]
  40e78c:	mov	x22, x0
  40e790:	bl	40da00 <printf@plt+0xc2a0>
  40e794:	b	40e824 <printf@plt+0xd0c4>
  40e798:	ldp	x0, x1, [x26, #-8]
  40e79c:	bl	40db2c <printf@plt+0xc3cc>
  40e7a0:	ldur	x22, [x26, #-8]
  40e7a4:	b	40e824 <printf@plt+0xd0c4>
  40e7a8:	mov	w0, #0x20                  	// #32
  40e7ac:	bl	410228 <_Znwm@@Base>
  40e7b0:	ldr	x1, [x26]
  40e7b4:	mov	x22, x0
  40e7b8:	bl	40dcb8 <printf@plt+0xc558>
  40e7bc:	b	40e824 <printf@plt+0xd0c4>
  40e7c0:	ldur	x0, [x26, #-16]
  40e7c4:	ldr	x1, [x26]
  40e7c8:	bl	406030 <printf@plt+0x48d0>
  40e7cc:	ldur	x22, [x26, #-16]
  40e7d0:	b	40e824 <printf@plt+0xd0c4>
  40e7d4:	ldur	x0, [x26, #-8]
  40e7d8:	ldur	w1, [x26, #-24]
  40e7dc:	bl	40dce8 <printf@plt+0xc588>
  40e7e0:	ldur	x22, [x26, #-8]
  40e7e4:	b	40e824 <printf@plt+0xd0c4>
  40e7e8:	ldr	x0, [x26]
  40e7ec:	mov	w1, wzr
  40e7f0:	b	40e7fc <printf@plt+0xd09c>
  40e7f4:	ldr	x0, [x26]
  40e7f8:	mov	w1, #0x1                   	// #1
  40e7fc:	bl	40dce0 <printf@plt+0xc580>
  40e800:	ldr	x22, [x26]
  40e804:	b	40e824 <printf@plt+0xd0c4>
  40e808:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6d3c>
  40e80c:	add	x0, x0, #0x6a4
  40e810:	b	40e81c <printf@plt+0xd0bc>
  40e814:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2d3c>
  40e818:	add	x0, x0, #0x69d
  40e81c:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  40e820:	mov	x22, x0
  40e824:	adrp	x8, 418000 <_ZdlPvm@@Base+0x7d3c>
  40e828:	add	x8, x8, #0x6f0
  40e82c:	ldrb	w8, [x8, x27]
  40e830:	sub	x26, x26, x23, lsl #3
  40e834:	adrp	x9, 418000 <_ZdlPvm@@Base+0x7d3c>
  40e838:	sub	x28, x28, x23, lsl #1
  40e83c:	str	x22, [x26, #8]!
  40e840:	sub	x8, x8, #0x42
  40e844:	add	x9, x9, #0x73c
  40e848:	ldrsb	x9, [x9, x8]
  40e84c:	ldrsh	x10, [x28]
  40e850:	add	x9, x10, x9
  40e854:	cmp	w9, #0x17b
  40e858:	b.hi	40e87c <printf@plt+0xd11c>  // b.pmore
  40e85c:	adrp	x11, 418000 <_ZdlPvm@@Base+0x7d3c>
  40e860:	add	x11, x11, #0x1a2
  40e864:	ldrh	w11, [x11, x9, lsl #1]
  40e868:	and	w10, w10, #0xffff
  40e86c:	cmp	w11, w10
  40e870:	b.ne	40e87c <printf@plt+0xd11c>  // b.any
  40e874:	ldrb	w27, [x25, x9]
  40e878:	b	40e888 <printf@plt+0xd128>
  40e87c:	adrp	x9, 418000 <_ZdlPvm@@Base+0x7d3c>
  40e880:	add	x9, x9, #0x74e
  40e884:	ldrsh	w27, [x9, x8, lsl #1]
  40e888:	mov	x23, x21
  40e88c:	add	x28, x28, #0x2
  40e890:	b	40e0a0 <printf@plt+0xc940>
  40e894:	mov	w20, wzr
  40e898:	b	40e8b0 <printf@plt+0xd150>
  40e89c:	cmp	w8, #0x4
  40e8a0:	b.eq	40e8e8 <printf@plt+0xd188>  // b.none
  40e8a4:	cmp	w8, #0x9
  40e8a8:	b.ne	40e8fc <printf@plt+0xd19c>  // b.any
  40e8ac:	mov	w20, #0x1                   	// #1
  40e8b0:	add	x8, sp, #0x658
  40e8b4:	cmp	x19, x8
  40e8b8:	b.eq	40e8c4 <printf@plt+0xd164>  // b.none
  40e8bc:	mov	x0, x19
  40e8c0:	bl	4014e0 <free@plt>
  40e8c4:	mov	w0, w20
  40e8c8:	add	sp, sp, #0x7f0
  40e8cc:	ldp	x20, x19, [sp, #80]
  40e8d0:	ldp	x22, x21, [sp, #64]
  40e8d4:	ldp	x24, x23, [sp, #48]
  40e8d8:	ldp	x26, x25, [sp, #32]
  40e8dc:	ldp	x28, x27, [sp, #16]
  40e8e0:	ldp	x29, x30, [sp], #96
  40e8e4:	ret
  40e8e8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x7d3c>
  40e8ec:	add	x0, x0, #0x77f
  40e8f0:	bl	4055f8 <printf@plt+0x3e98>
  40e8f4:	mov	w20, #0x2                   	// #2
  40e8f8:	b	40e8b0 <printf@plt+0xd150>
  40e8fc:	b	40e8c4 <printf@plt+0xd164>
  40e900:	b	40e94c <printf@plt+0xd1ec>
  40e904:	b	40e94c <printf@plt+0xd1ec>
  40e908:	b	40e94c <printf@plt+0xd1ec>
  40e90c:	b	40e94c <printf@plt+0xd1ec>
  40e910:	b	40e94c <printf@plt+0xd1ec>
  40e914:	b	40e94c <printf@plt+0xd1ec>
  40e918:	b	40e94c <printf@plt+0xd1ec>
  40e91c:	b	40e94c <printf@plt+0xd1ec>
  40e920:	b	40e94c <printf@plt+0xd1ec>
  40e924:	b	40e94c <printf@plt+0xd1ec>
  40e928:	b	40e94c <printf@plt+0xd1ec>
  40e92c:	b	40e94c <printf@plt+0xd1ec>
  40e930:	b	40e94c <printf@plt+0xd1ec>
  40e934:	b	40e94c <printf@plt+0xd1ec>
  40e938:	b	40e94c <printf@plt+0xd1ec>
  40e93c:	b	40e94c <printf@plt+0xd1ec>
  40e940:	b	40e94c <printf@plt+0xd1ec>
  40e944:	b	40e94c <printf@plt+0xd1ec>
  40e948:	b	40e94c <printf@plt+0xd1ec>
  40e94c:	mov	x19, x0
  40e950:	mov	x0, x22
  40e954:	bl	4102ac <_ZdlPv@@Base>
  40e958:	mov	x0, x19
  40e95c:	bl	401700 <_Unwind_Resume@plt>
  40e960:	stp	x29, x30, [sp, #-16]!
  40e964:	mov	x29, sp
  40e968:	add	x0, x0, #0x10
  40e96c:	bl	40dce0 <printf@plt+0xc580>
  40e970:	ldp	x29, x30, [sp], #16
  40e974:	ret
  40e978:	stp	x29, x30, [sp, #-16]!
  40e97c:	mov	x29, sp
  40e980:	add	x0, x0, #0x10
  40e984:	bl	406030 <printf@plt+0x48d0>
  40e988:	ldp	x29, x30, [sp], #16
  40e98c:	ret
  40e990:	stp	x29, x30, [sp, #-16]!
  40e994:	mov	x29, sp
  40e998:	add	x0, x0, #0x10
  40e99c:	bl	40dce8 <printf@plt+0xc588>
  40e9a0:	ldp	x29, x30, [sp], #16
  40e9a4:	ret
  40e9a8:	stp	x29, x30, [sp, #-48]!
  40e9ac:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x3260>
  40e9b0:	ldr	x2, [x8, #664]
  40e9b4:	str	x21, [sp, #16]
  40e9b8:	stp	x20, x19, [sp, #32]
  40e9bc:	mov	x19, x1
  40e9c0:	mov	w20, w0
  40e9c4:	adrp	x21, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e9c8:	mov	x29, sp
  40e9cc:	cbz	x2, 40e9e0 <printf@plt+0xd280>
  40e9d0:	ldr	x0, [x21, #3488]
  40e9d4:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40e9d8:	add	x1, x1, #0x790
  40e9dc:	bl	401470 <fprintf@plt>
  40e9e0:	ldr	x0, [x21, #3488]
  40e9e4:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40e9e8:	add	x1, x1, #0x795
  40e9ec:	mov	w2, w20
  40e9f0:	mov	x3, x19
  40e9f4:	bl	401470 <fprintf@plt>
  40e9f8:	ldr	x0, [x21, #3488]
  40e9fc:	bl	401600 <fflush@plt>
  40ea00:	bl	4016b0 <abort@plt>
  40ea04:	movi	v0.2d, #0x0
  40ea08:	stp	q0, q0, [x0, #224]
  40ea0c:	stp	q0, q0, [x0, #192]
  40ea10:	stp	q0, q0, [x0, #160]
  40ea14:	stp	q0, q0, [x0, #128]
  40ea18:	stp	q0, q0, [x0, #96]
  40ea1c:	stp	q0, q0, [x0, #64]
  40ea20:	stp	q0, q0, [x0, #32]
  40ea24:	stp	q0, q0, [x0]
  40ea28:	ret
  40ea2c:	stp	x29, x30, [sp, #-16]!
  40ea30:	mov	x29, sp
  40ea34:	bl	40ea04 <printf@plt+0xd2a4>
  40ea38:	ldp	x29, x30, [sp], #16
  40ea3c:	ret
  40ea40:	stp	x29, x30, [sp, #-32]!
  40ea44:	stp	x20, x19, [sp, #16]
  40ea48:	mov	x29, sp
  40ea4c:	mov	x20, x1
  40ea50:	mov	x19, x0
  40ea54:	bl	40ea04 <printf@plt+0xd2a4>
  40ea58:	ldrb	w8, [x20]
  40ea5c:	cbz	w8, 40ea78 <printf@plt+0xd318>
  40ea60:	add	x9, x20, #0x1
  40ea64:	mov	w10, #0x1                   	// #1
  40ea68:	and	x8, x8, #0xff
  40ea6c:	strb	w10, [x19, x8]
  40ea70:	ldrb	w8, [x9], #1
  40ea74:	cbnz	w8, 40ea68 <printf@plt+0xd308>
  40ea78:	ldp	x20, x19, [sp, #16]
  40ea7c:	ldp	x29, x30, [sp], #32
  40ea80:	ret
  40ea84:	stp	x29, x30, [sp, #-32]!
  40ea88:	stp	x20, x19, [sp, #16]
  40ea8c:	mov	x29, sp
  40ea90:	mov	x20, x1
  40ea94:	mov	x19, x0
  40ea98:	bl	40ea04 <printf@plt+0xd2a4>
  40ea9c:	ldrb	w8, [x20]
  40eaa0:	cbz	w8, 40eabc <printf@plt+0xd35c>
  40eaa4:	add	x9, x20, #0x1
  40eaa8:	mov	w10, #0x1                   	// #1
  40eaac:	and	x8, x8, #0xff
  40eab0:	strb	w10, [x19, x8]
  40eab4:	ldrb	w8, [x9], #1
  40eab8:	cbnz	w8, 40eaac <printf@plt+0xd34c>
  40eabc:	ldp	x20, x19, [sp, #16]
  40eac0:	ldp	x29, x30, [sp], #32
  40eac4:	ret
  40eac8:	ret
  40eacc:	mov	x8, xzr
  40ead0:	mov	w9, #0x1                   	// #1
  40ead4:	b	40eae4 <printf@plt+0xd384>
  40ead8:	add	x8, x8, #0x1
  40eadc:	cmp	x8, #0x100
  40eae0:	b.eq	40eaf4 <printf@plt+0xd394>  // b.none
  40eae4:	ldrb	w10, [x1, x8]
  40eae8:	cbz	w10, 40ead8 <printf@plt+0xd378>
  40eaec:	strb	w9, [x0, x8]
  40eaf0:	b	40ead8 <printf@plt+0xd378>
  40eaf4:	ret
  40eaf8:	stp	x29, x30, [sp, #-96]!
  40eafc:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x3260>
  40eb00:	ldr	w9, [x8, #468]
  40eb04:	stp	x28, x27, [sp, #16]
  40eb08:	stp	x26, x25, [sp, #32]
  40eb0c:	stp	x24, x23, [sp, #48]
  40eb10:	stp	x22, x21, [sp, #64]
  40eb14:	stp	x20, x19, [sp, #80]
  40eb18:	mov	x29, sp
  40eb1c:	cbz	w9, 40eb3c <printf@plt+0xd3dc>
  40eb20:	ldp	x20, x19, [sp, #80]
  40eb24:	ldp	x22, x21, [sp, #64]
  40eb28:	ldp	x24, x23, [sp, #48]
  40eb2c:	ldp	x26, x25, [sp, #32]
  40eb30:	ldp	x28, x27, [sp, #16]
  40eb34:	ldp	x29, x30, [sp], #96
  40eb38:	ret
  40eb3c:	adrp	x23, 431000 <stderr@@GLIBC_2.17+0x2260>
  40eb40:	adrp	x24, 431000 <stderr@@GLIBC_2.17+0x2260>
  40eb44:	adrp	x25, 431000 <stderr@@GLIBC_2.17+0x2260>
  40eb48:	adrp	x26, 431000 <stderr@@GLIBC_2.17+0x2260>
  40eb4c:	adrp	x27, 431000 <stderr@@GLIBC_2.17+0x2260>
  40eb50:	adrp	x28, 431000 <stderr@@GLIBC_2.17+0x2260>
  40eb54:	adrp	x20, 431000 <stderr@@GLIBC_2.17+0x2260>
  40eb58:	adrp	x21, 432000 <stderr@@GLIBC_2.17+0x3260>
  40eb5c:	mov	x19, xzr
  40eb60:	mov	w9, #0x1                   	// #1
  40eb64:	add	x23, x23, #0x9d4
  40eb68:	add	x24, x24, #0xad4
  40eb6c:	add	x25, x25, #0xbd4
  40eb70:	add	x26, x26, #0xcd4
  40eb74:	add	x27, x27, #0xdd4
  40eb78:	add	x28, x28, #0xed4
  40eb7c:	add	x20, x20, #0xfd4
  40eb80:	add	x21, x21, #0xd4
  40eb84:	str	w9, [x8, #468]
  40eb88:	b	40eba4 <printf@plt+0xd444>
  40eb8c:	mov	w8, wzr
  40eb90:	strb	wzr, [x20, x19]
  40eb94:	strb	w8, [x21, x19]
  40eb98:	add	x19, x19, #0x1
  40eb9c:	cmp	x19, #0x100
  40eba0:	b.eq	40eb20 <printf@plt+0xd3c0>  // b.none
  40eba4:	ands	x22, x19, #0x7fffff80
  40eba8:	b.eq	40ebcc <printf@plt+0xd46c>  // b.none
  40ebac:	adrp	x9, 431000 <stderr@@GLIBC_2.17+0x2260>
  40ebb0:	add	x9, x9, #0x6d4
  40ebb4:	strb	wzr, [x9, x19]
  40ebb8:	adrp	x9, 431000 <stderr@@GLIBC_2.17+0x2260>
  40ebbc:	mov	w8, wzr
  40ebc0:	add	x9, x9, #0x7d4
  40ebc4:	strb	wzr, [x9, x19]
  40ebc8:	b	40ec14 <printf@plt+0xd4b4>
  40ebcc:	mov	w0, w19
  40ebd0:	bl	401610 <isalpha@plt>
  40ebd4:	cmp	w0, #0x0
  40ebd8:	adrp	x9, 431000 <stderr@@GLIBC_2.17+0x2260>
  40ebdc:	cset	w8, ne  // ne = any
  40ebe0:	add	x9, x9, #0x6d4
  40ebe4:	mov	w0, w19
  40ebe8:	strb	w8, [x9, x19]
  40ebec:	bl	4015c0 <isupper@plt>
  40ebf0:	cmp	w0, #0x0
  40ebf4:	adrp	x9, 431000 <stderr@@GLIBC_2.17+0x2260>
  40ebf8:	cset	w8, ne  // ne = any
  40ebfc:	add	x9, x9, #0x7d4
  40ec00:	mov	w0, w19
  40ec04:	strb	w8, [x9, x19]
  40ec08:	bl	401490 <islower@plt>
  40ec0c:	cmp	w0, #0x0
  40ec10:	cset	w8, ne  // ne = any
  40ec14:	adrp	x9, 431000 <stderr@@GLIBC_2.17+0x2260>
  40ec18:	add	x9, x9, #0x8d4
  40ec1c:	strb	w8, [x9, x19]
  40ec20:	cbz	x22, 40ec58 <printf@plt+0xd4f8>
  40ec24:	mov	w8, wzr
  40ec28:	strb	wzr, [x23, x19]
  40ec2c:	strb	w8, [x24, x19]
  40ec30:	cbz	x22, 40ec84 <printf@plt+0xd524>
  40ec34:	mov	w8, wzr
  40ec38:	strb	wzr, [x25, x19]
  40ec3c:	strb	w8, [x26, x19]
  40ec40:	cbz	x22, 40ecb0 <printf@plt+0xd550>
  40ec44:	mov	w8, wzr
  40ec48:	strb	wzr, [x27, x19]
  40ec4c:	strb	w8, [x28, x19]
  40ec50:	cbnz	x22, 40eb8c <printf@plt+0xd42c>
  40ec54:	b	40ecdc <printf@plt+0xd57c>
  40ec58:	mov	w0, w19
  40ec5c:	bl	401660 <isdigit@plt>
  40ec60:	cmp	w0, #0x0
  40ec64:	cset	w8, ne  // ne = any
  40ec68:	mov	w0, w19
  40ec6c:	strb	w8, [x23, x19]
  40ec70:	bl	401540 <isxdigit@plt>
  40ec74:	cmp	w0, #0x0
  40ec78:	cset	w8, ne  // ne = any
  40ec7c:	strb	w8, [x24, x19]
  40ec80:	cbnz	x22, 40ec34 <printf@plt+0xd4d4>
  40ec84:	mov	w0, w19
  40ec88:	bl	4014b0 <isspace@plt>
  40ec8c:	cmp	w0, #0x0
  40ec90:	cset	w8, ne  // ne = any
  40ec94:	mov	w0, w19
  40ec98:	strb	w8, [x25, x19]
  40ec9c:	bl	401690 <ispunct@plt>
  40eca0:	cmp	w0, #0x0
  40eca4:	cset	w8, ne  // ne = any
  40eca8:	strb	w8, [x26, x19]
  40ecac:	cbnz	x22, 40ec44 <printf@plt+0xd4e4>
  40ecb0:	mov	w0, w19
  40ecb4:	bl	401450 <isalnum@plt>
  40ecb8:	cmp	w0, #0x0
  40ecbc:	cset	w8, ne  // ne = any
  40ecc0:	mov	w0, w19
  40ecc4:	strb	w8, [x27, x19]
  40ecc8:	bl	4015b0 <isprint@plt>
  40eccc:	cmp	w0, #0x0
  40ecd0:	cset	w8, ne  // ne = any
  40ecd4:	strb	w8, [x28, x19]
  40ecd8:	cbnz	x22, 40eb8c <printf@plt+0xd42c>
  40ecdc:	mov	w0, w19
  40ece0:	bl	401580 <isgraph@plt>
  40ece4:	cmp	w0, #0x0
  40ece8:	cset	w8, ne  // ne = any
  40ecec:	mov	w0, w19
  40ecf0:	strb	w8, [x20, x19]
  40ecf4:	bl	4016a0 <iscntrl@plt>
  40ecf8:	cmp	w0, #0x0
  40ecfc:	cset	w8, ne  // ne = any
  40ed00:	b	40eb94 <printf@plt+0xd434>
  40ed04:	stp	x29, x30, [sp, #-16]!
  40ed08:	adrp	x0, 418000 <_ZdlPvm@@Base+0x7d3c>
  40ed0c:	add	x0, x0, #0x7be
  40ed10:	mov	x29, sp
  40ed14:	bl	4016c0 <getenv@plt>
  40ed18:	cbz	x0, 40ed24 <printf@plt+0xd5c4>
  40ed1c:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ed20:	str	x0, [x8, #3168]
  40ed24:	ldp	x29, x30, [sp], #16
  40ed28:	ret
  40ed2c:	adrp	x9, 418000 <_ZdlPvm@@Base+0x7d3c>
  40ed30:	mov	w8, #0x1                   	// #1
  40ed34:	add	x9, x9, #0x7e3
  40ed38:	cmp	x1, #0x0
  40ed3c:	str	w8, [x0]
  40ed40:	csel	x8, x9, x1, eq  // eq = none
  40ed44:	str	x8, [x0, #8]
  40ed48:	ret
  40ed4c:	str	wzr, [x0]
  40ed50:	ret
  40ed54:	mov	w8, #0x3                   	// #3
  40ed58:	str	w8, [x0]
  40ed5c:	str	w1, [x0, #8]
  40ed60:	ret
  40ed64:	mov	w8, #0x4                   	// #4
  40ed68:	str	w8, [x0]
  40ed6c:	str	w1, [x0, #8]
  40ed70:	ret
  40ed74:	mov	w8, #0x2                   	// #2
  40ed78:	str	w8, [x0]
  40ed7c:	strb	w1, [x0, #8]
  40ed80:	ret
  40ed84:	mov	w8, #0x2                   	// #2
  40ed88:	str	w8, [x0]
  40ed8c:	strb	w1, [x0, #8]
  40ed90:	ret
  40ed94:	mov	w8, #0x5                   	// #5
  40ed98:	str	w8, [x0]
  40ed9c:	str	d0, [x0, #8]
  40eda0:	ret
  40eda4:	ldr	w8, [x0]
  40eda8:	cmp	w8, #0x0
  40edac:	cset	w0, eq  // eq = none
  40edb0:	ret
  40edb4:	stp	x29, x30, [sp, #-16]!
  40edb8:	mov	x29, sp
  40edbc:	ldr	w8, [x0]
  40edc0:	sub	w8, w8, #0x1
  40edc4:	cmp	w8, #0x4
  40edc8:	b.hi	40ee48 <printf@plt+0xd6e8>  // b.pmore
  40edcc:	adrp	x9, 418000 <_ZdlPvm@@Base+0x7d3c>
  40edd0:	add	x9, x9, #0x7cf
  40edd4:	adr	x10, 40ede4 <printf@plt+0xd684>
  40edd8:	ldrb	w11, [x9, x8]
  40eddc:	add	x10, x10, x11, lsl #2
  40ede0:	br	x10
  40ede4:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ede8:	ldrb	w0, [x0, #8]
  40edec:	ldr	x1, [x8, #3488]
  40edf0:	bl	401480 <putc@plt>
  40edf4:	ldp	x29, x30, [sp], #16
  40edf8:	ret
  40edfc:	ldr	x0, [x0, #8]
  40ee00:	b	40ee18 <printf@plt+0xd6b8>
  40ee04:	ldr	w0, [x0, #8]
  40ee08:	bl	40ffc0 <printf@plt+0xe860>
  40ee0c:	b	40ee18 <printf@plt+0xd6b8>
  40ee10:	ldr	w0, [x0, #8]
  40ee14:	bl	41005c <printf@plt+0xe8fc>
  40ee18:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ee1c:	ldr	x1, [x8, #3488]
  40ee20:	bl	401420 <fputs@plt>
  40ee24:	ldp	x29, x30, [sp], #16
  40ee28:	ret
  40ee2c:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ee30:	ldr	x8, [x8, #3488]
  40ee34:	ldr	d0, [x0, #8]
  40ee38:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40ee3c:	add	x1, x1, #0x7ea
  40ee40:	mov	x0, x8
  40ee44:	bl	401470 <fprintf@plt>
  40ee48:	ldp	x29, x30, [sp], #16
  40ee4c:	ret
  40ee50:	stp	x29, x30, [sp, #-80]!
  40ee54:	stp	x26, x25, [sp, #16]
  40ee58:	stp	x24, x23, [sp, #32]
  40ee5c:	stp	x22, x21, [sp, #48]
  40ee60:	stp	x20, x19, [sp, #64]
  40ee64:	mov	x29, sp
  40ee68:	adrp	x22, 418000 <_ZdlPvm@@Base+0x7d3c>
  40ee6c:	cmp	x0, #0x0
  40ee70:	add	x22, x22, #0x7ed
  40ee74:	mov	x20, x2
  40ee78:	mov	x21, x1
  40ee7c:	mov	x23, x0
  40ee80:	cset	w0, ne  // ne = any
  40ee84:	mov	w1, #0x62                  	// #98
  40ee88:	mov	x2, x22
  40ee8c:	mov	x19, x3
  40ee90:	bl	402ed0 <printf@plt+0x1770>
  40ee94:	adrp	x24, 418000 <_ZdlPvm@@Base+0x7d3c>
  40ee98:	add	x24, x24, #0x7d4
  40ee9c:	adrp	x25, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40eea0:	b	40eec8 <printf@plt+0xd768>
  40eea4:	mov	x0, x19
  40eea8:	bl	40eda4 <printf@plt+0xd644>
  40eeac:	cmp	w0, #0x0
  40eeb0:	cset	w0, eq  // eq = none
  40eeb4:	mov	w1, #0x74                  	// #116
  40eeb8:	mov	x2, x22
  40eebc:	bl	402ed0 <printf@plt+0x1770>
  40eec0:	mov	x0, x19
  40eec4:	bl	40edb4 <printf@plt+0xd654>
  40eec8:	mov	x26, x23
  40eecc:	ldrb	w0, [x26], #1
  40eed0:	cmp	w0, #0x25
  40eed4:	b.eq	40eeec <printf@plt+0xd78c>  // b.none
  40eed8:	cbz	w0, 40ef84 <printf@plt+0xd824>
  40eedc:	ldr	x1, [x25, #3488]
  40eee0:	bl	401480 <putc@plt>
  40eee4:	mov	x23, x26
  40eee8:	b	40eec8 <printf@plt+0xd768>
  40eeec:	ldrb	w8, [x23, #1]
  40eef0:	add	x23, x23, #0x2
  40eef4:	sub	w8, w8, #0x25
  40eef8:	cmp	w8, #0xe
  40eefc:	b.hi	40ef38 <printf@plt+0xd7d8>  // b.pmore
  40ef00:	adr	x9, 40eea4 <printf@plt+0xd744>
  40ef04:	ldrb	w10, [x24, x8]
  40ef08:	add	x9, x9, x10, lsl #2
  40ef0c:	br	x9
  40ef10:	mov	x0, x21
  40ef14:	bl	40eda4 <printf@plt+0xd644>
  40ef18:	cmp	w0, #0x0
  40ef1c:	cset	w0, eq  // eq = none
  40ef20:	mov	w1, #0x6c                  	// #108
  40ef24:	mov	x2, x22
  40ef28:	bl	402ed0 <printf@plt+0x1770>
  40ef2c:	mov	x0, x21
  40ef30:	bl	40edb4 <printf@plt+0xd654>
  40ef34:	b	40eec8 <printf@plt+0xd768>
  40ef38:	mov	w1, #0x78                  	// #120
  40ef3c:	mov	w0, wzr
  40ef40:	mov	x2, x22
  40ef44:	bl	402ed0 <printf@plt+0x1770>
  40ef48:	b	40eec8 <printf@plt+0xd768>
  40ef4c:	mov	x0, x20
  40ef50:	bl	40eda4 <printf@plt+0xd644>
  40ef54:	cmp	w0, #0x0
  40ef58:	cset	w0, eq  // eq = none
  40ef5c:	mov	w1, #0x70                  	// #112
  40ef60:	mov	x2, x22
  40ef64:	bl	402ed0 <printf@plt+0x1770>
  40ef68:	mov	x0, x20
  40ef6c:	bl	40edb4 <printf@plt+0xd654>
  40ef70:	b	40eec8 <printf@plt+0xd768>
  40ef74:	ldr	x1, [x25, #3488]
  40ef78:	mov	w0, #0x25                  	// #37
  40ef7c:	bl	4015d0 <fputc@plt>
  40ef80:	b	40eec8 <printf@plt+0xd768>
  40ef84:	ldp	x20, x19, [sp, #64]
  40ef88:	ldp	x22, x21, [sp, #48]
  40ef8c:	ldp	x24, x23, [sp, #32]
  40ef90:	ldp	x26, x25, [sp, #16]
  40ef94:	ldp	x29, x30, [sp], #80
  40ef98:	ret
  40ef9c:	stp	x29, x30, [sp, #-16]!
  40efa0:	mov	x29, sp
  40efa4:	mov	x4, x3
  40efa8:	mov	x3, x2
  40efac:	mov	x2, x1
  40efb0:	mov	x1, x0
  40efb4:	mov	w0, #0x1                   	// #1
  40efb8:	bl	40efc4 <printf@plt+0xd864>
  40efbc:	ldp	x29, x30, [sp], #16
  40efc0:	ret
  40efc4:	stp	x29, x30, [sp, #-16]!
  40efc8:	mov	x29, sp
  40efcc:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x3260>
  40efd0:	adrp	x9, 432000 <stderr@@GLIBC_2.17+0x3260>
  40efd4:	adrp	x10, 432000 <stderr@@GLIBC_2.17+0x3260>
  40efd8:	ldr	x8, [x8, #496]
  40efdc:	mov	x7, x4
  40efe0:	mov	x5, x2
  40efe4:	mov	x4, x1
  40efe8:	ldr	x1, [x9, #504]
  40efec:	ldr	w2, [x10, #612]
  40eff0:	mov	x6, x3
  40eff4:	mov	w3, w0
  40eff8:	mov	x0, x8
  40effc:	bl	40f088 <printf@plt+0xd928>
  40f000:	ldp	x29, x30, [sp], #16
  40f004:	ret
  40f008:	stp	x29, x30, [sp, #-16]!
  40f00c:	mov	x29, sp
  40f010:	mov	x4, x3
  40f014:	mov	x3, x2
  40f018:	mov	x2, x1
  40f01c:	mov	x1, x0
  40f020:	mov	w0, wzr
  40f024:	bl	40efc4 <printf@plt+0xd864>
  40f028:	ldp	x29, x30, [sp], #16
  40f02c:	ret
  40f030:	stp	x29, x30, [sp, #-16]!
  40f034:	mov	x29, sp
  40f038:	mov	x4, x3
  40f03c:	mov	x3, x2
  40f040:	mov	x2, x1
  40f044:	mov	x1, x0
  40f048:	mov	w0, #0x2                   	// #2
  40f04c:	bl	40efc4 <printf@plt+0xd864>
  40f050:	ldp	x29, x30, [sp], #16
  40f054:	ret
  40f058:	stp	x29, x30, [sp, #-16]!
  40f05c:	mov	x29, sp
  40f060:	mov	x7, x5
  40f064:	mov	x6, x4
  40f068:	mov	x5, x3
  40f06c:	mov	x4, x2
  40f070:	mov	w2, w1
  40f074:	mov	w3, #0x1                   	// #1
  40f078:	mov	x1, xzr
  40f07c:	bl	40f088 <printf@plt+0xd928>
  40f080:	ldp	x29, x30, [sp], #16
  40f084:	ret
  40f088:	stp	x29, x30, [sp, #-96]!
  40f08c:	str	x27, [sp, #16]
  40f090:	stp	x26, x25, [sp, #32]
  40f094:	stp	x24, x23, [sp, #48]
  40f098:	stp	x22, x21, [sp, #64]
  40f09c:	stp	x20, x19, [sp, #80]
  40f0a0:	mov	x29, sp
  40f0a4:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x3260>
  40f0a8:	mov	w24, w2
  40f0ac:	ldr	x2, [x8, #664]
  40f0b0:	mov	x20, x7
  40f0b4:	mov	x21, x6
  40f0b8:	mov	x22, x5
  40f0bc:	mov	x23, x4
  40f0c0:	mov	w19, w3
  40f0c4:	mov	x25, x1
  40f0c8:	mov	x26, x0
  40f0cc:	adrp	x27, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f0d0:	cbnz	x2, 40f0e0 <printf@plt+0xd980>
  40f0d4:	mov	w8, wzr
  40f0d8:	cbnz	x26, 40f0f8 <printf@plt+0xd998>
  40f0dc:	b	40f154 <printf@plt+0xd9f4>
  40f0e0:	ldr	x0, [x27, #3488]
  40f0e4:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40f0e8:	add	x1, x1, #0x80a
  40f0ec:	bl	401470 <fprintf@plt>
  40f0f0:	mov	w8, #0x1                   	// #1
  40f0f4:	cbz	x26, 40f154 <printf@plt+0xd9f4>
  40f0f8:	tbnz	w24, #31, 40f154 <printf@plt+0xd9f4>
  40f0fc:	adrp	x1, 413000 <_ZdlPvm@@Base+0x2d3c>
  40f100:	add	x1, x1, #0x328
  40f104:	mov	x0, x26
  40f108:	bl	401650 <strcmp@plt>
  40f10c:	mov	w8, w0
  40f110:	ldr	x0, [x27, #3488]
  40f114:	adrp	x9, 418000 <_ZdlPvm@@Base+0x7d3c>
  40f118:	add	x9, x9, #0x80e
  40f11c:	cmp	w8, #0x0
  40f120:	csel	x2, x9, x26, eq  // eq = none
  40f124:	cbnz	x25, 40f13c <printf@plt+0xd9dc>
  40f128:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40f12c:	add	x1, x1, #0x82b
  40f130:	mov	w3, w24
  40f134:	bl	401470 <fprintf@plt>
  40f138:	b	40f150 <printf@plt+0xd9f0>
  40f13c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40f140:	add	x1, x1, #0x81f
  40f144:	mov	x3, x25
  40f148:	mov	w4, w24
  40f14c:	bl	401470 <fprintf@plt>
  40f150:	mov	w8, #0x1                   	// #1
  40f154:	cbz	w8, 40f164 <printf@plt+0xda04>
  40f158:	ldr	x1, [x27, #3488]
  40f15c:	mov	w0, #0x20                  	// #32
  40f160:	bl	4015d0 <fputc@plt>
  40f164:	cbz	w19, 40f184 <printf@plt+0xda24>
  40f168:	cmp	w19, #0x2
  40f16c:	b.ne	40f1a8 <printf@plt+0xda48>  // b.any
  40f170:	ldr	x3, [x27, #3488]
  40f174:	adrp	x0, 418000 <_ZdlPvm@@Base+0x7d3c>
  40f178:	add	x0, x0, #0x832
  40f17c:	mov	w1, #0xc                   	// #12
  40f180:	b	40f194 <printf@plt+0xda34>
  40f184:	ldr	x3, [x27, #3488]
  40f188:	adrp	x0, 418000 <_ZdlPvm@@Base+0x7d3c>
  40f18c:	add	x0, x0, #0x83f
  40f190:	mov	w1, #0x8                   	// #8
  40f194:	mov	w2, #0x1                   	// #1
  40f198:	bl	4016f0 <fwrite@plt>
  40f19c:	ldr	x1, [x27, #3488]
  40f1a0:	mov	w0, #0x20                  	// #32
  40f1a4:	bl	4015d0 <fputc@plt>
  40f1a8:	mov	x0, x23
  40f1ac:	mov	x1, x22
  40f1b0:	mov	x2, x21
  40f1b4:	mov	x3, x20
  40f1b8:	bl	40ee50 <printf@plt+0xd6f0>
  40f1bc:	ldr	x1, [x27, #3488]
  40f1c0:	mov	w0, #0xa                   	// #10
  40f1c4:	bl	4015d0 <fputc@plt>
  40f1c8:	ldr	x0, [x27, #3488]
  40f1cc:	bl	401600 <fflush@plt>
  40f1d0:	cmp	w19, #0x2
  40f1d4:	b.ne	40f1dc <printf@plt+0xda7c>  // b.any
  40f1d8:	bl	40f258 <printf@plt+0xdaf8>
  40f1dc:	ldp	x20, x19, [sp, #80]
  40f1e0:	ldp	x22, x21, [sp, #64]
  40f1e4:	ldp	x24, x23, [sp, #48]
  40f1e8:	ldp	x26, x25, [sp, #32]
  40f1ec:	ldr	x27, [sp, #16]
  40f1f0:	ldp	x29, x30, [sp], #96
  40f1f4:	ret
  40f1f8:	stp	x29, x30, [sp, #-16]!
  40f1fc:	mov	x29, sp
  40f200:	mov	x7, x5
  40f204:	mov	x6, x4
  40f208:	mov	x5, x3
  40f20c:	mov	x4, x2
  40f210:	mov	w2, w1
  40f214:	mov	x1, xzr
  40f218:	mov	w3, wzr
  40f21c:	bl	40f088 <printf@plt+0xd928>
  40f220:	ldp	x29, x30, [sp], #16
  40f224:	ret
  40f228:	stp	x29, x30, [sp, #-16]!
  40f22c:	mov	x29, sp
  40f230:	mov	x7, x5
  40f234:	mov	x6, x4
  40f238:	mov	x5, x3
  40f23c:	mov	x4, x2
  40f240:	mov	w2, w1
  40f244:	mov	w3, #0x2                   	// #2
  40f248:	mov	x1, xzr
  40f24c:	bl	40f088 <printf@plt+0xd928>
  40f250:	ldp	x29, x30, [sp], #16
  40f254:	ret
  40f258:	stp	x29, x30, [sp, #-16]!
  40f25c:	mov	w0, #0x3                   	// #3
  40f260:	mov	x29, sp
  40f264:	bl	4016e0 <exit@plt>
  40f268:	sub	sp, sp, #0xb0
  40f26c:	stp	x29, x30, [sp, #80]
  40f270:	stp	x28, x27, [sp, #96]
  40f274:	stp	x26, x25, [sp, #112]
  40f278:	stp	x24, x23, [sp, #128]
  40f27c:	stp	x22, x21, [sp, #144]
  40f280:	stp	x20, x19, [sp, #160]
  40f284:	ldrb	w8, [x2]
  40f288:	ldr	w9, [x7, #4]
  40f28c:	add	x29, sp, #0x50
  40f290:	cmp	w8, #0x3a
  40f294:	csel	w22, wzr, w9, eq  // eq = none
  40f298:	cmp	w0, #0x1
  40f29c:	b.lt	40f5d4 <printf@plt+0xde74>  // b.tstop
  40f2a0:	ldr	w8, [x7]
  40f2a4:	mov	x19, x7
  40f2a8:	mov	w21, w5
  40f2ac:	mov	x27, x4
  40f2b0:	mov	x23, x3
  40f2b4:	mov	x28, x2
  40f2b8:	mov	w24, w0
  40f2bc:	mov	x26, x1
  40f2c0:	str	xzr, [x7, #16]
  40f2c4:	cbz	w8, 40f2e0 <printf@plt+0xdb80>
  40f2c8:	ldr	w9, [x19, #24]
  40f2cc:	cbz	w9, 40f2dc <printf@plt+0xdb7c>
  40f2d0:	ldr	x8, [x19, #32]
  40f2d4:	cbnz	x8, 40f30c <printf@plt+0xdbac>
  40f2d8:	b	40f420 <printf@plt+0xdcc0>
  40f2dc:	cbnz	w8, 40f2e8 <printf@plt+0xdb88>
  40f2e0:	mov	w8, #0x1                   	// #1
  40f2e4:	str	w8, [x19]
  40f2e8:	mov	x0, x28
  40f2ec:	mov	w1, w6
  40f2f0:	mov	x2, x19
  40f2f4:	bl	40fcb0 <printf@plt+0xe550>
  40f2f8:	mov	x28, x0
  40f2fc:	mov	w8, #0x1                   	// #1
  40f300:	str	w8, [x19, #24]
  40f304:	ldr	x8, [x19, #32]
  40f308:	cbz	x8, 40f420 <printf@plt+0xdcc0>
  40f30c:	ldrb	w8, [x8]
  40f310:	cbz	w8, 40f420 <printf@plt+0xdcc0>
  40f314:	cbz	x23, 40f658 <printf@plt+0xdef8>
  40f318:	ldrsw	x8, [x19]
  40f31c:	ldr	x20, [x26, x8, lsl #3]
  40f320:	str	x8, [sp, #32]
  40f324:	ldrb	w25, [x20, #1]
  40f328:	cmp	w25, #0x2d
  40f32c:	b.eq	40f33c <printf@plt+0xdbdc>  // b.none
  40f330:	cbz	w21, 40f658 <printf@plt+0xdef8>
  40f334:	ldrb	w8, [x20, #2]
  40f338:	cbz	w8, 40f76c <printf@plt+0xe00c>
  40f33c:	stp	x26, x27, [x29, #-32]
  40f340:	str	x20, [sp, #8]
  40f344:	ldr	x20, [x19, #32]
  40f348:	mov	x27, x20
  40f34c:	ldrb	w8, [x27]
  40f350:	cbz	w8, 40f368 <printf@plt+0xdc08>
  40f354:	cmp	w8, #0x3d
  40f358:	b.eq	40f368 <printf@plt+0xdc08>  // b.none
  40f35c:	add	x27, x27, #0x1
  40f360:	ldrb	w8, [x27]
  40f364:	cbnz	w8, 40f354 <printf@plt+0xdbf4>
  40f368:	ldr	x26, [x23]
  40f36c:	str	w25, [sp, #16]
  40f370:	stur	w21, [x29, #-8]
  40f374:	str	x23, [sp, #40]
  40f378:	cbz	x26, 40f52c <printf@plt+0xddcc>
  40f37c:	str	w22, [sp, #20]
  40f380:	str	x28, [sp, #24]
  40f384:	mov	w21, wzr
  40f388:	mov	w25, wzr
  40f38c:	mov	x28, xzr
  40f390:	sub	x22, x27, x20
  40f394:	mov	w8, #0xffffffff            	// #-1
  40f398:	stur	w8, [x29, #-12]
  40f39c:	b	40f3b0 <printf@plt+0xdc50>
  40f3a0:	mov	w25, #0x1                   	// #1
  40f3a4:	ldr	x26, [x23, #32]!
  40f3a8:	add	w21, w21, #0x1
  40f3ac:	cbz	x26, 40f4c8 <printf@plt+0xdd68>
  40f3b0:	mov	x0, x26
  40f3b4:	mov	x1, x20
  40f3b8:	mov	x2, x22
  40f3bc:	bl	4015a0 <strncmp@plt>
  40f3c0:	cbnz	w0, 40f3a4 <printf@plt+0xdc44>
  40f3c4:	mov	x0, x26
  40f3c8:	bl	401460 <strlen@plt>
  40f3cc:	cmp	w22, w0
  40f3d0:	b.eq	40f5fc <printf@plt+0xde9c>  // b.none
  40f3d4:	cbz	x28, 40f414 <printf@plt+0xdcb4>
  40f3d8:	ldur	w8, [x29, #-8]
  40f3dc:	cbnz	w8, 40f3a0 <printf@plt+0xdc40>
  40f3e0:	ldr	w8, [x28, #8]
  40f3e4:	ldr	w9, [x23, #8]
  40f3e8:	cmp	w8, w9
  40f3ec:	b.ne	40f3a0 <printf@plt+0xdc40>  // b.any
  40f3f0:	ldr	x8, [x28, #16]
  40f3f4:	ldr	x9, [x23, #16]
  40f3f8:	cmp	x8, x9
  40f3fc:	b.ne	40f3a0 <printf@plt+0xdc40>  // b.any
  40f400:	ldr	w8, [x28, #24]
  40f404:	ldr	w9, [x23, #24]
  40f408:	cmp	w8, w9
  40f40c:	b.ne	40f3a0 <printf@plt+0xdc40>  // b.any
  40f410:	b	40f3a4 <printf@plt+0xdc44>
  40f414:	mov	x28, x23
  40f418:	stur	w21, [x29, #-12]
  40f41c:	b	40f3a4 <printf@plt+0xdc44>
  40f420:	ldr	w9, [x19, #52]
  40f424:	ldr	w8, [x19]
  40f428:	cmp	w9, w8
  40f42c:	b.le	40f434 <printf@plt+0xdcd4>
  40f430:	str	w8, [x19, #52]
  40f434:	ldr	w9, [x19, #48]
  40f438:	cmp	w9, w8
  40f43c:	b.le	40f444 <printf@plt+0xdce4>
  40f440:	str	w8, [x19, #48]
  40f444:	ldr	w9, [x19, #40]
  40f448:	cmp	w9, #0x1
  40f44c:	b.ne	40f4e0 <printf@plt+0xdd80>  // b.any
  40f450:	ldp	w10, w9, [x19, #48]
  40f454:	cmp	w10, w9
  40f458:	b.eq	40f474 <printf@plt+0xdd14>  // b.none
  40f45c:	cmp	w9, w8
  40f460:	b.eq	40f474 <printf@plt+0xdd14>  // b.none
  40f464:	mov	x0, x26
  40f468:	mov	x1, x19
  40f46c:	bl	40fd48 <printf@plt+0xe5e8>
  40f470:	b	40f480 <printf@plt+0xdd20>
  40f474:	cmp	w9, w8
  40f478:	b.eq	40f480 <printf@plt+0xdd20>  // b.none
  40f47c:	str	w8, [x19, #48]
  40f480:	ldr	w8, [x19]
  40f484:	cmp	w8, w24
  40f488:	b.ge	40f4dc <printf@plt+0xdd7c>  // b.tcont
  40f48c:	sxtw	x9, w8
  40f490:	add	x9, x26, x9, lsl #3
  40f494:	b	40f4ac <printf@plt+0xdd4c>
  40f498:	add	w8, w8, #0x1
  40f49c:	cmp	w24, w8
  40f4a0:	add	x9, x9, #0x8
  40f4a4:	str	w8, [x19]
  40f4a8:	b.eq	40f4d8 <printf@plt+0xdd78>  // b.none
  40f4ac:	ldr	x10, [x9]
  40f4b0:	ldrb	w11, [x10]
  40f4b4:	cmp	w11, #0x2d
  40f4b8:	b.ne	40f498 <printf@plt+0xdd38>  // b.any
  40f4bc:	ldrb	w10, [x10, #1]
  40f4c0:	cbz	w10, 40f498 <printf@plt+0xdd38>
  40f4c4:	b	40f4dc <printf@plt+0xdd7c>
  40f4c8:	ldur	w21, [x29, #-12]
  40f4cc:	mov	w8, wzr
  40f4d0:	mov	x23, x28
  40f4d4:	b	40f600 <printf@plt+0xdea0>
  40f4d8:	mov	w8, w24
  40f4dc:	str	w8, [x19, #52]
  40f4e0:	ldrsw	x20, [x19]
  40f4e4:	cmp	w20, w24
  40f4e8:	b.eq	40f558 <printf@plt+0xddf8>  // b.none
  40f4ec:	ldr	x0, [x26, x20, lsl #3]
  40f4f0:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40f4f4:	add	x1, x1, #0x848
  40f4f8:	bl	401650 <strcmp@plt>
  40f4fc:	cbnz	w0, 40f558 <printf@plt+0xddf8>
  40f500:	ldp	w9, w10, [x19, #48]
  40f504:	add	w8, w20, #0x1
  40f508:	str	w8, [x19]
  40f50c:	cmp	w9, w10
  40f510:	b.eq	40f544 <printf@plt+0xdde4>  // b.none
  40f514:	cmp	w10, w8
  40f518:	b.eq	40f544 <printf@plt+0xdde4>  // b.none
  40f51c:	mov	x0, x26
  40f520:	mov	x1, x19
  40f524:	bl	40fd48 <printf@plt+0xe5e8>
  40f528:	b	40f550 <printf@plt+0xddf0>
  40f52c:	mov	w25, wzr
  40f530:	mov	x23, xzr
  40f534:	mov	w8, wzr
  40f538:	mov	w21, #0xffffffff            	// #-1
  40f53c:	cbnz	w25, 40f60c <printf@plt+0xdeac>
  40f540:	b	40f704 <printf@plt+0xdfa4>
  40f544:	cmp	w9, w10
  40f548:	b.ne	40f550 <printf@plt+0xddf0>  // b.any
  40f54c:	str	w8, [x19, #48]
  40f550:	str	w24, [x19, #52]
  40f554:	str	w24, [x19]
  40f558:	ldrsw	x8, [x19]
  40f55c:	cmp	w8, w24
  40f560:	b.ne	40f578 <printf@plt+0xde18>  // b.any
  40f564:	ldp	w8, w9, [x19, #48]
  40f568:	cmp	w8, w9
  40f56c:	b.eq	40f5d4 <printf@plt+0xde74>  // b.none
  40f570:	str	w8, [x19]
  40f574:	b	40f5d4 <printf@plt+0xde74>
  40f578:	ldr	x9, [x26, x8, lsl #3]
  40f57c:	ldrb	w10, [x9]
  40f580:	cmp	w10, #0x2d
  40f584:	b.ne	40f5b4 <printf@plt+0xde54>  // b.any
  40f588:	ldrb	w10, [x9, #1]!
  40f58c:	cbz	w10, 40f5b4 <printf@plt+0xde54>
  40f590:	cmp	x23, #0x0
  40f594:	cset	w8, ne  // ne = any
  40f598:	cmp	w10, #0x2d
  40f59c:	cset	w10, eq  // eq = none
  40f5a0:	and	w8, w8, w10
  40f5a4:	add	x8, x9, x8
  40f5a8:	str	x8, [x19, #32]
  40f5ac:	cbnz	x23, 40f318 <printf@plt+0xdbb8>
  40f5b0:	b	40f658 <printf@plt+0xdef8>
  40f5b4:	ldr	w9, [x19, #40]
  40f5b8:	cbz	w9, 40f5d4 <printf@plt+0xde74>
  40f5bc:	add	w9, w8, #0x1
  40f5c0:	str	w9, [x19]
  40f5c4:	ldr	x8, [x26, x8, lsl #3]
  40f5c8:	mov	w25, #0x1                   	// #1
  40f5cc:	str	x8, [x19, #16]
  40f5d0:	b	40f5d8 <printf@plt+0xde78>
  40f5d4:	mov	w25, #0xffffffff            	// #-1
  40f5d8:	mov	w0, w25
  40f5dc:	ldp	x20, x19, [sp, #160]
  40f5e0:	ldp	x22, x21, [sp, #144]
  40f5e4:	ldp	x24, x23, [sp, #128]
  40f5e8:	ldp	x26, x25, [sp, #112]
  40f5ec:	ldp	x28, x27, [sp, #96]
  40f5f0:	ldp	x29, x30, [sp, #80]
  40f5f4:	add	sp, sp, #0xb0
  40f5f8:	ret
  40f5fc:	mov	w8, #0x1                   	// #1
  40f600:	ldr	x28, [sp, #24]
  40f604:	ldr	w22, [sp, #20]
  40f608:	cbz	w25, 40f704 <printf@plt+0xdfa4>
  40f60c:	tbnz	w8, #0, 40f704 <printf@plt+0xdfa4>
  40f610:	ldur	x26, [x29, #-32]
  40f614:	mov	w20, w22
  40f618:	cbnz	w22, 40fa50 <printf@plt+0xe2f0>
  40f61c:	ldr	x22, [x19, #32]
  40f620:	mov	x0, x22
  40f624:	bl	401460 <strlen@plt>
  40f628:	ldr	w9, [x19]
  40f62c:	ldur	x27, [x29, #-24]
  40f630:	add	x10, x22, x0
  40f634:	mov	w8, wzr
  40f638:	add	w9, w9, #0x1
  40f63c:	str	wzr, [x19, #8]
  40f640:	str	x10, [x19, #32]
  40f644:	str	w9, [x19]
  40f648:	mov	w25, #0x3f                  	// #63
  40f64c:	ldr	x23, [sp, #40]
  40f650:	mov	w22, w20
  40f654:	cbz	w8, 40f5d8 <printf@plt+0xde78>
  40f658:	ldr	x21, [x19, #32]
  40f65c:	mov	x0, x28
  40f660:	add	x20, x21, #0x1
  40f664:	str	x20, [x19, #32]
  40f668:	ldrb	w25, [x21]
  40f66c:	mov	w1, w25
  40f670:	bl	4014f0 <strchr@plt>
  40f674:	ldrb	w8, [x21, #1]
  40f678:	cbnz	w8, 40f688 <printf@plt+0xdf28>
  40f67c:	ldr	w8, [x19]
  40f680:	add	w8, w8, #0x1
  40f684:	str	w8, [x19]
  40f688:	cmp	w25, #0x3a
  40f68c:	b.eq	40f6cc <printf@plt+0xdf6c>  // b.none
  40f690:	cbz	x0, 40f6cc <printf@plt+0xdf6c>
  40f694:	ldrb	w8, [x0]
  40f698:	cmp	w8, #0x57
  40f69c:	b.ne	40f6dc <printf@plt+0xdf7c>  // b.any
  40f6a0:	ldrb	w8, [x0, #1]
  40f6a4:	cmp	w8, #0x3b
  40f6a8:	b.ne	40f6dc <printf@plt+0xdf7c>  // b.any
  40f6ac:	ldrb	w8, [x20]
  40f6b0:	cbz	w8, 40f834 <printf@plt+0xe0d4>
  40f6b4:	ldr	w8, [x19]
  40f6b8:	mov	x25, x23
  40f6bc:	str	x20, [x19, #16]
  40f6c0:	add	w8, w8, #0x1
  40f6c4:	str	w8, [x19]
  40f6c8:	b	40f908 <printf@plt+0xe1a8>
  40f6cc:	cbnz	w22, 40f8c0 <printf@plt+0xe160>
  40f6d0:	str	w25, [x19, #8]
  40f6d4:	mov	w25, #0x3f                  	// #63
  40f6d8:	b	40f5d8 <printf@plt+0xde78>
  40f6dc:	ldrb	w8, [x0, #1]
  40f6e0:	cmp	w8, #0x3a
  40f6e4:	b.ne	40f5d8 <printf@plt+0xde78>  // b.any
  40f6e8:	ldrb	w9, [x0, #2]
  40f6ec:	ldrb	w8, [x20]
  40f6f0:	cmp	w9, #0x3a
  40f6f4:	b.ne	40f780 <printf@plt+0xe020>  // b.any
  40f6f8:	cbnz	w8, 40f784 <printf@plt+0xe024>
  40f6fc:	str	xzr, [x19, #16]
  40f700:	b	40f794 <printf@plt+0xe034>
  40f704:	cbz	x23, 40f734 <printf@plt+0xdfd4>
  40f708:	ldr	x11, [sp, #32]
  40f70c:	add	w8, w11, #0x1
  40f710:	str	w8, [x19]
  40f714:	ldrb	w10, [x27]
  40f718:	ldr	w9, [x23, #8]
  40f71c:	cbz	w10, 40f7d0 <printf@plt+0xe070>
  40f720:	cbz	w9, 40f85c <printf@plt+0xe0fc>
  40f724:	add	x8, x27, #0x1
  40f728:	str	x8, [x19, #16]
  40f72c:	ldp	x26, x27, [x29, #-32]
  40f730:	b	40f7f4 <printf@plt+0xe094>
  40f734:	ldur	x26, [x29, #-32]
  40f738:	ldur	w8, [x29, #-8]
  40f73c:	ldr	w21, [sp, #16]
  40f740:	cbz	w8, 40f79c <printf@plt+0xe03c>
  40f744:	cmp	w21, #0x2d
  40f748:	b.eq	40f79c <printf@plt+0xe03c>  // b.none
  40f74c:	ldrb	w1, [x20]
  40f750:	mov	x0, x28
  40f754:	bl	4014f0 <strchr@plt>
  40f758:	cbz	x0, 40f79c <printf@plt+0xe03c>
  40f75c:	ldur	x27, [x29, #-24]
  40f760:	ldr	x23, [sp, #40]
  40f764:	mov	w8, #0x1                   	// #1
  40f768:	b	40f654 <printf@plt+0xdef4>
  40f76c:	mov	x0, x28
  40f770:	mov	w1, w25
  40f774:	bl	4014f0 <strchr@plt>
  40f778:	cbnz	x0, 40f658 <printf@plt+0xdef8>
  40f77c:	b	40f33c <printf@plt+0xdbdc>
  40f780:	cbz	w8, 40f898 <printf@plt+0xe138>
  40f784:	ldr	w8, [x19]
  40f788:	str	x20, [x19, #16]
  40f78c:	add	w8, w8, #0x1
  40f790:	str	w8, [x19]
  40f794:	str	xzr, [x19, #32]
  40f798:	b	40f5d8 <printf@plt+0xde78>
  40f79c:	ldur	x27, [x29, #-24]
  40f7a0:	ldr	x23, [sp, #40]
  40f7a4:	cbnz	w22, 40fb38 <printf@plt+0xe3d8>
  40f7a8:	ldr	w9, [x19]
  40f7ac:	adrp	x10, 412000 <_ZdlPvm@@Base+0x1d3c>
  40f7b0:	mov	w8, wzr
  40f7b4:	add	x10, x10, #0xa4d
  40f7b8:	add	w9, w9, #0x1
  40f7bc:	mov	w25, #0x3f                  	// #63
  40f7c0:	str	wzr, [x19, #8]
  40f7c4:	str	x10, [x19, #32]
  40f7c8:	str	w9, [x19]
  40f7cc:	b	40f654 <printf@plt+0xdef4>
  40f7d0:	ldp	x26, x27, [x29, #-32]
  40f7d4:	cmp	w9, #0x1
  40f7d8:	b.ne	40f7f4 <printf@plt+0xe094>  // b.any
  40f7dc:	cmp	w8, w24
  40f7e0:	b.ge	40fa70 <printf@plt+0xe310>  // b.tcont
  40f7e4:	add	w9, w11, #0x2
  40f7e8:	str	w9, [x19]
  40f7ec:	ldr	x8, [x26, w8, sxtw #3]
  40f7f0:	str	x8, [x19, #16]
  40f7f4:	mov	x0, x20
  40f7f8:	bl	401460 <strlen@plt>
  40f7fc:	add	x8, x20, x0
  40f800:	str	x8, [x19, #32]
  40f804:	cbz	x27, 40f80c <printf@plt+0xe0ac>
  40f808:	str	w21, [x27]
  40f80c:	ldr	x9, [x23, #16]
  40f810:	ldr	w25, [x23, #24]
  40f814:	mov	w8, wzr
  40f818:	cbz	x9, 40f82c <printf@plt+0xe0cc>
  40f81c:	ldr	x23, [sp, #40]
  40f820:	str	w25, [x9]
  40f824:	mov	w25, wzr
  40f828:	b	40f654 <printf@plt+0xdef4>
  40f82c:	ldr	x23, [sp, #40]
  40f830:	b	40f654 <printf@plt+0xdef4>
  40f834:	ldrsw	x8, [x19]
  40f838:	cmp	w8, w24
  40f83c:	b.ne	40f8f4 <printf@plt+0xe194>  // b.any
  40f840:	cbnz	w22, 40fbf0 <printf@plt+0xe490>
  40f844:	str	w25, [x19, #8]
  40f848:	ldrb	w8, [x28]
  40f84c:	mov	w9, #0x3f                  	// #63
  40f850:	cmp	w8, #0x3a
  40f854:	csel	w25, w8, w9, eq  // eq = none
  40f858:	b	40f5d8 <printf@plt+0xde78>
  40f85c:	ldp	x26, x27, [x29, #-32]
  40f860:	cbnz	w22, 40fba4 <printf@plt+0xe444>
  40f864:	mov	w20, w22
  40f868:	ldr	x22, [x19, #32]
  40f86c:	mov	x0, x22
  40f870:	bl	401460 <strlen@plt>
  40f874:	add	x9, x22, x0
  40f878:	str	x9, [x19, #32]
  40f87c:	ldr	w9, [x23, #24]
  40f880:	ldr	x23, [sp, #40]
  40f884:	mov	w8, wzr
  40f888:	mov	w22, w20
  40f88c:	str	w9, [x19, #8]
  40f890:	mov	w25, #0x3f                  	// #63
  40f894:	b	40f654 <printf@plt+0xdef4>
  40f898:	ldrsw	x8, [x19]
  40f89c:	cmp	w8, w24
  40f8a0:	b.ne	40faac <printf@plt+0xe34c>  // b.any
  40f8a4:	cbnz	w22, 40fc28 <printf@plt+0xe4c8>
  40f8a8:	str	w25, [x19, #8]
  40f8ac:	ldrb	w8, [x28]
  40f8b0:	mov	w9, #0x3f                  	// #63
  40f8b4:	cmp	w8, #0x3a
  40f8b8:	csel	w25, w8, w9, eq  // eq = none
  40f8bc:	b	40f794 <printf@plt+0xe034>
  40f8c0:	ldr	w8, [x19, #44]
  40f8c4:	adrp	x9, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f8c8:	ldr	x0, [x9, #3488]
  40f8cc:	ldr	x2, [x26]
  40f8d0:	adrp	x9, 418000 <_ZdlPvm@@Base+0x7d3c>
  40f8d4:	adrp	x10, 418000 <_ZdlPvm@@Base+0x7d3c>
  40f8d8:	add	x9, x9, #0x929
  40f8dc:	add	x10, x10, #0x943
  40f8e0:	cmp	w8, #0x0
  40f8e4:	csel	x1, x10, x9, eq  // eq = none
  40f8e8:	mov	w3, w25
  40f8ec:	bl	401470 <fprintf@plt>
  40f8f0:	b	40f6d0 <printf@plt+0xdf70>
  40f8f4:	add	w9, w8, #0x1
  40f8f8:	str	w9, [x19]
  40f8fc:	ldr	x8, [x26, x8, lsl #3]
  40f900:	mov	x25, x23
  40f904:	str	x8, [x19, #16]
  40f908:	ldr	x20, [x19, #16]
  40f90c:	str	x20, [x19, #32]
  40f910:	stur	x20, [x29, #-8]
  40f914:	ldrb	w23, [x20]
  40f918:	cbz	w23, 40f930 <printf@plt+0xe1d0>
  40f91c:	cmp	w23, #0x3d
  40f920:	b.eq	40f930 <printf@plt+0xe1d0>  // b.none
  40f924:	add	x20, x20, #0x1
  40f928:	ldrb	w23, [x20]
  40f92c:	cbnz	w23, 40f91c <printf@plt+0xe1bc>
  40f930:	stp	x26, x27, [x29, #-32]
  40f934:	ldr	x26, [x25]
  40f938:	cbz	x26, 40f9d8 <printf@plt+0xe278>
  40f93c:	ldur	x8, [x29, #-8]
  40f940:	str	w22, [sp, #20]
  40f944:	str	x28, [sp, #24]
  40f948:	mov	w21, wzr
  40f94c:	sub	x22, x20, x8
  40f950:	mov	w28, wzr
  40f954:	mov	x27, xzr
  40f958:	and	x8, x22, #0xffffffff
  40f95c:	stur	wzr, [x29, #-12]
  40f960:	str	x8, [sp, #32]
  40f964:	b	40f98c <printf@plt+0xe22c>
  40f968:	ldur	w8, [x29, #-12]
  40f96c:	cmp	x27, #0x0
  40f970:	csel	x27, x25, x27, eq  // eq = none
  40f974:	csel	w28, w21, w28, eq  // eq = none
  40f978:	csinc	w8, w8, wzr, eq  // eq = none
  40f97c:	stur	w8, [x29, #-12]
  40f980:	ldr	x26, [x25, #32]!
  40f984:	add	w21, w21, #0x1
  40f988:	cbz	x26, 40f9bc <printf@plt+0xe25c>
  40f98c:	ldur	x1, [x29, #-8]
  40f990:	mov	x0, x26
  40f994:	mov	x2, x22
  40f998:	bl	4015a0 <strncmp@plt>
  40f99c:	cbnz	w0, 40f980 <printf@plt+0xe220>
  40f9a0:	mov	x0, x26
  40f9a4:	bl	401460 <strlen@plt>
  40f9a8:	ldr	x8, [sp, #32]
  40f9ac:	cmp	x8, x0
  40f9b0:	b.ne	40f968 <printf@plt+0xe208>  // b.any
  40f9b4:	mov	w8, #0x1                   	// #1
  40f9b8:	b	40f9c8 <printf@plt+0xe268>
  40f9bc:	mov	w8, wzr
  40f9c0:	mov	x25, x27
  40f9c4:	mov	w21, w28
  40f9c8:	ldr	x28, [sp, #24]
  40f9cc:	ldr	w22, [sp, #20]
  40f9d0:	ldur	w9, [x29, #-12]
  40f9d4:	b	40f9e8 <printf@plt+0xe288>
  40f9d8:	mov	w9, wzr
  40f9dc:	mov	x25, xzr
  40f9e0:	mov	w8, wzr
  40f9e4:	mov	w21, wzr
  40f9e8:	cbz	w9, 40fa1c <printf@plt+0xe2bc>
  40f9ec:	tbnz	w8, #0, 40fa1c <printf@plt+0xe2bc>
  40f9f0:	cbnz	w22, 40fb60 <printf@plt+0xe400>
  40f9f4:	ldr	x20, [x19, #32]
  40f9f8:	mov	x0, x20
  40f9fc:	bl	401460 <strlen@plt>
  40fa00:	ldr	w8, [x19]
  40fa04:	add	x9, x20, x0
  40fa08:	str	x9, [x19, #32]
  40fa0c:	mov	w25, #0x3f                  	// #63
  40fa10:	add	w8, w8, #0x1
  40fa14:	str	w8, [x19]
  40fa18:	b	40f5d8 <printf@plt+0xde78>
  40fa1c:	cbz	x25, 40fa44 <printf@plt+0xe2e4>
  40fa20:	mov	x8, x25
  40fa24:	ldr	w8, [x25, #8]
  40fa28:	mov	w9, w22
  40fa2c:	cbz	w23, 40fac0 <printf@plt+0xe360>
  40fa30:	ldur	x22, [x29, #-24]
  40fa34:	cbz	w8, 40fb1c <printf@plt+0xe3bc>
  40fa38:	add	x8, x20, #0x1
  40fa3c:	str	x8, [x19, #16]
  40fa40:	b	40fae8 <printf@plt+0xe388>
  40fa44:	str	xzr, [x19, #32]
  40fa48:	mov	w25, #0x57                  	// #87
  40fa4c:	b	40f5d8 <printf@plt+0xde78>
  40fa50:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fa54:	ldr	x0, [x8, #3488]
  40fa58:	ldr	x2, [x26]
  40fa5c:	ldr	x3, [sp, #8]
  40fa60:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40fa64:	add	x1, x1, #0x84b
  40fa68:	bl	401470 <fprintf@plt>
  40fa6c:	b	40f61c <printf@plt+0xdebc>
  40fa70:	mov	w20, w22
  40fa74:	cbnz	w22, 40fc48 <printf@plt+0xe4e8>
  40fa78:	ldr	x22, [x19, #32]
  40fa7c:	mov	x0, x22
  40fa80:	bl	401460 <strlen@plt>
  40fa84:	add	x9, x22, x0
  40fa88:	str	x9, [x19, #32]
  40fa8c:	ldr	w9, [x23, #24]
  40fa90:	mov	w10, #0x3f                  	// #63
  40fa94:	mov	w8, wzr
  40fa98:	str	w9, [x19, #8]
  40fa9c:	ldrb	w9, [x28]
  40faa0:	cmp	w9, #0x3a
  40faa4:	csel	w25, w9, w10, eq  // eq = none
  40faa8:	b	40f64c <printf@plt+0xdeec>
  40faac:	add	w9, w8, #0x1
  40fab0:	str	w9, [x19]
  40fab4:	ldr	x8, [x26, x8, lsl #3]
  40fab8:	str	x8, [x19, #16]
  40fabc:	b	40f794 <printf@plt+0xe034>
  40fac0:	ldp	x10, x22, [x29, #-32]
  40fac4:	cmp	w8, #0x1
  40fac8:	b.ne	40fae8 <printf@plt+0xe388>  // b.any
  40facc:	ldrsw	x8, [x19]
  40fad0:	cmp	w8, w24
  40fad4:	b.ge	40fb88 <printf@plt+0xe428>  // b.tcont
  40fad8:	add	w9, w8, #0x1
  40fadc:	str	w9, [x19]
  40fae0:	ldr	x8, [x10, x8, lsl #3]
  40fae4:	b	40fa3c <printf@plt+0xe2dc>
  40fae8:	ldur	x20, [x29, #-8]
  40faec:	mov	x0, x20
  40faf0:	bl	401460 <strlen@plt>
  40faf4:	add	x8, x20, x0
  40faf8:	str	x8, [x19, #32]
  40fafc:	cbz	x22, 40fb04 <printf@plt+0xe3a4>
  40fb00:	str	w21, [x22]
  40fb04:	ldr	x8, [x25, #16]
  40fb08:	ldr	w25, [x25, #24]
  40fb0c:	cbz	x8, 40f5d8 <printf@plt+0xde78>
  40fb10:	str	w25, [x8]
  40fb14:	mov	w25, wzr
  40fb18:	b	40f5d8 <printf@plt+0xde78>
  40fb1c:	cbnz	w9, 40fc68 <printf@plt+0xe508>
  40fb20:	ldr	x20, [x19, #32]
  40fb24:	mov	x0, x20
  40fb28:	bl	401460 <strlen@plt>
  40fb2c:	add	x8, x20, x0
  40fb30:	str	x8, [x19, #32]
  40fb34:	b	40f6d4 <printf@plt+0xdf74>
  40fb38:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fb3c:	ldr	x0, [x8, #3488]
  40fb40:	ldr	x2, [x26]
  40fb44:	cmp	w21, #0x2d
  40fb48:	b.ne	40fbd4 <printf@plt+0xe474>  // b.any
  40fb4c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40fb50:	add	x1, x1, #0x8e9
  40fb54:	mov	x3, x20
  40fb58:	bl	401470 <fprintf@plt>
  40fb5c:	b	40f7a8 <printf@plt+0xe048>
  40fb60:	adrp	x9, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fb64:	ldrsw	x8, [x19]
  40fb68:	ldr	x0, [x9, #3488]
  40fb6c:	ldur	x9, [x29, #-32]
  40fb70:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40fb74:	add	x1, x1, #0x984
  40fb78:	ldr	x2, [x9]
  40fb7c:	ldr	x3, [x9, x8, lsl #3]
  40fb80:	bl	401470 <fprintf@plt>
  40fb84:	b	40f9f4 <printf@plt+0xe294>
  40fb88:	cbnz	w9, 40fc8c <printf@plt+0xe52c>
  40fb8c:	ldr	x21, [x19, #32]
  40fb90:	mov	x0, x21
  40fb94:	bl	401460 <strlen@plt>
  40fb98:	add	x8, x21, x0
  40fb9c:	str	x8, [x19, #32]
  40fba0:	b	40f848 <printf@plt+0xe0e8>
  40fba4:	ldr	x10, [sp, #8]
  40fba8:	adrp	x9, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fbac:	ldr	x0, [x9, #3488]
  40fbb0:	ldr	x2, [x26]
  40fbb4:	ldrb	w8, [x10, #1]
  40fbb8:	cmp	w8, #0x2d
  40fbbc:	b.ne	40fc10 <printf@plt+0xe4b0>  // b.any
  40fbc0:	ldr	x3, [x23]
  40fbc4:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40fbc8:	add	x1, x1, #0x869
  40fbcc:	bl	401470 <fprintf@plt>
  40fbd0:	b	40f864 <printf@plt+0xe104>
  40fbd4:	ldr	x8, [sp, #8]
  40fbd8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40fbdc:	add	x1, x1, #0x909
  40fbe0:	mov	x4, x20
  40fbe4:	ldrb	w3, [x8]
  40fbe8:	bl	401470 <fprintf@plt>
  40fbec:	b	40f7a8 <printf@plt+0xe048>
  40fbf0:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fbf4:	ldr	x0, [x8, #3488]
  40fbf8:	ldr	x2, [x26]
  40fbfc:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40fc00:	add	x1, x1, #0x95d
  40fc04:	mov	w3, w25
  40fc08:	bl	401470 <fprintf@plt>
  40fc0c:	b	40f844 <printf@plt+0xe0e4>
  40fc10:	ldrb	w3, [x10]
  40fc14:	ldr	x4, [x23]
  40fc18:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40fc1c:	add	x1, x1, #0x896
  40fc20:	bl	401470 <fprintf@plt>
  40fc24:	b	40f864 <printf@plt+0xe104>
  40fc28:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fc2c:	ldr	x0, [x8, #3488]
  40fc30:	ldr	x2, [x26]
  40fc34:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40fc38:	add	x1, x1, #0x95d
  40fc3c:	mov	w3, w25
  40fc40:	bl	401470 <fprintf@plt>
  40fc44:	b	40f8a8 <printf@plt+0xe148>
  40fc48:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fc4c:	ldr	x0, [x8, #3488]
  40fc50:	ldr	x2, [x26]
  40fc54:	ldr	x3, [sp, #8]
  40fc58:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40fc5c:	add	x1, x1, #0x8c3
  40fc60:	bl	401470 <fprintf@plt>
  40fc64:	b	40fa78 <printf@plt+0xe318>
  40fc68:	ldur	x9, [x29, #-32]
  40fc6c:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fc70:	ldr	x0, [x8, #3488]
  40fc74:	ldr	x3, [x25]
  40fc78:	ldr	x2, [x9]
  40fc7c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40fc80:	add	x1, x1, #0x9a5
  40fc84:	bl	401470 <fprintf@plt>
  40fc88:	b	40fb20 <printf@plt+0xe3c0>
  40fc8c:	adrp	x9, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fc90:	sub	w8, w8, #0x1
  40fc94:	ldr	x2, [x10]
  40fc98:	ldr	x0, [x9, #3488]
  40fc9c:	ldr	x3, [x10, w8, sxtw #3]
  40fca0:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40fca4:	add	x1, x1, #0x8c3
  40fca8:	bl	401470 <fprintf@plt>
  40fcac:	b	40fb8c <printf@plt+0xe42c>
  40fcb0:	stp	x29, x30, [sp, #-32]!
  40fcb4:	stp	x20, x19, [sp, #16]
  40fcb8:	ldr	w8, [x2]
  40fcbc:	mov	x20, x2
  40fcc0:	mov	x19, x0
  40fcc4:	mov	x29, sp
  40fcc8:	stp	w8, w8, [x2, #48]
  40fccc:	str	xzr, [x2, #32]
  40fcd0:	cbz	w1, 40fcdc <printf@plt+0xe57c>
  40fcd4:	mov	w8, #0x1                   	// #1
  40fcd8:	b	40fcf0 <printf@plt+0xe590>
  40fcdc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x7d3c>
  40fce0:	add	x0, x0, #0x9d3
  40fce4:	bl	4016c0 <getenv@plt>
  40fce8:	cmp	x0, #0x0
  40fcec:	cset	w8, ne  // ne = any
  40fcf0:	str	w8, [x20, #44]
  40fcf4:	ldrb	w9, [x19]
  40fcf8:	cmp	w9, #0x2b
  40fcfc:	b.eq	40fd18 <printf@plt+0xe5b8>  // b.none
  40fd00:	cmp	w9, #0x2d
  40fd04:	b.ne	40fd24 <printf@plt+0xe5c4>  // b.any
  40fd08:	mov	w8, #0x2                   	// #2
  40fd0c:	str	w8, [x20, #40]
  40fd10:	add	x19, x19, #0x1
  40fd14:	b	40fd38 <printf@plt+0xe5d8>
  40fd18:	str	wzr, [x20, #40]
  40fd1c:	add	x19, x19, #0x1
  40fd20:	b	40fd38 <printf@plt+0xe5d8>
  40fd24:	cbz	w8, 40fd30 <printf@plt+0xe5d0>
  40fd28:	str	wzr, [x20, #40]
  40fd2c:	b	40fd38 <printf@plt+0xe5d8>
  40fd30:	mov	w8, #0x1                   	// #1
  40fd34:	str	w8, [x20, #40]
  40fd38:	mov	x0, x19
  40fd3c:	ldp	x20, x19, [sp, #16]
  40fd40:	ldp	x29, x30, [sp], #32
  40fd44:	ret
  40fd48:	ldp	w9, w11, [x1, #48]
  40fd4c:	ldr	w8, [x1]
  40fd50:	sxtw	x10, w11
  40fd54:	cmp	w8, w11
  40fd58:	b.le	40fe00 <printf@plt+0xe6a0>
  40fd5c:	cmp	w9, w11
  40fd60:	b.ge	40fe00 <printf@plt+0xe6a0>  // b.tcont
  40fd64:	add	x11, x0, x10, lsl #3
  40fd68:	mov	w12, w9
  40fd6c:	mov	w13, w8
  40fd70:	sub	w15, w13, w10
  40fd74:	sub	w14, w10, w12
  40fd78:	cmp	w15, w14
  40fd7c:	b.le	40fdc0 <printf@plt+0xe660>
  40fd80:	cmp	w14, #0x1
  40fd84:	b.lt	40fdb0 <printf@plt+0xe650>  // b.tstop
  40fd88:	sub	w16, w13, w14
  40fd8c:	sub	w15, w10, w12
  40fd90:	add	x16, x0, w16, sxtw #3
  40fd94:	add	x17, x0, w12, sxtw #3
  40fd98:	ldr	x18, [x16]
  40fd9c:	ldr	x2, [x17]
  40fda0:	subs	x15, x15, #0x1
  40fda4:	str	x18, [x17], #8
  40fda8:	str	x2, [x16], #8
  40fdac:	b.ne	40fd98 <printf@plt+0xe638>  // b.any
  40fdb0:	sub	w13, w13, w14
  40fdb4:	cmp	w13, w10
  40fdb8:	b.gt	40fdf8 <printf@plt+0xe698>
  40fdbc:	b	40fe00 <printf@plt+0xe6a0>
  40fdc0:	cmp	w15, #0x1
  40fdc4:	b.lt	40fdec <printf@plt+0xe68c>  // b.tstop
  40fdc8:	sub	w14, w13, w10
  40fdcc:	add	x16, x0, w12, sxtw #3
  40fdd0:	mov	x17, x11
  40fdd4:	ldr	x18, [x17]
  40fdd8:	ldr	x2, [x16]
  40fddc:	subs	x14, x14, #0x1
  40fde0:	str	x18, [x16], #8
  40fde4:	str	x2, [x17], #8
  40fde8:	b.ne	40fdd4 <printf@plt+0xe674>  // b.any
  40fdec:	add	w12, w12, w15
  40fdf0:	cmp	w13, w10
  40fdf4:	b.le	40fe00 <printf@plt+0xe6a0>
  40fdf8:	cmp	w10, w12
  40fdfc:	b.gt	40fd70 <printf@plt+0xe610>
  40fe00:	sub	w9, w9, w10
  40fe04:	add	w9, w9, w8
  40fe08:	stp	w9, w8, [x1, #48]
  40fe0c:	ret
  40fe10:	stp	x29, x30, [sp, #-32]!
  40fe14:	stp	x20, x19, [sp, #16]
  40fe18:	adrp	x20, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fe1c:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fe20:	ldr	w9, [x20, #3176]
  40fe24:	ldr	w8, [x8, #3180]
  40fe28:	adrp	x19, 432000 <stderr@@GLIBC_2.17+0x3260>
  40fe2c:	add	x19, x19, #0x200
  40fe30:	mov	x7, x19
  40fe34:	mov	x29, sp
  40fe38:	stp	w9, w8, [x19]
  40fe3c:	bl	40f268 <printf@plt+0xdb08>
  40fe40:	ldr	w8, [x19]
  40fe44:	ldr	x9, [x19, #16]
  40fe48:	ldr	w11, [x19, #8]
  40fe4c:	adrp	x10, 432000 <stderr@@GLIBC_2.17+0x3260>
  40fe50:	str	w8, [x20, #3176]
  40fe54:	ldp	x20, x19, [sp, #16]
  40fe58:	adrp	x12, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fe5c:	str	x9, [x10, #688]
  40fe60:	str	w11, [x12, #3184]
  40fe64:	ldp	x29, x30, [sp], #32
  40fe68:	ret
  40fe6c:	stp	x29, x30, [sp, #-16]!
  40fe70:	mov	w6, #0x1                   	// #1
  40fe74:	mov	x3, xzr
  40fe78:	mov	x4, xzr
  40fe7c:	mov	w5, wzr
  40fe80:	mov	x29, sp
  40fe84:	bl	40fe10 <printf@plt+0xe6b0>
  40fe88:	ldp	x29, x30, [sp], #16
  40fe8c:	ret
  40fe90:	stp	x29, x30, [sp, #-16]!
  40fe94:	mov	w5, wzr
  40fe98:	mov	w6, wzr
  40fe9c:	mov	x29, sp
  40fea0:	bl	40fe10 <printf@plt+0xe6b0>
  40fea4:	ldp	x29, x30, [sp], #16
  40fea8:	ret
  40feac:	stp	x29, x30, [sp, #-16]!
  40feb0:	mov	x7, x5
  40feb4:	mov	w5, wzr
  40feb8:	mov	w6, wzr
  40febc:	mov	x29, sp
  40fec0:	bl	40f268 <printf@plt+0xdb08>
  40fec4:	ldp	x29, x30, [sp], #16
  40fec8:	ret
  40fecc:	stp	x29, x30, [sp, #-16]!
  40fed0:	mov	w5, #0x1                   	// #1
  40fed4:	mov	w6, wzr
  40fed8:	mov	x29, sp
  40fedc:	bl	40fe10 <printf@plt+0xe6b0>
  40fee0:	ldp	x29, x30, [sp], #16
  40fee4:	ret
  40fee8:	stp	x29, x30, [sp, #-16]!
  40feec:	mov	x7, x5
  40fef0:	mov	w5, #0x1                   	// #1
  40fef4:	mov	w6, wzr
  40fef8:	mov	x29, sp
  40fefc:	bl	40f268 <printf@plt+0xdb08>
  40ff00:	ldp	x29, x30, [sp], #16
  40ff04:	ret
  40ff08:	sub	sp, sp, #0x30
  40ff0c:	stp	x29, x30, [sp, #16]
  40ff10:	str	x19, [sp, #32]
  40ff14:	add	x29, sp, #0x10
  40ff18:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40ff1c:	add	x1, x1, #0x9e3
  40ff20:	mov	x0, sp
  40ff24:	bl	410b1c <_ZdlPvm@@Base+0x858>
  40ff28:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ff2c:	ldr	x1, [x8, #3480]
  40ff30:	mov	x0, sp
  40ff34:	bl	4114cc <_ZdlPvm@@Base+0x1208>
  40ff38:	mov	x0, sp
  40ff3c:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  40ff40:	ldr	x19, [sp, #32]
  40ff44:	ldp	x29, x30, [sp, #16]
  40ff48:	add	sp, sp, #0x30
  40ff4c:	ret
  40ff50:	mov	x19, x0
  40ff54:	mov	x0, sp
  40ff58:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  40ff5c:	mov	x0, x19
  40ff60:	bl	401700 <_Unwind_Resume@plt>
  40ff64:	sub	sp, sp, #0x30
  40ff68:	stp	x29, x30, [sp, #16]
  40ff6c:	str	x19, [sp, #32]
  40ff70:	add	x29, sp, #0x10
  40ff74:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7d3c>
  40ff78:	add	x1, x1, #0x9ff
  40ff7c:	mov	x0, sp
  40ff80:	bl	410b1c <_ZdlPvm@@Base+0x858>
  40ff84:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ff88:	ldr	x1, [x8, #3480]
  40ff8c:	mov	x0, sp
  40ff90:	bl	4114cc <_ZdlPvm@@Base+0x1208>
  40ff94:	mov	x0, sp
  40ff98:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  40ff9c:	ldr	x19, [sp, #32]
  40ffa0:	ldp	x29, x30, [sp, #16]
  40ffa4:	add	sp, sp, #0x30
  40ffa8:	ret
  40ffac:	mov	x19, x0
  40ffb0:	mov	x0, sp
  40ffb4:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  40ffb8:	mov	x0, x19
  40ffbc:	bl	401700 <_Unwind_Resume@plt>
  40ffc0:	mov	w8, w0
  40ffc4:	tbnz	w0, #31, 41000c <printf@plt+0xe8ac>
  40ffc8:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3260>
  40ffcc:	mov	w9, #0x6667                	// #26215
  40ffd0:	add	x0, x0, #0x24c
  40ffd4:	movk	w9, #0x6666, lsl #16
  40ffd8:	mov	w10, #0xa                   	// #10
  40ffdc:	smull	x11, w8, w9
  40ffe0:	lsr	x13, x11, #63
  40ffe4:	asr	x11, x11, #34
  40ffe8:	add	w11, w11, w13
  40ffec:	add	w12, w8, #0x9
  40fff0:	msub	w8, w11, w10, w8
  40fff4:	add	w8, w8, #0x30
  40fff8:	cmp	w12, #0x12
  40fffc:	strb	w8, [x0, #-1]!
  410000:	mov	w8, w11
  410004:	b.hi	40ffdc <printf@plt+0xe87c>  // b.pmore
  410008:	ret
  41000c:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3260>
  410010:	mov	w9, #0x6667                	// #26215
  410014:	add	x0, x0, #0x24b
  410018:	movk	w9, #0x6666, lsl #16
  41001c:	mov	w10, #0xa                   	// #10
  410020:	smull	x11, w8, w9
  410024:	lsr	x13, x11, #63
  410028:	asr	x11, x11, #34
  41002c:	neg	w12, w8
  410030:	add	w11, w11, w13
  410034:	madd	w12, w11, w10, w12
  410038:	add	w8, w8, #0x9
  41003c:	add	w12, w12, #0x30
  410040:	cmp	w8, #0x12
  410044:	strb	w12, [x0], #-1
  410048:	mov	w8, w11
  41004c:	b.hi	410020 <printf@plt+0xe8c0>  // b.pmore
  410050:	mov	w8, #0x2d                  	// #45
  410054:	strb	w8, [x0]
  410058:	ret
  41005c:	mov	w8, w0
  410060:	adrp	x0, 432000 <stderr@@GLIBC_2.17+0x3260>
  410064:	mov	w9, #0xcccd                	// #52429
  410068:	add	x0, x0, #0x261
  41006c:	movk	w9, #0xcccc, lsl #16
  410070:	mov	w10, #0xa                   	// #10
  410074:	umull	x11, w8, w9
  410078:	lsr	x11, x11, #35
  41007c:	msub	w12, w11, w10, w8
  410080:	orr	w12, w12, #0x30
  410084:	cmp	w8, #0x9
  410088:	strb	w12, [x0, #-1]!
  41008c:	mov	w8, w11
  410090:	b.hi	410074 <printf@plt+0xe914>  // b.pmore
  410094:	ret
  410098:	sub	sp, sp, #0x40
  41009c:	stp	x29, x30, [sp, #16]
  4100a0:	stp	x22, x21, [sp, #32]
  4100a4:	stp	x20, x19, [sp, #48]
  4100a8:	add	x29, sp, #0x10
  4100ac:	sub	x20, x0, #0x1
  4100b0:	ldrb	w1, [x20, #1]!
  4100b4:	cmp	w1, #0x20
  4100b8:	b.eq	4100b0 <printf@plt+0xe950>  // b.none
  4100bc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x2260>
  4100c0:	add	x0, x0, #0x9d4
  4100c4:	bl	40984c <printf@plt+0x80ec>
  4100c8:	cbz	w0, 410154 <printf@plt+0xe9f4>
  4100cc:	adrp	x21, 431000 <stderr@@GLIBC_2.17+0x2260>
  4100d0:	mov	w19, wzr
  4100d4:	mov	w22, #0xa                   	// #10
  4100d8:	add	x21, x21, #0x9d4
  4100dc:	mov	x8, x20
  4100e0:	ldrb	w1, [x20, #1]!
  4100e4:	ldrb	w8, [x8]
  4100e8:	mov	x0, x21
  4100ec:	madd	w8, w19, w22, w8
  4100f0:	sub	w19, w8, #0x30
  4100f4:	bl	40984c <printf@plt+0x80ec>
  4100f8:	cbnz	w0, 4100dc <printf@plt+0xe97c>
  4100fc:	ldrb	w8, [x20]
  410100:	mov	w21, wzr
  410104:	cmp	w8, #0x20
  410108:	b.hi	4101f8 <printf@plt+0xea98>  // b.pmore
  41010c:	mov	w9, #0x1                   	// #1
  410110:	lsl	x8, x9, x8
  410114:	mov	x9, #0x401                 	// #1025
  410118:	movk	x9, #0x1, lsl #32
  41011c:	tst	x8, x9
  410120:	b.ne	41012c <printf@plt+0xe9cc>  // b.any
  410124:	b	4101f8 <printf@plt+0xea98>
  410128:	add	x20, x20, #0x1
  41012c:	ldrb	w8, [x20]
  410130:	cmp	w8, #0x20
  410134:	b.eq	410128 <printf@plt+0xe9c8>  // b.none
  410138:	cbz	w8, 410144 <printf@plt+0xe9e4>
  41013c:	cmp	w8, #0xa
  410140:	b.ne	41015c <printf@plt+0xe9fc>  // b.any
  410144:	mov	w0, w19
  410148:	bl	4115e4 <_ZdlPvm@@Base+0x1320>
  41014c:	mov	w21, #0x1                   	// #1
  410150:	b	4101f8 <printf@plt+0xea98>
  410154:	mov	w21, wzr
  410158:	b	4101f8 <printf@plt+0xea98>
  41015c:	mov	x9, #0x401                 	// #1025
  410160:	mov	w8, #0x1                   	// #1
  410164:	movk	x9, #0x1, lsl #32
  410168:	mov	x21, x20
  41016c:	ldrb	w10, [x21]
  410170:	cmp	w10, #0x20
  410174:	b.hi	410184 <printf@plt+0xea24>  // b.pmore
  410178:	lsl	x11, x8, x10
  41017c:	tst	x11, x9
  410180:	b.ne	410194 <printf@plt+0xea34>  // b.any
  410184:	cmp	w10, #0x5c
  410188:	b.eq	410194 <printf@plt+0xea34>  // b.none
  41018c:	add	x21, x21, #0x1
  410190:	b	41016c <printf@plt+0xea0c>
  410194:	sub	w2, w21, w20
  410198:	mov	x0, sp
  41019c:	mov	x1, x20
  4101a0:	bl	410a80 <_ZdlPvm@@Base+0x7bc>
  4101a4:	ldrb	w8, [x21]
  4101a8:	cmp	w8, #0x20
  4101ac:	b.ne	4101b8 <printf@plt+0xea58>  // b.any
  4101b0:	add	x21, x21, #0x1
  4101b4:	b	4101a4 <printf@plt+0xea44>
  4101b8:	cbz	w8, 4101c4 <printf@plt+0xea64>
  4101bc:	cmp	w8, #0xa
  4101c0:	b.ne	4101ec <printf@plt+0xea8c>  // b.any
  4101c4:	mov	x0, sp
  4101c8:	mov	w1, wzr
  4101cc:	bl	402e24 <printf@plt+0x16c4>
  4101d0:	mov	x0, sp
  4101d4:	bl	402e78 <printf@plt+0x1718>
  4101d8:	bl	4115a0 <_ZdlPvm@@Base+0x12dc>
  4101dc:	mov	w0, w19
  4101e0:	bl	4115e4 <_ZdlPvm@@Base+0x1320>
  4101e4:	mov	w21, #0x1                   	// #1
  4101e8:	b	4101f0 <printf@plt+0xea90>
  4101ec:	mov	w21, wzr
  4101f0:	mov	x0, sp
  4101f4:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  4101f8:	mov	w0, w21
  4101fc:	ldp	x20, x19, [sp, #48]
  410200:	ldp	x22, x21, [sp, #32]
  410204:	ldp	x29, x30, [sp, #16]
  410208:	add	sp, sp, #0x40
  41020c:	ret
  410210:	mov	x19, x0
  410214:	mov	x0, sp
  410218:	bl	410bf0 <_ZdlPvm@@Base+0x92c>
  41021c:	mov	x0, x19
  410220:	bl	401700 <_Unwind_Resume@plt>
  410224:	ret

0000000000410228 <_Znwm@@Base>:
  410228:	stp	x29, x30, [sp, #-16]!
  41022c:	mov	x29, sp
  410230:	and	x8, x0, #0xffffffff
  410234:	cmp	x0, #0x0
  410238:	csinc	x0, x8, xzr, ne  // ne = any
  41023c:	bl	401680 <malloc@plt>
  410240:	cbz	x0, 41024c <_Znwm@@Base+0x24>
  410244:	ldp	x29, x30, [sp], #16
  410248:	ret
  41024c:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x3260>
  410250:	ldr	x0, [x8, #664]
  410254:	cbz	x0, 410268 <_Znwm@@Base+0x40>
  410258:	bl	41027c <_Znwm@@Base+0x54>
  41025c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x7d3c>
  410260:	add	x0, x0, #0x792
  410264:	bl	41027c <_Znwm@@Base+0x54>
  410268:	adrp	x0, 418000 <_ZdlPvm@@Base+0x7d3c>
  41026c:	add	x0, x0, #0xa7a
  410270:	bl	41027c <_Znwm@@Base+0x54>
  410274:	mov	w0, #0xffffffff            	// #-1
  410278:	bl	401500 <_exit@plt>
  41027c:	stp	x29, x30, [sp, #-32]!
  410280:	str	x19, [sp, #16]
  410284:	mov	x29, sp
  410288:	mov	x19, x0
  41028c:	bl	401460 <strlen@plt>
  410290:	mov	x2, x0
  410294:	mov	w0, #0x2                   	// #2
  410298:	mov	x1, x19
  41029c:	bl	401670 <write@plt>
  4102a0:	ldr	x19, [sp, #16]
  4102a4:	ldp	x29, x30, [sp], #32
  4102a8:	ret

00000000004102ac <_ZdlPv@@Base>:
  4102ac:	cbz	x0, 4102c0 <_ZdlPv@@Base+0x14>
  4102b0:	stp	x29, x30, [sp, #-16]!
  4102b4:	mov	x29, sp
  4102b8:	bl	4014e0 <free@plt>
  4102bc:	ldp	x29, x30, [sp], #16
  4102c0:	ret

00000000004102c4 <_ZdlPvm@@Base>:
  4102c4:	cbz	x0, 4102d8 <_ZdlPvm@@Base+0x14>
  4102c8:	stp	x29, x30, [sp, #-16]!
  4102cc:	mov	x29, sp
  4102d0:	bl	4014e0 <free@plt>
  4102d4:	ldp	x29, x30, [sp], #16
  4102d8:	ret
  4102dc:	stp	x29, x30, [sp, #-32]!
  4102e0:	str	x19, [sp, #16]
  4102e4:	mov	x29, sp
  4102e8:	cmp	x0, #0x0
  4102ec:	adrp	x2, 418000 <_ZdlPvm@@Base+0x7d3c>
  4102f0:	mov	x19, x0
  4102f4:	cset	w0, ne  // ne = any
  4102f8:	add	x2, x2, #0xa89
  4102fc:	mov	w1, #0x1b                  	// #27
  410300:	bl	402ed0 <printf@plt+0x1770>
  410304:	ldrb	w9, [x19]
  410308:	cbz	w9, 41033c <_ZdlPvm@@Base+0x78>
  41030c:	mov	x0, xzr
  410310:	add	x8, x19, #0x1
  410314:	lsl	x10, x0, #4
  410318:	add	x10, x10, w9, uxtb
  41031c:	ldrb	w9, [x8], #1
  410320:	and	x11, x10, #0xf0000000
  410324:	and	x12, x10, #0xffffffff0fffffff
  410328:	eor	x11, x12, x11, lsr #24
  41032c:	tst	x10, #0xf0000000
  410330:	csel	x0, x10, x11, eq  // eq = none
  410334:	cbnz	w9, 410314 <_ZdlPvm@@Base+0x50>
  410338:	b	410340 <_ZdlPvm@@Base+0x7c>
  41033c:	mov	x0, xzr
  410340:	ldr	x19, [sp, #16]
  410344:	ldp	x29, x30, [sp], #32
  410348:	ret
  41034c:	stp	x29, x30, [sp, #-48]!
  410350:	stp	x22, x21, [sp, #16]
  410354:	stp	x20, x19, [sp, #32]
  410358:	mov	x29, sp
  41035c:	cmp	w0, #0x65
  410360:	b.cs	410378 <_ZdlPvm@@Base+0xb4>  // b.hs, b.nlast
  410364:	mov	w0, #0x65                  	// #101
  410368:	ldp	x20, x19, [sp, #32]
  41036c:	ldp	x22, x21, [sp, #16]
  410370:	ldp	x29, x30, [sp], #48
  410374:	ret
  410378:	adrp	x22, 418000 <_ZdlPvm@@Base+0x7d3c>
  41037c:	adrp	x20, 418000 <_ZdlPvm@@Base+0x7d3c>
  410380:	adrp	x21, 432000 <stderr@@GLIBC_2.17+0x3260>
  410384:	mov	w19, w0
  410388:	mov	w0, #0x65                  	// #101
  41038c:	add	x22, x22, #0xac0
  410390:	add	x20, x20, #0xaa6
  410394:	add	x21, x21, #0x1e0
  410398:	b	4103a8 <_ZdlPvm@@Base+0xe4>
  41039c:	ldr	w0, [x22], #4
  4103a0:	cmp	w0, w19
  4103a4:	b.hi	410368 <_ZdlPvm@@Base+0xa4>  // b.pmore
  4103a8:	cbnz	w0, 41039c <_ZdlPvm@@Base+0xd8>
  4103ac:	mov	x0, x20
  4103b0:	mov	x1, x21
  4103b4:	mov	x2, x21
  4103b8:	mov	x3, x21
  4103bc:	bl	40f030 <printf@plt+0xd8d0>
  4103c0:	b	41039c <_ZdlPvm@@Base+0xd8>
  4103c4:	stp	x29, x30, [sp, #-80]!
  4103c8:	str	x25, [sp, #16]
  4103cc:	stp	x24, x23, [sp, #32]
  4103d0:	stp	x22, x21, [sp, #48]
  4103d4:	stp	x20, x19, [sp, #64]
  4103d8:	mov	x29, sp
  4103dc:	mov	w22, w4
  4103e0:	mov	x20, x2
  4103e4:	mov	x23, x1
  4103e8:	mov	x19, x0
  4103ec:	cbz	w3, 410554 <_ZdlPvm@@Base+0x290>
  4103f0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x7d3c>
  4103f4:	add	x0, x0, #0xb14
  4103f8:	bl	4016c0 <getenv@plt>
  4103fc:	mov	x21, x0
  410400:	cbz	x23, 410410 <_ZdlPvm@@Base+0x14c>
  410404:	mov	x0, x23
  410408:	bl	4016c0 <getenv@plt>
  41040c:	mov	x23, x0
  410410:	cbz	x23, 410430 <_ZdlPvm@@Base+0x16c>
  410414:	ldrb	w8, [x23]
  410418:	cbz	w8, 410430 <_ZdlPvm@@Base+0x16c>
  41041c:	mov	x0, x23
  410420:	bl	401460 <strlen@plt>
  410424:	add	x24, x0, #0x1
  410428:	cbnz	x21, 410438 <_ZdlPvm@@Base+0x174>
  41042c:	b	410454 <_ZdlPvm@@Base+0x190>
  410430:	mov	x24, xzr
  410434:	cbz	x21, 410454 <_ZdlPvm@@Base+0x190>
  410438:	ldrb	w8, [x21]
  41043c:	cbz	w8, 410454 <_ZdlPvm@@Base+0x190>
  410440:	mov	x0, x21
  410444:	bl	401460 <strlen@plt>
  410448:	add	x25, x0, #0x1
  41044c:	cbnz	x20, 41045c <_ZdlPvm@@Base+0x198>
  410450:	b	410470 <_ZdlPvm@@Base+0x1ac>
  410454:	mov	x25, xzr
  410458:	cbz	x20, 410470 <_ZdlPvm@@Base+0x1ac>
  41045c:	ldrb	w8, [x20]
  410460:	cbz	w8, 410470 <_ZdlPvm@@Base+0x1ac>
  410464:	mov	x0, x20
  410468:	bl	401460 <strlen@plt>
  41046c:	b	410474 <_ZdlPvm@@Base+0x1b0>
  410470:	mov	x0, xzr
  410474:	cmp	w22, #0x0
  410478:	mov	w8, #0x3                   	// #3
  41047c:	csinc	x8, x8, xzr, ne  // ne = any
  410480:	add	x8, x8, x24
  410484:	add	x8, x8, x25
  410488:	add	x0, x8, x0
  41048c:	bl	401410 <_Znam@plt>
  410490:	str	x0, [x19]
  410494:	strb	wzr, [x0]
  410498:	cbz	x23, 4104c0 <_ZdlPvm@@Base+0x1fc>
  41049c:	ldrb	w8, [x23]
  4104a0:	cbz	w8, 4104c0 <_ZdlPvm@@Base+0x1fc>
  4104a4:	mov	x1, x23
  4104a8:	bl	401750 <strcat@plt>
  4104ac:	ldr	x23, [x19]
  4104b0:	mov	x0, x23
  4104b4:	bl	401460 <strlen@plt>
  4104b8:	mov	w8, #0x3a                  	// #58
  4104bc:	strh	w8, [x23, x0]
  4104c0:	cbz	w22, 4104ec <_ZdlPvm@@Base+0x228>
  4104c4:	ldr	x22, [x19]
  4104c8:	mov	x0, x22
  4104cc:	bl	401460 <strlen@plt>
  4104d0:	mov	w8, #0x2e                  	// #46
  4104d4:	strh	w8, [x22, x0]
  4104d8:	ldr	x22, [x19]
  4104dc:	mov	x0, x22
  4104e0:	bl	401460 <strlen@plt>
  4104e4:	mov	w8, #0x3a                  	// #58
  4104e8:	strh	w8, [x22, x0]
  4104ec:	cbz	x21, 410518 <_ZdlPvm@@Base+0x254>
  4104f0:	ldrb	w8, [x21]
  4104f4:	cbz	w8, 410518 <_ZdlPvm@@Base+0x254>
  4104f8:	ldr	x0, [x19]
  4104fc:	mov	x1, x21
  410500:	bl	401750 <strcat@plt>
  410504:	ldr	x21, [x19]
  410508:	mov	x0, x21
  41050c:	bl	401460 <strlen@plt>
  410510:	mov	w8, #0x3a                  	// #58
  410514:	strh	w8, [x21, x0]
  410518:	cbz	x20, 410530 <_ZdlPvm@@Base+0x26c>
  41051c:	ldrb	w8, [x20]
  410520:	cbz	w8, 410530 <_ZdlPvm@@Base+0x26c>
  410524:	ldr	x0, [x19]
  410528:	mov	x1, x20
  41052c:	bl	401750 <strcat@plt>
  410530:	ldr	x0, [x19]
  410534:	bl	401460 <strlen@plt>
  410538:	str	w0, [x19, #8]
  41053c:	ldp	x20, x19, [sp, #64]
  410540:	ldp	x22, x21, [sp, #48]
  410544:	ldp	x24, x23, [sp, #32]
  410548:	ldr	x25, [sp, #16]
  41054c:	ldp	x29, x30, [sp], #80
  410550:	ret
  410554:	mov	x21, xzr
  410558:	cbnz	x23, 410404 <_ZdlPvm@@Base+0x140>
  41055c:	b	410410 <_ZdlPvm@@Base+0x14c>
  410560:	stp	x29, x30, [sp, #-16]!
  410564:	ldr	x0, [x0]
  410568:	mov	x29, sp
  41056c:	cbz	x0, 410574 <_ZdlPvm@@Base+0x2b0>
  410570:	bl	401620 <_ZdaPv@plt>
  410574:	ldp	x29, x30, [sp], #16
  410578:	ret
  41057c:	stp	x29, x30, [sp, #-80]!
  410580:	str	x25, [sp, #16]
  410584:	stp	x24, x23, [sp, #32]
  410588:	stp	x22, x21, [sp, #48]
  41058c:	stp	x20, x19, [sp, #64]
  410590:	mov	x29, sp
  410594:	ldr	x19, [x0]
  410598:	mov	x24, x0
  41059c:	mov	x21, x1
  4105a0:	mov	x0, x19
  4105a4:	bl	401460 <strlen@plt>
  4105a8:	mov	x20, x0
  4105ac:	mov	x0, x21
  4105b0:	bl	401460 <strlen@plt>
  4105b4:	mov	x23, x0
  4105b8:	add	w8, w20, w23
  4105bc:	add	w0, w8, #0x2
  4105c0:	bl	401410 <_Znam@plt>
  4105c4:	ldr	w22, [x24, #8]
  4105c8:	str	x0, [x24]
  4105cc:	mov	x1, x19
  4105d0:	mov	x25, x0
  4105d4:	sub	w24, w20, w22
  4105d8:	mov	x2, x24
  4105dc:	bl	401430 <memcpy@plt>
  4105e0:	add	x24, x25, x24
  4105e4:	cbnz	w22, 4105f0 <_ZdlPvm@@Base+0x32c>
  4105e8:	mov	w8, #0x3a                  	// #58
  4105ec:	strb	w8, [x24], #1
  4105f0:	and	x23, x23, #0xffffffff
  4105f4:	mov	x0, x24
  4105f8:	mov	x1, x21
  4105fc:	mov	x2, x23
  410600:	bl	401430 <memcpy@plt>
  410604:	add	x21, x24, x23
  410608:	cbz	w22, 41062c <_ZdlPvm@@Base+0x368>
  41060c:	mov	w8, #0x3a                  	// #58
  410610:	add	x9, x19, w20, uxtw
  410614:	strb	w8, [x21], #1
  410618:	sub	x1, x9, x22
  41061c:	mov	x0, x21
  410620:	mov	x2, x22
  410624:	bl	401430 <memcpy@plt>
  410628:	add	x21, x21, x22
  41062c:	strb	wzr, [x21]
  410630:	cbz	x19, 41063c <_ZdlPvm@@Base+0x378>
  410634:	mov	x0, x19
  410638:	bl	401620 <_ZdaPv@plt>
  41063c:	ldp	x20, x19, [sp, #64]
  410640:	ldp	x22, x21, [sp, #48]
  410644:	ldp	x24, x23, [sp, #32]
  410648:	ldr	x25, [sp, #16]
  41064c:	ldp	x29, x30, [sp], #80
  410650:	ret
  410654:	stp	x29, x30, [sp, #-96]!
  410658:	stp	x28, x27, [sp, #16]
  41065c:	stp	x26, x25, [sp, #32]
  410660:	stp	x24, x23, [sp, #48]
  410664:	stp	x22, x21, [sp, #64]
  410668:	stp	x20, x19, [sp, #80]
  41066c:	mov	x29, sp
  410670:	mov	x19, x2
  410674:	cmp	x1, #0x0
  410678:	adrp	x2, 418000 <_ZdlPvm@@Base+0x7d3c>
  41067c:	mov	x20, x1
  410680:	mov	x21, x0
  410684:	cset	w0, ne  // ne = any
  410688:	add	x2, x2, #0xb19
  41068c:	mov	w1, #0x61                  	// #97
  410690:	bl	402ed0 <printf@plt+0x1770>
  410694:	ldrb	w8, [x20]
  410698:	cmp	w8, #0x2f
  41069c:	b.eq	4107d8 <_ZdlPvm@@Base+0x514>  // b.none
  4106a0:	ldr	x21, [x21]
  4106a4:	ldrb	w8, [x21]
  4106a8:	cbz	w8, 4107d8 <_ZdlPvm@@Base+0x514>
  4106ac:	mov	x0, x20
  4106b0:	bl	401460 <strlen@plt>
  4106b4:	and	x8, x0, #0xffffffff
  4106b8:	adrp	x23, 412000 <_ZdlPvm@@Base+0x1d3c>
  4106bc:	add	x28, x8, #0x1
  4106c0:	add	x23, x23, #0xfba
  4106c4:	b	4106e8 <_ZdlPvm@@Base+0x424>
  4106c8:	mov	x0, x25
  4106cc:	bl	4014e0 <free@plt>
  4106d0:	ldrb	w8, [x24], #1
  4106d4:	cmp	w8, #0x0
  4106d8:	cset	w8, eq  // eq = none
  4106dc:	csel	x21, x21, x24, eq  // eq = none
  4106e0:	lsl	w8, w8, #1
  4106e4:	cbnz	w8, 4107c8 <_ZdlPvm@@Base+0x504>
  4106e8:	mov	w1, #0x3a                  	// #58
  4106ec:	mov	x0, x21
  4106f0:	bl	4014f0 <strchr@plt>
  4106f4:	mov	x24, x0
  4106f8:	cbz	x0, 410730 <_ZdlPvm@@Base+0x46c>
  4106fc:	subs	x25, x24, x21
  410700:	b.ls	410744 <_ZdlPvm@@Base+0x480>  // b.plast
  410704:	ldurb	w8, [x24, #-1]
  410708:	mov	w9, #0x1                   	// #1
  41070c:	mov	x10, #0x1                   	// #1
  410710:	movk	x10, #0x8000, lsl #32
  410714:	cmp	x8, #0x3f
  410718:	lsl	x8, x9, x8
  41071c:	cset	w9, hi  // hi = pmore
  410720:	tst	x8, x10
  410724:	cset	w8, eq  // eq = none
  410728:	orr	w27, w9, w8
  41072c:	b	410748 <_ZdlPvm@@Base+0x484>
  410730:	mov	x0, x21
  410734:	bl	401460 <strlen@plt>
  410738:	add	x24, x21, x0
  41073c:	subs	x25, x24, x21
  410740:	b.hi	410704 <_ZdlPvm@@Base+0x440>  // b.pmore
  410744:	mov	w27, wzr
  410748:	add	x8, x28, x25
  41074c:	add	x0, x8, x27
  410750:	bl	401410 <_Znam@plt>
  410754:	mov	x1, x21
  410758:	mov	x2, x25
  41075c:	mov	x26, x0
  410760:	bl	401430 <memcpy@plt>
  410764:	cbz	w27, 410770 <_ZdlPvm@@Base+0x4ac>
  410768:	mov	w8, #0x2f                  	// #47
  41076c:	strb	w8, [x26, x25]
  410770:	add	x8, x26, x25
  410774:	add	x0, x8, x27
  410778:	mov	x1, x20
  41077c:	bl	401520 <strcpy@plt>
  410780:	mov	x0, x26
  410784:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  410788:	mov	x25, x0
  41078c:	mov	x0, x26
  410790:	bl	401620 <_ZdaPv@plt>
  410794:	mov	x0, x25
  410798:	mov	x1, x23
  41079c:	bl	401640 <fopen@plt>
  4107a0:	cbz	x0, 4106c8 <_ZdlPvm@@Base+0x404>
  4107a4:	mov	x26, x0
  4107a8:	cbz	x19, 4107b4 <_ZdlPvm@@Base+0x4f0>
  4107ac:	str	x25, [x19]
  4107b0:	b	4107bc <_ZdlPvm@@Base+0x4f8>
  4107b4:	mov	x0, x25
  4107b8:	bl	4014e0 <free@plt>
  4107bc:	mov	w8, #0x1                   	// #1
  4107c0:	mov	x22, x26
  4107c4:	cbz	w8, 4106e8 <_ZdlPvm@@Base+0x424>
  4107c8:	cmp	w8, #0x2
  4107cc:	b.ne	410800 <_ZdlPvm@@Base+0x53c>  // b.any
  4107d0:	mov	x22, xzr
  4107d4:	b	410800 <_ZdlPvm@@Base+0x53c>
  4107d8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1d3c>
  4107dc:	add	x1, x1, #0xfba
  4107e0:	mov	x0, x20
  4107e4:	bl	401640 <fopen@plt>
  4107e8:	mov	x22, x0
  4107ec:	cbz	x0, 410800 <_ZdlPvm@@Base+0x53c>
  4107f0:	cbz	x19, 410800 <_ZdlPvm@@Base+0x53c>
  4107f4:	mov	x0, x20
  4107f8:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  4107fc:	str	x0, [x19]
  410800:	mov	x0, x22
  410804:	ldp	x20, x19, [sp, #80]
  410808:	ldp	x22, x21, [sp, #64]
  41080c:	ldp	x24, x23, [sp, #48]
  410810:	ldp	x26, x25, [sp, #32]
  410814:	ldp	x28, x27, [sp, #16]
  410818:	ldp	x29, x30, [sp], #96
  41081c:	ret
  410820:	stp	x29, x30, [sp, #-96]!
  410824:	stp	x28, x27, [sp, #16]
  410828:	stp	x26, x25, [sp, #32]
  41082c:	stp	x24, x23, [sp, #48]
  410830:	stp	x22, x21, [sp, #64]
  410834:	stp	x20, x19, [sp, #80]
  410838:	mov	x29, sp
  41083c:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1d3c>
  410840:	add	x8, x8, #0xfba
  410844:	cmp	x3, #0x0
  410848:	csel	x21, x8, x3, eq  // eq = none
  41084c:	mov	x20, x1
  410850:	mov	x22, x0
  410854:	mov	w1, #0x72                  	// #114
  410858:	mov	x0, x21
  41085c:	mov	x19, x2
  410860:	bl	4014f0 <strchr@plt>
  410864:	mov	x23, x0
  410868:	cbz	x20, 4109d4 <_ZdlPvm@@Base+0x710>
  41086c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x2d3c>
  410870:	add	x1, x1, #0x328
  410874:	mov	x0, x20
  410878:	bl	401650 <strcmp@plt>
  41087c:	cbz	w0, 4109d4 <_ZdlPvm@@Base+0x710>
  410880:	cbz	x23, 410a34 <_ZdlPvm@@Base+0x770>
  410884:	ldrb	w8, [x20]
  410888:	cmp	w8, #0x2f
  41088c:	b.eq	410a34 <_ZdlPvm@@Base+0x770>  // b.none
  410890:	ldr	x22, [x22]
  410894:	ldrb	w8, [x22]
  410898:	cbz	w8, 410a34 <_ZdlPvm@@Base+0x770>
  41089c:	mov	x0, x20
  4108a0:	bl	401460 <strlen@plt>
  4108a4:	and	x8, x0, #0xffffffff
  4108a8:	add	x27, x8, #0x1
  4108ac:	b	4108c0 <_ZdlPvm@@Base+0x5fc>
  4108b0:	str	x25, [x19]
  4108b4:	mov	w8, #0x1                   	// #1
  4108b8:	mov	x23, x26
  4108bc:	cbnz	w8, 410a5c <_ZdlPvm@@Base+0x798>
  4108c0:	mov	w1, #0x3a                  	// #58
  4108c4:	mov	x0, x22
  4108c8:	bl	4014f0 <strchr@plt>
  4108cc:	mov	x24, x0
  4108d0:	cbz	x0, 410908 <_ZdlPvm@@Base+0x644>
  4108d4:	subs	x25, x24, x22
  4108d8:	b.ls	41091c <_ZdlPvm@@Base+0x658>  // b.plast
  4108dc:	ldurb	w8, [x24, #-1]
  4108e0:	mov	w9, #0x1                   	// #1
  4108e4:	mov	x10, #0x1                   	// #1
  4108e8:	movk	x10, #0x8000, lsl #32
  4108ec:	cmp	x8, #0x3f
  4108f0:	lsl	x8, x9, x8
  4108f4:	cset	w9, hi  // hi = pmore
  4108f8:	tst	x8, x10
  4108fc:	cset	w8, eq  // eq = none
  410900:	orr	w28, w9, w8
  410904:	b	410920 <_ZdlPvm@@Base+0x65c>
  410908:	mov	x0, x22
  41090c:	bl	401460 <strlen@plt>
  410910:	add	x24, x22, x0
  410914:	subs	x25, x24, x22
  410918:	b.hi	4108dc <_ZdlPvm@@Base+0x618>  // b.pmore
  41091c:	mov	w28, wzr
  410920:	add	x8, x27, x25
  410924:	add	x0, x8, x28
  410928:	bl	401410 <_Znam@plt>
  41092c:	mov	x1, x22
  410930:	mov	x2, x25
  410934:	mov	x26, x0
  410938:	bl	401430 <memcpy@plt>
  41093c:	cbz	w28, 410948 <_ZdlPvm@@Base+0x684>
  410940:	mov	w8, #0x2f                  	// #47
  410944:	strb	w8, [x26, x25]
  410948:	add	x8, x26, x25
  41094c:	add	x0, x8, x28
  410950:	mov	x1, x20
  410954:	bl	401520 <strcpy@plt>
  410958:	mov	x0, x26
  41095c:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  410960:	mov	x25, x0
  410964:	mov	x0, x26
  410968:	bl	401620 <_ZdaPv@plt>
  41096c:	mov	x0, x25
  410970:	mov	x1, x21
  410974:	bl	401640 <fopen@plt>
  410978:	cbz	x0, 410990 <_ZdlPvm@@Base+0x6cc>
  41097c:	mov	x26, x0
  410980:	cbnz	x19, 4108b0 <_ZdlPvm@@Base+0x5ec>
  410984:	mov	x0, x25
  410988:	bl	4014e0 <free@plt>
  41098c:	b	4108b4 <_ZdlPvm@@Base+0x5f0>
  410990:	bl	401630 <__errno_location@plt>
  410994:	ldr	w28, [x0]
  410998:	mov	x26, x0
  41099c:	mov	x0, x25
  4109a0:	bl	4014e0 <free@plt>
  4109a4:	cmp	w28, #0x2
  4109a8:	b.ne	4109c4 <_ZdlPvm@@Base+0x700>  // b.any
  4109ac:	ldrb	w8, [x24], #1
  4109b0:	cmp	w8, #0x0
  4109b4:	cset	w8, eq  // eq = none
  4109b8:	csel	x22, x22, x24, eq  // eq = none
  4109bc:	lsl	w8, w8, #1
  4109c0:	b	4108bc <_ZdlPvm@@Base+0x5f8>
  4109c4:	mov	x23, xzr
  4109c8:	str	w28, [x26]
  4109cc:	mov	w8, #0x1                   	// #1
  4109d0:	b	4108bc <_ZdlPvm@@Base+0x5f8>
  4109d4:	cbz	x19, 4109f8 <_ZdlPvm@@Base+0x734>
  4109d8:	adrp	x8, 418000 <_ZdlPvm@@Base+0x7d3c>
  4109dc:	adrp	x9, 418000 <_ZdlPvm@@Base+0x7d3c>
  4109e0:	add	x8, x8, #0xb40
  4109e4:	add	x9, x9, #0xb3a
  4109e8:	cmp	x23, #0x0
  4109ec:	csel	x0, x9, x8, ne  // ne = any
  4109f0:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  4109f4:	str	x0, [x19]
  4109f8:	adrp	x8, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4109fc:	adrp	x9, 42e000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410a00:	add	x8, x8, #0xd90
  410a04:	add	x9, x9, #0xd98
  410a08:	cmp	x23, #0x0
  410a0c:	csel	x8, x8, x9, ne  // ne = any
  410a10:	ldr	x23, [x8]
  410a14:	mov	x0, x23
  410a18:	ldp	x20, x19, [sp, #80]
  410a1c:	ldp	x22, x21, [sp, #64]
  410a20:	ldp	x24, x23, [sp, #48]
  410a24:	ldp	x26, x25, [sp, #32]
  410a28:	ldp	x28, x27, [sp, #16]
  410a2c:	ldp	x29, x30, [sp], #96
  410a30:	ret
  410a34:	mov	x0, x20
  410a38:	mov	x1, x21
  410a3c:	bl	401640 <fopen@plt>
  410a40:	mov	x23, x0
  410a44:	cbz	x0, 410a14 <_ZdlPvm@@Base+0x750>
  410a48:	cbz	x19, 410a14 <_ZdlPvm@@Base+0x750>
  410a4c:	mov	x0, x20
  410a50:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  410a54:	str	x0, [x19]
  410a58:	b	410a14 <_ZdlPvm@@Base+0x750>
  410a5c:	cmp	w8, #0x2
  410a60:	b.ne	410a14 <_ZdlPvm@@Base+0x750>  // b.any
  410a64:	bl	401630 <__errno_location@plt>
  410a68:	mov	x23, xzr
  410a6c:	mov	w8, #0x2                   	// #2
  410a70:	str	w8, [x0]
  410a74:	b	410a14 <_ZdlPvm@@Base+0x750>
  410a78:	stp	xzr, xzr, [x0]
  410a7c:	ret
  410a80:	stp	x29, x30, [sp, #-48]!
  410a84:	str	x21, [sp, #16]
  410a88:	stp	x20, x19, [sp, #32]
  410a8c:	mov	x29, sp
  410a90:	mov	w20, w2
  410a94:	str	w2, [x0, #8]
  410a98:	mvn	w8, w2
  410a9c:	adrp	x2, 418000 <_ZdlPvm@@Base+0x7d3c>
  410aa0:	mov	x19, x1
  410aa4:	mov	x21, x0
  410aa8:	lsr	w0, w8, #31
  410aac:	add	x2, x2, #0xb47
  410ab0:	mov	w1, #0x57                  	// #87
  410ab4:	bl	402ed0 <printf@plt+0x1770>
  410ab8:	add	x1, x21, #0xc
  410abc:	mov	w0, w20
  410ac0:	bl	410ae8 <_ZdlPvm@@Base+0x824>
  410ac4:	str	x0, [x21]
  410ac8:	cbz	w20, 410ad8 <_ZdlPvm@@Base+0x814>
  410acc:	sxtw	x2, w20
  410ad0:	mov	x1, x19
  410ad4:	bl	401430 <memcpy@plt>
  410ad8:	ldp	x20, x19, [sp, #32]
  410adc:	ldr	x21, [sp, #16]
  410ae0:	ldp	x29, x30, [sp], #48
  410ae4:	ret
  410ae8:	stp	x29, x30, [sp, #-16]!
  410aec:	mov	x29, sp
  410af0:	cbz	w0, 410b0c <_ZdlPvm@@Base+0x848>
  410af4:	lsl	w8, w0, #1
  410af8:	sxtw	x0, w8
  410afc:	str	w8, [x1]
  410b00:	bl	401410 <_Znam@plt>
  410b04:	ldp	x29, x30, [sp], #16
  410b08:	ret
  410b0c:	mov	x0, xzr
  410b10:	str	wzr, [x1]
  410b14:	ldp	x29, x30, [sp], #16
  410b18:	ret
  410b1c:	stp	x29, x30, [sp, #-32]!
  410b20:	stp	x20, x19, [sp, #16]
  410b24:	mov	x29, sp
  410b28:	mov	x20, x0
  410b2c:	cbz	x1, 410b60 <_ZdlPvm@@Base+0x89c>
  410b30:	mov	x0, x1
  410b34:	mov	x19, x1
  410b38:	bl	401460 <strlen@plt>
  410b3c:	add	x1, x20, #0xc
  410b40:	str	w0, [x20, #8]
  410b44:	bl	410ae8 <_ZdlPvm@@Base+0x824>
  410b48:	ldrsw	x2, [x20, #8]
  410b4c:	str	x0, [x20]
  410b50:	cbz	w2, 410b64 <_ZdlPvm@@Base+0x8a0>
  410b54:	mov	x1, x19
  410b58:	bl	401430 <memcpy@plt>
  410b5c:	b	410b64 <_ZdlPvm@@Base+0x8a0>
  410b60:	stp	xzr, xzr, [x20]
  410b64:	ldp	x20, x19, [sp, #16]
  410b68:	ldp	x29, x30, [sp], #32
  410b6c:	ret
  410b70:	stp	x29, x30, [sp, #-32]!
  410b74:	stp	x20, x19, [sp, #16]
  410b78:	mov	x29, sp
  410b7c:	mov	w8, #0x1                   	// #1
  410b80:	mov	w19, w1
  410b84:	mov	x20, x0
  410b88:	str	w8, [x0, #8]
  410b8c:	add	x1, x0, #0xc
  410b90:	mov	w0, #0x1                   	// #1
  410b94:	bl	410ae8 <_ZdlPvm@@Base+0x824>
  410b98:	str	x0, [x20]
  410b9c:	strb	w19, [x0]
  410ba0:	ldp	x20, x19, [sp, #16]
  410ba4:	ldp	x29, x30, [sp], #32
  410ba8:	ret
  410bac:	stp	x29, x30, [sp, #-32]!
  410bb0:	stp	x20, x19, [sp, #16]
  410bb4:	mov	x29, sp
  410bb8:	mov	x20, x0
  410bbc:	ldr	w0, [x1, #8]
  410bc0:	mov	x19, x1
  410bc4:	add	x1, x20, #0xc
  410bc8:	str	w0, [x20, #8]
  410bcc:	bl	410ae8 <_ZdlPvm@@Base+0x824>
  410bd0:	ldrsw	x2, [x20, #8]
  410bd4:	str	x0, [x20]
  410bd8:	cbz	w2, 410be4 <_ZdlPvm@@Base+0x920>
  410bdc:	ldr	x1, [x19]
  410be0:	bl	401430 <memcpy@plt>
  410be4:	ldp	x20, x19, [sp, #16]
  410be8:	ldp	x29, x30, [sp], #32
  410bec:	ret
  410bf0:	stp	x29, x30, [sp, #-16]!
  410bf4:	mov	x29, sp
  410bf8:	ldr	x0, [x0]
  410bfc:	bl	410c08 <_ZdlPvm@@Base+0x944>
  410c00:	ldp	x29, x30, [sp], #16
  410c04:	ret
  410c08:	cbz	x0, 410c1c <_ZdlPvm@@Base+0x958>
  410c0c:	stp	x29, x30, [sp, #-16]!
  410c10:	mov	x29, sp
  410c14:	bl	401620 <_ZdaPv@plt>
  410c18:	ldp	x29, x30, [sp], #16
  410c1c:	ret
  410c20:	stp	x29, x30, [sp, #-32]!
  410c24:	stp	x20, x19, [sp, #16]
  410c28:	mov	x29, sp
  410c2c:	mov	x19, x0
  410c30:	mov	x20, x1
  410c34:	mov	x3, x19
  410c38:	ldr	x0, [x0]
  410c3c:	ldr	w1, [x3, #12]!
  410c40:	ldr	w2, [x20, #8]
  410c44:	bl	410c70 <_ZdlPvm@@Base+0x9ac>
  410c48:	str	x0, [x19]
  410c4c:	ldrsw	x2, [x20, #8]
  410c50:	str	w2, [x19, #8]
  410c54:	cbz	w2, 410c60 <_ZdlPvm@@Base+0x99c>
  410c58:	ldr	x1, [x20]
  410c5c:	bl	401430 <memcpy@plt>
  410c60:	mov	x0, x19
  410c64:	ldp	x20, x19, [sp, #16]
  410c68:	ldp	x29, x30, [sp], #32
  410c6c:	ret
  410c70:	stp	x29, x30, [sp, #-32]!
  410c74:	stp	x20, x19, [sp, #16]
  410c78:	mov	x29, sp
  410c7c:	mov	x19, x3
  410c80:	cmp	w1, w2
  410c84:	b.ge	410cac <_ZdlPvm@@Base+0x9e8>  // b.tcont
  410c88:	mov	w20, w2
  410c8c:	cbz	x0, 410c94 <_ZdlPvm@@Base+0x9d0>
  410c90:	bl	401620 <_ZdaPv@plt>
  410c94:	cbz	w20, 410cb4 <_ZdlPvm@@Base+0x9f0>
  410c98:	lsl	w8, w20, #1
  410c9c:	sxtw	x0, w8
  410ca0:	str	w8, [x19]
  410ca4:	bl	401410 <_Znam@plt>
  410ca8:	b	410cbc <_ZdlPvm@@Base+0x9f8>
  410cac:	str	w1, [x19]
  410cb0:	b	410cbc <_ZdlPvm@@Base+0x9f8>
  410cb4:	mov	x0, xzr
  410cb8:	str	wzr, [x19]
  410cbc:	ldp	x20, x19, [sp, #16]
  410cc0:	ldp	x29, x30, [sp], #32
  410cc4:	ret
  410cc8:	stp	x29, x30, [sp, #-48]!
  410ccc:	str	x21, [sp, #16]
  410cd0:	stp	x20, x19, [sp, #32]
  410cd4:	mov	x29, sp
  410cd8:	mov	x19, x0
  410cdc:	cbz	x1, 410d24 <_ZdlPvm@@Base+0xa60>
  410ce0:	mov	x0, x1
  410ce4:	mov	x20, x1
  410ce8:	bl	401460 <strlen@plt>
  410cec:	ldr	x8, [x19]
  410cf0:	mov	x3, x19
  410cf4:	ldr	w1, [x3, #12]!
  410cf8:	mov	x21, x0
  410cfc:	mov	x0, x8
  410d00:	mov	w2, w21
  410d04:	bl	410c70 <_ZdlPvm@@Base+0x9ac>
  410d08:	str	x0, [x19]
  410d0c:	str	w21, [x19, #8]
  410d10:	cbz	w21, 410d30 <_ZdlPvm@@Base+0xa6c>
  410d14:	sxtw	x2, w21
  410d18:	mov	x1, x20
  410d1c:	bl	401430 <memcpy@plt>
  410d20:	b	410d30 <_ZdlPvm@@Base+0xa6c>
  410d24:	ldr	x0, [x19]
  410d28:	bl	410c08 <_ZdlPvm@@Base+0x944>
  410d2c:	stp	xzr, xzr, [x19]
  410d30:	mov	x0, x19
  410d34:	ldp	x20, x19, [sp, #32]
  410d38:	ldr	x21, [sp, #16]
  410d3c:	ldp	x29, x30, [sp], #48
  410d40:	ret
  410d44:	stp	x29, x30, [sp, #-48]!
  410d48:	str	x21, [sp, #16]
  410d4c:	stp	x20, x19, [sp, #32]
  410d50:	mov	x29, sp
  410d54:	mov	x19, x0
  410d58:	mov	x3, x19
  410d5c:	ldr	x0, [x0]
  410d60:	ldr	w8, [x3, #12]!
  410d64:	mov	w20, w1
  410d68:	mov	w2, #0x1                   	// #1
  410d6c:	mov	w21, #0x1                   	// #1
  410d70:	mov	w1, w8
  410d74:	bl	410c70 <_ZdlPvm@@Base+0x9ac>
  410d78:	str	x0, [x19]
  410d7c:	str	w21, [x19, #8]
  410d80:	strb	w20, [x0]
  410d84:	mov	x0, x19
  410d88:	ldp	x20, x19, [sp, #32]
  410d8c:	ldr	x21, [sp, #16]
  410d90:	ldp	x29, x30, [sp], #48
  410d94:	ret
  410d98:	stp	x29, x30, [sp, #-32]!
  410d9c:	stp	x20, x19, [sp, #16]
  410da0:	mov	x19, x0
  410da4:	ldr	x0, [x0]
  410da8:	mov	x29, sp
  410dac:	mov	x20, x1
  410db0:	bl	410c08 <_ZdlPvm@@Base+0x944>
  410db4:	ldr	x8, [x20]
  410db8:	str	x8, [x19]
  410dbc:	ldr	w8, [x20, #8]
  410dc0:	str	w8, [x19, #8]
  410dc4:	ldr	w8, [x20, #12]
  410dc8:	str	w8, [x19, #12]
  410dcc:	stp	xzr, xzr, [x20]
  410dd0:	ldp	x20, x19, [sp, #16]
  410dd4:	ldp	x29, x30, [sp], #32
  410dd8:	ret
  410ddc:	stp	x29, x30, [sp, #-32]!
  410de0:	str	x19, [sp, #16]
  410de4:	mov	x29, sp
  410de8:	mov	x19, x0
  410dec:	mov	x4, x19
  410df0:	ldr	x0, [x0]
  410df4:	ldr	w1, [x4, #12]!
  410df8:	ldr	w2, [x19, #8]
  410dfc:	add	w3, w2, #0x1
  410e00:	bl	410e14 <_ZdlPvm@@Base+0xb50>
  410e04:	str	x0, [x19]
  410e08:	ldr	x19, [sp, #16]
  410e0c:	ldp	x29, x30, [sp], #32
  410e10:	ret
  410e14:	stp	x29, x30, [sp, #-48]!
  410e18:	stp	x22, x21, [sp, #16]
  410e1c:	stp	x20, x19, [sp, #32]
  410e20:	mov	x29, sp
  410e24:	mov	x21, x4
  410e28:	cmp	w1, w3
  410e2c:	mov	x19, x0
  410e30:	b.ge	410e84 <_ZdlPvm@@Base+0xbc0>  // b.tcont
  410e34:	mov	w22, w3
  410e38:	cbz	w3, 410e8c <_ZdlPvm@@Base+0xbc8>
  410e3c:	lsl	w8, w22, #1
  410e40:	sxtw	x0, w8
  410e44:	mov	w20, w2
  410e48:	str	w8, [x21]
  410e4c:	bl	401410 <_Znam@plt>
  410e50:	mov	x21, x0
  410e54:	cbz	w20, 410e70 <_ZdlPvm@@Base+0xbac>
  410e58:	cmp	w20, w22
  410e5c:	b.ge	410e70 <_ZdlPvm@@Base+0xbac>  // b.tcont
  410e60:	sxtw	x2, w20
  410e64:	mov	x0, x21
  410e68:	mov	x1, x19
  410e6c:	bl	401430 <memcpy@plt>
  410e70:	cbz	x19, 410e7c <_ZdlPvm@@Base+0xbb8>
  410e74:	mov	x0, x19
  410e78:	bl	401620 <_ZdaPv@plt>
  410e7c:	mov	x19, x21
  410e80:	b	410ea0 <_ZdlPvm@@Base+0xbdc>
  410e84:	str	w1, [x21]
  410e88:	b	410ea0 <_ZdlPvm@@Base+0xbdc>
  410e8c:	cbz	x19, 410e98 <_ZdlPvm@@Base+0xbd4>
  410e90:	mov	x0, x19
  410e94:	bl	401620 <_ZdaPv@plt>
  410e98:	mov	x19, xzr
  410e9c:	str	wzr, [x21]
  410ea0:	mov	x0, x19
  410ea4:	ldp	x20, x19, [sp, #32]
  410ea8:	ldp	x22, x21, [sp, #16]
  410eac:	ldp	x29, x30, [sp], #48
  410eb0:	ret
  410eb4:	stp	x29, x30, [sp, #-48]!
  410eb8:	stp	x22, x21, [sp, #16]
  410ebc:	stp	x20, x19, [sp, #32]
  410ec0:	mov	x29, sp
  410ec4:	mov	x19, x0
  410ec8:	cbz	x1, 410f20 <_ZdlPvm@@Base+0xc5c>
  410ecc:	mov	x0, x1
  410ed0:	mov	x20, x1
  410ed4:	bl	401460 <strlen@plt>
  410ed8:	mov	x4, x19
  410edc:	ldr	w1, [x4, #12]!
  410ee0:	mov	x22, x0
  410ee4:	ldur	w2, [x4, #-4]
  410ee8:	add	w21, w2, w22
  410eec:	cmp	w21, w1
  410ef0:	b.le	410f04 <_ZdlPvm@@Base+0xc40>
  410ef4:	ldr	x0, [x19]
  410ef8:	mov	w3, w21
  410efc:	bl	410e14 <_ZdlPvm@@Base+0xb50>
  410f00:	str	x0, [x19]
  410f04:	ldr	x8, [x19]
  410f08:	ldrsw	x9, [x19, #8]
  410f0c:	sxtw	x2, w22
  410f10:	mov	x1, x20
  410f14:	add	x0, x8, x9
  410f18:	bl	401430 <memcpy@plt>
  410f1c:	str	w21, [x19, #8]
  410f20:	mov	x0, x19
  410f24:	ldp	x20, x19, [sp, #32]
  410f28:	ldp	x22, x21, [sp, #16]
  410f2c:	ldp	x29, x30, [sp], #48
  410f30:	ret
  410f34:	stp	x29, x30, [sp, #-48]!
  410f38:	str	x21, [sp, #16]
  410f3c:	stp	x20, x19, [sp, #32]
  410f40:	mov	x29, sp
  410f44:	ldr	w8, [x1, #8]
  410f48:	mov	x19, x0
  410f4c:	cbz	w8, 410f98 <_ZdlPvm@@Base+0xcd4>
  410f50:	mov	x4, x19
  410f54:	mov	x20, x1
  410f58:	ldr	w1, [x4, #12]!
  410f5c:	ldur	w2, [x4, #-4]
  410f60:	add	w21, w2, w8
  410f64:	cmp	w21, w1
  410f68:	b.le	410f7c <_ZdlPvm@@Base+0xcb8>
  410f6c:	ldr	x0, [x19]
  410f70:	mov	w3, w21
  410f74:	bl	410e14 <_ZdlPvm@@Base+0xb50>
  410f78:	str	x0, [x19]
  410f7c:	ldr	x8, [x19]
  410f80:	ldrsw	x9, [x19, #8]
  410f84:	ldr	x1, [x20]
  410f88:	ldrsw	x2, [x20, #8]
  410f8c:	add	x0, x8, x9
  410f90:	bl	401430 <memcpy@plt>
  410f94:	str	w21, [x19, #8]
  410f98:	mov	x0, x19
  410f9c:	ldp	x20, x19, [sp, #32]
  410fa0:	ldr	x21, [sp, #16]
  410fa4:	ldp	x29, x30, [sp], #48
  410fa8:	ret
  410fac:	cmp	w2, #0x1
  410fb0:	b.lt	411020 <_ZdlPvm@@Base+0xd5c>  // b.tstop
  410fb4:	stp	x29, x30, [sp, #-48]!
  410fb8:	stp	x22, x21, [sp, #16]
  410fbc:	stp	x20, x19, [sp, #32]
  410fc0:	mov	x29, sp
  410fc4:	mov	x4, x0
  410fc8:	mov	x20, x1
  410fcc:	ldr	w1, [x4, #12]!
  410fd0:	mov	w21, w2
  410fd4:	mov	x19, x0
  410fd8:	ldur	w2, [x4, #-4]
  410fdc:	add	w22, w2, w21
  410fe0:	cmp	w22, w1
  410fe4:	b.le	410ff8 <_ZdlPvm@@Base+0xd34>
  410fe8:	ldr	x0, [x19]
  410fec:	mov	w3, w22
  410ff0:	bl	410e14 <_ZdlPvm@@Base+0xb50>
  410ff4:	str	x0, [x19]
  410ff8:	ldr	x8, [x19]
  410ffc:	ldrsw	x9, [x19, #8]
  411000:	sxtw	x2, w21
  411004:	mov	x1, x20
  411008:	add	x0, x8, x9
  41100c:	bl	401430 <memcpy@plt>
  411010:	str	w22, [x19, #8]
  411014:	ldp	x20, x19, [sp, #32]
  411018:	ldp	x22, x21, [sp, #16]
  41101c:	ldp	x29, x30, [sp], #48
  411020:	ret
  411024:	stp	x29, x30, [sp, #-64]!
  411028:	stp	x24, x23, [sp, #16]
  41102c:	stp	x22, x21, [sp, #32]
  411030:	stp	x20, x19, [sp, #48]
  411034:	mov	x29, sp
  411038:	orr	w8, w4, w2
  41103c:	mov	w22, w2
  411040:	mvn	w8, w8
  411044:	adrp	x2, 418000 <_ZdlPvm@@Base+0x7d3c>
  411048:	mov	x21, x1
  41104c:	mov	x23, x0
  411050:	lsr	w0, w8, #31
  411054:	add	x2, x2, #0xb47
  411058:	mov	w1, #0xd7                  	// #215
  41105c:	mov	w20, w4
  411060:	mov	x19, x3
  411064:	bl	402ed0 <printf@plt+0x1770>
  411068:	adds	w0, w20, w22
  41106c:	str	w0, [x23, #8]
  411070:	b.eq	4110ac <_ZdlPvm@@Base+0xde8>  // b.none
  411074:	add	x1, x23, #0xc
  411078:	bl	410ae8 <_ZdlPvm@@Base+0x824>
  41107c:	mov	x24, x0
  411080:	str	x0, [x23]
  411084:	cbz	w22, 4110b8 <_ZdlPvm@@Base+0xdf4>
  411088:	sxtw	x22, w22
  41108c:	mov	x0, x24
  411090:	mov	x1, x21
  411094:	mov	x2, x22
  411098:	bl	401430 <memcpy@plt>
  41109c:	cbz	w20, 4110c8 <_ZdlPvm@@Base+0xe04>
  4110a0:	add	x0, x24, x22
  4110a4:	sxtw	x2, w20
  4110a8:	b	4110c0 <_ZdlPvm@@Base+0xdfc>
  4110ac:	str	wzr, [x23, #12]
  4110b0:	str	xzr, [x23]
  4110b4:	b	4110c8 <_ZdlPvm@@Base+0xe04>
  4110b8:	sxtw	x2, w20
  4110bc:	mov	x0, x24
  4110c0:	mov	x1, x19
  4110c4:	bl	401430 <memcpy@plt>
  4110c8:	ldp	x20, x19, [sp, #48]
  4110cc:	ldp	x22, x21, [sp, #32]
  4110d0:	ldp	x24, x23, [sp, #16]
  4110d4:	ldp	x29, x30, [sp], #64
  4110d8:	ret
  4110dc:	stp	x29, x30, [sp, #-16]!
  4110e0:	ldrsw	x2, [x0, #8]
  4110e4:	ldrsw	x8, [x1, #8]
  4110e8:	mov	x29, sp
  4110ec:	cmp	w2, w8
  4110f0:	b.le	411114 <_ZdlPvm@@Base+0xe50>
  4110f4:	cbz	w8, 411134 <_ZdlPvm@@Base+0xe70>
  4110f8:	ldr	x0, [x0]
  4110fc:	ldr	x1, [x1]
  411100:	mov	x2, x8
  411104:	bl	4014c0 <memcmp@plt>
  411108:	lsr	w0, w0, #31
  41110c:	ldp	x29, x30, [sp], #16
  411110:	ret
  411114:	cbz	w2, 411140 <_ZdlPvm@@Base+0xe7c>
  411118:	ldr	x0, [x0]
  41111c:	ldr	x1, [x1]
  411120:	bl	4014c0 <memcmp@plt>
  411124:	cmp	w0, #0x1
  411128:	cset	w0, lt  // lt = tstop
  41112c:	ldp	x29, x30, [sp], #16
  411130:	ret
  411134:	mov	w0, wzr
  411138:	ldp	x29, x30, [sp], #16
  41113c:	ret
  411140:	mov	w0, #0x1                   	// #1
  411144:	ldp	x29, x30, [sp], #16
  411148:	ret
  41114c:	stp	x29, x30, [sp, #-16]!
  411150:	ldrsw	x2, [x0, #8]
  411154:	ldrsw	x8, [x1, #8]
  411158:	mov	x29, sp
  41115c:	cmp	w2, w8
  411160:	b.ge	411184 <_ZdlPvm@@Base+0xec0>  // b.tcont
  411164:	cbz	w2, 4111a4 <_ZdlPvm@@Base+0xee0>
  411168:	ldr	x0, [x0]
  41116c:	ldr	x1, [x1]
  411170:	bl	4014c0 <memcmp@plt>
  411174:	cmp	w0, #0x1
  411178:	cset	w0, lt  // lt = tstop
  41117c:	ldp	x29, x30, [sp], #16
  411180:	ret
  411184:	cbz	w8, 4111b0 <_ZdlPvm@@Base+0xeec>
  411188:	ldr	x0, [x0]
  41118c:	ldr	x1, [x1]
  411190:	mov	x2, x8
  411194:	bl	4014c0 <memcmp@plt>
  411198:	lsr	w0, w0, #31
  41119c:	ldp	x29, x30, [sp], #16
  4111a0:	ret
  4111a4:	mov	w0, #0x1                   	// #1
  4111a8:	ldp	x29, x30, [sp], #16
  4111ac:	ret
  4111b0:	mov	w0, wzr
  4111b4:	ldp	x29, x30, [sp], #16
  4111b8:	ret
  4111bc:	stp	x29, x30, [sp, #-16]!
  4111c0:	ldrsw	x2, [x0, #8]
  4111c4:	ldrsw	x8, [x1, #8]
  4111c8:	mov	x29, sp
  4111cc:	cmp	w2, w8
  4111d0:	b.ge	4111f4 <_ZdlPvm@@Base+0xf30>  // b.tcont
  4111d4:	cbz	w2, 411218 <_ZdlPvm@@Base+0xf54>
  4111d8:	ldr	x0, [x0]
  4111dc:	ldr	x1, [x1]
  4111e0:	bl	4014c0 <memcmp@plt>
  4111e4:	cmp	w0, #0x0
  4111e8:	cset	w0, gt
  4111ec:	ldp	x29, x30, [sp], #16
  4111f0:	ret
  4111f4:	cbz	w8, 411224 <_ZdlPvm@@Base+0xf60>
  4111f8:	ldr	x0, [x0]
  4111fc:	ldr	x1, [x1]
  411200:	mov	x2, x8
  411204:	bl	4014c0 <memcmp@plt>
  411208:	mvn	w8, w0
  41120c:	lsr	w0, w8, #31
  411210:	ldp	x29, x30, [sp], #16
  411214:	ret
  411218:	mov	w0, wzr
  41121c:	ldp	x29, x30, [sp], #16
  411220:	ret
  411224:	mov	w0, #0x1                   	// #1
  411228:	ldp	x29, x30, [sp], #16
  41122c:	ret
  411230:	stp	x29, x30, [sp, #-16]!
  411234:	ldrsw	x2, [x0, #8]
  411238:	ldrsw	x8, [x1, #8]
  41123c:	mov	x29, sp
  411240:	cmp	w2, w8
  411244:	b.le	41126c <_ZdlPvm@@Base+0xfa8>
  411248:	cbz	w8, 41128c <_ZdlPvm@@Base+0xfc8>
  41124c:	ldr	x0, [x0]
  411250:	ldr	x1, [x1]
  411254:	mov	x2, x8
  411258:	bl	4014c0 <memcmp@plt>
  41125c:	mvn	w8, w0
  411260:	lsr	w0, w8, #31
  411264:	ldp	x29, x30, [sp], #16
  411268:	ret
  41126c:	cbz	w2, 411298 <_ZdlPvm@@Base+0xfd4>
  411270:	ldr	x0, [x0]
  411274:	ldr	x1, [x1]
  411278:	bl	4014c0 <memcmp@plt>
  41127c:	cmp	w0, #0x0
  411280:	cset	w0, gt
  411284:	ldp	x29, x30, [sp], #16
  411288:	ret
  41128c:	mov	w0, #0x1                   	// #1
  411290:	ldp	x29, x30, [sp], #16
  411294:	ret
  411298:	mov	w0, wzr
  41129c:	ldp	x29, x30, [sp], #16
  4112a0:	ret
  4112a4:	stp	x29, x30, [sp, #-32]!
  4112a8:	stp	x20, x19, [sp, #16]
  4112ac:	mov	x29, sp
  4112b0:	mvn	w8, w1
  4112b4:	adrp	x2, 418000 <_ZdlPvm@@Base+0x7d3c>
  4112b8:	mov	w19, w1
  4112bc:	mov	x20, x0
  4112c0:	lsr	w0, w8, #31
  4112c4:	add	x2, x2, #0xb47
  4112c8:	mov	w1, #0x107                 	// #263
  4112cc:	bl	402ed0 <printf@plt+0x1770>
  4112d0:	mov	x4, x20
  4112d4:	ldr	w1, [x4, #12]!
  4112d8:	cmp	w1, w19
  4112dc:	b.ge	4112f4 <_ZdlPvm@@Base+0x1030>  // b.tcont
  4112e0:	ldr	x0, [x20]
  4112e4:	ldr	w2, [x20, #8]
  4112e8:	mov	w3, w19
  4112ec:	bl	410e14 <_ZdlPvm@@Base+0xb50>
  4112f0:	str	x0, [x20]
  4112f4:	str	w19, [x20, #8]
  4112f8:	ldp	x20, x19, [sp, #16]
  4112fc:	ldp	x29, x30, [sp], #32
  411300:	ret
  411304:	str	wzr, [x0, #8]
  411308:	ret
  41130c:	stp	x29, x30, [sp, #-32]!
  411310:	str	x19, [sp, #16]
  411314:	mov	x19, x0
  411318:	ldr	x0, [x0]
  41131c:	mov	x29, sp
  411320:	cbz	x0, 411330 <_ZdlPvm@@Base+0x106c>
  411324:	ldrsw	x2, [x19, #8]
  411328:	and	w1, w1, #0xff
  41132c:	bl	401570 <memchr@plt>
  411330:	cbz	x0, 411340 <_ZdlPvm@@Base+0x107c>
  411334:	ldr	w8, [x19]
  411338:	sub	w0, w0, w8
  41133c:	b	411344 <_ZdlPvm@@Base+0x1080>
  411340:	mov	w0, #0xffffffff            	// #-1
  411344:	ldr	x19, [sp, #16]
  411348:	ldp	x29, x30, [sp], #32
  41134c:	ret
  411350:	stp	x29, x30, [sp, #-32]!
  411354:	stp	x20, x19, [sp, #16]
  411358:	ldr	w19, [x0, #8]
  41135c:	ldr	x20, [x0]
  411360:	mov	x29, sp
  411364:	cmp	w19, #0x1
  411368:	b.lt	411390 <_ZdlPvm@@Base+0x10cc>  // b.tstop
  41136c:	mov	w8, wzr
  411370:	mov	x9, x19
  411374:	mov	x10, x20
  411378:	ldrb	w11, [x10], #1
  41137c:	cmp	w11, #0x0
  411380:	cinc	w8, w8, eq  // eq = none
  411384:	subs	x9, x9, #0x1
  411388:	b.ne	411378 <_ZdlPvm@@Base+0x10b4>  // b.any
  41138c:	b	411394 <_ZdlPvm@@Base+0x10d0>
  411390:	mov	w8, wzr
  411394:	sub	w8, w19, w8
  411398:	add	w8, w8, #0x1
  41139c:	sxtw	x0, w8
  4113a0:	bl	401680 <malloc@plt>
  4113a4:	cmp	w19, #0x1
  4113a8:	mov	x8, x0
  4113ac:	b.lt	4113d4 <_ZdlPvm@@Base+0x1110>  // b.tstop
  4113b0:	mov	x8, x0
  4113b4:	b	4113c4 <_ZdlPvm@@Base+0x1100>
  4113b8:	subs	x19, x19, #0x1
  4113bc:	add	x20, x20, #0x1
  4113c0:	b.eq	4113d4 <_ZdlPvm@@Base+0x1110>  // b.none
  4113c4:	ldrb	w9, [x20]
  4113c8:	cbz	w9, 4113b8 <_ZdlPvm@@Base+0x10f4>
  4113cc:	strb	w9, [x8], #1
  4113d0:	b	4113b8 <_ZdlPvm@@Base+0x10f4>
  4113d4:	ldp	x20, x19, [sp, #16]
  4113d8:	strb	wzr, [x8]
  4113dc:	ldp	x29, x30, [sp], #32
  4113e0:	ret
  4113e4:	stp	x29, x30, [sp, #-64]!
  4113e8:	str	x23, [sp, #16]
  4113ec:	stp	x22, x21, [sp, #32]
  4113f0:	stp	x20, x19, [sp, #48]
  4113f4:	mov	x29, sp
  4113f8:	ldrsw	x8, [x0, #8]
  4113fc:	mov	x19, x0
  411400:	mov	x10, x8
  411404:	mov	x9, x10
  411408:	subs	x10, x10, #0x1
  41140c:	b.lt	411424 <_ZdlPvm@@Base+0x1160>  // b.tstop
  411410:	ldr	x11, [x19]
  411414:	add	x11, x11, x9
  411418:	ldurb	w11, [x11, #-1]
  41141c:	cmp	w11, #0x20
  411420:	b.eq	411404 <_ZdlPvm@@Base+0x1140>  // b.none
  411424:	ldr	x20, [x19]
  411428:	cmp	w9, #0x2
  41142c:	sub	w9, w9, #0x1
  411430:	b.lt	411458 <_ZdlPvm@@Base+0x1194>  // b.tstop
  411434:	ldrb	w10, [x20]
  411438:	mov	x21, x20
  41143c:	cmp	w10, #0x20
  411440:	b.ne	41145c <_ZdlPvm@@Base+0x1198>  // b.any
  411444:	ldrb	w10, [x21, #1]!
  411448:	sub	w9, w9, #0x1
  41144c:	cmp	w10, #0x20
  411450:	b.eq	411444 <_ZdlPvm@@Base+0x1180>  // b.none
  411454:	b	41145c <_ZdlPvm@@Base+0x1198>
  411458:	mov	x21, x20
  41145c:	sub	w8, w8, #0x1
  411460:	cmp	w8, w9
  411464:	b.eq	4114b8 <_ZdlPvm@@Base+0x11f4>  // b.none
  411468:	tbnz	w9, #31, 4114a0 <_ZdlPvm@@Base+0x11dc>
  41146c:	ldrsw	x0, [x19, #12]
  411470:	add	w23, w9, #0x1
  411474:	str	w23, [x19, #8]
  411478:	bl	401410 <_Znam@plt>
  41147c:	sxtw	x2, w23
  411480:	mov	x1, x21
  411484:	mov	x22, x0
  411488:	bl	401430 <memcpy@plt>
  41148c:	cbz	x20, 411498 <_ZdlPvm@@Base+0x11d4>
  411490:	mov	x0, x20
  411494:	bl	401620 <_ZdaPv@plt>
  411498:	str	x22, [x19]
  41149c:	b	4114b8 <_ZdlPvm@@Base+0x11f4>
  4114a0:	str	wzr, [x19, #8]
  4114a4:	cbz	x20, 4114b8 <_ZdlPvm@@Base+0x11f4>
  4114a8:	mov	x0, x20
  4114ac:	bl	401620 <_ZdaPv@plt>
  4114b0:	str	xzr, [x19]
  4114b4:	str	wzr, [x19, #12]
  4114b8:	ldp	x20, x19, [sp, #48]
  4114bc:	ldp	x22, x21, [sp, #32]
  4114c0:	ldr	x23, [sp, #16]
  4114c4:	ldp	x29, x30, [sp], #64
  4114c8:	ret
  4114cc:	stp	x29, x30, [sp, #-48]!
  4114d0:	str	x21, [sp, #16]
  4114d4:	stp	x20, x19, [sp, #32]
  4114d8:	mov	x29, sp
  4114dc:	mov	x19, x1
  4114e0:	mov	x20, x0
  4114e4:	bl	402e70 <printf@plt+0x1710>
  4114e8:	mov	w21, w0
  4114ec:	mov	x0, x20
  4114f0:	bl	402e78 <printf@plt+0x1718>
  4114f4:	cmp	w21, #0x1
  4114f8:	b.lt	411518 <_ZdlPvm@@Base+0x1254>  // b.tstop
  4114fc:	mov	x20, x0
  411500:	mov	w21, w21
  411504:	ldrb	w0, [x20], #1
  411508:	mov	x1, x19
  41150c:	bl	401480 <putc@plt>
  411510:	subs	x21, x21, #0x1
  411514:	b.ne	411504 <_ZdlPvm@@Base+0x1240>  // b.any
  411518:	ldp	x20, x19, [sp, #32]
  41151c:	ldr	x21, [sp, #16]
  411520:	ldp	x29, x30, [sp], #48
  411524:	ret
  411528:	stp	x29, x30, [sp, #-32]!
  41152c:	stp	x20, x19, [sp, #16]
  411530:	mov	x29, sp
  411534:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x3260>
  411538:	add	x20, x20, #0x2a0
  41153c:	adrp	x1, 411000 <_ZdlPvm@@Base+0xd3c>
  411540:	mov	w2, w0
  411544:	add	x1, x1, #0x92c
  411548:	mov	x0, x20
  41154c:	mov	x19, x8
  411550:	bl	401530 <sprintf@plt>
  411554:	mov	x0, x19
  411558:	mov	x1, x20
  41155c:	bl	410b1c <_ZdlPvm@@Base+0x858>
  411560:	ldp	x20, x19, [sp, #16]
  411564:	ldp	x29, x30, [sp], #32
  411568:	ret
  41156c:	cbz	x0, 41159c <_ZdlPvm@@Base+0x12d8>
  411570:	stp	x29, x30, [sp, #-32]!
  411574:	str	x19, [sp, #16]
  411578:	mov	x29, sp
  41157c:	mov	x19, x0
  411580:	bl	401460 <strlen@plt>
  411584:	add	x0, x0, #0x1
  411588:	bl	401680 <malloc@plt>
  41158c:	mov	x1, x19
  411590:	bl	401520 <strcpy@plt>
  411594:	ldr	x19, [sp, #16]
  411598:	ldp	x29, x30, [sp], #32
  41159c:	ret
  4115a0:	stp	x29, x30, [sp, #-32]!
  4115a4:	stp	x20, x19, [sp, #16]
  4115a8:	mov	x29, sp
  4115ac:	adrp	x20, 432000 <stderr@@GLIBC_2.17+0x3260>
  4115b0:	ldr	x8, [x20, #496]
  4115b4:	mov	x19, x0
  4115b8:	cbz	x8, 4115cc <_ZdlPvm@@Base+0x1308>
  4115bc:	mov	x0, x8
  4115c0:	mov	x1, x19
  4115c4:	bl	401650 <strcmp@plt>
  4115c8:	cbz	w0, 4115d8 <_ZdlPvm@@Base+0x1314>
  4115cc:	mov	x0, x19
  4115d0:	bl	41156c <_ZdlPvm@@Base+0x12a8>
  4115d4:	str	x0, [x20, #496]
  4115d8:	ldp	x20, x19, [sp, #16]
  4115dc:	ldp	x29, x30, [sp], #32
  4115e0:	ret
  4115e4:	adrp	x8, 432000 <stderr@@GLIBC_2.17+0x3260>
  4115e8:	str	w0, [x8, #612]
  4115ec:	ret
  4115f0:	stp	x29, x30, [sp, #-64]!
  4115f4:	mov	x29, sp
  4115f8:	stp	x19, x20, [sp, #16]
  4115fc:	adrp	x20, 42c000 <_ZdlPvm@@Base+0x1bd3c>
  411600:	add	x20, x20, #0xd10
  411604:	stp	x21, x22, [sp, #32]
  411608:	adrp	x21, 42c000 <_ZdlPvm@@Base+0x1bd3c>
  41160c:	add	x21, x21, #0xc78
  411610:	sub	x20, x20, x21
  411614:	mov	w22, w0
  411618:	stp	x23, x24, [sp, #48]
  41161c:	mov	x23, x1
  411620:	mov	x24, x2
  411624:	bl	4013d0 <_Znam@plt-0x40>
  411628:	cmp	xzr, x20, asr #3
  41162c:	b.eq	411658 <_ZdlPvm@@Base+0x1394>  // b.none
  411630:	asr	x20, x20, #3
  411634:	mov	x19, #0x0                   	// #0
  411638:	ldr	x3, [x21, x19, lsl #3]
  41163c:	mov	x2, x24
  411640:	add	x19, x19, #0x1
  411644:	mov	x1, x23
  411648:	mov	w0, w22
  41164c:	blr	x3
  411650:	cmp	x20, x19
  411654:	b.ne	411638 <_ZdlPvm@@Base+0x1374>  // b.any
  411658:	ldp	x19, x20, [sp, #16]
  41165c:	ldp	x21, x22, [sp, #32]
  411660:	ldp	x23, x24, [sp, #48]
  411664:	ldp	x29, x30, [sp], #64
  411668:	ret
  41166c:	nop
  411670:	ret

Disassembly of section .fini:

0000000000411674 <.fini>:
  411674:	stp	x29, x30, [sp, #-16]!
  411678:	mov	x29, sp
  41167c:	ldp	x29, x30, [sp], #16
  411680:	ret
