m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dF:/Modelsim/examples
vtop_module
!s110 1657681932
!i10b 1
!s100 L5W92ZLYTz:cbA@>QWJiS2
I^blWf:VaCnmaFUe_mB8]Z3
VDg1SIo80bB@j0V0VzS_@n1
dF:/GitHub/From-digital-circuits-to-FPGA/HDLBits/Circuits/Sequential Logic/Counters/sim
w1657681916
8F:/GitHub/From-digital-circuits-to-FPGA/HDLBits/Circuits/Sequential Logic/Counters/sim/top_module.v
FF:/GitHub/From-digital-circuits-to-FPGA/HDLBits/Circuits/Sequential Logic/Counters/sim/top_module.v
L0 1
OL;L;10.4;61
r1
!s85 0
31
!s108 1657681932.616000
!s107 F:/GitHub/From-digital-circuits-to-FPGA/HDLBits/Circuits/Sequential Logic/Counters/sim/top_module.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/GitHub/From-digital-circuits-to-FPGA/HDLBits/Circuits/Sequential Logic/Counters/sim/top_module.v|
!i113 0
o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
