This is the constrains of the desing (the conection from the FPGA  to the pines of the Basys 3
