INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhik/Documents/my_vivado_project/square_shape/square_shape.srcs/sources_1/new/square_shape.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_shape
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhik/Documents/my_vivado_project/square_shape/square_shape.srcs/sim_1/new/square_shape_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_shape_tb
