$date
	Sat Oct 22 19:22:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#852978
b110 &
b110 %
1$
b110 !
1"
#852979
0"
#852982
b11 &
b11 %
#852986
b1010 &
b1010 %
#852990
b101 &
b101 %
#852994
b10000 &
b10000 %
#852998
b1000 &
b1000 %
#853002
b100 &
b100 %
#853006
b10 &
b10 %
#853010
b1 &
b1 %
1#
#853014
b0 &
0#
b0 %
0$
#1900621
b1100 !
1"
#1900622
b1100 &
b1100 %
1$
#1900623
0"
#1900626
b110 &
b110 %
#1900630
b11 &
b11 %
#1900634
b1010 &
b1010 %
#1900638
b101 &
b101 %
#1900642
b10000 &
b10000 %
#1900646
b1000 &
b1000 %
#1900650
b100 &
b100 %
#1900654
b10 &
b10 %
#1900658
b1 &
b1 %
1#
#1900662
b0 &
0#
b0 %
0$
#2832841
b1110 !
1"
#2832842
b1110 &
b1110 %
1$
#2832843
0"
#2832846
b111 &
b111 %
#2832850
b10110 &
b10110 %
#2832854
b1011 &
b1011 %
#2832858
b100010 &
b100010 %
#2832862
b10001 &
b10001 %
#2832866
b110100 &
b110100 %
#2832870
b11010 &
b11010 %
#2832874
b1101 &
b1101 %
#2832878
b101000 &
b101000 %
#2832882
b10100 &
b10100 %
#2832886
b1010 &
b1010 %
#2832890
b101 &
b101 %
#2832894
b10000 &
b10000 %
#2832898
b1000 &
b1000 %
#2832902
b100 &
b100 %
#2832906
b10 &
b10 %
#2832910
b1 &
1#
b1 %
#2832914
b0 &
b0 %
0#
0$
#4500012
