
*** Running vivado
    with args -log Lab4_BD_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source Lab4_BD_wrapper.tcl -notrace


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Lab4_BD_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [m:/student/inf3430/oblig4/Lab4_part1/Lab4_part1.srcs/sources_1/bd/Lab4_BD/ip/Lab4_BD_processing_system7_0_0/Lab4_BD_processing_system7_0_0.xdc] for cell 'Lab4_BD_i/processing_system7_0/inst'
Finished Parsing XDC File [m:/student/inf3430/oblig4/Lab4_part1/Lab4_part1.srcs/sources_1/bd/Lab4_BD/ip/Lab4_BD_processing_system7_0_0/Lab4_BD_processing_system7_0_0.xdc] for cell 'Lab4_BD_i/processing_system7_0/inst'
Parsing XDC File [m:/student/inf3430/oblig4/Lab4_part1/Lab4_part1.srcs/sources_1/bd/Lab4_BD/ip/Lab4_BD_axi_gpio_0_0/Lab4_BD_axi_gpio_0_0_board.xdc] for cell 'Lab4_BD_i/axi_gpio_0/U0'
Finished Parsing XDC File [m:/student/inf3430/oblig4/Lab4_part1/Lab4_part1.srcs/sources_1/bd/Lab4_BD/ip/Lab4_BD_axi_gpio_0_0/Lab4_BD_axi_gpio_0_0_board.xdc] for cell 'Lab4_BD_i/axi_gpio_0/U0'
Parsing XDC File [m:/student/inf3430/oblig4/Lab4_part1/Lab4_part1.srcs/sources_1/bd/Lab4_BD/ip/Lab4_BD_axi_gpio_0_0/Lab4_BD_axi_gpio_0_0.xdc] for cell 'Lab4_BD_i/axi_gpio_0/U0'
Finished Parsing XDC File [m:/student/inf3430/oblig4/Lab4_part1/Lab4_part1.srcs/sources_1/bd/Lab4_BD/ip/Lab4_BD_axi_gpio_0_0/Lab4_BD_axi_gpio_0_0.xdc] for cell 'Lab4_BD_i/axi_gpio_0/U0'
Parsing XDC File [m:/student/inf3430/oblig4/Lab4_part1/Lab4_part1.srcs/sources_1/bd/Lab4_BD/ip/Lab4_BD_rst_processing_system7_0_100M_0/Lab4_BD_rst_processing_system7_0_100M_0_board.xdc] for cell 'Lab4_BD_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [m:/student/inf3430/oblig4/Lab4_part1/Lab4_part1.srcs/sources_1/bd/Lab4_BD/ip/Lab4_BD_rst_processing_system7_0_100M_0/Lab4_BD_rst_processing_system7_0_100M_0_board.xdc] for cell 'Lab4_BD_i/rst_processing_system7_0_100M'
Parsing XDC File [m:/student/inf3430/oblig4/Lab4_part1/Lab4_part1.srcs/sources_1/bd/Lab4_BD/ip/Lab4_BD_rst_processing_system7_0_100M_0/Lab4_BD_rst_processing_system7_0_100M_0.xdc] for cell 'Lab4_BD_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [m:/student/inf3430/oblig4/Lab4_part1/Lab4_part1.srcs/sources_1/bd/Lab4_BD/ip/Lab4_BD_rst_processing_system7_0_100M_0/Lab4_BD_rst_processing_system7_0_100M_0.xdc] for cell 'Lab4_BD_i/rst_processing_system7_0_100M'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 504.551 ; gain = 285.117
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.156 . Memory (MB): peak = 509.121 ; gain = 1.695
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2443a2741

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 970.477 ; gain = 0.008

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 40 cells.
Phase 2 Constant Propagation | Checksum: 182329612

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.296 . Memory (MB): peak = 970.477 ; gain = 0.008

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 204 unconnected nets.
INFO: [Opt 31-11] Eliminated 281 unconnected cells.
Phase 3 Sweep | Checksum: 26eecef88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.593 . Memory (MB): peak = 970.477 ; gain = 0.008

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 970.477 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 26eecef88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.593 . Memory (MB): peak = 970.477 ; gain = 0.008
Implement Debug Cores | Checksum: 2199a505d
Logic Optimization | Checksum: 2199a505d

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 26eecef88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 970.477 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 970.477 ; gain = 465.926
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.437 . Memory (MB): peak = 970.477 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file M:/student/inf3430/oblig4/Lab4_part1/Lab4_part1.runs/impl_1/Lab4_BD_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 17c0c056c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 970.477 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 970.477 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 970.477 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: ad003fa4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 970.477 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: ad003fa4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.858 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: ad003fa4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.858 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 235f26ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.874 . Memory (MB): peak = 994.504 ; gain = 24.027
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 64289c6c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.874 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 115eda0fc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.936 . Memory (MB): peak = 994.504 ; gain = 24.027
Phase 2.2.1 Place Init Design | Checksum: 1c4875eee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 994.504 ; gain = 24.027
Phase 2.2 Build Placer Netlist Model | Checksum: 1c4875eee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1c4875eee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 994.504 ; gain = 24.027
Phase 2.3 Constrain Clocks/Macros | Checksum: 1c4875eee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 994.504 ; gain = 24.027
Phase 2 Placer Initialization | Checksum: 1c4875eee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: f8c8a330

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: f8c8a330

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1ba82e683

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 204c7327d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 204c7327d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 20791d72f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 203213e00

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1beffc606

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 994.504 ; gain = 24.027
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1beffc606

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1beffc606

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1beffc606

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 994.504 ; gain = 24.027
Phase 4.6 Small Shape Detail Placement | Checksum: 1beffc606

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1beffc606

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 994.504 ; gain = 24.027
Phase 4 Detail Placement | Checksum: 1beffc606

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 244ea87ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 244ea87ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.646. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1d0666672

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 994.504 ; gain = 24.027
Phase 5.2.2 Post Placement Optimization | Checksum: 1d0666672

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 994.504 ; gain = 24.027
Phase 5.2 Post Commit Optimization | Checksum: 1d0666672

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1d0666672

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1d0666672

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1d0666672

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 994.504 ; gain = 24.027
Phase 5.5 Placer Reporting | Checksum: 1d0666672

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 994.504 ; gain = 24.027

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 195d7445c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 994.504 ; gain = 24.027
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 195d7445c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 994.504 ; gain = 24.027
Ending Placer Task | Checksum: 11437c325

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 994.504 ; gain = 24.027
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 994.504 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 994.504 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 994.504 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 994.504 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c06978b3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1095.445 ; gain = 100.941

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c06978b3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1097.074 ; gain = 102.570

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c06978b3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1104.559 ; gain = 110.055
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 15dc3081c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1128.234 ; gain = 133.730
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.779  | TNS=0.000  | WHS=-0.187 | THS=-16.147|

Phase 2 Router Initialization | Checksum: 12ee7b534

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1128.234 ; gain = 133.730

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15e327922

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1128.234 ; gain = 133.730

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1d1f588fc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1128.234 ; gain = 133.730
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.986  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13346cba6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1128.234 ; gain = 133.730

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 152eac3d2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1128.234 ; gain = 133.730
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.986  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10d28f1aa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1128.234 ; gain = 133.730
Phase 4 Rip-up And Reroute | Checksum: 10d28f1aa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1128.234 ; gain = 133.730

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 103570523

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1128.234 ; gain = 133.730
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.118  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 103570523

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1128.234 ; gain = 133.730

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 103570523

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1128.234 ; gain = 133.730
Phase 5 Delay and Skew Optimization | Checksum: 103570523

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1128.234 ; gain = 133.730

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 15b79b28a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1128.234 ; gain = 133.730
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.118  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 151ec5f8d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1128.234 ; gain = 133.730

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.184478 %
  Global Horizontal Routing Utilization  = 0.209348 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1474689d6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1128.234 ; gain = 133.730

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1474689d6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1128.234 ; gain = 133.730

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15e24af03

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1128.234 ; gain = 133.730

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.118  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15e24af03

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1128.234 ; gain = 133.730
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1128.234 ; gain = 133.730

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1128.234 ; gain = 133.730
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1128.234 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file M:/student/inf3430/oblig4/Lab4_part1/Lab4_part1.runs/impl_1/Lab4_BD_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Lab4_BD_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1450.629 ; gain = 322.395
INFO: [Common 17-206] Exiting Vivado at Tue Nov 01 12:42:19 2016...

*** Running vivado
    with args -log Lab4_BD_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source Lab4_BD_wrapper.tcl -notrace


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Lab4_BD_wrapper.tcl -notrace
Command: open_checkpoint Lab4_BD_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [M:/student/inf3430/oblig4/Lab4_part1/Lab4_part1.runs/impl_1/.Xil/Vivado-12428-IFI-ULVERSTON/dcp/Lab4_BD_wrapper_early.xdc]
Finished Parsing XDC File [M:/student/inf3430/oblig4/Lab4_part1/Lab4_part1.runs/impl_1/.Xil/Vivado-12428-IFI-ULVERSTON/dcp/Lab4_BD_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.562 . Memory (MB): peak = 496.910 ; gain = 0.875
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.578 . Memory (MB): peak = 496.910 ; gain = 0.875
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1266856
open_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 496.910 ; gain = 303.820
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Lab4_BD_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 843.969 ; gain = 347.059
INFO: [Common 17-206] Exiting Vivado at Tue Nov 01 14:16:10 2016...
