# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../dffs.srcs/sources_1/new/dff_1.vhd" \
"../../../../dffs.srcs/sim_1/new/dff_1_tb.vhd" \

# Do not sort compile order
nosort
