0.7
2020.2
Oct 19 2021
02:56:52
/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC/FOC_BLDC.sim/sim_1/synth/timing/xsim/testbench_time_synth.v,1644438854,verilog,,,,BRAM_SIN;BRAM_SIN_blk_mem_gen_generic_cstr;BRAM_SIN_blk_mem_gen_prim_width;BRAM_SIN_blk_mem_gen_prim_wrapper_init;BRAM_SIN_blk_mem_gen_top;BRAM_SIN_blk_mem_gen_v8_4_5;BRAM_SIN_blk_mem_gen_v8_4_5_synth;FOC_core;FOC_v1_0;FOC_v1_0_FOC_AXI;MULTIPLY_DSP;MULTIPLY_DSP_dsp_macro_synth;MULTIPLY_DSP_dsp_macro_v1_0_2;MULTIPLY_DSP_dsp_macro_v1_0_2_viv;MULTIPLY_DSP_xbip_dsp48e1_wrapper_v3_0;MULTIPLY_DSP_xbip_pipe_v3_0_6_viv__parameterized1;MULTIPLY_DSP_xbip_pipe_v3_0_6_viv__parameterized3;MULTIPLY_DSP_xbip_pipe_v3_0_6_viv__parameterized3_1;MULTIPLY_DSP_xbip_pipe_v3_0_6_viv__parameterized5;MULTIPLY_DSP_xbip_pipe_v3_0_6_viv__parameterized5_0;PID_DSP;PID_DSP_dsp_macro_synth;PID_DSP_dsp_macro_v1_0_2;PID_DSP_dsp_macro_v1_0_2_viv;PID_DSP_xbip_dsp48e1_wrapper_v3_0;PID_DSP_xbip_pipe_v3_0_6_viv;PID_DSP_xbip_pipe_v3_0_6_viv_3;PID_DSP_xbip_pipe_v3_0_6_viv_4;PID_DSP_xbip_pipe_v3_0_6_viv_5;PID_DSP_xbip_pipe_v3_0_6_viv_9;PID_DSP_xbip_pipe_v3_0_6_viv__parameterized1;PID_DSP_xbip_pipe_v3_0_6_viv__parameterized1_6;PID_DSP_xbip_pipe_v3_0_6_viv__parameterized1_7;PID_DSP_xbip_pipe_v3_0_6_viv__parameterized1_8;PID_DSP_xbip_pipe_v3_0_6_viv__parameterized2;PID_DSP_xbip_pipe_v3_0_6_viv__parameterized2_10;PID_DSP_xbip_pipe_v3_0_6_viv__parameterized2_11;PID_DSP_xbip_pipe_v3_0_6_viv__parameterized2_12;PID_DSP_xbip_pipe_v3_0_6_viv__parameterized3;PID_DSP_xbip_pipe_v3_0_6_viv__parameterized3_0;PID_DSP_xbip_pipe_v3_0_6_viv__parameterized3_1;PID_DSP_xbip_pipe_v3_0_6_viv__parameterized3_2;glbl,,,,,,,,
/home/pawel5sekund/VivadoProjects/EBAZ4205/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sim_1/new/testbench.vhd,1619453194,vhdl,,,,testbench,,,,,,,,
