// Seed: 3918723475
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1;
  logic [7:0] id_2;
  wire id_3, id_4, id_5;
  assign id_2[1'h0] = 1;
  assign id_4 = (id_3);
  module_0(
      id_4, id_4
  );
endmodule
module module_2 ();
  assign id_1 = id_1;
  integer id_3 = 1 < id_2;
  wire id_4 = 1'd0;
  assign id_4 = id_4;
  module_0(
      id_4, id_3
  );
  assign id_2 = 1;
  logic [7:0] id_5 = id_5[1];
endmodule
