Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 11 14:03:56 2024
| Host         : DESKTOP-H8RFABU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file configurable_multiplication_timing_summary_routed.rpt -pb configurable_multiplication_timing_summary_routed.pb -rpx configurable_multiplication_timing_summary_routed.rpx -warn_on_violation
| Design       : configurable_multiplication
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: AHBH/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: AHBH/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: AHBH/q_1_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: AHBH/q_reg[0]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: AHBL/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: AHBL/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: AHBL/q_1_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: AHBL/q_reg[0]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: ALBH/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: ALBH/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ALBH/q_1_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ALBH/q_reg[0]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: ALBL/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: ALBL/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ALBL/q_1_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ALBL/q_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 172 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 64 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.687        0.000                      0                    8        0.299        0.000                      0                    8        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clock_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_i             7.687        0.000                      0                    8        0.299        0.000                      0                    8        4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_i
  To Clock:  clock_i

Setup :            0  Failing Endpoints,  Worst Slack        7.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.687ns  (required time - arrival time)
  Source:                 AHBL/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AHBL/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_i rise@10.000ns - clock_i rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.704ns (30.488%)  route 1.605ns (69.512%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 14.439 - 10.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.665     4.955    AHBL/CLK
    SLICE_X40Y46         FDCE                                         r  AHBL/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.411 r  AHBL/FSM_sequential_current_state_reg[0]/Q
                         net (fo=32, routed)          1.031     6.442    AHBL/FSM_sequential_current_state_reg_n_0_[0]
    SLICE_X40Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.566 r  AHBL/FSM_sequential_current_state[1]_i_2/O
                         net (fo=1, routed)           0.574     7.140    AHBL/FSM_sequential_current_state[1]_i_2_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.264 r  AHBL/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.264    AHBL/next_state[1]
    SLICE_X40Y46         FDCE                                         r  AHBL/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_i rise edge)   10.000    10.000 r  
    Y19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    10.850 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.856    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.492    14.439    AHBL/CLK
    SLICE_X40Y46         FDCE                                         r  AHBL/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.515    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X40Y46         FDCE (Setup_fdce_C_D)        0.031    14.950    AHBL/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                  7.687    

Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 ALBL/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALBL/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_i rise@10.000ns - clock_i rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.704ns (32.669%)  route 1.451ns (67.331%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 14.435 - 10.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.662     4.952    ALBL/CLK
    SLICE_X49Y40         FDCE                                         r  ALBL/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDCE (Prop_fdce_C_Q)         0.456     5.408 f  ALBL/FSM_sequential_current_state_reg[0]/Q
                         net (fo=32, routed)          0.959     6.366    ALBL/FSM_sequential_current_state_reg_n_0_[0]
    SLICE_X48Y40         LUT4 (Prop_lut4_I0_O)        0.124     6.490 r  ALBL/FSM_sequential_current_state[1]_i_2__1/O
                         net (fo=1, routed)           0.492     6.983    ALBL/FSM_sequential_current_state[1]_i_2__1_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.107 r  ALBL/FSM_sequential_current_state[1]_i_1__2/O
                         net (fo=1, routed)           0.000     7.107    ALBL/next_state[1]
    SLICE_X49Y40         FDCE                                         r  ALBL/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_i rise edge)   10.000    10.000 r  
    Y19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    10.850 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.856    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.488    14.435    ALBL/CLK
    SLICE_X49Y40         FDCE                                         r  ALBL/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.516    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X49Y40         FDCE (Setup_fdce_C_D)        0.029    14.945    ALBL/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  7.839    

Slack (MET) :             7.890ns  (required time - arrival time)
  Source:                 AHBH/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AHBH/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_i rise@10.000ns - clock_i rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.704ns (33.467%)  route 1.400ns (66.533%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 14.437 - 10.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.664     4.954    AHBH/CLK
    SLICE_X48Y45         FDCE                                         r  AHBH/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.456     5.410 r  AHBH/FSM_sequential_current_state_reg[0]/Q
                         net (fo=32, routed)          0.815     6.224    AHBH/FSM_sequential_current_state_reg_n_0_[0]
    SLICE_X48Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.348 r  AHBH/FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.585     6.933    AHBH/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.057 r  AHBH/FSM_sequential_current_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.057    AHBH/next_state[1]
    SLICE_X48Y45         FDCE                                         r  AHBH/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_i rise edge)   10.000    10.000 r  
    Y19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    10.850 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.856    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    14.437    AHBH/CLK
    SLICE_X48Y45         FDCE                                         r  AHBH/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.516    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X48Y45         FDCE (Setup_fdce_C_D)        0.029    14.947    AHBH/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                  7.890    

Slack (MET) :             7.949ns  (required time - arrival time)
  Source:                 ALBH/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALBH/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_i rise@10.000ns - clock_i rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.704ns (34.436%)  route 1.340ns (65.564%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 14.439 - 10.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.665     4.955    ALBH/CLK
    SLICE_X40Y43         FDCE                                         r  ALBH/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.456     5.411 r  ALBH/FSM_sequential_current_state_reg[1]/Q
                         net (fo=46, routed)          0.919     6.329    ALBH/Q[0]
    SLICE_X38Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.453 r  ALBH/FSM_sequential_current_state[1]_i_2__0/O
                         net (fo=1, routed)           0.422     6.875    ALBH/FSM_sequential_current_state[1]_i_2__0_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.999 r  ALBH/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.999    ALBH/next_state[1]
    SLICE_X40Y43         FDCE                                         r  ALBH/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_i rise edge)   10.000    10.000 r  
    Y19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    10.850 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.856    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.492    14.439    ALBH/CLK
    SLICE_X40Y43         FDCE                                         r  ALBH/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.515    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X40Y43         FDCE (Setup_fdce_C_D)        0.029    14.948    ALBH/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  7.949    

Slack (MET) :             8.228ns  (required time - arrival time)
  Source:                 ALBH/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALBH/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_i rise@10.000ns - clock_i rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.580ns (32.844%)  route 1.186ns (67.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 14.437 - 10.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.664     4.954    ALBH/CLK
    SLICE_X45Y42         FDCE                                         r  ALBH/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDCE (Prop_fdce_C_Q)         0.456     5.410 r  ALBH/FSM_sequential_current_state_reg[0]/Q
                         net (fo=32, routed)          1.186     6.596    ALBH/FSM_sequential_current_state_reg_n_0_[0]
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.720 r  ALBH/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.720    ALBH/next_state[0]
    SLICE_X45Y42         FDCE                                         r  ALBH/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_i rise edge)   10.000    10.000 r  
    Y19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    10.850 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.856    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    14.437    ALBH/CLK
    SLICE_X45Y42         FDCE                                         r  ALBH/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.516    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X45Y42         FDCE (Setup_fdce_C_D)        0.029    14.947    ALBH/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  8.228    

Slack (MET) :             8.695ns  (required time - arrival time)
  Source:                 AHBH/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AHBH/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_i rise@10.000ns - clock_i rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.580ns (44.602%)  route 0.720ns (55.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 14.437 - 10.000 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.664     4.954    AHBH/CLK
    SLICE_X48Y45         FDCE                                         r  AHBH/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.456     5.410 r  AHBH/FSM_sequential_current_state_reg[0]/Q
                         net (fo=32, routed)          0.720     6.130    AHBH/FSM_sequential_current_state_reg_n_0_[0]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.254 r  AHBH/FSM_sequential_current_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     6.254    AHBH/next_state[0]
    SLICE_X48Y45         FDCE                                         r  AHBH/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_i rise edge)   10.000    10.000 r  
    Y19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    10.850 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.856    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.490    14.437    AHBH/CLK
    SLICE_X48Y45         FDCE                                         r  AHBH/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.516    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X48Y45         FDCE (Setup_fdce_C_D)        0.031    14.949    AHBH/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  8.695    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 AHBL/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AHBL/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_i rise@10.000ns - clock_i rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.580ns (45.512%)  route 0.694ns (54.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 14.439 - 10.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.665     4.955    AHBL/CLK
    SLICE_X40Y46         FDCE                                         r  AHBL/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.411 r  AHBL/FSM_sequential_current_state_reg[1]/Q
                         net (fo=46, routed)          0.694     6.105    AHBL/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124     6.229 r  AHBL/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.229    AHBL/next_state[0]
    SLICE_X40Y46         FDCE                                         r  AHBL/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_i rise edge)   10.000    10.000 r  
    Y19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    10.850 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.856    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.492    14.439    AHBL/CLK
    SLICE_X40Y46         FDCE                                         r  AHBL/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.515    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X40Y46         FDCE (Setup_fdce_C_D)        0.029    14.948    AHBL/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.832ns  (required time - arrival time)
  Source:                 ALBL/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALBL/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock_i rise@10.000ns - clock_i rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.580ns (49.859%)  route 0.583ns (50.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 14.435 - 10.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.662     4.952    ALBL/CLK
    SLICE_X49Y40         FDCE                                         r  ALBL/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDCE (Prop_fdce_C_Q)         0.456     5.408 r  ALBL/FSM_sequential_current_state_reg[1]/Q
                         net (fo=46, routed)          0.583     5.991    ALBL/Q[0]
    SLICE_X49Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.115 r  ALBL/FSM_sequential_current_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     6.115    ALBL/next_state[0]
    SLICE_X49Y40         FDCE                                         r  ALBL/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_i rise edge)   10.000    10.000 r  
    Y19                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.850    10.850 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.856    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.488    14.435    ALBL/CLK
    SLICE_X49Y40         FDCE                                         r  ALBL/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.516    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X49Y40         FDCE (Setup_fdce_C_D)        0.031    14.947    ALBL/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  8.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 ALBL/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALBL/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_i rise@0.000ns - clock_i rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.520%)  route 0.205ns (52.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.558     1.470    ALBL/CLK
    SLICE_X49Y40         FDCE                                         r  ALBL/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  ALBL/FSM_sequential_current_state_reg[0]/Q
                         net (fo=32, routed)          0.205     1.816    ALBL/FSM_sequential_current_state_reg_n_0_[0]
    SLICE_X49Y40         LUT4 (Prop_lut4_I0_O)        0.045     1.861 r  ALBL/FSM_sequential_current_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.861    ALBL/next_state[0]
    SLICE_X49Y40         FDCE                                         r  ALBL/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.826     1.987    ALBL/CLK
    SLICE_X49Y40         FDCE                                         r  ALBL/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.517     1.470    
    SLICE_X49Y40         FDCE (Hold_fdce_C_D)         0.092     1.562    ALBL/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ALBL/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALBL/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_i rise@0.000ns - clock_i rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.399%)  route 0.206ns (52.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.558     1.470    ALBL/CLK
    SLICE_X49Y40         FDCE                                         r  ALBL/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  ALBL/FSM_sequential_current_state_reg[0]/Q
                         net (fo=32, routed)          0.206     1.817    ALBL/FSM_sequential_current_state_reg_n_0_[0]
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.862 r  ALBL/FSM_sequential_current_state[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.862    ALBL/next_state[1]
    SLICE_X49Y40         FDCE                                         r  ALBL/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.826     1.987    ALBL/CLK
    SLICE_X49Y40         FDCE                                         r  ALBL/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.517     1.470    
    SLICE_X49Y40         FDCE (Hold_fdce_C_D)         0.091     1.561    ALBL/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 AHBH/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AHBH/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_i rise@0.000ns - clock_i rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.643%)  route 0.222ns (54.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.559     1.471    AHBH/CLK
    SLICE_X48Y45         FDCE                                         r  AHBH/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  AHBH/FSM_sequential_current_state_reg[1]/Q
                         net (fo=46, routed)          0.222     1.834    AHBH/Q[0]
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.879 r  AHBH/FSM_sequential_current_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.879    AHBH/next_state[0]
    SLICE_X48Y45         FDCE                                         r  AHBH/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.827     1.988    AHBH/CLK
    SLICE_X48Y45         FDCE                                         r  AHBH/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.517     1.471    
    SLICE_X48Y45         FDCE (Hold_fdce_C_D)         0.092     1.563    AHBH/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 AHBH/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AHBH/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_i rise@0.000ns - clock_i rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.452%)  route 0.232ns (55.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.559     1.471    AHBH/CLK
    SLICE_X48Y45         FDCE                                         r  AHBH/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  AHBH/FSM_sequential_current_state_reg[1]/Q
                         net (fo=46, routed)          0.232     1.844    AHBH/Q[0]
    SLICE_X48Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.889 r  AHBH/FSM_sequential_current_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.889    AHBH/next_state[1]
    SLICE_X48Y45         FDCE                                         r  AHBH/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.827     1.988    AHBH/CLK
    SLICE_X48Y45         FDCE                                         r  AHBH/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.517     1.471    
    SLICE_X48Y45         FDCE (Hold_fdce_C_D)         0.091     1.562    AHBH/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 ALBH/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALBH/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_i rise@0.000ns - clock_i rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.205%)  route 0.245ns (56.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.560     1.472    ALBH/CLK
    SLICE_X40Y43         FDCE                                         r  ALBH/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  ALBH/FSM_sequential_current_state_reg[1]/Q
                         net (fo=46, routed)          0.245     1.858    ALBH/Q[0]
    SLICE_X40Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.903 r  ALBH/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.903    ALBH/next_state[1]
    SLICE_X40Y43         FDCE                                         r  ALBH/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.827     1.988    ALBH/CLK
    SLICE_X40Y43         FDCE                                         r  ALBH/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X40Y43         FDCE (Hold_fdce_C_D)         0.091     1.563    ALBH/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 AHBL/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AHBL/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_i rise@0.000ns - clock_i rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.949%)  route 0.257ns (58.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.560     1.472    AHBL/CLK
    SLICE_X40Y46         FDCE                                         r  AHBL/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  AHBL/FSM_sequential_current_state_reg[1]/Q
                         net (fo=46, routed)          0.257     1.870    AHBL/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.915 r  AHBL/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.915    AHBL/next_state[0]
    SLICE_X40Y46         FDCE                                         r  AHBL/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.827     1.988    AHBL/CLK
    SLICE_X40Y46         FDCE                                         r  AHBL/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X40Y46         FDCE (Hold_fdce_C_D)         0.091     1.563    AHBL/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 AHBL/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AHBL/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_i rise@0.000ns - clock_i rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.483%)  route 0.262ns (58.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.560     1.472    AHBL/CLK
    SLICE_X40Y46         FDCE                                         r  AHBL/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  AHBL/FSM_sequential_current_state_reg[0]/Q
                         net (fo=32, routed)          0.262     1.875    AHBL/FSM_sequential_current_state_reg_n_0_[0]
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.920 r  AHBL/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.920    AHBL/next_state[1]
    SLICE_X40Y46         FDCE                                         r  AHBL/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.827     1.988    AHBL/CLK
    SLICE_X40Y46         FDCE                                         r  AHBL/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X40Y46         FDCE (Hold_fdce_C_D)         0.092     1.564    AHBL/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 ALBH/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALBH/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_i rise@0.000ns - clock_i rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.324%)  route 0.372ns (66.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.560     1.472    ALBH/CLK
    SLICE_X40Y43         FDCE                                         r  ALBH/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  ALBH/FSM_sequential_current_state_reg[1]/Q
                         net (fo=46, routed)          0.372     1.985    ALBH/Q[0]
    SLICE_X45Y42         LUT6 (Prop_lut6_I1_O)        0.045     2.030 r  ALBH/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.030    ALBH/next_state[0]
    SLICE_X45Y42         FDCE                                         r  ALBH/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_i rise edge)    0.000     0.000 r  
    Y19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.826     1.987    ALBH/CLK
    SLICE_X45Y42         FDCE                                         r  ALBH/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.482     1.505    
    SLICE_X45Y42         FDCE (Hold_fdce_C_D)         0.091     1.596    ALBH/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.434    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y45   AHBH/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y45   AHBH/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y42   ALBH/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y43   ALBH/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   AHBL/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   AHBL/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y40   ALBL/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y40   ALBL/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   AHBH/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   AHBH/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   ALBH/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y40   ALBL/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y40   ALBL/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y40   ALBL/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y40   ALBL/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   AHBH/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   AHBH/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   ALBH/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   ALBH/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   ALBH/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   AHBL/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   AHBL/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   AHBH/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   AHBH/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   ALBH/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   ALBH/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   AHBL/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   AHBL/FSM_sequential_current_state_reg[1]/C



