v 20010722
A 3375 1050 650 15 75 3 0 0 0 -1 -1
P 4300 1200 4100 1200 1
{
T 4100 1250 5 8 1 1 0 0
pin6=3
T 4100 1050 5 8 0 1 0 0
type=out
}
A 2000 1200 600 303 57 3 0 0 0 -1 -1
T 4750 0 5 10 0 0 0 0
net=VDD:14
T 4750 200 5 10 0 0 0 0
net=VSS:7
T 300 2300 2 10 1 1 0 0
uref=U?
T 4750 400 5 10 0 0 0 0
numslots=2
T 4750 600 5 10 0 0 0 0
slot1=1,2,11,12,13,3
T 4750 800 5 10 0 0 0 0
slot2=5,6,10,8,9,4
A 2000 1200 600 0 57 3 0 0 0 -1 -1
L 3400 1700 2325 1700 3 0 0 0 -1 -1
L 3400 700 2325 700 3 0 0 0 -1 -1
A 3375 1350 650 270 75 3 0 0 0 -1 -1
T 4750 1000 5 10 0 0 0 0
slot=1
T 4750 1200 5 10 0 0 0 0
device=4085
P 0 2000 300 2000 1
{
T 100 2050 5 8 1 1 0 0
pin5=13
T 100 1850 5 8 0 1 0 0
type=in
}
P 0 1600 300 1600 1
{
T 100 1650 5 8 1 1 0 0
pin4=12
T 100 1450 5 8 0 1 0 0
type=in
}
L 300 1400 300 2200 3 0 0 0 -1 -1
L 300 2200 1100 2200 3 0 0 0 -1 -1
L 1100 1400 300 1400 3 0 0 0 -1 -1
A 1100 1800 400 270 180 3 0 0 0 -1 -1
P 0 800 300 800 1
{
T 100 850 5 8 1 1 0 0
pin2=2
T 100 650 5 8 0 1 0 0
type=in
}
P 0 400 300 400 1
{
T 100 450 5 8 1 1 0 0
pin1=1
T 100 250 5 8 0 1 0 0
type=in
}
L 300 200 300 1000 3 0 0 0 -1 -1
L 300 1000 1100 1000 3 0 0 0 -1 -1
L 1100 200 300 200 3 0 0 0 -1 -1
A 1100 600 400 270 180 3 0 0 0 -1 -1
P 0 1200 300 1200 1
{
T 100 1250 5 8 1 1 0 0
pin3=11
T 100 1050 5 8 0 1 0 0
type=in
}
L 300 1200 2600 1200 3 0 0 0 -1 -1
L 1500 1800 1800 1800 3 0 0 0 -1 -1
L 1800 1800 1800 1600 3 0 0 0 -1 -1
L 1800 1600 2450 1600 3 0 0 0 -1 -1
L 1500 600 1800 600 3 0 0 0 -1 -1
L 1800 600 1800 800 3 0 0 0 -1 -1
L 1800 800 2450 800 3 0 0 0 -1 -1
V 4050 1200 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 300 0 9 10 1 0 0 0
4085
