DDR_BASE ?= 0xA0000000
FLASH_BASE ?= 0x20000000
FLASH_SIZE ?= 32M
CACHE_CTRL ?= 0x100C1
TLB_CTRL ?= 0x0
# prefetch control register settings
## spfl1dctrl1/2,mergl1ctrl
SPFL1DCTRL1 ?= 0x1F
SPFL1DCTRL2 ?=
MERGL1DCTRL ?= 0x013503FF
ENABLE_SMP ?= 1
ENABLE_L2 ?= 1
AMPFW_START_OFFSET ?= 0x5E000000
AMPFW_SIZE ?= 0x400000
AMP_START_CORE ?= 8
