Actel Corporation 1991. ACT Family FPGA Databook. Actel Corporation.
Fadi A. Aloul , Arathi Ramani , Igor L. Markov , Karem A. Sakallah, Solving difficult SAT instances in the presence of symmetry, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514102]
Brown, S., Rose, J., and Vranesic, Z. G. 1992. A detailed router for field programming gate arrays. IEEE Trans. CAD 11, 620--628.
Devadas, S. 1989. Optimal layout via Boolean satisfiability. In Proceedings of the ACM/IEEE ICCAD. ACM, New York, 294--297.
Junttila, T. and Niemela, I. 2000. Towards an efficient tableau method for Boolean circuit satisfiability checking. In Proceedings of the 1st International Conference on Computational Logic, J. L. et al., Ed. Lecture Notes in Artificial Intelligence, vol. 1861. Springer-Verlag, New York, 553--567.
Limieux, G. and Brown, S. 1993. A detailed router for allocating wire segments in FPGAs. In Proceedings of the ACM Physical Design Workshop. ACM, New York.
Massoud, P., Nobandegani, B., and Preas, B. 1994. Design and analysis of segmented routing channels for row-based FPGA's. IEEE Trans. CAD 13, 12.
Matthew W. Moskewicz , Conor F. Madigan , Ying Zhao , Lintao Zhang , Sharad Malik, Chaff: engineering an efficient SAT solver, Proceedings of the 38th annual Design Automation Conference, p.530-535, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379017]
Gi-Joon Nam , Fadi Aloul , Karem Sakallah , Rob Rutenbar, A comparative study of two Boolean formulations of FPGA detailed routing constraints, Proceedings of the 2001 international symposium on Physical design, p.222-227, April 01-04, 2001, Sonoma, California, USA[doi>10.1145/369691.369777]
Gi-Joon Nam , Karem A. Sakallah , Rob A. Rutenbar, Satisfiability-Based Detailed FPGA Routing, Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance', p.574, January 10-13, 1999
Roy, K. 1993. A bounded search algorithm for segmented channel routing for FPGA's and associated channel architecture issues. IEEE Trans. CAD 12, 11, 1695--1705.
Roychowdhury, V. P., Greene, J., and Gamal, A. E. 1993. Segmented channel routing. IEEE Trans. CAD 12, 1, 79--95.
Xiaoyu Song , William N. N. Hung , Alan Mishchenko , Malgorzata Chrzanowska-Jeske , Andrew Kennings , Alan Coppola, Board-level multiterminal net assignment for the partial cross-bar architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.3, p.511-514, June 2003[doi>10.1109/TVLSI.2003.812322]
S. Thakur , Yao-Wen Chang , D. F. Wong , S. Muthukrishnan, Algorithms for an FPGA switch module routing problem with application to global routing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.1, p.32-46, November 2006[doi>10.1109/43.559330]
Stephen Trimberger, Effects of FPGA architecture on FPGA routing, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.574-578, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217592]
R. Glenn Wood , Rob A. Rutenbar, FPGA routing and routability estimation via Boolean satisfiability, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.2, p.222-231, June 1998[doi>10.1109/92.678873]
Wu, Y. L. and Marek-Sadowska, M. 1993. Graph based analysis of FPGA routing. In Proceedings of the European Design Automation Conference. 104--109.
Hui Xu , R. A. Rutenbar , K. Sakallah, sub-SAT: a formulation for relaxed Boolean satisfiability with applications in routing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.6, p.814-820, November 2006[doi>10.1109/TCAD.2003.811450]
Cheng-Hsing Yang , Sao-Jie Chen , Jan-Ming Ho , Chia-Chun Tsai, Efficient routability check algorithms for segmented channel routing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.3, p.735-747, July 2000[doi>10.1145/348019.348574]
Lintao Zhang , Conor F. Madigan , Matthew H. Moskewicz , Sharad Malik, Efficient conflict driven learning in a boolean satisfiability solver, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
K. Zhu , D. F. Wong, On channel segmentation design for row-based FPGAs, 1992 IEEE/ACM international conference proceedings on Computer-aided design, p.26-29, December 1992, Santa Clara, California, USA
