/*-
 * SPDX-License-Identifier: BSD-2-Clause-FreeBSD
 *
 * Copyright (c) 2004-2010 Juli Mallett <jmallett@FreeBSD.org>
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * $FreeBSD$
 */

#ifndef	_MACHINE_PTE_H_
#define	_MACHINE_PTE_H_

#ifndef _LOCORE
#include <machine/param.h>
#include <machine/cherireg.h>
#include <cheri/cheric.h>

#if defined(__mips_n64) || defined(__mips_n32) /*  PHYSADDR_64_BIT */
typedef	uint64_t pt_entry_t;
#else
typedef	uint32_t pt_entry_t;
#endif

/*
 * The pointer to the second-level page table entry can is a capability
 * in the purecap kernel.
 */
typedef	pt_entry_t *pd_entry_t;

#ifdef _KERNEL
#ifdef __CHERI_PURE_CAPABILITY__
/*
 * Create a CHERI bounded pointer to a page table page.
 */
static inline pd_entry_t
pde_page_bound(vm_pointer_t ptr)
{
	pd_entry_t pde = cheri_setbounds((pd_entry_t)ptr, PAGE_SIZE);
	return cheri_andperm(pde, (CHERI_PERM_LOAD | CHERI_PERM_STORE |
	    CHERI_PERM_LOAD_CAP | CHERI_PERM_STORE_CAP |
	    CHERI_PERM_STORE_LOCAL_CAP));
}
#else /* !__CHERI_PURECAP_KERNEL__ */
#define	pde_page_bound(ptr) (pd_entry_t)(ptr)
#endif /* !__CHERI_PURECAP_KERNEL__ */
#endif /* _KERNEL */
#endif /* !_LOCORE */

/*
 * TLB and PTE management.  Most things operate within the context of
 * EntryLo0,1, and begin with TLBLO_.  Things which work with EntryHi
 * start with TLBHI_.  PTE bits begin with PTE_.
 *
 * Note that we use the same size VM and TLB pages.
 */
#define	TLB_PAGE_SHIFT	(PAGE_SHIFT)
#define	TLB_PAGE_SIZE	(1 << TLB_PAGE_SHIFT)
#define	TLB_PAGE_MASK	(TLB_PAGE_SIZE - 1)

/*
 * TLB PageMask register.  Has mask bits set above the default, 4K, page mask.
 */
#define	TLBMASK_SHIFT	(13)
#define	TLBMASK_MASK	((PAGE_MASK >> TLBMASK_SHIFT) << TLBMASK_SHIFT)

/*
 * FreeBSD/mips page-table entries take a near-identical format to MIPS TLB
 * entries, each consisting of two 32-bit or 64-bit values ("EntryHi" and
 * "EntryLo").  MIPS4k and MIPS64 both define certain bits in TLB entries as
 * reserved, and these must be zero-filled by software.  We overload these
 * bits in PTE entries to hold  PTE_ flags such as RO, W, and MANAGED.
 * However, we must mask these out when writing to TLB entries to ensure that
 * they do not become visible to hardware -- especially on MIPS64r2 which has
 * an extended physical memory space.
 *
 * When using n64 and n32, shift software-defined bits into the MIPS64r2
 * reserved range, which runs from bit 55 ... 63.  In other configurations
 * (32-bit MIPS4k and compatible), shift them out to bits 29 ... 31.
 *
 * NOTE: This means that for 32-bit use of CP0, we aren't able to set the top
 * bit of PFN to a non-zero value, as software is using it!  This physical
 * memory size limit may not be sufficiently enforced elsewhere.
 *
 * XXXRW: On CHERI, bits 63 and 62 are used for additional permissions that
 * prevent loading and storing of capabilities, so we have reduced the 55-bit
 * shift to 53 bits.
 *
 *   This is an incursion into the PFNX field of MIPS64, but when large
 *   physical address and 1K pages are disabled, we could reduce the value all
 *   the way to 30 (consuming the entirety of PFNX for software use).
 */
#if defined(__mips_n64) || defined(__mips_n32) /*  PHYSADDR_64_BIT */
#define	TLBLO_SWBITS_SHIFT	(53)		/* XXXRW: Was 55. */
	/*
	 * XXX The mechanism of clearing bits by SLL; SRL is a little rude;
	 * CHERI and MIPS64, for example, define bits 63 and 62 as
	 * meaningful.  They are, admittedly, inhibit bits, so zero is
	 * likely to be a correct initial value.
	 */
#define	TLBLO_SWBITS_CLEAR_SHIFT	(11)	/* XXXSS: Was 9. */
#define	TLBLO_PFN_MASK		0x3FFFFFC0ULL
#define	TLB_1M_SUPERPAGE_SHIFT	(PDRSHIFT)
#define	TLBLO_SWBITS_MASK	((pt_entry_t)0x7F << TLBLO_SWBITS_SHIFT)
#else
#define	TLBLO_SWBITS_SHIFT	(29)
#define	TLBLO_SWBITS_CLEAR_SHIFT	(3)
#define	TLBLO_PFN_MASK		(0x1FFFFFC0)
#define	TLBLO_SWBITS_MASK	((pt_entry_t)0x7 << TLBLO_SWBITS_SHIFT)
#endif
#define	TLBLO_PFN_SHIFT		(6)

/*
 * XXX This comment is not correct for anything more modern than R4K.
 *
 * VPN for EntryHi register.  Upper two bits select user, supervisor,
 * or kernel.  Bits 61 to 40 copy bit 63.  VPN2 is bits 39 and down to
 * as low as 13, down to PAGE_SHIFT, to index 2 TLB pages*.  From bit 12
 * to bit 8 there is a 5-bit 0 field.  Low byte is ASID.
 *
 * XXX This comment is not correct for FreeBSD.
 * Note that in FreeBSD, we map 2 TLB pages is equal to 1 VM page.
 */
#define	TLBHI_ASID_MASK		(0xff)
#if defined(__mips_n64)
#define	TLBHI_R_SHIFT		62
#define	TLBHI_R_USER		(0x00UL << TLBHI_R_SHIFT)
#define	TLBHI_R_SUPERVISOR	(0x01UL << TLBHI_R_SHIFT)
#define	TLBHI_R_KERNEL		(0x03UL << TLBHI_R_SHIFT)
#define	TLBHI_R_MASK		(0x03UL << TLBHI_R_SHIFT)
#define	TLBHI_VA_R(va)		((va) & TLBHI_R_MASK)
#define	TLBHI_FILL_SHIFT	40
#define	TLBHI_VPN2_SHIFT	(TLB_PAGE_SHIFT + 1)
#define	TLBHI_VPN2_MASK		(((~((1UL << TLBHI_VPN2_SHIFT) - 1)) << (63 - TLBHI_FILL_SHIFT)) >> (63 - TLBHI_FILL_SHIFT))
#define	TLBHI_VA_TO_VPN2(va)	((va) & TLBHI_VPN2_MASK)
#define	TLBHI_ENTRY(va, asid)	((TLBHI_VA_R((va))) /* Region. */ | \
				 (TLBHI_VA_TO_VPN2((va))) /* VPN2. */ | \
				 ((asid) & TLBHI_ASID_MASK))
#else /* !defined(__mips_n64) */
#define	TLBHI_PAGE_MASK		(2 * PAGE_SIZE - 1)
#define	TLBHI_ENTRY(va, asid)	(((va) & ~TLBHI_PAGE_MASK) | ((asid) & TLBHI_ASID_MASK))
#endif /* defined(__mips_n64) */

/*
 * PTE Hardware Bits (EntryLo0-1 register fields)
 *
 * Lower bits of a 32 bit PTE:
 *
 *                                  28 --------------- 6 5 - 3  2   1   0
 *                                  --------------------------------------
 *                                 |         PFN        |  C  | D | VR| G |
 *                                  --------------------------------------
 *
 * Lower bits of a 64 bit PTE:
 *
 *  52 -------------------- 34  33 ------------------- 6 5 - 3  2   1   0
 *  ----------------------------------------------------------------------
 * |       Reserved (Zero)     |          PFN           |  C  | D | VR| G |
 *  ----------------------------------------------------------------------
 *
 * TLB flags managed in hardware:
 *    PFN:	Page Frame Number.
 * 	C:	Cache attribute.
 * 	D:	Dirty bit.  This means a page is writable.  It is not
 * 		set at first, and a write is trapped, and the dirty
 * 		bit is set.  See also PTE_RO.
 * 	V:	Valid bit.  Obvious, isn't it?
 * 	G:	Global bit.  This means that this mapping is present
 * 		in EVERY address space, and to ignore the ASID when
 * 		it is matched.
 */
#define	PTE_C(attr)		((attr & 0x07) << 3)
#define	PTE_C_MASK		(PTE_C(0x07))
#define	PTE_C_UNCACHED		(PTE_C(MIPS_CCA_UNCACHED))
#define	PTE_C_CACHE		(PTE_C(MIPS_CCA_CACHED))
#define	PTE_C_WC		(PTE_C(MIPS_CCA_WC))
#define	PTE_D			0x04
#define	PTE_V			0x02
#define	PTE_G			0x01

/*
 * PTE Software Bits
 *
 * Upper bits of a 32 bit PTE:
 *
 *     31   30   29
 *    --------------
 *   | MN | W  | RO |
 *    --------------
 *
 * Upper bits of a 64 bit PTE:
 *
 *   63-62   61-60    59   58 -- 56    55   54   53
 *   ------------------------------------------------
 *  |  RG  |       | CRO | PG SZ IDX | MN | W  | RO |
 *   ------------------------------------------------
 *
 * VM flags managed in software:
 *
 *  RG: Region.  (Reserved. Currently not used.)
 *      On CHERI, used for cap-store (63) and -load (62) inhibit bits and
 *      exposed to hardware.  In MIPS64, these are the Read Inhibit (63)
 *      and eXecute Inhibit (62) bits and are also exposed to hardware.
 *
 *  PG SZ IDX: Page Size Index (0-7).
 *      Index   Page Mask (Binary)  HW Page Size
 *      -----   ------------------- ------------
 *      0   0000 0000 0000 0000   4K
 *      1   0000 0000 0000 0011  16K
 *      2   0000 0000 0000 1111  64K
 *      3   0000 0000 0011 1111 256K
 *      4   0000 0000 1111 1111   1M
 *      5   0000 0011 1111 1111   4M
 *      6   0000 1111 1111 1111  16M
 * (MIPS 3:)
 *      7   0011 1111 1111 1111  64M
 *      8   1111 1111 1111 1111 256M (Not currently supported)
 *
 *  MN: Managed.  This PTE maps a managed page.
 *
 *  W:  Wired.  ???
 *
 *  CRO: CHERI-only.  Capability read only.  Never clear PTE_SCI on this
 *       entry, and fail attempts to store capabilities to it.  The negation
 *       of PGA_CAPSTORE.
 *
 *  RO: Read only.  Never set PTE_D on this page, and don't
 *      listen to requests to write to it.
 *
 * These bits should not be written into the TLB, so must first be masked out
 * explicitly in C, or using CLEAR_PTE_SWBITS() in assembly.
 */
#define	PTE_RO			((pt_entry_t)0x01 << TLBLO_SWBITS_SHIFT)
#define	PTE_W			((pt_entry_t)0x02 << TLBLO_SWBITS_SHIFT)
#define	PTE_MANAGED		((pt_entry_t)0x04 << TLBLO_SWBITS_SHIFT)
#if defined(__mips_n64) || defined(__mips_n32) /*  PHYSADDR_64_BIT */
#define	PTE_PS_16K		((pt_entry_t)0x08 << TLBLO_SWBITS_SHIFT)
#define	PTE_PS_64K		((pt_entry_t)0x10 << TLBLO_SWBITS_SHIFT)
#define	PTE_PS_256K		((pt_entry_t)0x18 << TLBLO_SWBITS_SHIFT)
#define	PTE_PS_1M		((pt_entry_t)0x20 << TLBLO_SWBITS_SHIFT)
#define	PTE_PS_4M		((pt_entry_t)0x28 << TLBLO_SWBITS_SHIFT)
#define	PTE_PS_16M		((pt_entry_t)0x30 << TLBLO_SWBITS_SHIFT)
#define	PTE_PS_64M		((pt_entry_t)0x38 << TLBLO_SWBITS_SHIFT)
#define	PTE_PS_IDX_MASK		((pt_entry_t)0x38 << TLBLO_SWBITS_SHIFT)
#if defined(CPU_CHERI)
#define	PTE_CRO			((pt_entry_t)0x40 << TLBLO_SWBITS_SHIFT)
#endif
#endif

#ifdef CPU_CHERI
/*
 * CHERI EntryLo extensions that limit storing loading and storing tagged
 * values.  Note that these are *inhibit* bits, not permission bits!
 */
#define	PTE_SCI			(0x1ULL << 63)
#define	PTE_LCI			(0x1ULL << 62)
#endif

/*
 * Promotion to a 4MB (PDE) page mapping requires that the corresponding 4KB
 * (PTE) page mappings have identical settings for the following fields:
 */
#define	PG_PROMOTE_MASK	(PTE_G | PTE_V | PTE_D | PTE_C_UNCACHED | \
			PTE_C_CACHE | PTE_RO | PTE_W | PTE_MANAGED | \
			PTE_REF)

#define	TLBLO_PTE_TO_IDX(pte) 	0
#define	TLBLO_PTE_TO_MASK(pte)	0

/*
 * PTE management functions for bits defined above.
 */
#ifndef _LOCORE
static __inline void
pte_clear(pt_entry_t *pte, pt_entry_t bit)
{

	*pte &= (~bit);
}

static __inline void
pte_set(pt_entry_t *pte, pt_entry_t bit)
{

	*pte |= bit;
}

static __inline int
pte_test(pt_entry_t *pte, pt_entry_t bit)
{

	return ((*pte & bit) == bit);
}

static __inline void
pde_clear(pd_entry_t *pde, pt_entry_t bit)
{
	*(pt_entry_t *)pde &= (~bit);
}

static __inline void
pde_set(pd_entry_t *pde, pt_entry_t bit)
{
	*(pt_entry_t *)pde |= bit;
}

static __inline int
pde_test(pd_entry_t *pde, pt_entry_t bit)
{
	return ((*(pt_entry_t *)pde & bit) == bit);
}

static __inline pt_entry_t
TLBLO_PA_TO_PFN(vm_paddr_t pa)
{

	return (((pa >> TLB_PAGE_SHIFT) << TLBLO_PFN_SHIFT) & TLBLO_PFN_MASK);
}

static __inline vm_paddr_t
TLBLO_PFN_TO_PA(pt_entry_t pfn)
{

	return ((vm_paddr_t)(pfn >> TLBLO_PFN_SHIFT) << TLB_PAGE_SHIFT);
}

static __inline pt_entry_t
TLBLO_PTE_TO_PFN(pt_entry_t pte)
{

	return (pte & TLBLO_PFN_MASK);
}


#define	PTE_REF		0

#endif /* ! _LOCORE */

#if defined(__mips_n64) || defined(__mips_n32) /*  PHYSADDR_64_BIT */

#ifndef _LOCORE
/*
 * Check to see if a PDE is actually a superpage (PageSize > 4K) PTE.
 *
 * On __mips_n64 the kernel uses the virtual memory address range from
 * VM_MIN_KERNEL_ADDRESS (0xc000000000000000) to VM_MAX_KERNEL_ADDRESS
 * (0xc000008000000000). Therefore, a valid virtual address in the PDE
 * (a pointer to a page table) will have bits 61 to 40 set to zero. A
 * superpage will have one of the superpage size bits (bits 58 to 56)
 * set.
 */

/* Is the PDE a superpage of any size? */
static __inline int
pde_is_superpage(pd_entry_t *pde)
{

	return (((pt_entry_t)*pde & PTE_PS_IDX_MASK) != 0);
}

/* Is the PTE a superpage of any size? */
static __inline int
pte_is_superpage(pt_entry_t *pte)
{

	return ((*pte & PTE_PS_IDX_MASK) != 0);
}

/* Is the PDE an 1MB superpage? */
static __inline int
pde_is_1m_superpage(pd_entry_t *pde)
{

	return (((pt_entry_t)*pde & PTE_PS_1M) == PTE_PS_1M);
}

/* Is the PTE an 1MB superpage? */
static __inline int
pte_is_1m_superpage(pt_entry_t *pte)
{

	return ((*pte & PTE_PS_1M) == PTE_PS_1M);
}

/* Physical Address to Superpage Physical Frame Number. */
static __inline pt_entry_t
TLBLO_PA_TO_SPFN(vm_paddr_t pa)
{

	return (((pa >> TLB_1M_SUPERPAGE_SHIFT) << TLBLO_PFN_SHIFT) &
	    TLBLO_PFN_MASK);
}

/* Superpage Physical Frame Number to Physical Address. */
static __inline vm_paddr_t
TLBLO_SPFN_TO_PA(pt_entry_t spfn)
{

	return ((vm_paddr_t)(spfn >> TLBLO_PFN_SHIFT) <<
	    TLB_1M_SUPERPAGE_SHIFT);
}

/* Superpage Page Table Entry to Physical Address. */
static __inline vm_paddr_t
TLBLO_SPTE_TO_PA(pt_entry_t pte)
{
	return (TLBLO_SPFN_TO_PA(TLBLO_PTE_TO_PFN(pte)));
}

static __inline vm_paddr_t
TLBLO_SPDE_TO_PA(pd_entry_t pde)
{
	return (TLBLO_SPFN_TO_PA(TLBLO_PTE_TO_PFN((pt_entry_t)pde)));
}


/* An 4KB Page Table Entry to Physical Address. */
static __inline vm_paddr_t
TLBLO_PTE_TO_PA(pt_entry_t pte)
{

	return (TLBLO_PFN_TO_PA(TLBLO_PTE_TO_PFN(pte)));
}

static __inline vm_paddr_t
TLBLO_PDE_TO_PA(pd_entry_t pde)
{

	return (TLBLO_PFN_TO_PA(TLBLO_PTE_TO_PFN((pt_entry_t)pde)));
}
#endif /* ! _LOCORE */

#else /* ! PHYSADDR_64_BIT */

#define	pte_reference_reset(pte)
#define	pte_reference_page(pte)
#define	pde_is_superpage(pde)		0
#define	pte_is_superpage(pde)		0
#define pde_is_1m_superpage(pte)	0
#define pte_is_1m_superpage(pte)	0

#ifndef _LOCORE
static __inline vm_paddr_t
TLBLO_PTE_TO_PA(pt_entry_t pte)
{

	return (TLBLO_PFN_TO_PA(TLBLO_PTE_TO_PFN(pte)));
}
#endif /* ! _LOCORE */
#endif /* ! PHYSADDR_64_BIT */

#define	pte_cache_bits(pte)	((*(pte) >> 3) & 0x07)

/* Assembly support for PTE access*/
#ifdef LOCORE
#if defined(__mips_n64) || defined(__mips_n32) /*  PHYSADDR_64_BIT */
#define	PTESHIFT		3
#define	PTE2MASK		0xff0	/* for the 2-page lo0/lo1 */
#define	PTEMASK			0xff8
#define	PTESIZE			8
#define	PTE_L			ld
#define	PTE_S			sd
#define	PTE_MTC0		dmtc0
#define	CLEAR_PTE_SWBITS(r)
#define	IF_VALID_SET_REFBIT(r0, r1, offset, unique)
#else /* ! defined(__mips_n64) || defined(__mips_n32) */
#define	PTESHIFT		2
#define	PTE2MASK		0xff8	/* for the 2-page lo0/lo1 */
#define	PTEMASK			0xffc
#define	PTESIZE			4
#define	PTE_L			lw
#define	PTE_S			sw
#define	PTE_MTC0		mtc0
#define	CLEAR_PTE_SWBITS(r)	LONG_SLL r, TLBLO_SWBITS_CLEAR_SHIFT; LONG_SRL r, TLBLO_SWBITS_CLEAR_SHIFT /* remove swbits */
#endif /* ! defined(__mips_n64) || defined(__mips_n32) */

#if defined(CPU_CHERI) && defined(__CHERI_PURE_CAPABILITY__)
#define	PTRSHIFT		CHERICAP_SHIFT
#define	PDEPTRMASK		(0xfff & ~(CHERICAP_SIZE - 1))
#else /* ! (CPU_CHERI && __CHERI_PURE_CAPABILITY__) */
#if defined(__mips_n64)
#define	PTRSHIFT		3
#define	PDEPTRMASK		0xff8
#else
#define	PTRSHIFT		2
#define	PDEPTRMASK		0xffc
#endif
#endif /* ! (CPU_CHERI && __CHERI_PURE_CAPABILITY__) */

#endif /* LOCORE */

/* PageMask Register (CP0 Register 5, Select 0) Values */
#define	MIPS3_PGMASK_MASKX	0x00001800
#define	MIPS3_PGMASK_4K		0x00000000
#define	MIPS3_PGMASK_16K	0x00006000
#define	MIPS3_PGMASK_64K	0x0001e000
#define	MIPS3_PGMASK_256K	0x0007e000
#define	MIPS3_PGMASK_1M		0x001fe000
#define	MIPS3_PGMASK_4M		0x007fe000
#define	MIPS3_PGMASK_16M	0x01ffe000
#define	MIPS3_PGMASK_64M	0x07ffe000
#define	MIPS3_PGMASK_256M	0x1fffe000

#endif /* !_MACHINE_PTE_H_ */
// CHERI CHANGES START
// {
//   "updated": 20200706,
//   "target_type": "header",
//   "changes_purecap": [
//     "pointer_as_integer"
//   ]
// }
// CHERI CHANGES END
