# Verilog Playground
* D Flip Flop
* Half Adder
* Full Adder
## Usage
```shell
$ make check     # compiles your verilog design - good for checking code
$ make simulate  # compiles your design and testbench & simulates your design
$ make display   # compiles, simulates and displays waveforms
```

## Requirements
* Icarus Verilog
* GTKWave