# Day 1: Introduction to Verilog RTL Design and Synthesis

This document contains the learnings and lab work from **Day 1** of **Week 1** in the 20-week RISC-V SoC Development Program.  
The focus of Day 1 is on **Verilog RTL design, simulation, and synthesis** using open-source tools.

---

## Subdivisions of Day 1

| **Subdivision** | **Lectures / Labs** | **Topics Covered** |
|-----------------|----------------------|--------------------|
| 1. Introduction to iVerilog | Lecture 1 | Introduction to iVerilog design and testbench |
| 2. Labs using iVerilog and GTKwave | Lecture 1 <br> Lecture 2 <br> Lecture 3 | Lab 1 – Introduction to Labs <br> Lab 2 – iVerilog and GTKwave (Part 1) <br> Lab 2 – iVerilog and GTKwave (Part 2) |
| 3. Introduction to Yosys and Logic Synthesis | Lecture 1 <br> Lecture 2 <br> Lecture 3 | Intro to Yosys <br> Logic Synthesis (Part 1) <br> Logic Synthesis (Part 2) |
| 4. Labs using Yosys and Sky130 PDK | Lecture 1 <br> Lecture 2 <br> Lecture 3 | Lab 3 – Yosys (Part 1) <br> Lab 3 – Yosys (Part 2) <br> Lab 3 – Yosys (Part 3) |

---

## Detailed Breakdown

### 1. Introduction to iVerilog
- Lecture 1: Introduction to iVerilog design and testbench  

### 2. Labs using iVerilog and GTKwave
- Lecture 1: Lab 1 – Introduction to Labs  
- Lecture 2: Lab 2 – iVerilog and GTKwave (Part 1)  
- Lecture 3: Lab 2 – iVerilog and GTKwave (Part 2)  

### 3. Introduction to Yosys and Logic Synthesis
- Lecture 1: Introduction to Yosys  
- Lecture 2: Logic Synthesis (Part 1)  
- Lecture 3: Logic Synthesis (Part 2)  

### 4. Labs using Yosys and Sky130 PDK
- Lecture 1: Lab 3 – Yosys (Part 1)  
- Lecture 2: Lab 3 – Yosys (Part 2)  
- Lecture 3: Lab 3 – Yosys (Part 3)  

---

## Tools Used

| Tool | Purpose |
|------|----------|
| **iVerilog** | Open-source Verilog simulator |
| **GTKwave** | Waveform visualization |
| **Yosys** | Logic synthesis tool |
| **Sky130 PDK** | Open-source process design kit |

---

## Repository Structure for Day 1
```
Day-1/
├── 1-Introduction-to-iVerilog/
│   └── Lecture-1-Intro-to-iVerilog-Design-Testbench/
│
├── 2-Labs-using-iVerilog-GTKwave/
│   ├── Lecture-1-Lab-1-Intro-to-Labs/
│   ├── Lecture-2-Lab-2-iVerilog-GTKwave-Part-1/
│   └── Lecture-3-Lab-2-iVerilog-GTKwave-Part-2/
│
├── 3-Introduction-to-Yosys-Logic-Synthesis/
│   ├── Lecture-1-Intro-to-Yosys/
│   ├── Lecture-2-Logic-Synthesis-Part-1/
│   └── Lecture-3-Logic-Synthesis-Part-2/
│
└── 4-Labs-using-Yosys-Sky130-PDK/
    ├── Lecture-1-Lab-3-Yosys-Part-1/
    ├── Lecture-2-Lab-3-Yosys-Part-2/
    └── Lecture-3-Lab-3-Yosys-Part-3/
```

## Notes
- Each lecture folder contains relevant **notes, code, or screenshots**.  
- The structure ensures clarity and consistency for future days.
