\hypertarget{struct_d_a_c___handle_type_def}{}\section{D\+A\+C\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_d_a_c___handle_type_def}\index{DAC\_HandleTypeDef@{DAC\_HandleTypeDef}}


D\+AC handle Structure definition.  




{\ttfamily \#include $<$stm32f7xx\+\_\+hal\+\_\+dac.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_d_a_c___type_def}{D\+A\+C\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_d_a_c___handle_type_def_ac25a3f9270f3e98c4104361209ed1a49}{Instance}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___d_a_c___exported___types_ga4e917340aba1cc3afd4e9a7fef15e4a5}{H\+A\+L\+\_\+\+D\+A\+C\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct_d_a_c___handle_type_def_a3e25489ceea69107572037728e9ac5f3}{State}}
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{H\+A\+L\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_d_a_c___handle_type_def_a6a7c2021d574c0e6a0aba35be03cf572}{Lock}}
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{D\+M\+A\+\_\+\+Handle\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_d_a_c___handle_type_def_afaf7fe475f68a08ab6d832c871c5dc10}{D\+M\+A\+\_\+\+Handle1}}
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{D\+M\+A\+\_\+\+Handle\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_d_a_c___handle_type_def_a67d937ab82140720a9aa7c57c5d1ef5a}{D\+M\+A\+\_\+\+Handle2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___handle_type_def_ae0b1350155ba53babd8797c4e0c8bd0b}{Error\+Code}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+AC handle Structure definition. 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_d_a_c___handle_type_def_afaf7fe475f68a08ab6d832c871c5dc10}\label{struct_d_a_c___handle_type_def_afaf7fe475f68a08ab6d832c871c5dc10}} 
\index{DAC\_HandleTypeDef@{DAC\_HandleTypeDef}!DMA\_Handle1@{DMA\_Handle1}}
\index{DMA\_Handle1@{DMA\_Handle1}!DAC\_HandleTypeDef@{DAC\_HandleTypeDef}}
\subsubsection{\texorpdfstring{DMA\_Handle1}{DMA\_Handle1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{D\+M\+A\+\_\+\+Handle\+Type\+Def}}$\ast$ D\+A\+C\+\_\+\+Handle\+Type\+Def\+::\+D\+M\+A\+\_\+\+Handle1}

Pointer D\+MA handler for channel 1 \mbox{\Hypertarget{struct_d_a_c___handle_type_def_a67d937ab82140720a9aa7c57c5d1ef5a}\label{struct_d_a_c___handle_type_def_a67d937ab82140720a9aa7c57c5d1ef5a}} 
\index{DAC\_HandleTypeDef@{DAC\_HandleTypeDef}!DMA\_Handle2@{DMA\_Handle2}}
\index{DMA\_Handle2@{DMA\_Handle2}!DAC\_HandleTypeDef@{DAC\_HandleTypeDef}}
\subsubsection{\texorpdfstring{DMA\_Handle2}{DMA\_Handle2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{D\+M\+A\+\_\+\+Handle\+Type\+Def}}$\ast$ D\+A\+C\+\_\+\+Handle\+Type\+Def\+::\+D\+M\+A\+\_\+\+Handle2}

Pointer D\+MA handler for channel 2 \mbox{\Hypertarget{struct_d_a_c___handle_type_def_ae0b1350155ba53babd8797c4e0c8bd0b}\label{struct_d_a_c___handle_type_def_ae0b1350155ba53babd8797c4e0c8bd0b}} 
\index{DAC\_HandleTypeDef@{DAC\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!DAC\_HandleTypeDef@{DAC\_HandleTypeDef}}
\subsubsection{\texorpdfstring{ErrorCode}{ErrorCode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+A\+C\+\_\+\+Handle\+Type\+Def\+::\+Error\+Code}

D\+AC Error code \mbox{\Hypertarget{struct_d_a_c___handle_type_def_ac25a3f9270f3e98c4104361209ed1a49}\label{struct_d_a_c___handle_type_def_ac25a3f9270f3e98c4104361209ed1a49}} 
\index{DAC\_HandleTypeDef@{DAC\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!DAC\_HandleTypeDef@{DAC\_HandleTypeDef}}
\subsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_d_a_c___type_def}{D\+A\+C\+\_\+\+Type\+Def}}$\ast$ D\+A\+C\+\_\+\+Handle\+Type\+Def\+::\+Instance}

Register base address \mbox{\Hypertarget{struct_d_a_c___handle_type_def_a6a7c2021d574c0e6a0aba35be03cf572}\label{struct_d_a_c___handle_type_def_a6a7c2021d574c0e6a0aba35be03cf572}} 
\index{DAC\_HandleTypeDef@{DAC\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!DAC\_HandleTypeDef@{DAC\_HandleTypeDef}}
\subsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{H\+A\+L\+\_\+\+Lock\+Type\+Def}} D\+A\+C\+\_\+\+Handle\+Type\+Def\+::\+Lock}

D\+AC locking object \mbox{\Hypertarget{struct_d_a_c___handle_type_def_a3e25489ceea69107572037728e9ac5f3}\label{struct_d_a_c___handle_type_def_a3e25489ceea69107572037728e9ac5f3}} 
\index{DAC\_HandleTypeDef@{DAC\_HandleTypeDef}!State@{State}}
\index{State@{State}!DAC\_HandleTypeDef@{DAC\_HandleTypeDef}}
\subsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___d_a_c___exported___types_ga4e917340aba1cc3afd4e9a7fef15e4a5}{H\+A\+L\+\_\+\+D\+A\+C\+\_\+\+State\+Type\+Def}} D\+A\+C\+\_\+\+Handle\+Type\+Def\+::\+State}

D\+AC communication state 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f7xx__hal__dac_8h}{stm32f7xx\+\_\+hal\+\_\+dac.\+h}}\end{DoxyCompactItemize}
