{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679878592877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679878592877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 26 18:56:32 2023 " "Processing started: Sun Mar 26 18:56:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679878592877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878592877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Juego -c Juego " "Command: quartus_map --read_settings_files=on --write_settings_files=off Juego -c Juego" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878592877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679878593110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679878593110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juego.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juego.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Juego-Juego " "Found design unit 1: Juego-Juego" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Juego " "Found entity 1: Juego" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desbordado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file desbordado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 desbordado-desbordado " "Found design unit 1: desbordado-desbordado" {  } { { "desbordado.vhd" "" { Text "D:/DSD2020/Mario/FPGA/desbordado.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601302 ""} { "Info" "ISGN_ENTITY_NAME" "1 desbordado " "Found entity 1: desbordado" {  } { { "desbordado.vhd" "" { Text "D:/DSD2020/Mario/FPGA/desbordado.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cargarmapa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cargarmapa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cargarMapa-cargarMapa " "Found design unit 1: cargarMapa-cargarMapa" {  } { { "cargarMapa.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapa.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601304 ""} { "Info" "ISGN_ENTITY_NAME" "1 cargarMapa " "Found entity 1: cargarMapa" {  } { { "cargarMapa.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapa.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cargarmapaarduino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cargarmapaarduino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cargarMapaArduino-cargarMapaArduino " "Found design unit 1: cargarMapaArduino-cargarMapaArduino" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601305 ""} { "Info" "ISGN_ENTITY_NAME" "1 cargarMapaArduino " "Found entity 1: cargarMapaArduino" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escenario.vhd 1 0 " "Found 1 design units, including 0 entities, in source file escenario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mapq " "Found design unit 1: mapq" {  } { { "escenario.vhd" "" { Text "D:/DSD2020/Mario/FPGA/escenario.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mandarposicionarduino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mandarposicionarduino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mandarPosicionArduino-mandarPosicionArduino " "Found design unit 1: mandarPosicionArduino-mandarPosicionArduino" {  } { { "mandarPosicionArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/mandarPosicionArduino.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601307 ""} { "Info" "ISGN_ENTITY_NAME" "1 mandarPosicionArduino " "Found entity 1: mandarPosicionArduino" {  } { { "mandarPosicionArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/mandarPosicionArduino.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moverse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moverse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moverse-moverse " "Found design unit 1: moverse-moverse" {  } { { "moverse.vhd" "" { Text "D:/DSD2020/Mario/FPGA/moverse.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601308 ""} { "Info" "ISGN_ENTITY_NAME" "1 moverse " "Found entity 1: moverse" {  } { { "moverse.vhd" "" { Text "D:/DSD2020/Mario/FPGA/moverse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desbordador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file desbordador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 desbordadoR-desbordadoR " "Found design unit 1: desbordadoR-desbordadoR" {  } { { "desbordadoR.vhd" "" { Text "D:/DSD2020/Mario/FPGA/desbordadoR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601309 ""} { "Info" "ISGN_ENTITY_NAME" "1 desbordadoR " "Found entity 1: desbordadoR" {  } { { "desbordadoR.vhd" "" { Text "D:/DSD2020/Mario/FPGA/desbordadoR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificadorvida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verificadorvida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verificadorVida-verificadorVida " "Found design unit 1: verificadorVida-verificadorVida" {  } { { "verificadorVida.vhd" "" { Text "D:/DSD2020/Mario/FPGA/verificadorVida.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601311 ""} { "Info" "ISGN_ENTITY_NAME" "1 verificadorVida " "Found entity 1: verificadorVida" {  } { { "verificadorVida.vhd" "" { Text "D:/DSD2020/Mario/FPGA/verificadorVida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 caer-caer " "Found design unit 1: caer-caer" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601312 ""} { "Info" "ISGN_ENTITY_NAME" "1 caer " "Found entity 1: caer" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-rtl " "Found design unit 1: debouncer-rtl" {  } { { "debouncer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/debouncer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601313 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679878601313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601313 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Juego " "Elaborating entity \"Juego\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679878601340 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "consumirMemoria Juego.vhd(19) " "VHDL Signal Declaration warning at Juego.vhd(19): used implicit default value for signal \"consumirMemoria\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679878601342 "|Juego"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cargadoo Juego.vhd(20) " "Verilog HDL or VHDL warning at Juego.vhd(20): object \"cargadoo\" assigned a value but never read" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679878601342 "|Juego"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mapaTuberiass Juego.vhd(22) " "Verilog HDL or VHDL warning at Juego.vhd(22): object \"mapaTuberiass\" assigned a value but never read" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679878601342 "|Juego"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sigueVivo Juego.vhd(25) " "Verilog HDL or VHDL warning at Juego.vhd(25): object \"sigueVivo\" assigned a value but never read" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679878601342 "|Juego"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "timeout_cycles Juego.vhd(29) " "VHDL Signal Declaration warning at Juego.vhd(29): used explicit default value for signal \"timeout_cycles\" because signal was never assigned a value" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1679878601342 "|Juego"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cargarMapa cargarMapa:cMapa " "Elaborating entity \"cargarMapa\" for hierarchy \"cargarMapa:cMapa\"" {  } { { "Juego.vhd" "cMapa" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679878601359 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mapatuberias cargarMapa.vhd(15) " "VHDL Signal Declaration warning at cargarMapa.vhd(15): used implicit default value for signal \"mapatuberias\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cargarMapa.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapa.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679878601360 "|Juego|cargarMapa:cMapa"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cargado cargarMapa.vhd(16) " "VHDL Signal Declaration warning at cargarMapa.vhd(16): used implicit default value for signal \"cargado\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cargarMapa.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapa.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679878601360 "|Juego|cargarMapa:cMapa"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mapa\[29..40\] cargarMapa.vhd(20) " "Using initial value X (don't care) for net \"mapa\[29..40\]\" at cargarMapa.vhd(20)" {  } { { "cargarMapa.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapa.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601360 "|Juego|cargarMapa:cMapa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cargarMapaArduino cargarMapaArduino:cMapaArduino " "Elaborating entity \"cargarMapaArduino\" for hierarchy \"cargarMapaArduino:cMapaArduino\"" {  } { { "Juego.vhd" "cMapaArduino" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679878601360 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mapa cargarMapaArduino.vhd(21) " "VHDL Process Statement warning at cargarMapaArduino.vhd(21): signal \"mapa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679878601362 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mapa cargarMapaArduino.vhd(23) " "VHDL Process Statement warning at cargarMapaArduino.vhd(23): signal \"mapa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679878601362 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mapa cargarMapaArduino.vhd(25) " "VHDL Process Statement warning at cargarMapaArduino.vhd(25): signal \"mapa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679878601362 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mapa cargarMapaArduino.vhd(27) " "VHDL Process Statement warning at cargarMapaArduino.vhd(27): signal \"mapa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679878601362 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mapa cargarMapaArduino.vhd(29) " "VHDL Process Statement warning at cargarMapaArduino.vhd(29): signal \"mapa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679878601362 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mapa cargarMapaArduino.vhd(31) " "VHDL Process Statement warning at cargarMapaArduino.vhd(31): signal \"mapa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679878601362 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mapa cargarMapaArduino.vhd(33) " "VHDL Process Statement warning at cargarMapaArduino.vhd(33): signal \"mapa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679878601362 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mapa cargarMapaArduino.vhd(35) " "VHDL Process Statement warning at cargarMapaArduino.vhd(35): signal \"mapa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679878601362 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salidaMapa cargarMapaArduino.vhd(18) " "VHDL Process Statement warning at cargarMapaArduino.vhd(18): inferring latch(es) for signal or variable \"salidaMapa\", which holds its previous value in one or more paths through the process" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1679878601362 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMapa\[5\] cargarMapaArduino.vhd(18) " "Inferred latch for \"salidaMapa\[5\]\" at cargarMapaArduino.vhd(18)" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601362 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMapa\[4\] cargarMapaArduino.vhd(18) " "Inferred latch for \"salidaMapa\[4\]\" at cargarMapaArduino.vhd(18)" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601362 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMapa\[3\] cargarMapaArduino.vhd(18) " "Inferred latch for \"salidaMapa\[3\]\" at cargarMapaArduino.vhd(18)" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601362 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMapa\[2\] cargarMapaArduino.vhd(18) " "Inferred latch for \"salidaMapa\[2\]\" at cargarMapaArduino.vhd(18)" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601362 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMapa\[1\] cargarMapaArduino.vhd(18) " "Inferred latch for \"salidaMapa\[1\]\" at cargarMapaArduino.vhd(18)" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601362 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMapa\[0\] cargarMapaArduino.vhd(18) " "Inferred latch for \"salidaMapa\[0\]\" at cargarMapaArduino.vhd(18)" {  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601362 "|Juego|cargarMapaArduino:cMapaArduino"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandarPosicionArduino mandarPosicionArduino:mPosicionArduino " "Elaborating entity \"mandarPosicionArduino\" for hierarchy \"mandarPosicionArduino:mPosicionArduino\"" {  } { { "Juego.vhd" "mPosicionArduino" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679878601363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debounce1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debounce1\"" {  } { { "Juego.vhd" "debounce1" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679878601364 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "timeout_cycles debouncer.vhd(17) " "VHDL Signal Declaration warning at debouncer.vhd(17): used explicit default value for signal \"timeout_cycles\" because signal was never assigned a value" {  } { { "debouncer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/debouncer.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1679878601364 "|Juego|debouncer:debounce1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caer caer:ccaer " "Elaborating entity \"caer\" for hierarchy \"caer:ccaer\"" {  } { { "Juego.vhd" "ccaer" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679878601365 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ds caer.vhd(7) " "VHDL Signal Declaration warning at caer.vhd(7): used implicit default value for signal \"ds\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rn caer.vhd(14) " "VHDL Process Statement warning at caer.vhd(14): inferring latch(es) for signal or variable \"rn\", which holds its previous value in one or more paths through the process" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estavivo caer.vhd(14) " "VHDL Process Statement warning at caer.vhd(14): inferring latch(es) for signal or variable \"estavivo\", which holds its previous value in one or more paths through the process" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estavivo caer.vhd(14) " "Inferred latch for \"estavivo\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[0\] caer.vhd(14) " "Inferred latch for \"rn\[0\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[1\] caer.vhd(14) " "Inferred latch for \"rn\[1\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[2\] caer.vhd(14) " "Inferred latch for \"rn\[2\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[3\] caer.vhd(14) " "Inferred latch for \"rn\[3\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[4\] caer.vhd(14) " "Inferred latch for \"rn\[4\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[5\] caer.vhd(14) " "Inferred latch for \"rn\[5\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[6\] caer.vhd(14) " "Inferred latch for \"rn\[6\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[7\] caer.vhd(14) " "Inferred latch for \"rn\[7\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[8\] caer.vhd(14) " "Inferred latch for \"rn\[8\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[9\] caer.vhd(14) " "Inferred latch for \"rn\[9\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[10\] caer.vhd(14) " "Inferred latch for \"rn\[10\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[11\] caer.vhd(14) " "Inferred latch for \"rn\[11\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[12\] caer.vhd(14) " "Inferred latch for \"rn\[12\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[13\] caer.vhd(14) " "Inferred latch for \"rn\[13\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[14\] caer.vhd(14) " "Inferred latch for \"rn\[14\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[15\] caer.vhd(14) " "Inferred latch for \"rn\[15\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[16\] caer.vhd(14) " "Inferred latch for \"rn\[16\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[17\] caer.vhd(14) " "Inferred latch for \"rn\[17\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[18\] caer.vhd(14) " "Inferred latch for \"rn\[18\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[19\] caer.vhd(14) " "Inferred latch for \"rn\[19\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[20\] caer.vhd(14) " "Inferred latch for \"rn\[20\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[21\] caer.vhd(14) " "Inferred latch for \"rn\[21\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[22\] caer.vhd(14) " "Inferred latch for \"rn\[22\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[23\] caer.vhd(14) " "Inferred latch for \"rn\[23\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[24\] caer.vhd(14) " "Inferred latch for \"rn\[24\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[25\] caer.vhd(14) " "Inferred latch for \"rn\[25\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[26\] caer.vhd(14) " "Inferred latch for \"rn\[26\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[27\] caer.vhd(14) " "Inferred latch for \"rn\[27\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[28\] caer.vhd(14) " "Inferred latch for \"rn\[28\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[29\] caer.vhd(14) " "Inferred latch for \"rn\[29\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[30\] caer.vhd(14) " "Inferred latch for \"rn\[30\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rn\[31\] caer.vhd(14) " "Inferred latch for \"rn\[31\]\" at caer.vhd(14)" {  } { { "caer.vhd" "" { Text "D:/DSD2020/Mario/FPGA/caer.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878601366 "|Juego|caer:ccaer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "desbordado desbordado:dddesbordado " "Elaborating entity \"desbordado\" for hierarchy \"desbordado:dddesbordado\"" {  } { { "Juego.vhd" "dddesbordado" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679878601367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cargarMapaArduino:cMapaArduino\|salidaMapa\[3\] " "Latch cargarMapaArduino:cMapaArduino\|salidaMapa\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cc\[4\] " "Ports D and ENA on the latch are fed by the same signal cc\[4\]" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679878601894 ""}  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679878601894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cargarMapaArduino:cMapaArduino\|salidaMapa\[2\] " "Latch cargarMapaArduino:cMapaArduino\|salidaMapa\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cc\[4\] " "Ports D and ENA on the latch are fed by the same signal cc\[4\]" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679878601894 ""}  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679878601894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cargarMapaArduino:cMapaArduino\|salidaMapa\[1\] " "Latch cargarMapaArduino:cMapaArduino\|salidaMapa\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cc\[4\] " "Ports D and ENA on the latch are fed by the same signal cc\[4\]" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679878601894 ""}  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679878601894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cargarMapaArduino:cMapaArduino\|salidaMapa\[0\] " "Latch cargarMapaArduino:cMapaArduino\|salidaMapa\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cc\[4\] " "Ports D and ENA on the latch are fed by the same signal cc\[4\]" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679878601894 ""}  } { { "cargarMapaArduino.vhd" "" { Text "D:/DSD2020/Mario/FPGA/cargarMapaArduino.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679878601894 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[2\] GND " "Pin \"display\[2\]\" is stuck at GND" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679878602091 "|Juego|display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] GND " "Pin \"display\[1\]\" is stuck at GND" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679878602091 "|Juego|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] GND " "Pin \"display\[0\]\" is stuck at GND" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679878602091 "|Juego|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salidaArduino\[5\] GND " "Pin \"salidaArduino\[5\]\" is stuck at GND" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679878602091 "|Juego|salidaArduino[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salidaArduino\[4\] GND " "Pin \"salidaArduino\[4\]\" is stuck at GND" {  } { { "Juego.vhd" "" { Text "D:/DSD2020/Mario/FPGA/Juego.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679878602091 "|Juego|salidaArduino[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679878602091 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679878602152 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679878603623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679878603623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "294 " "Implemented 294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679878603655 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679878603655 ""} { "Info" "ICUT_CUT_TM_LCELLS" "277 " "Implemented 277 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679878603655 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679878603655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679878603667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 26 18:56:43 2023 " "Processing ended: Sun Mar 26 18:56:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679878603667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679878603667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679878603667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679878603667 ""}
