$date
	Wed Mar 09 09:26:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module icache $end
$var reg 128 ! \icache_data_array[0] [127:0] $end
$upscope $end
$scope module icache $end
$var reg 128 " \icache_data_array[1] [127:0] $end
$upscope $end
$scope module icache $end
$var reg 128 # \icache_data_array[2] [127:0] $end
$upscope $end
$scope module icache $end
$var reg 128 $ \icache_data_array[3] [127:0] $end
$upscope $end
$scope module icache $end
$var reg 128 % \icache_data_array[4] [127:0] $end
$upscope $end
$scope module icache $end
$var reg 128 & \icache_data_array[5] [127:0] $end
$upscope $end
$scope module icache $end
$var reg 128 ' \icache_data_array[6] [127:0] $end
$upscope $end
$scope module icache $end
$var reg 128 ( \icache_data_array[7] [127:0] $end
$upscope $end
$scope module icache $end
