Info: Starting: Create simulation model
Info: qsys-generate D:\Dropbox\counter_max10\clk_cntrol.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=D:\Dropbox\counter_max10\clk_cntrol\simulation --family="Cyclone 10 LP" --part=10CL006YE144C8G
Progress: Loading counter_max10/clk_cntrol.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clk_cntrol.altclkctrl_0: Targeting device family: Cyclone 10 LP.
: clk_cntrol.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: clk_cntrol: Generating clk_cntrol "clk_cntrol" for SIM_VHDL
Info: altclkctrl_0: Generating top-level entity clk_cntrol_altclkctrl_0.
Info: altclkctrl_0: "clk_cntrol" instantiated altclkctrl "altclkctrl_0"
Info: clk_cntrol: Done "clk_cntrol" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\Dropbox\counter_max10\clk_cntrol\clk_cntrol.spd --output-directory=D:/Dropbox/counter_max10/clk_cntrol/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\Dropbox\counter_max10\clk_cntrol\clk_cntrol.spd --output-directory=D:/Dropbox/counter_max10/clk_cntrol/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/Dropbox/counter_max10/clk_cntrol/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in D:/Dropbox/counter_max10/clk_cntrol/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/Dropbox/counter_max10/clk_cntrol/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/Dropbox/counter_max10/clk_cntrol/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Dropbox/counter_max10/clk_cntrol/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Dropbox\counter_max10\clk_cntrol.qsys --block-symbol-file --output-directory=D:\Dropbox\counter_max10\clk_cntrol --family="Cyclone 10 LP" --part=10CL006YE144C8G
Progress: Loading counter_max10/clk_cntrol.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clk_cntrol.altclkctrl_0: Targeting device family: Cyclone 10 LP.
: clk_cntrol.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Dropbox\counter_max10\clk_cntrol.qsys --synthesis=VHDL --output-directory=D:\Dropbox\counter_max10\clk_cntrol\synthesis --family="Cyclone 10 LP" --part=10CL006YE144C8G
Progress: Loading counter_max10/clk_cntrol.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clk_cntrol.altclkctrl_0: Targeting device family: Cyclone 10 LP.
: clk_cntrol.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: clk_cntrol: Generating clk_cntrol "clk_cntrol" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity clk_cntrol_altclkctrl_0.
Info: altclkctrl_0: "clk_cntrol" instantiated altclkctrl "altclkctrl_0"
Info: clk_cntrol: Done "clk_cntrol" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
