<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>LPCOpen Platform for LPC18XX/43XX microcontrollers: C:/w/lpcopen_docs/software/lpc_core/lpc_chip/chip_18xx_43xx/sysinit_18xx_43xx.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform for LPC18XX/43XX microcontrollers
   &#160;<span id="projectnumber">18XX43XX</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for the NXP LPC18XX/43XX family of Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c8fa76d8dc1b9e06ff8aeb3121608b1b.html">software</a></li><li class="navelem"><a class="el" href="dir_b7e4ec23273c3b0265e149bb747aff2e.html">lpc_core</a></li><li class="navelem"><a class="el" href="dir_0f78f479efa608396702193aa86db64e.html">lpc_chip</a></li><li class="navelem"><a class="el" href="dir_0ba4adbddf984ac37382d63131b3e908.html">chip_18xx_43xx</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sysinit_18xx_43xx.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sysinit__18xx__43xx_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @brief LPC18xx/LPC43xx Chip specific SystemInit</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @note</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Copyright(C) NXP Semiconductors, 2013</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * @par</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Software that is described herein is for illustrative purposes only</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * which provides customers with programming information regarding the</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * LPC products.  This software is supplied &quot;AS IS&quot; without any warranties of</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * any kind, and NXP Semiconductors and its licensor disclaim any and</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * all warranties, express or implied, including all implied warranties of</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * merchantability, fitness for a particular purpose and non-infringement of</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * intellectual property rights.  NXP Semiconductors assumes no responsibility</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * or liability for the use of the software, conveys no license or rights under any</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * patent, copyright, mask work right, or any other intellectual property rights in</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * or to any products. NXP Semiconductors reserves the right to make changes</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * in the software without notification. NXP Semiconductors also makes no</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * representation or warranty that such application will be suitable for the</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * specified use without further testing or modification.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * @par</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * Permission to use, copy, modify, and distribute this software and its</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * documentation is hereby granted, under NXP Semiconductors&#39; and its</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * licensor&#39;s relevant copyrights in the software, without fee, provided that it</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * is used in conjunction with NXP Semiconductors microcontrollers.  This</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * copyright, permission, and disclaimer notice must appear in all copies of</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * this code.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="chip_8h.html">chip.h</a>&quot;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/*****************************************************************************</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * Private types/enumerations/variables</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Structure for initial base clock states */</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="code" href="struct_c_l_k___b_a_s_e___s_t_a_t_e_s.html">   39</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_c_l_k___b_a_s_e___s_t_a_t_e_s.html">CLK_BASE_STATES</a> {</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="code" href="struct_c_l_k___b_a_s_e___s_t_a_t_e_s.html#a45ff188655e503500c8d6a397ae42746">   40</a></span>&#160; <a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7e" title="CGU base clocks CGU base clocks are clocks that are associated with a single input clock and are rout...">CHIP_CGU_BASE_CLK_T</a> <a class="code" href="struct_c_l_k___b_a_s_e___s_t_a_t_e_s.html#a45ff188655e503500c8d6a397ae42746">clk</a>; <span class="comment">/* Base clock */</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="code" href="struct_c_l_k___b_a_s_e___s_t_a_t_e_s.html#a7bfb394ec7a201b4effc72376f929521">   41</a></span>&#160; <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38" title="CGU clock input list These are possible input clocks for the CGU and can come from both external (cry...">CHIP_CGU_CLKIN_T</a> <a class="code" href="struct_c_l_k___b_a_s_e___s_t_a_t_e_s.html#a7bfb394ec7a201b4effc72376f929521">clkin</a>; <span class="comment">/* Base clock source, see UM for allowable souorces per base clock */</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="code" href="struct_c_l_k___b_a_s_e___s_t_a_t_e_s.html#af93f1c57740f804278a48f6520825a73">   42</a></span>&#160; <span class="keywordtype">bool</span> <a class="code" href="struct_c_l_k___b_a_s_e___s_t_a_t_e_s.html#af93f1c57740f804278a48f6520825a73">autoblock_enab</a>; <span class="comment">/* Set to true to enable autoblocking on frequency change */</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="code" href="struct_c_l_k___b_a_s_e___s_t_a_t_e_s.html#a7389c48dd958a2fc6e480ede1cc535b7">   43</a></span>&#160; <span class="keywordtype">bool</span> <a class="code" href="struct_c_l_k___b_a_s_e___s_t_a_t_e_s.html#a7389c48dd958a2fc6e480ede1cc535b7">powerdn</a>;   <span class="comment">/* Set to true if the base clock is initially powered down */</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;};</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="code" href="sysinit__18xx__43xx_8c.html#ab54e477948184e926a59333665174aaf">   46</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="struct_c_l_k___b_a_s_e___s_t_a_t_e_s.html">CLK_BASE_STATES</a> <a class="code" href="sysinit__18xx__43xx_8c.html#ab54e477948184e926a59333665174aaf">InitClkStates</a>[] = {</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; {<a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea766fdf8a6222d3e98bed1209b3c3b96a">CLK_BASE_SAFE</a>, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a50afa8c84bb94ed370990ec621073aa7">CLKIN_IRC</a>, <span class="keyword">true</span>, <span class="keyword">false</span>},</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; {<a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea2279e5c45baf49341425d8a474a0415e">CLK_BASE_APB1</a>, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a4484ce25bc8566f811fb8ceff70d341f">CLKIN_MAINPLL</a>, <span class="keyword">true</span>, <span class="keyword">false</span>},</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; {<a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7eadea299e99dca3c2fe173f3a71527d439">CLK_BASE_APB3</a>, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a4484ce25bc8566f811fb8ceff70d341f">CLKIN_MAINPLL</a>, <span class="keyword">true</span>, <span class="keyword">false</span>},</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; {<a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7eaa20c8737f6538c0bd564d395db4057da">CLK_BASE_USB0</a>, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a6df7bbb3831ae1c3b2f8a37d73a41235">CLKIN_USBPLL</a>, <span class="keyword">true</span>, <span class="keyword">true</span>},</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#if defined(CHIP_LPC43XX)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span> {CLK_BASE_PERIPH, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a4484ce25bc8566f811fb8ceff70d341f">CLKIN_MAINPLL</a>, <span class="keyword">true</span>, <span class="keyword">false</span>},</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; {CLK_BASE_SPI, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a4484ce25bc8566f811fb8ceff70d341f">CLKIN_MAINPLL</a>, <span class="keyword">true</span>, <span class="keyword">false</span>},</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; {CLK_BASE_ADCHS, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a4484ce25bc8566f811fb8ceff70d341f">CLKIN_MAINPLL</a>, <span class="keyword">true</span>, <span class="keyword">true</span>},</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span> {<a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea82cb270bbdd9fb7d7344b7518770a655">CLK_BASE_SDIO</a>, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a4484ce25bc8566f811fb8ceff70d341f">CLKIN_MAINPLL</a>, <span class="keyword">true</span>, <span class="keyword">false</span>},</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; {<a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea17d0496c0bbf1525f4d61f6d85bd7116">CLK_BASE_SSP0</a>, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a4484ce25bc8566f811fb8ceff70d341f">CLKIN_MAINPLL</a>, <span class="keyword">true</span>, <span class="keyword">false</span>},</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; {<a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea01db17912c97361edf417209ed1ff90c">CLK_BASE_SSP1</a>, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a4484ce25bc8566f811fb8ceff70d341f">CLKIN_MAINPLL</a>, <span class="keyword">true</span>, <span class="keyword">false</span>},</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; {<a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea567e018c31f0a81d9df30e1901392e11">CLK_BASE_UART0</a>, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a4484ce25bc8566f811fb8ceff70d341f">CLKIN_MAINPLL</a>, <span class="keyword">true</span>, <span class="keyword">false</span>},</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; {<a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea0ac9c1e79b322c5d8002d183e468a9dc">CLK_BASE_UART1</a>, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a4484ce25bc8566f811fb8ceff70d341f">CLKIN_MAINPLL</a>, <span class="keyword">true</span>, <span class="keyword">false</span>},</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; {<a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea766fe80a33ccd3ff787dbf1d289d810f">CLK_BASE_UART2</a>, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a4484ce25bc8566f811fb8ceff70d341f">CLKIN_MAINPLL</a>, <span class="keyword">true</span>, <span class="keyword">false</span>},</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; {<a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7eaa99d450659f2881cc9ba6b6124b90b6d">CLK_BASE_UART3</a>, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a4484ce25bc8566f811fb8ceff70d341f">CLKIN_MAINPLL</a>, <span class="keyword">true</span>, <span class="keyword">false</span>},</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; {<a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7eabbac0493c44be9cc47f79994766eaf49">CLK_BASE_OUT</a>, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a01c7e5b28a27ce99a5c68c0f4c701493">CLKINPUT_PD</a>, <span class="keyword">true</span>, <span class="keyword">false</span>},</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; {<a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea4e0a711f4bc5d3096e16f8d041adcd5b">CLK_BASE_APLL</a>, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a01c7e5b28a27ce99a5c68c0f4c701493">CLKINPUT_PD</a>, <span class="keyword">true</span>, <span class="keyword">false</span>},</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; {<a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea5e2662509a698f6e5d69769469fa7c08">CLK_BASE_CGU_OUT0</a>, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a01c7e5b28a27ce99a5c68c0f4c701493">CLKINPUT_PD</a>, <span class="keyword">true</span>, <span class="keyword">false</span>},</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; {<a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea5a3df78ceab8d7a5d2a5909c75a04a16">CLK_BASE_CGU_OUT1</a>, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a01c7e5b28a27ce99a5c68c0f4c701493">CLKINPUT_PD</a>, <span class="keyword">true</span>, <span class="keyword">false</span>},</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;};</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/*****************************************************************************</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> * Public types/enumerations/variables</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/*****************************************************************************</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> * Private functions</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/*****************************************************************************</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * Public functions</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* Setup Chip Core clock */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="code" href="group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c.html#ga54251628aeac543524d98d4db12c39f9">   81</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c.html#ga54251628aeac543524d98d4db12c39f9" title="Clock and PLL initialization based input given in clkin.">Chip_SetupCoreClock</a>(<a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga63015aace736afb30c994fc0460d5d38" title="CGU clock input list These are possible input clocks for the CGU and can come from both external (cry...">CHIP_CGU_CLKIN_T</a> <a class="code" href="struct_c_l_k___b_a_s_e___s_t_a_t_e_s.html#a7bfb394ec7a201b4effc72376f929521">clkin</a>, uint32_t core_freq, <span class="keywordtype">bool</span> setbase)</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;{</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; <span class="keywordtype">int</span> i;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; <span class="keywordflow">if</span> (clkin == <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a8819337e544d58840b02418ab417f8d0">CLKIN_CRYSTAL</a>) {</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="comment">/* Switch main system clocking to crystal */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaa74040cd24046b7e09cbb2c1cf6e6c0d" title="Enables the crystal oscillator.">Chip_Clock_EnableCrystal</a>();</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; }</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaf5e0d6f4dcbfd5ff64b1ddcd37067ca2" title="Sets a CGU Base Clock clock source.">Chip_Clock_SetBaseClock</a>(<a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea9bb3ba8123680624ba12b248bee63f75">CLK_BASE_MX</a>, clkin, <span class="keyword">true</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; <span class="keywordflow">if</span> (core_freq &gt; 110000000UL) {</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">/* Setup PLL for 100MHz and switch main system clocking */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga1667168db76064ac1c2bebd3dfa6db6d" title="Configures the main PLL.">Chip_Clock_SetupMainPLLHz</a>(clkin, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaec3e2b28e900580cc4dc72034f7371fd">CGU_IRC_FREQ</a>, 110 * 1000000, 110 * 1000000);</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaf5e0d6f4dcbfd5ff64b1ddcd37067ca2" title="Sets a CGU Base Clock clock source.">Chip_Clock_SetBaseClock</a>(<a class="code" href="chip__clocks_8h.html#a0cae826b3fb8347ce27e41ccba241c7ea9bb3ba8123680624ba12b248bee63f75">CLK_BASE_MX</a>, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a4484ce25bc8566f811fb8ceff70d341f">CLKIN_MAINPLL</a>, <span class="keyword">true</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; }</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; <span class="comment">/* Setup PLL for maximum clock */</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga1667168db76064ac1c2bebd3dfa6db6d" title="Configures the main PLL.">Chip_Clock_SetupMainPLLHz</a>(clkin, <a class="code" href="group___c_h_i_p__18_x_x__43_x_x___d_r_i_v_e_r___o_p_t_i_o_n_s.html#ga2e84f0502f9a7fdd271b97c588696e6f" title="System oscillator rate This value is defined externally to the chip layer and contains the value in H...">OscRateIn</a>, core_freq, core_freq);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; <span class="keywordflow">if</span> (setbase) {</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">/* Setup system base clocks and initial states. This won&#39;t enable and</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">     disable individual clocks, but sets up the base clock sources for</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">     each individual peripheral clock. */</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordflow">for</span> (i = 0; i &lt; (<span class="keyword">sizeof</span>(<a class="code" href="sysinit__18xx__43xx_8c.html#ab54e477948184e926a59333665174aaf">InitClkStates</a>) / <span class="keyword">sizeof</span>(InitClkStates[0])); i++) {</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;   <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gaf5e0d6f4dcbfd5ff64b1ddcd37067ca2" title="Sets a CGU Base Clock clock source.">Chip_Clock_SetBaseClock</a>(InitClkStates[i].<a class="code" href="struct_c_l_k___b_a_s_e___s_t_a_t_e_s.html#a45ff188655e503500c8d6a397ae42746">clk</a>, InitClkStates[i].clkin,</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;         InitClkStates[i].<a class="code" href="struct_c_l_k___b_a_s_e___s_t_a_t_e_s.html#af93f1c57740f804278a48f6520825a73">autoblock_enab</a>, InitClkStates[i].<a class="code" href="struct_c_l_k___b_a_s_e___s_t_a_t_e_s.html#a7389c48dd958a2fc6e480ede1cc535b7">powerdn</a>);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  }</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; }</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;}</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* Setup system clocking */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="code" href="group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c.html#ga18737e4a022570724c77c5cdea9c0258">  111</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c.html#ga18737e4a022570724c77c5cdea9c0258" title="Clock and PLL initialization based on the external oscillator.">Chip_SetupXtalClocking</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;{</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; <a class="code" href="group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c.html#ga54251628aeac543524d98d4db12c39f9" title="Clock and PLL initialization based input given in clkin.">Chip_SetupCoreClock</a>(<a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a8819337e544d58840b02418ab417f8d0">CLKIN_CRYSTAL</a>, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gae14be49570b87fcba70e698abd87549e">MAX_CLOCK_FREQ</a>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;}</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* Set up and initialize hardware prior to call to main */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="code" href="group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c.html#ga6eff97a8da15798119eada6c5f000404">  117</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c.html#ga6eff97a8da15798119eada6c5f000404" title="Clock and PLL initialization based on the internal oscillator.">Chip_SetupIrcClocking</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;{</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; <a class="code" href="group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c.html#ga54251628aeac543524d98d4db12c39f9" title="Clock and PLL initialization based input given in clkin.">Chip_SetupCoreClock</a>(<a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gga63015aace736afb30c994fc0460d5d38a50afa8c84bb94ed370990ec621073aa7">CLKIN_IRC</a>, <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gae14be49570b87fcba70e698abd87549e">MAX_CLOCK_FREQ</a>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;}</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* Set up and initialize hardware prior to call to main */</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="code" href="group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c.html#ga3450fa020f6b569cc2deb69c11e11b7c">  123</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c.html#ga3450fa020f6b569cc2deb69c11e11b7c" title="Set up and initialize hardware prior to call to main()">Chip_SystemInit</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;{</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; <span class="comment">/* Initial internal clocking */</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; <a class="code" href="group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c.html#ga6eff97a8da15798119eada6c5f000404" title="Clock and PLL initialization based on the internal oscillator.">Chip_SetupIrcClocking</a>();</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 15 2014 09:23:22 for LPCOpen Platform for LPC18XX/43XX microcontrollers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</body>
</html>
