// Seed: 968971966
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_1 = (1);
  tri id_2;
  assign id_1 = 1 >>> 1;
  uwire id_3;
  wire  id_4;
  assign id_3 = 1'd0;
  assign id_2 = id_3;
  assign id_2 = 1'b0;
  wire id_5, id_6;
  assign module_1.type_11 = "";
  wire id_7;
  always begin : LABEL_0
    id_3 = 1 == id_2;
  end
  assign id_7 = id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = {id_3, "" >>> "", 1, 1};
  id_4(
      ("" - id_3) & 1 - id_3
  );
  module_0 modCall_1 (id_2);
  wire id_5;
  assign id_1 = 1'b0;
  wire   id_6;
  string id_7 = "";
endmodule
