vcs -sverilog testbench.sv design_files/*.sv
./simv