		AREA	|.text|, CODE, READONLY, ALIGN=2
		THUMB
		EXPORT Start
			
Start 
;----------------Ingreso de los datos-----------------
	VLDR.F32	S0,=10
	VLDR.F32	S1,=2
	VLDR.F32	S2,=14
	VLDR.F32	S3,=4
	VLDR.F32	S4,=17
	VLDR.F32	S5,=4
	VLDR.F32	S6,=7
	VLDR.F32	S7,=6
	VLDR.F32	S8,=7
	VLDR.F32	S9,=8
	VLDR.F32	S10,=22
	VLDR.F32	S11,=17
	VLDR.F32	S12,=10
	VLDR.F32	S13,=12
	VLDR.F32	S14,=11
	
;--------------Constantes----------------
	VLDR.F32	S16,=15
	VLDR.F32	S20,=0
	VLDR.F32	S21,=1
	VLDR.F32	S22,=-1
;-------------Sumatoria---------------
	VADD.F32	S15,S0,S1
	VADD.F32	S15,S15,S2
	VADD.F32	S15,S15,S3
	VADD.F32	S15,S15,S4
	VADD.F32	S15,S15,S5
	VADD.F32	S15,S15,S6	
	VADD.F32	S15,S15,S7
	VADD.F32	S15,S15,S8
	VADD.F32	S15,S15,S9
	VADD.F32	S15,S15,S10
	VADD.F32	S15,S15,S11
	VADD.F32	S15,S15,S12
	VADD.F32	S15,S15,S13
	VADD.F32	S15,S15,S14	
;---------------Promedio---------------
	VDIV.F32	S17,S15,S16
;-----------------Desviación-----------
	VSUB.F32	S18,S17,S0
	VMUL.F32	S19,S18,S18
	VADD.F32	S20,S20,S19
	VSUB.F32	S18,S17,S1
	VMUL.F32	S19,S18,S18
	VADD.F32	S20,S20,S19
	VSUB.F32	S18,S17,S2
	VMUL.F32	S19,S18,S18
	VADD.F32	S20,S20,S19
	VSUB.F32	S18,S17,S3
	VMUL.F32	S19,S18,S18
	VADD.F32	S20,S20,S19
	VSUB.F32	S18,S17,S4
	VMUL.F32	S19,S18,S18
	VADD.F32	S20,S20,S19
	VSUB.F32	S18,S17,S5
	VMUL.F32	S19,S18,S18
	VADD.F32	S20,S20,S19
	VSUB.F32	S18,S17,S6
	VMUL.F32	S19,S18,S18
	VADD.F32	S20,S20,S19
	VSUB.F32	S18,S17,S7
	VMUL.F32	S19,S18,S18
	VADD.F32	S20,S20,S19
	VSUB.F32	S18,S17,S8
	VMUL.F32	S19,S18,S18
	VADD.F32	S20,S20,S19
	VSUB.F32	S18,S17,S9
	VMUL.F32	S19,S18,S18
	VADD.F32	S20,S20,S19
	VSUB.F32	S18,S17,S10
	VMUL.F32	S19,S18,S18
	VADD.F32	S20,S20,S19
	VSUB.F32	S18,S17,S11
	VMUL.F32	S19,S18,S18
	VADD.F32	S20,S20,S19
	VSUB.F32	S18,S17,S12
	VMUL.F32	S19,S18,S18
	VADD.F32	S20,S20,S19
	VSUB.F32	S18,S17,S13
	VMUL.F32	S19,S18,S18
	VADD.F32	S20,S20,S19
	VSUB.F32	S18,S17,S14
	VMUL.F32	S19,S18,S18
	VADD.F32	S20,S20,S19
	VDIV.F32	S20,S20,S16
	VSQRT.F32	S20,S20 
	

;--------------Mediana----------------
orden
	VSUB.F32	S23,S0,S1
	VABS.F32	S24,S23
	VDIV.F32	S25,S23,S24
	VCMP.F32	S25,S21
	VMRS APSR_nzcv,FPSCR
	BEQ.W			mayor1
;--------------------------
	VSUB.F32	S23,S1,S2
	VABS.F32	S24,S23
	VDIV.F32	S25,S23,S24
	VCMP.F32	S25,S21
	VMRS APSR_nzcv,FPSCR
	BEQ.W			mayor2
;--------------------------
	VSUB.F32	S23,S2,S3
	VABS.F32	S24,S23
	VDIV.F32	S25,S23,S24
	VCMP.F32	S25,S21
	VMRS APSR_nzcv,FPSCR
	BEQ.W			mayor3
;--------------------------
	VSUB.F32	S23,S3,S4
	VABS.F32	S24,S23
	VDIV.F32	S25,S23,S24
	VCMP.F32	S25,S21
	VMRS APSR_nzcv,FPSCR
	BEQ.W			mayor4
;--------------------------
	VSUB.F32	S23,S4,S5
	VABS.F32	S24,S23
	VDIV.F32	S25,S23,S24
	VCMP.F32	S25,S21
	VMRS APSR_nzcv,FPSCR
	BEQ.W			mayor5
;--------------------------
	VSUB.F32	S23,S5,S6
	VABS.F32	S24,S23
	VDIV.F32	S25,S23,S24
	VCMP.F32	S25,S21
	VMRS APSR_nzcv,FPSCR
	BEQ.W			mayor6
;--------------------------
	VSUB.F32	S23,S6,S7
	VABS.F32	S24,S23
	VDIV.F32	S25,S23,S24
	VCMP.F32	S25,S21
	VMRS APSR_nzcv,FPSCR
	BEQ.W			mayor7
;--------------------------
	VSUB.F32	S23,S7,S8
	VABS.F32	S24,S23
	VDIV.F32	S25,S23,S24
	VCMP.F32	S25,S21
	VMRS APSR_nzcv,FPSCR
	BEQ.W			mayor8
;--------------------------
	VSUB.F32	S23,S8,S9
	VABS.F32	S24,S23
	VDIV.F32	S25,S23,S24
	VCMP.F32	S25,S21
	VMRS APSR_nzcv,FPSCR
	BEQ.W			mayor9
;--------------------------
	VSUB.F32	S23,S9,S10
	VABS.F32	S24,S23
	VDIV.F32	S25,S23,S24
	VCMP.F32	S25,S21
	VMRS APSR_nzcv,FPSCR
	BEQ.W			mayor10
;--------------------------
	VSUB.F32	S23,S10,S11
	VABS.F32	S24,S23
	VDIV.F32	S25,S23,S24
	VCMP.F32	S25,S21
	VMRS APSR_nzcv,FPSCR
	BEQ.W			mayor11
;--------------------------
	VSUB.F32	S23,S11,S12
	VABS.F32	S24,S23
	VDIV.F32	S25,S23,S24
	VCMP.F32	S25,S21
	VMRS APSR_nzcv,FPSCR
	BEQ.W			mayor12
;--------------------------
	VSUB.F32	S23,S12,S13
	VABS.F32	S24,S23
	VDIV.F32	S25,S23,S24
	VCMP.F32	S25,S21
	VMRS APSR_nzcv,FPSCR
	BEQ.W			mayor13
;--------------------------
	VSUB.F32	S23,S13,S14
	VABS.F32	S24,S23
	VDIV.F32	S25,S23,S24
	VCMP.F32	S25,S21
	VMRS APSR_nzcv,FPSCR
	BEQ.W			mayor14
;--------------------------
	
	
	B	final
	
	
mayor1	
	VMOV.F32	S26,S0
	VMOV.F32	S27,S1
	VMOV.F32	S0,S27
	VMOV.F32	S1,S26
	B	orden
	
mayor2	
	VMOV.F32	S26,S1
	VMOV.F32	S27,S2
	VMOV.F32	S1,S27
	VMOV.F32	S2,S26
	B	orden
	
mayor3	
	VMOV.F32	S26,S2
	VMOV.F32	S27,S3
	VMOV.F32	S2,S27
	VMOV.F32	S3,S26
	B	orden

mayor4	
	VMOV.F32	S26,S3
	VMOV.F32	S27,S4
	VMOV.F32	S3,S27
	VMOV.F32	S4,S26
	B	orden

mayor5	
	VMOV.F32	S26,S4
	VMOV.F32	S27,S5
	VMOV.F32	S4,S27
	VMOV.F32	S5,S26
	B	orden

mayor6	
	VMOV.F32	S26,S5
	VMOV.F32	S27,S6
	VMOV.F32	S5,S27
	VMOV.F32	S6,S26
	B	orden

mayor7	
	VMOV.F32	S26,S6
	VMOV.F32	S27,S7
	VMOV.F32	S6,S27
	VMOV.F32	S7,S26
	B	orden

mayor8	
	VMOV.F32	S26,S7
	VMOV.F32	S27,S8
	VMOV.F32	S7,S27
	VMOV.F32	S8,S26
	B	orden

mayor9	
	VMOV.F32	S26,S8
	VMOV.F32	S27,S9
	VMOV.F32	S8,S27
	VMOV.F32	S9,S26
	B	orden

mayor10	
	VMOV.F32	S26,S9
	VMOV.F32	S27,S10
	VMOV.F32	S9,S27
	VMOV.F32	S10,S26
	B	orden

mayor11	
	VMOV.F32	S26,S10
	VMOV.F32	S27,S11
	VMOV.F32	S10,S27
	VMOV.F32	S11,S26
	B	orden

mayor12	
	VMOV.F32	S26,S11
	VMOV.F32	S27,S12
	VMOV.F32	S11,S27
	VMOV.F32	S12,S26
	B	orden

mayor13	
	VMOV.F32	S26,S12
	VMOV.F32	S27,S13
	VMOV.F32	S12,S27
	VMOV.F32	S13,S26
	B	orden

mayor14	
	VMOV.F32	S26,S13
	VMOV.F32	S27,S14
	VMOV.F32	S13,S27
	VMOV.F32	S14,S26
	B	orden



final
	VLDR.F32	S0,=0
	VLDR.F32	S1,=0
	VLDR.F32	S2,=0
	VLDR.F32	S3,=0	
	VLDR.F32	S4,=0
	VLDR.F32	S5,=0
	VLDR.F32	S6,=0
	VLDR.F32	S8,=0
	VLDR.F32	S9,=0
	VLDR.F32	S10,=0
	VLDR.F32	S11,=0
	VLDR.F32	S12,=0
	VLDR.F32	S13,=0
	VLDR.F32	S14,=0
	VLDR.F32	S16,=0
	VLDR.F32	S18,=0
	VLDR.F32	S19,=0
	VLDR.F32	S21,=0
	VLDR.F32	S22,=0
	VLDR.F32	S23,=0
	VLDR.F32	S24,=0
	VLDR.F32	S25,=0
	VLDR.F32	S26,=0
	VLDR.F32	S27,=0
	
	VMOV.F32	S0,S15
	VLDR.F32	S15,=0
	VMOV.F32	S1,S17
	VLDR.F32	S17,=0
	VMOV.F32	S2,S20
	VLDR.F32	S20,=0
	VMOV.F32	S3,S7
	VLDR.F32	S7,=0

	


Loop
	
	B	Loop	

	ALIGN
	END