Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:37:28 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : sv_chip2_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.087ns  (arrival time - required time)
  Source:                 h_fltr_2_right/my_steer_fltr_inst/re_n_tmp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_2_right/real_n_reg_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.080ns (38.462%)  route 0.128ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.071ns (routing 0.478ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.540ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y59         net (fo=13854, routed)       1.071     1.631    h_fltr_2_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.711    h_fltr_2_right/my_steer_fltr_inst/re_n_tmp_reg[22]/Q
    SLICE_X43Y60         net (fo=1, unset)            0.128     1.839    h_fltr_2_right/n_40_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y60         net (fo=13854, routed)       1.235     1.964    h_fltr_2_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.231     1.733    
    SLICE_X43Y60         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.926    h_fltr_2_right/real_n_reg_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.061ns  (arrival time - required time)
  Source:                 h_fltr_2_right/my_steer_fltr_inst/re_n_tmp_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_2_right/real_n_reg_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.081ns (40.500%)  route 0.119ns (59.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.071ns (routing 0.478ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.540ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y59         net (fo=13854, routed)       1.071     1.631    h_fltr_2_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_FDRE_C_Q)         0.081     1.712    h_fltr_2_right/my_steer_fltr_inst/re_n_tmp_reg[21]/Q
    SLICE_X43Y60         net (fo=1, unset)            0.119     1.831    h_fltr_2_right/n_41_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y60         net (fo=13854, routed)       1.235     1.964    h_fltr_2_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.231     1.733    
    SLICE_X43Y60         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.892    h_fltr_2_right/real_n_reg_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 h_fltr_2_right/my_steer_fltr_inst/re_n_tmp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_2_right/real_n_reg_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.080ns (38.835%)  route 0.126ns (61.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.071ns (routing 0.478ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.540ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y59         net (fo=13854, routed)       1.071     1.631    h_fltr_2_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.711    h_fltr_2_right/my_steer_fltr_inst/re_n_tmp_reg[23]/Q
    SLICE_X43Y60         net (fo=1, unset)            0.126     1.837    h_fltr_2_right/n_39_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y60         net (fo=13854, routed)       1.235     1.964    h_fltr_2_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.231     1.733    
    SLICE_X43Y60         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.892    h_fltr_2_right/real_n_reg_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 v_d_reg_s2_right_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_2_right/fifo0/buff2_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.081ns (44.506%)  route 0.101ns (55.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Net Delay (Source):      1.045ns (routing 0.478ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.540ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y29         net (fo=13854, routed)       1.045     1.605    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_FDRE_C_Q)         0.081     1.686    v_d_reg_s2_right_reg[6]/Q
    SLICE_X48Y30         net (fo=1, unset)            0.101     1.787    v_fltr_2_right/fifo0/Q[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X48Y30         net (fo=13854, routed)       1.221     1.950    v_fltr_2_right/fifo0/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.271     1.679    
    SLICE_X48Y30         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.838    v_fltr_2_right/fifo0/buff2_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.049ns  (arrival time - required time)
  Source:                 h_fltr_2_right/my_steer_fltr_inst/re_n_tmp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_2_right/real_n_reg_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.080ns (37.915%)  route 0.131ns (62.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.072ns (routing 0.478ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.540ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y59         net (fo=13854, routed)       1.072     1.632    h_fltr_2_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.712    h_fltr_2_right/my_steer_fltr_inst/re_n_tmp_reg[18]/Q
    SLICE_X43Y60         net (fo=1, unset)            0.131     1.843    h_fltr_2_right/n_44_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y60         net (fo=13854, routed)       1.235     1.964    h_fltr_2_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.231     1.733    
    SLICE_X43Y60         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.892    h_fltr_2_right/real_n_reg_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.047ns  (arrival time - required time)
  Source:                 h_fltr_2_right/my_steer_fltr_inst/re_n_tmp_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_2_right/real_n_reg_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.081ns (38.028%)  route 0.132ns (61.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.072ns (routing 0.478ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.540ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y59         net (fo=13854, routed)       1.072     1.632    h_fltr_2_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_FDRE_C_Q)         0.081     1.713    h_fltr_2_right/my_steer_fltr_inst/re_n_tmp_reg[17]/Q
    SLICE_X43Y60         net (fo=1, unset)            0.132     1.845    h_fltr_2_right/n_45_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y60         net (fo=13854, routed)       1.235     1.964    h_fltr_2_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.231     1.733    
    SLICE_X43Y60         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.892    h_fltr_2_right/real_n_reg_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.042ns  (arrival time - required time)
  Source:                 h_fltr_1_right/my_steer_fltr_inst/re_n_tmp_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/real_n_reg_reg[12]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.081ns (48.795%)  route 0.085ns (51.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.031ns (routing 0.478ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.540ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X26Y51         net (fo=13854, routed)       1.031     1.591    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_FDRE_C_Q)         0.081     1.672    h_fltr_1_right/my_steer_fltr_inst/re_n_tmp_reg[27]/Q
    SLICE_X26Y53         net (fo=1, unset)            0.085     1.757    h_fltr_1_right/n_35_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X26Y53         net (fo=13854, routed)       1.205     1.934    h_fltr_1_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.294     1.640    
    SLICE_X26Y53         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.799    h_fltr_1_right/real_n_reg_reg[12]_srl2
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                 -0.042    

Slack (VIOLATED) :        -0.041ns  (arrival time - required time)
  Source:                 v_d_reg_s2_left_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_2_left/fifo0/buff2_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.080ns (35.556%)  route 0.145ns (64.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      1.172ns (routing 0.478ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.540ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y64         net (fo=13854, routed)       1.172     1.732    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_FDRE_C_Q)         0.080     1.812    v_d_reg_s2_left_reg[7]/Q
    SLICE_X52Y64         net (fo=1, unset)            0.145     1.957    v_fltr_2_left/fifo0/Q[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X52Y64         net (fo=13854, routed)       1.376     2.105    v_fltr_2_left/fifo0/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.300     1.805    
    SLICE_X52Y64         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.998    v_fltr_2_left/fifo0/buff2_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.040ns  (arrival time - required time)
  Source:                 h_fltr_4_right/my_steer_fltr_inst/re_p_tmp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_4_right/real_p_reg_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.080ns (46.784%)  route 0.091ns (53.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      1.053ns (routing 0.478ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.540ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X41Y67         net (fo=13854, routed)       1.053     1.613    h_fltr_4_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_FDRE_C_Q)         0.080     1.693    h_fltr_4_right/my_steer_fltr_inst/re_p_tmp_reg[22]/Q
    SLICE_X40Y67         net (fo=1, unset)            0.091     1.784    h_fltr_4_right/n_8_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X40Y67         net (fo=13854, routed)       1.230     1.959    h_fltr_4_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.328     1.630    
    SLICE_X40Y67         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.823    h_fltr_4_right/real_p_reg_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (VIOLATED) :        -0.036ns  (arrival time - required time)
  Source:                 h_fltr_4_right/my_steer_fltr_inst/re_p_tmp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_4_right/real_p_reg_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.081ns (47.647%)  route 0.089ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Net Delay (Source):      1.050ns (routing 0.478ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.540ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X41Y68         net (fo=13854, routed)       1.050     1.610    h_fltr_4_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_FDRE_C_Q)         0.081     1.691    h_fltr_4_right/my_steer_fltr_inst/re_p_tmp_reg[24]/Q
    SLICE_X40Y67         net (fo=1, unset)            0.089     1.780    h_fltr_4_right/n_6_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X40Y67         net (fo=13854, routed)       1.230     1.959    h_fltr_4_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.302     1.657    
    SLICE_X40Y67         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.816    h_fltr_4_right/real_p_reg_reg[9]_srl2
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                 -0.036    

Slack (VIOLATED) :        -0.034ns  (arrival time - required time)
  Source:                 h_fltr_1_right/my_steer_fltr_inst/re_n_tmp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/real_n_reg_reg[11]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.080ns (45.977%)  route 0.094ns (54.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.031ns (routing 0.478ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.540ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X26Y51         net (fo=13854, routed)       1.031     1.591    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_FDRE_C_Q)         0.080     1.671    h_fltr_1_right/my_steer_fltr_inst/re_n_tmp_reg[26]/Q
    SLICE_X26Y53         net (fo=1, unset)            0.094     1.765    h_fltr_1_right/n_36_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X26Y53         net (fo=13854, routed)       1.205     1.934    h_fltr_1_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.294     1.640    
    SLICE_X26Y53         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.799    h_fltr_1_right/real_n_reg_reg[11]_srl2
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (VIOLATED) :        -0.034ns  (arrival time - required time)
  Source:                 v_fltr_1_left/fifo3/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_1_left/fifo4/buff2_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.080ns (49.080%)  route 0.083ns (50.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      1.098ns (routing 0.478ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.271ns (routing 0.540ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X13Y48         net (fo=13854, routed)       1.098     1.658    v_fltr_1_left/fifo3/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_FDRE_C_Q)         0.080     1.738    v_fltr_1_left/fifo3/dout_reg[6]/Q
    SLICE_X13Y49         net (fo=28, unset)           0.083     1.821    v_fltr_1_left/fifo4/dout[2]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X13Y49         net (fo=13854, routed)       1.271     2.000    v_fltr_1_left/fifo4/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.305     1.695    
    SLICE_X13Y49         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.854    v_fltr_1_left/fifo4/buff2_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                 -0.034    

Slack (VIOLATED) :        -0.033ns  (arrival time - required time)
  Source:                 v_d_reg_s4_left_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_4_left/fifo0/buff2_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.080ns (41.885%)  route 0.111ns (58.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.173ns (routing 0.478ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.540ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y30         net (fo=13854, routed)       1.173     1.733    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_FDRE_C_Q)         0.080     1.813    v_d_reg_s4_left_reg[5]/Q
    SLICE_X50Y30         net (fo=1, unset)            0.111     1.924    v_fltr_4_left/fifo0/Q[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X50Y30         net (fo=13854, routed)       1.370     2.099    v_fltr_4_left/fifo0/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.301     1.798    
    SLICE_X50Y30         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.957    v_fltr_4_left/fifo0/buff2_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.032ns  (arrival time - required time)
  Source:                 v_fltr_2_left/inst_fltr_compute_h3/d_out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_2_left/inst_fltr_compute_h3/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.081ns (40.909%)  route 0.117ns (59.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.212ns (routing 0.478ns, distribution 0.734ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.540ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X58Y60         net (fo=13854, routed)       1.212     1.772    v_fltr_2_left/inst_fltr_compute_h3/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_FDRE_C_Q)         0.081     1.853    v_fltr_2_left/inst_fltr_compute_h3/d_out_tmp_reg[4]/Q
    SLICE_X59Y58         net (fo=1, unset)            0.117     1.970    v_fltr_2_left/inst_fltr_compute_h3/n_0_d_out_tmp_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y58         net (fo=13854, routed)       1.426     2.155    v_fltr_2_left/inst_fltr_compute_h3/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.231     1.924    
    SLICE_X59Y58         FDRE (Hold_FDRE_C_D)         0.078     2.002    v_fltr_2_left/inst_fltr_compute_h3/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (VIOLATED) :        -0.030ns  (arrival time - required time)
  Source:                 h_fltr_1_right/my_steer_fltr_inst/re_n_tmp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/real_n_reg_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.080ns (37.559%)  route 0.133ns (62.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.030ns (routing 0.478ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.540ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X26Y50         net (fo=13854, routed)       1.030     1.590    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_FDRE_C_Q)         0.080     1.670    h_fltr_1_right/my_steer_fltr_inst/re_n_tmp_reg[22]/Q
    SLICE_X26Y53         net (fo=1, unset)            0.133     1.803    h_fltr_1_right/n_40_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X26Y53         net (fo=13854, routed)       1.205     1.934    h_fltr_1_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.294     1.640    
    SLICE_X26Y53         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.833    h_fltr_1_right/real_n_reg_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.030ns  (arrival time - required time)
  Source:                 h_fltr_1_right/my_steer_fltr_inst/im_n_tmp_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/imag_n_reg_reg[12]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.081ns (48.795%)  route 0.085ns (51.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      1.078ns (routing 0.478ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.540ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y42         net (fo=13854, routed)       1.078     1.638    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_FDRE_C_Q)         0.081     1.719    h_fltr_1_right/my_steer_fltr_inst/im_n_tmp_reg[27]/Q
    SLICE_X18Y44         net (fo=1, unset)            0.085     1.804    h_fltr_1_right/n_51_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y44         net (fo=13854, routed)       1.252     1.981    h_fltr_1_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.306     1.675    
    SLICE_X18Y44         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.834    h_fltr_1_right/imag_n_reg_reg[12]_srl2
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.029ns  (arrival time - required time)
  Source:                 v_d_reg_s4_left_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_4_left/fifo0/buff2_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.080ns (34.632%)  route 0.151ns (65.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.171ns (routing 0.478ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.540ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X49Y29         net (fo=13854, routed)       1.171     1.731    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_FDRE_C_Q)         0.080     1.811    v_d_reg_s4_left_reg[7]/Q
    SLICE_X50Y30         net (fo=1, unset)            0.151     1.962    v_fltr_4_left/fifo0/Q[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X50Y30         net (fo=13854, routed)       1.370     2.099    v_fltr_4_left/fifo0/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.301     1.798    
    SLICE_X50Y30         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.991    v_fltr_4_left/fifo0/buff2_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                 -0.029    

Slack (VIOLATED) :        -0.028ns  (arrival time - required time)
  Source:                 h_fltr_1_right/my_steer_fltr_inst/re_n_tmp_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/real_n_reg_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.080ns (37.209%)  route 0.135ns (62.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.030ns (routing 0.478ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.540ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X26Y51         net (fo=13854, routed)       1.030     1.590    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_FDRE_C_Q)         0.080     1.670    h_fltr_1_right/my_steer_fltr_inst/re_n_tmp_reg[30]/Q
    SLICE_X26Y53         net (fo=1, unset)            0.135     1.805    h_fltr_1_right/n_32_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X26Y53         net (fo=13854, routed)       1.205     1.934    h_fltr_1_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.294     1.640    
    SLICE_X26Y53         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.833    h_fltr_1_right/real_n_reg_reg[15]_srl2
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 h_fltr_2_right/my_steer_fltr_inst/im_n_tmp_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_2_right/imag_n_reg_reg[12]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.081ns (39.512%)  route 0.124ns (60.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Net Delay (Source):      1.073ns (routing 0.478ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.540ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y48         net (fo=13854, routed)       1.073     1.633    h_fltr_2_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_FDRE_C_Q)         0.081     1.714    h_fltr_2_right/my_steer_fltr_inst/im_n_tmp_reg[27]/Q
    SLICE_X45Y50         net (fo=1, unset)            0.124     1.838    h_fltr_2_right/n_51_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y50         net (fo=13854, routed)       1.247     1.976    h_fltr_2_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.270     1.706    
    SLICE_X45Y50         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.865    h_fltr_2_right/imag_n_reg_reg[12]_srl2
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 v_fltr_2_left/fifo5/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_2_left/inst_fltr_compute_f1/q6_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.129ns (64.824%)  route 0.070ns (35.176%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.191ns (routing 0.478ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.540ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X52Y60         net (fo=13854, routed)       1.191     1.751    v_fltr_2_left/fifo5/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_FDRE_C_Q)         0.081     1.832    v_fltr_2_left/fifo5/dout_reg[0]/Q
    SLICE_X52Y58         net (fo=51, unset)           0.070     1.902    v_fltr_2_left/fifo5/O8
    SLICE_X52Y58         LUT6 (Prop_LUT6_I5_O)        0.015     1.917    v_fltr_2_left/fifo5/q6[12]_i_16__0/O
    SLICE_X52Y58         net (fo=1, routed)           0.000     1.917    v_fltr_2_left/fifo5/n_0_q6[12]_i_16__0
    SLICE_X52Y58         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.033     1.950    v_fltr_2_left/fifo5/q6_reg[12]_i_1__1/O[0]
    SLICE_X52Y58         net (fo=1, routed)           0.000     1.950    v_fltr_2_left/inst_fltr_compute_f1/I19[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X52Y58         net (fo=13854, routed)       1.397     2.126    v_fltr_2_left/inst_fltr_compute_f1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.231     1.895    
    SLICE_X52Y58         FDRE (Hold_FDRE_C_D)         0.080     1.975    v_fltr_2_left/inst_fltr_compute_f1/q6_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.024ns  (arrival time - required time)
  Source:                 v_fltr_2_left/fifo5/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_2_left/inst_fltr_compute_f1/q6_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.129ns (65.152%)  route 0.069ns (34.848%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.191ns (routing 0.478ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.540ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X52Y60         net (fo=13854, routed)       1.191     1.751    v_fltr_2_left/fifo5/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_FDRE_C_Q)         0.081     1.832    v_fltr_2_left/fifo5/dout_reg[3]/Q
    SLICE_X52Y58         net (fo=62, unset)           0.069     1.901    v_fltr_2_left/fifo5/O5
    SLICE_X52Y58         LUT6 (Prop_LUT6_I1_O)        0.015     1.916    v_fltr_2_left/fifo5/q6[12]_i_12__0/O
    SLICE_X52Y58         net (fo=1, routed)           0.000     1.916    v_fltr_2_left/fifo5/n_0_q6[12]_i_12__0
    SLICE_X52Y58         CARRY8 (Prop_CARRY8_S[4]_O[4])
                                                      0.033     1.949    v_fltr_2_left/fifo5/q6_reg[12]_i_1__1/O[4]
    SLICE_X52Y58         net (fo=1, routed)           0.000     1.949    v_fltr_2_left/inst_fltr_compute_f1/I19[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X52Y58         net (fo=13854, routed)       1.396     2.125    v_fltr_2_left/inst_fltr_compute_f1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.231     1.894    
    SLICE_X52Y58         FDRE (Hold_FDRE_C_D)         0.079     1.973    v_fltr_2_left/inst_fltr_compute_f1/q6_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (VIOLATED) :        -0.023ns  (arrival time - required time)
  Source:                 h_fltr_2_right/my_steer_fltr_inst/re_p_tmp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_2_right/real_p_reg_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.080ns (32.000%)  route 0.170ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.077ns (routing 0.478ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.540ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y59         net (fo=13854, routed)       1.077     1.637    h_fltr_2_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.717    h_fltr_2_right/my_steer_fltr_inst/re_p_tmp_reg[22]/Q
    SLICE_X43Y61         net (fo=1, unset)            0.170     1.887    h_fltr_2_right/n_8_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y61         net (fo=13854, routed)       1.219     1.948    h_fltr_2_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.231     1.717    
    SLICE_X43Y61         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.910    h_fltr_2_right/real_p_reg_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.023ns  (arrival time - required time)
  Source:                 v_fltr_2_left/fifo5/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_2_left/inst_fltr_compute_f1/q6_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.129ns (65.482%)  route 0.068ns (34.518%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.191ns (routing 0.478ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.540ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X52Y60         net (fo=13854, routed)       1.191     1.751    v_fltr_2_left/fifo5/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_FDRE_C_Q)         0.081     1.832    v_fltr_2_left/fifo5/dout_reg[1]/Q
    SLICE_X52Y58         net (fo=51, unset)           0.068     1.900    v_fltr_2_left/fifo5/O7
    SLICE_X52Y58         LUT6 (Prop_LUT6_I2_O)        0.015     1.915    v_fltr_2_left/fifo5/q6[12]_i_14__0/O
    SLICE_X52Y58         net (fo=1, routed)           0.000     1.915    v_fltr_2_left/fifo5/n_0_q6[12]_i_14__0
    SLICE_X52Y58         CARRY8 (Prop_CARRY8_S[2]_O[2])
                                                      0.033     1.948    v_fltr_2_left/fifo5/q6_reg[12]_i_1__1/O[2]
    SLICE_X52Y58         net (fo=1, routed)           0.000     1.948    v_fltr_2_left/inst_fltr_compute_f1/I19[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X52Y58         net (fo=13854, routed)       1.397     2.126    v_fltr_2_left/inst_fltr_compute_f1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.231     1.895    
    SLICE_X52Y58         FDRE (Hold_FDRE_C_D)         0.076     1.971    v_fltr_2_left/inst_fltr_compute_f1/q6_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.023ns  (arrival time - required time)
  Source:                 v_fltr_2_left/fifo5/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_2_left/inst_fltr_compute_f1/q6_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.128ns (64.975%)  route 0.069ns (35.025%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.191ns (routing 0.478ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.540ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X52Y60         net (fo=13854, routed)       1.191     1.751    v_fltr_2_left/fifo5/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_FDRE_C_Q)         0.080     1.831    v_fltr_2_left/fifo5/dout_reg[2]/Q
    SLICE_X52Y58         net (fo=51, unset)           0.069     1.900    v_fltr_2_left/fifo5/O6
    SLICE_X52Y58         LUT6 (Prop_LUT6_I0_O)        0.016     1.916    v_fltr_2_left/fifo5/q6[12]_i_13__0/O
    SLICE_X52Y58         net (fo=1, routed)           0.000     1.916    v_fltr_2_left/fifo5/n_0_q6[12]_i_13__0
    SLICE_X52Y58         CARRY8 (Prop_CARRY8_S[3]_O[3])
                                                      0.032     1.948    v_fltr_2_left/fifo5/q6_reg[12]_i_1__1/O[3]
    SLICE_X52Y58         net (fo=1, routed)           0.000     1.948    v_fltr_2_left/inst_fltr_compute_f1/I19[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X52Y58         net (fo=13854, routed)       1.397     2.126    v_fltr_2_left/inst_fltr_compute_f1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.231     1.895    
    SLICE_X52Y58         FDRE (Hold_FDRE_C_D)         0.076     1.971    v_fltr_2_left/inst_fltr_compute_f1/q6_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.023ns  (arrival time - required time)
  Source:                 h_fltr_2_right/my_steer_fltr_inst/im_n_tmp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_2_right/imag_n_reg_reg[11]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.080ns (38.278%)  route 0.129ns (61.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Net Delay (Source):      1.073ns (routing 0.478ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.540ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y48         net (fo=13854, routed)       1.073     1.633    h_fltr_2_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_FDRE_C_Q)         0.080     1.713    h_fltr_2_right/my_steer_fltr_inst/im_n_tmp_reg[26]/Q
    SLICE_X45Y50         net (fo=1, unset)            0.129     1.842    h_fltr_2_right/n_52_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y50         net (fo=13854, routed)       1.247     1.976    h_fltr_2_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.270     1.706    
    SLICE_X45Y50         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.865    h_fltr_2_right/imag_n_reg_reg[11]_srl2
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.022ns  (arrival time - required time)
  Source:                 h_fltr_1_right/my_steer_fltr_inst/im_n_tmp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/imag_n_reg_reg[11]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.080ns (45.977%)  route 0.094ns (54.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      1.078ns (routing 0.478ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.540ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y42         net (fo=13854, routed)       1.078     1.638    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_FDRE_C_Q)         0.080     1.718    h_fltr_1_right/my_steer_fltr_inst/im_n_tmp_reg[26]/Q
    SLICE_X18Y44         net (fo=1, unset)            0.094     1.812    h_fltr_1_right/n_52_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X18Y44         net (fo=13854, routed)       1.252     1.981    h_fltr_1_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.306     1.675    
    SLICE_X18Y44         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.834    h_fltr_1_right/imag_n_reg_reg[11]_srl2
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.022ns  (arrival time - required time)
  Source:                 v_fltr_2_left/fifo5/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_2_left/inst_fltr_compute_f1/q6_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.129ns (64.824%)  route 0.070ns (35.176%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.191ns (routing 0.478ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.540ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X52Y60         net (fo=13854, routed)       1.191     1.751    v_fltr_2_left/fifo5/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_FDRE_C_Q)         0.081     1.832    v_fltr_2_left/fifo5/dout_reg[0]/Q
    SLICE_X52Y58         net (fo=51, unset)           0.070     1.902    v_fltr_2_left/fifo5/O8
    SLICE_X52Y58         LUT6 (Prop_LUT6_I0_O)        0.016     1.918    v_fltr_2_left/fifo5/q6[12]_i_15__0/O
    SLICE_X52Y58         net (fo=1, routed)           0.000     1.918    v_fltr_2_left/fifo5/n_0_q6[12]_i_15__0
    SLICE_X52Y58         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.032     1.950    v_fltr_2_left/fifo5/q6_reg[12]_i_1__1/O[1]
    SLICE_X52Y58         net (fo=1, routed)           0.000     1.950    v_fltr_2_left/inst_fltr_compute_f1/I19[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X52Y58         net (fo=13854, routed)       1.397     2.126    v_fltr_2_left/inst_fltr_compute_f1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.231     1.895    
    SLICE_X52Y58         FDRE (Hold_FDRE_C_D)         0.077     1.972    v_fltr_2_left/inst_fltr_compute_f1/q6_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.022ns  (arrival time - required time)
  Source:                 v_fltr_2_left/fifo5/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_2_left/fifo6/buff2_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.081ns (26.129%)  route 0.229ns (73.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.190ns (routing 0.478ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.425ns (routing 0.540ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X52Y60         net (fo=13854, routed)       1.190     1.750    v_fltr_2_left/fifo5/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_FDRE_C_Q)         0.081     1.831    v_fltr_2_left/fifo5/dout_reg[4]/Q
    SLICE_X55Y53         net (fo=64, unset)           0.229     2.060    v_fltr_2_left/fifo6/I4
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X55Y53         net (fo=13854, routed)       1.425     2.154    v_fltr_2_left/fifo6/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.231     1.923    
    SLICE_X55Y53         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     2.082    v_fltr_2_left/fifo6/buff2_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.021ns  (arrival time - required time)
  Source:                 h_fltr_1_left/my_steer_fltr_inst/re_p_tmp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_left/real_p_reg_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.080ns (31.873%)  route 0.171ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Net Delay (Source):      1.008ns (routing 0.478ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.540ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X27Y68         net (fo=13854, routed)       1.008     1.568    h_fltr_1_left/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_FDRE_C_Q)         0.080     1.648    h_fltr_1_left/my_steer_fltr_inst/re_p_tmp_reg[22]/Q
    SLICE_X29Y68         net (fo=1, unset)            0.171     1.819    h_fltr_1_left/n_8_my_steer_fltr_inst
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X29Y68         net (fo=13854, routed)       1.189     1.918    h_fltr_1_left/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.271     1.647    
    SLICE_X29Y68         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.840    h_fltr_1_left/real_p_reg_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (VIOLATED) :        -0.021ns  (arrival time - required time)
  Source:                 v_fltr_2_left/fifo5/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_2_left/inst_fltr_compute_f1/q6_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.131ns (65.174%)  route 0.070ns (34.826%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.191ns (routing 0.478ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.540ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X52Y60         net (fo=13854, routed)       1.191     1.751    v_fltr_2_left/fifo5/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_FDRE_C_Q)         0.081     1.832    v_fltr_2_left/fifo5/dout_reg[3]/Q
    SLICE_X52Y58         net (fo=62, unset)           0.070     1.902    v_fltr_2_left/fifo5/O5
    SLICE_X52Y58         LUT4 (Prop_LUT4_I2_O)        0.016     1.918    v_fltr_2_left/fifo5/q6[12]_i_11__0/O
    SLICE_X52Y58         net (fo=1, routed)           0.000     1.918    v_fltr_2_left/fifo5/n_0_q6[12]_i_11__0
    SLICE_X52Y58         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.034     1.952    v_fltr_2_left/fifo5/q6_reg[12]_i_1__1/O[5]
    SLICE_X52Y58         net (fo=1, routed)           0.000     1.952    v_fltr_2_left/inst_fltr_compute_f1/I19[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AG12                                              0.000     0.000    tm3_clk_v0
    AG12                 net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    tm3_clk_v0_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    tm3_clk_v0_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X52Y58         net (fo=13854, routed)       1.396     2.125    v_fltr_2_left/inst_fltr_compute_f1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.231     1.894    
    SLICE_X52Y58         FDRE (Hold_FDRE_C_D)         0.079     1.973    v_fltr_2_left/inst_fltr_compute_f1/q6_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                 -0.021    




