$date
	Sat Oct 22 23:25:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#854963
b1011 !
1"
#854966
b1011 &
b1011 %
1$
#854967
0"
#854970
b100010 &
b100010 %
#854974
b10001 &
b10001 %
#854978
b110100 &
b110100 %
#854982
b11010 &
b11010 %
#854986
b1101 &
b1101 %
#854990
b101000 &
b101000 %
#854994
b10100 &
b10100 %
#854998
b1010 &
b1010 %
#855002
b101 &
b101 %
#855006
b10000 &
b10000 %
#855010
b1000 &
b1000 %
#855014
b100 &
b100 %
#855018
b10 &
b10 %
#855022
b1 &
1#
b1 %
#855026
b0 &
b0 %
0#
0$
#1901660
b1100 !
1"
#1901662
b1100 &
b1100 %
1$
#1901663
0"
#1901666
b110 &
b110 %
#1901670
b11 &
b11 %
#1901674
b1010 &
b1010 %
#1901678
b101 &
b101 %
#1901682
b10000 &
b10000 %
#1901686
b1000 &
b1000 %
#1901690
b100 &
b100 %
#1901694
b10 &
b10 %
#1901698
b1 &
b1 %
1#
#1901702
b0 &
0#
b0 %
0$
#2917385
b11000 !
1"
#2917386
b11000 &
b11000 %
1$
#2917387
0"
#2917390
b1100 &
b1100 %
#2917394
b110 &
b110 %
#2917398
b11 &
b11 %
#2917402
b1010 &
b1010 %
#2917406
b101 &
b101 %
#2917410
b10000 &
b10000 %
#2917414
b1000 &
b1000 %
#2917418
b100 &
b100 %
#2917422
b10 &
b10 %
#2917426
b1 &
b1 %
1#
#2917430
b0 &
0#
b0 %
0$
#4500012
