# ğŸš€ 5-Stage Pipelined MIPS32 Processor

This project presents a complete **behavioral Verilog model** of a MIPS32 processor implemented with a **5-stage instruction pipeline**. The design covers a subset of the MIPS32 instruction set, supports memory operations, arithmetic/logic operations, branching, and halting.  

The pipeline implementation follows the classic **IFâ€“IDâ€“EXâ€“MEMâ€“WB** structure, providing a foundation to understand RISC processor design and hazard handling.  

---

## ğŸ“– Overview  
- **Architecture**: MIPS32 RISC  
- **Pipeline Depth**: 5 stages  
- **Registers**: 32 general purpose (R0â€“R31, with R0 fixed at 0)  
- **Program Counter (PC)**: 32-bit  
- **Memory**: word-addressable, 32-bit word size  
- **Implementation Style**: Behavioral Verilog with two-phase clocking  
- **Special signals**:  
  - `HALTED`: Raised after `HLT` instruction completes  
  - `TAKEN_BRANCH`: Controls flushing of wrong-path instructions  

---

## ğŸ§¾ Instruction Set  

Supported subset of MIPS32 instructions:  

**1. Load/Store**  
```asm
LW   R2,124(R8)    // R2 â† Mem[R8+124]  
SW   R5,-10(R25)   // Mem[R25-10] â† R5  
```  

**2. Arithmetic/Logic (Register)**  
```asm
ADD  R1,R2,R3      // R1 â† R2 + R3  
SUB  R12,R10,R8    // R12 â† R10 â€“ R8  
AND  R20,R1,R5     // R20 â† R1 & R5  
OR   R11,R5,R6     // R11 â† R5 | R6  
MUL  R5,R6,R7      // R5 â† R6 Ã— R7  
SLT  R5,R11,R12    // R5 â† (R11 < R12) ? 1 : 0  
```  

**3. Arithmetic/Logic (Immediate)**  
```asm
ADDI R1,R2,25      // R1 â† R2 + 25  
SUBI R5,R1,150     // R5 â† R1 â€“ 150  
SLTI R2,R10,10     // R2 â† (R10 < 10) ? 1 : 0  
```  

**4. Branch/Jump/Misc**  
```asm
BEQZ  R1,Loop      // Branch if R1 == 0  
BNEQZ R5,Label     // Branch if R5 â‰  0  
J     Target       // Unconditional jump  
HLT                 // Halt execution  
```  

---

## ğŸ”¢ Instruction Encoding  

MIPS32 instructions are categorized into three formats:  

- **R-type:** Register operations (e.g., ADD, SUB, MUL)  
- **I-type:** Immediate operations, Load/Store, Branches  
- **J-type:** Unconditional jumps  

![Instruction Encoding](Images/instruction_encoding.png)

---

## ğŸ›  Pipeline Stages  

Each instruction flows through five stages:  

1. **IF (Instruction Fetch):** Fetch instruction from memory  
2. **ID (Instruction Decode):** Decode opcode, fetch registers/immediates  
3. **EX (Execute):** ALU operation or effective address calculation  
4. **MEM (Memory Access):** Load/Store operations and branch resolution  
5. **WB (Write Back):** Write result into register file  

---

## ğŸ”„ Datapath Design  

- **Pipelined datapath**
![Datapath Design Architecture](Images/architecture.png)  

---

## ğŸ“‚ Verilog Source Files  

- `mips32_pipelined_design.v` â†’ Processor design  
- `testbench.v` â†’ Testbench for program simulation  
- `mips32_pipelined_design.vvp` â†’ Compiled simulation file  
- `mips.vcd` â†’ Waveform dump (for GTKWave or other viewers)  

---

## â–¶ Running the Simulation  

1. Compile design and testbench:  
   ```bash
   iverilog -o mips32_pipelined_design.vvp mips32_pipelined_design.v testbench.v
   ```  

2. Run simulation:  
   ```bash
   vvp mips32_pipelined_design.vvp
   ```  

3. Open waveform output:  
   ```bash
   gtkwave mips.vcd
   ```  

---

## ğŸ“˜ Sample Programs  

### Example 1: Add 10 + 20 + 25  
```asm
ADDI R1,R0,10  
ADDI R2,R0,20  
ADDI R3,R0,25  
ADD  R4,R1,R2  
ADD  R5,R4,R3  
HLT
```  

**Expected Output:**  
```
R1 = 10, R2 = 20, R3 = 25, R4 = 30, R5 = 55
```  

---

### Example 2: Memory Operation  
- Load word from Mem[120]  
- Add 45  
- Store result in Mem[121]  

**Expected Output:**  
```
Mem[120] = 85  
Mem[121] = 130  
```  

---

### Example 3: Factorial of N  
- Input N at Mem[200]  
- Result stored at Mem[198]  

**Expected Output (N=7):**  
```
Mem[200] = 7  
Mem[198] = 5040  
```  

---

## ğŸ“Š Results  

- **Console Output (Sample Run):**  
```
R0 -  0
R1 - 10
R2 - 20
R3 - 25
R4 - 30
R5 - 55
```  

- **Waveform (GTKWave):**  
  ![Waveform Result](Images/waveform_result.png)  

---

## âš  Known Limitations  

- Structural hazards due to shared resources  
- Data hazards in dependent instruction sequences  
- Control hazards in branch handling  
- No hazard mitigation logic â†’ dummy instructions must be inserted in programs  

