{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623669843454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623669843464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 14 12:24:03 2021 " "Processing started: Mon Jun 14 12:24:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623669843464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669843464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669843464 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1623669844515 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Qsys.qsys " "Elaborating Qsys system entity \"Qsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669854667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:21 Progress: Loading DE10_LITE_D8M_VIP_16/Qsys.qsys " "2021.06.14.12:24:21 Progress: Loading DE10_LITE_D8M_VIP_16/Qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669861250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:22 Progress: Reading input file " "2021.06.14.12:24:22 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669862394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:22 Progress: Adding EEE_IMGPROC_0 \[EEE_IMGPROC 1.0\] " "2021.06.14.12:24:22 Progress: Adding EEE_IMGPROC_0 \[EEE_IMGPROC 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669862660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:24 Progress: Parameterizing module EEE_IMGPROC_0 " "2021.06.14.12:24:24 Progress: Parameterizing module EEE_IMGPROC_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669864896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:24 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\] " "2021.06.14.12:24:24 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669864901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:24 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0 " "2021.06.14.12:24:24 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669864969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:24 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\] " "2021.06.14.12:24:24 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669864971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:27 Progress: Parameterizing module TERASIC_CAMERA_0 " "2021.06.14.12:24:27 Progress: Parameterizing module TERASIC_CAMERA_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669867275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:27 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\] " "2021.06.14.12:24:27 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669867275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:27 Progress: Parameterizing module alt_vip_itc_0 " "2021.06.14.12:24:27 Progress: Parameterizing module alt_vip_itc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669867326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:27 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\] " "2021.06.14.12:24:27 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669867328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Parameterizing module alt_vip_vfb_0 " "2021.06.14.12:24:29 Progress: Parameterizing module alt_vip_vfb_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Adding altpll_0 \[altpll 16.1\] " "2021.06.14.12:24:29 Progress: Adding altpll_0 \[altpll 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Parameterizing module altpll_0 " "2021.06.14.12:24:29 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Adding clk_50 \[clock_source 16.1\] " "2021.06.14.12:24:29 Progress: Adding clk_50 \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Parameterizing module clk_50 " "2021.06.14.12:24:29 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\] " "2021.06.14.12:24:29 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Parameterizing module i2c_opencores_camera " "2021.06.14.12:24:29 Progress: Parameterizing module i2c_opencores_camera" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\] " "2021.06.14.12:24:29 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Parameterizing module i2c_opencores_mipi " "2021.06.14.12:24:29 Progress: Parameterizing module i2c_opencores_mipi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\] " "2021.06.14.12:24:29 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Parameterizing module jtag_uart " "2021.06.14.12:24:29 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Adding key \[altera_avalon_pio 16.1\] " "2021.06.14.12:24:29 Progress: Adding key \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Parameterizing module key " "2021.06.14.12:24:29 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Adding led \[altera_avalon_pio 16.1\] " "2021.06.14.12:24:29 Progress: Adding led \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Parameterizing module led " "2021.06.14.12:24:29 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 16.1\] " "2021.06.14.12:24:29 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Parameterizing module mipi_pwdn_n " "2021.06.14.12:24:29 Progress: Parameterizing module mipi_pwdn_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Adding mipi_reset_n \[altera_avalon_pio 16.1\] " "2021.06.14.12:24:29 Progress: Adding mipi_reset_n \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Parameterizing module mipi_reset_n " "2021.06.14.12:24:29 Progress: Parameterizing module mipi_reset_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Adding nios2_gen2 \[altera_nios2_gen2 16.1\] " "2021.06.14.12:24:29 Progress: Adding nios2_gen2 \[altera_nios2_gen2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Parameterizing module nios2_gen2 " "2021.06.14.12:24:29 Progress: Parameterizing module nios2_gen2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\] " "2021.06.14.12:24:29 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Parameterizing module onchip_memory2_0 " "2021.06.14.12:24:29 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Adding sdram \[altera_avalon_new_sdram_controller 16.1\] " "2021.06.14.12:24:29 Progress: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Parameterizing module sdram " "2021.06.14.12:24:29 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Adding sw \[altera_avalon_pio 16.1\] " "2021.06.14.12:24:29 Progress: Adding sw \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Parameterizing module sw " "2021.06.14.12:24:29 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\] " "2021.06.14.12:24:29 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Parameterizing module sysid_qsys " "2021.06.14.12:24:29 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:29 Progress: Adding timer \[altera_avalon_timer 16.1\] " "2021.06.14.12:24:29 Progress: Adding timer \[altera_avalon_timer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669869946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:30 Progress: Parameterizing module timer " "2021.06.14.12:24:30 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669870004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:30 Progress: Adding uart \[altera_avalon_uart 16.1\] " "2021.06.14.12:24:30 Progress: Adding uart \[altera_avalon_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669870004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:30 Progress: Parameterizing module uart " "2021.06.14.12:24:30 Progress: Parameterizing module uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669870018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:30 Progress: Building connections " "2021.06.14.12:24:30 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669870019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:30 Progress: Parameterizing connections " "2021.06.14.12:24:30 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669870058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:30 Progress: Validating " "2021.06.14.12:24:30 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669870059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.06.14.12:24:31 Progress: Done reading input file " "2021.06.14.12:24:31 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669871588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II. " "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669873529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669873529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669873529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669873530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669873530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669873531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669873531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Generating Qsys \"Qsys\" for QUARTUS_SYNTH " "Qsys: Generating Qsys \"Qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669874513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669878500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0 " "Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669878517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669878523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14 " "Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669878528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EEE_IMGPROC_0: \"Qsys\" instantiated EEE_IMGPROC \"EEE_IMGPROC_0\" " "EEE_IMGPROC_0: \"Qsys\" instantiated EEE_IMGPROC \"EEE_IMGPROC_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669887185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_AUTO_FOCUS_0: \"Qsys\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\" " "TERASIC_AUTO_FOCUS_0: \"Qsys\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669887197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_CAMERA_0: \"Qsys\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\" " "TERASIC_CAMERA_0: \"Qsys\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669889254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_itc_0: \"Qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\" " "Alt_vip_itc_0: \"Qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669892971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_vfb_0: \"Qsys\" instantiated alt_vip_vfb \"alt_vip_vfb_0\" " "Alt_vip_vfb_0: \"Qsys\" instantiated alt_vip_vfb \"alt_vip_vfb_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669899145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"Qsys\" instantiated altpll \"altpll_0\" " "Altpll_0: \"Qsys\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669900421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_opencores_camera: \"Qsys\" instantiated i2c_opencores \"i2c_opencores_camera\" " "I2c_opencores_camera: \"Qsys\" instantiated i2c_opencores \"i2c_opencores_camera\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669900444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669900477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0010_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0010_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0010_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0010_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669900477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669900863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669900873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'Qsys_key' " "Key: Starting RTL generation for module 'Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669900882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0011_key_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0011_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0011_key_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0011_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669900883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'Qsys_key' " "Key: Done RTL generation for module 'Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669901144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"Qsys\" instantiated altera_avalon_pio \"key\" " "Key: \"Qsys\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669901151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'Qsys_led' " "Led: Starting RTL generation for module 'Qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669901160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0012_led_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0012_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0012_led_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0012_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669901160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'Qsys_led' " "Led: Done RTL generation for module 'Qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669901417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"Qsys\" instantiated altera_avalon_pio \"led\" " "Led: \"Qsys\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669901428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n' " "Mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669901436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0013_mipi_pwdn_n_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0013_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  \] " "Mipi_pwdn_n:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0013_mipi_pwdn_n_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0013_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669901436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n' " "Mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669901691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: \"Qsys\" instantiated altera_avalon_pio \"mipi_pwdn_n\" " "Mipi_pwdn_n: \"Qsys\" instantiated altera_avalon_pio \"mipi_pwdn_n\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669901700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2: \"Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2\" " "Nios2_gen2: \"Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669902840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669902849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0014_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0014_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0014_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0014_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669902849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669903135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669903142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'Qsys_sdram' " "Sdram: Starting RTL generation for module 'Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669903150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0015_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0015_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0015_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0015_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669903150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'Qsys_sdram' " "Sdram: Done RTL generation for module 'Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669903626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669903638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'Qsys_sw' " "Sw: Starting RTL generation for module 'Qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669903649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0016_sw_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0016_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0016_sw_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0016_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669903649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'Qsys_sw' " "Sw: Done RTL generation for module 'Qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669903909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"Qsys\" instantiated altera_avalon_pio \"sw\" " "Sw: \"Qsys\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669903915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669903922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'Qsys_timer' " "Timer: Starting RTL generation for module 'Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669903930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0018_timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0018_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0018_timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0018_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669903930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'Qsys_timer' " "Timer: Done RTL generation for module 'Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669904240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"Qsys\" instantiated altera_avalon_timer \"timer\" " "Timer: \"Qsys\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669904249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Starting RTL generation for module 'Qsys_uart' " "Uart: Starting RTL generation for module 'Qsys_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669904260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_uart --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0019_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0019_uart_gen//Qsys_uart_component_configuration.pl  --do_build_sim=0  \] " "Uart:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_uart --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0019_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0019_uart_gen//Qsys_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669904260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done RTL generation for module 'Qsys_uart' " "Uart: Done RTL generation for module 'Qsys_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669904703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: \"Qsys\" instantiated altera_avalon_uart \"uart\" " "Uart: \"Qsys\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669904712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669917498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669918077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669918645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669919267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669919883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669920505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669921098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669921693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669922263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669922854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669923430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669924018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669924606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669925176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669925769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669926358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669936843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669939974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_packet_write_address_au_l_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxbin2 \"vfb_writer_packet_write_address_au_l_muxinst\" " "Vfb_writer_packet_write_address_au_l_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxbin2 \"vfb_writer_packet_write_address_au_l_muxinst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_packet_write_address_au: \"alt_vip_vfb_0\" instantiated alt_au \"vfb_writer_packet_write_address_au\" " "Vfb_writer_packet_write_address_au: \"alt_vip_vfb_0\" instantiated alt_au \"vfb_writer_packet_write_address_au\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_overflow_flag_reg: \"alt_vip_vfb_0\" instantiated alt_reg \"vfb_writer_overflow_flag_reg\" " "Vfb_writer_overflow_flag_reg: \"alt_vip_vfb_0\" instantiated alt_reg \"vfb_writer_overflow_flag_reg\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp161_package.vhd " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp161_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_length_counter_au_enable_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxhot16 \"vfb_writer_length_counter_au_enable_muxinst\" " "Vfb_writer_length_counter_au_enable_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxhot16 \"vfb_writer_length_counter_au_enable_muxinst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Din: \"alt_vip_vfb_0\" instantiated alt_avalon_st_input \"din\" " "Din: \"alt_vip_vfb_0\" instantiated alt_avalon_st_input \"din\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp161_package.vhd " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp161_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dout: \"alt_vip_vfb_0\" instantiated alt_avalon_st_output \"dout\" " "Dout: \"alt_vip_vfb_0\" instantiated alt_avalon_st_output \"dout\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp161_package.vhd " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp161_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Read_master: \"alt_vip_vfb_0\" instantiated alt_avalon_mm_bursting_master_fifo \"read_master\" " "Read_master: \"alt_vip_vfb_0\" instantiated alt_avalon_mm_bursting_master_fifo \"read_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp161_package.vhd " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp161_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Read_master_pull: \"alt_vip_vfb_0\" instantiated alt_cusp_pulling_width_adapter \"read_master_pull\" " "Read_master_pull: \"alt_vip_vfb_0\" instantiated alt_cusp_pulling_width_adapter \"read_master_pull\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp161_package.vhd " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp161_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Write_master_push: \"alt_vip_vfb_0\" instantiated alt_cusp_pushing_width_adapter \"write_master_push\" " "Write_master_push: \"alt_vip_vfb_0\" instantiated alt_cusp_pushing_width_adapter \"write_master_push\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp161_package.vhd " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp161_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pc0: \"alt_vip_vfb_0\" instantiated alt_pc \"pc0\" " "Pc0: \"alt_vip_vfb_0\" instantiated alt_pc \"pc0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp161_package.vhd " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp161_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fu_id_4494_line325_93: \"alt_vip_vfb_0\" instantiated alt_cmp \"fu_id_4494_line325_93\" " "Fu_id_4494_line325_93: \"alt_vip_vfb_0\" instantiated alt_cmp \"fu_id_4494_line325_93\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp161_package.vhd " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp161_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clocksource: \"alt_vip_vfb_0\" instantiated alt_cusp_testbench_clock \"clocksource\" " "Clocksource: \"alt_vip_vfb_0\" instantiated alt_cusp_testbench_clock \"clocksource\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp161_package.vhd " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp161_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Qsys_nios2_gen2_cpu' " "Cpu: Starting RTL generation for module 'Qsys_nios2_gen2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_nios2_gen2_cpu --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0022_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0022_cpu_gen//Qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_nios2_gen2_cpu --dir=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0022_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/horsa/AppData/Local/Temp/alt8792_3279471145341899166.dir/0022_cpu_gen//Qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669941328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:41 (*) Starting Nios II generation " "Cpu: # 2021.06.14 12:25:41 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:41 (*)   Checking for plaintext license. " "Cpu: # 2021.06.14 12:25:41 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:42 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/ " "Cpu: # 2021.06.14 12:25:42 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2021.06.14 12:25:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:42 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2021.06.14 12:25:42 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:42 (*)   Plaintext license not found. " "Cpu: # 2021.06.14 12:25:42 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:42 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2021.06.14 12:25:42 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:43 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/ " "Cpu: # 2021.06.14 12:25:43 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2021.06.14 12:25:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:43 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2021.06.14 12:25:43 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:43 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2021.06.14 12:25:43 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:43 (*)   Elaborating CPU configuration settings " "Cpu: # 2021.06.14 12:25:43 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:43 (*)   Creating all objects for CPU " "Cpu: # 2021.06.14 12:25:43 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:43 (*)     Testbench " "Cpu: # 2021.06.14 12:25:43 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:43 (*)     Instruction decoding " "Cpu: # 2021.06.14 12:25:43 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:43 (*)       Instruction fields " "Cpu: # 2021.06.14 12:25:43 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:43 (*)       Instruction decodes " "Cpu: # 2021.06.14 12:25:43 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:44 (*)       Signals for RTL simulation waveforms " "Cpu: # 2021.06.14 12:25:44 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:44 (*)       Instruction controls " "Cpu: # 2021.06.14 12:25:44 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:44 (*)     Pipeline frontend " "Cpu: # 2021.06.14 12:25:44 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:44 (*)     Pipeline backend " "Cpu: # 2021.06.14 12:25:44 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:47 (*)   Generating RTL from CPU objects " "Cpu: # 2021.06.14 12:25:47 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:48 (*)   Creating encrypted RTL " "Cpu: # 2021.06.14 12:25:48 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.06.14 12:25:49 (*) Done Nios II generation " "Cpu: # 2021.06.14 12:25:49 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Qsys_nios2_gen2_cpu' " "Cpu: Done RTL generation for module 'Qsys_nios2_gen2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_data_master_translator\" " "Nios2_gen2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_data_master_agent\" " "Nios2_gen2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_data_master_limiter\" " "Nios2_gen2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669949835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669950987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669951001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669951016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669951037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669951055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669951059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669951074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669951083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669951087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669951099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669951102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_1\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_1\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669951106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669951108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669951108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669952241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669952251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669952257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Done \"Qsys\" with 68 modules, 143 files " "Qsys: Done \"Qsys\" with 68 modules, 143 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669952258 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Qsys.qsys " "Finished elaborating Qsys system entity \"Qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669953819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpsmonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file fpsmonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "FpsMonitor.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/stream_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/stream_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 STREAM_REG " "Found entity 1: STREAM_REG" {  } { { "ip/EEE_IMGPROC/STREAM_REG.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_d8m_vip.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_d8m_vip.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_D8M_VIP " "Found entity 1: DE10_LITE_D8M_VIP" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954123 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "STREAM_REG_TEST.v(14) " "Verilog HDL information at STREAM_REG_TEST.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "ip/EEE_IMGPROC/STREAM_REG_TEST.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG_TEST.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623669954126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/stream_reg_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/stream_reg_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 STREAM_REG_TEST " "Found entity 1: STREAM_REG_TEST" {  } { { "ip/EEE_IMGPROC/STREAM_REG_TEST.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/msg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/msg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSG_FIFO " "Found entity 1: MSG_FIFO" {  } { { "ip/EEE_IMGPROC/MSG_FIFO.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MSG_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954129 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 EEE_IMGPROC.v(337) " "Verilog HDL Expression warning at EEE_IMGPROC.v(337): truncated literal to match 10 bits" {  } { { "ip/EEE_IMGPROC/EEE_IMGPROC.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/EEE_IMGPROC.v" 337 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1623669954133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "red RED EEE_IMGPROC.v(110) " "Verilog HDL Declaration information at EEE_IMGPROC.v(110): object \"red\" differs only in case from object \"RED\" in the same scope" {  } { { "ip/EEE_IMGPROC/EEE_IMGPROC.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/EEE_IMGPROC.v" 110 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669954134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "green GREEN EEE_IMGPROC.v(110) " "Verilog HDL Declaration information at EEE_IMGPROC.v(110): object \"green\" differs only in case from object \"GREEN\" in the same scope" {  } { { "ip/EEE_IMGPROC/EEE_IMGPROC.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/EEE_IMGPROC.v" 110 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669954134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blue BLUE EEE_IMGPROC.v(110) " "Verilog HDL Declaration information at EEE_IMGPROC.v(110): object \"blue\" differs only in case from object \"BLUE\" in the same scope" {  } { { "ip/EEE_IMGPROC/EEE_IMGPROC.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/EEE_IMGPROC.v" 110 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669954134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/eee_imgproc.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/eee_imgproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 EEE_IMGPROC " "Found entity 1: EEE_IMGPROC" {  } { { "ip/EEE_IMGPROC/EEE_IMGPROC.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/EEE_IMGPROC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/eee_shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/eee_shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_REG " "Found entity 1: SHIFT_REG" {  } { { "ip/EEE_IMGPROC/EEE_SHIFT_REG.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/EEE_SHIFT_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/eee_shift_reg_test.v 0 0 " "Found 0 design units, including 0 entities, in source file ip/eee_imgproc/eee_shift_reg_test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_SLAVE " "Found entity 1: SPI_SLAVE" {  } { { "ip/EEE_IMGPROC/SPI_SLAVE.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/SPI_SLAVE.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954143 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MEDIAN.v(40) " "Verilog HDL Module Instantiation warning at MEDIAN.v(40): ignored dangling comma in List of Port Connections" {  } { { "ip/EEE_IMGPROC/MEDIAN.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MEDIAN.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1623669954146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/median.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/median.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEDIAN " "Found entity 1: MEDIAN" {  } { { "ip/EEE_IMGPROC/MEDIAN.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MEDIAN.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/median_sort_9.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/median_sort_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEDIAN_SORT_9 " "Found entity 1: MEDIAN_SORT_9" {  } { { "ip/EEE_IMGPROC/MEDIAN_SORT_9.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MEDIAN_SORT_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/median_sort_4.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/median_sort_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEDIAN_SORT_4 " "Found entity 1: MEDIAN_SORT_4" {  } { { "ip/EEE_IMGPROC/MEDIAN_SORT_4.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MEDIAN_SORT_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/median_sort_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/median_sort_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEDIAN_SORT_2 " "Found entity 1: MEDIAN_SORT_2" {  } { { "ip/EEE_IMGPROC/MEDIAN_SORT_2.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MEDIAN_SORT_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/median_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/median_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEDIAN_COMPARE " "Found entity 1: MEDIAN_COMPARE" {  } { { "ip/EEE_IMGPROC/MEDIAN_COMPARE.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MEDIAN_COMPARE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/window_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/window_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 WINDOW_BUFFER " "Found entity 1: WINDOW_BUFFER" {  } { { "ip/EEE_IMGPROC/WINDOW_BUFFER.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/WINDOW_BUFFER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954159 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ip/EEE_IMGPROC/MUX.v " "Entity \"MUX\" obtained from \"ip/EEE_IMGPROC/MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "ip/EEE_IMGPROC/MUX.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1623669954162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "ip/EEE_IMGPROC/MUX.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/hsv.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/hsv.v" { { "Info" "ISGN_ENTITY_NAME" "1 HSV " "Found entity 1: HSV" {  } { { "ip/EEE_IMGPROC/HSV.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/HSV.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/hsv_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/hsv_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 HSV_TEST " "Found entity 1: HSV_TEST" {  } { { "ip/EEE_IMGPROC/HSV_TEST.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/HSV_TEST.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/area.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/area.v" { { "Info" "ISGN_ENTITY_NAME" "1 AREA " "Found entity 1: AREA" {  } { { "ip/EEE_IMGPROC/AREA.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/AREA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys " "Found entity 1: Qsys" {  } { { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/bayer2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/bayer2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer2RGB " "Found entity 1: Bayer2RGB" {  } { { "db/ip/qsys/submodules/bayer2rgb.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer2rgb.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/bayer_linebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/bayer_linebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer_LineBuffer " "Found entity 1: Bayer_LineBuffer" {  } { { "db/ip/qsys/submodules/bayer_linebuffer.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer_linebuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/camera_bayer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/camera_bayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_Bayer " "Found entity 1: CAMERA_Bayer" {  } { { "db/ip/qsys/submodules/camera_bayer.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/camera_bayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/camera_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/camera_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_RGB " "Found entity 1: CAMERA_RGB" {  } { { "db/ip/qsys/submodules/camera_rgb.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/camera_rgb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954183 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 eee_imgproc.v(337) " "Verilog HDL Expression warning at eee_imgproc.v(337): truncated literal to match 10 bits" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 337 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1623669954185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "red RED eee_imgproc.v(110) " "Verilog HDL Declaration information at eee_imgproc.v(110): object \"red\" differs only in case from object \"RED\" in the same scope" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 110 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669954185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "green GREEN eee_imgproc.v(110) " "Verilog HDL Declaration information at eee_imgproc.v(110): object \"green\" differs only in case from object \"GREEN\" in the same scope" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 110 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669954185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blue BLUE eee_imgproc.v(110) " "Verilog HDL Declaration information at eee_imgproc.v(110): object \"blue\" differs only in case from object \"BLUE\" in the same scope" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 110 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669954185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/eee_imgproc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/eee_imgproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 EEE_IMGPROC " "Found entity 1: EEE_IMGPROC" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_vcm_config.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_vcm_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_VCM_Config " "Found entity 1: I2C_VCM_Config" {  } { { "db/ip/qsys/submodules/i2c_vcm_config.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_config.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_vcm_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_vcm_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_VCM_Controller " "Found entity 1: I2C_VCM_Controller" {  } { { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_controller.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669954192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669954192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsys_alt_vip_vfb_0-rtl " "Found design unit 1: Qsys_alt_vip_vfb_0-rtl" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955425 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsys_alt_vip_vfb_0 " "Found entity 1: Qsys_alt_vip_vfb_0" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsys_alt_vip_vfb_0_tb-rtl " "Found design unit 1: Qsys_alt_vip_vfb_0_tb-rtl" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955427 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsys_alt_vip_vfb_0_tb " "Found entity 1: Qsys_alt_vip_vfb_0_tb" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/qsys/submodules/qsys_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_altpll_0_dffpipe_l2c " "Found entity 1: Qsys_altpll_0_dffpipe_l2c" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955430 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_altpll_0_stdsync_sv6 " "Found entity 2: Qsys_altpll_0_stdsync_sv6" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955430 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_altpll_0_altpll_u3t2 " "Found entity 3: Qsys_altpll_0_altpll_u3t2" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955430 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_altpll_0 " "Found entity 4: Qsys_altpll_0" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_irq_mapper " "Found entity 1: Qsys_irq_mapper" {  } { { "db/ip/qsys/submodules/qsys_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_jtag_uart_sim_scfifo_w " "Found entity 1: Qsys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955441 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_jtag_uart_scfifo_w " "Found entity 2: Qsys_jtag_uart_scfifo_w" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955441 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_jtag_uart_sim_scfifo_r " "Found entity 3: Qsys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955441 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_jtag_uart_scfifo_r " "Found entity 4: Qsys_jtag_uart_scfifo_r" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955441 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_jtag_uart " "Found entity 5: Qsys_jtag_uart" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_key " "Found entity 1: Qsys_key" {  } { { "db/ip/qsys/submodules/qsys_key.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_led " "Found entity 1: Qsys_led" {  } { { "db/ip/qsys/submodules/qsys_led.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mipi_pwdn_n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mipi_pwdn_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mipi_pwdn_n " "Found entity 1: Qsys_mipi_pwdn_n" {  } { { "db/ip/qsys/submodules/qsys_mipi_pwdn_n.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mipi_pwdn_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0 " "Found entity 1: Qsys_mm_interconnect_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_demux " "Found entity 1: Qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_mux " "Found entity 1: Qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_mux_004 " "Found entity 1: Qsys_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669955485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669955485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955487 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router " "Found entity 2: Qsys_mm_interconnect_0_router" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669955488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669955488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955489 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_001 " "Found entity 2: Qsys_mm_interconnect_0_router_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669955491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669955491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955492 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_002 " "Found entity 2: Qsys_mm_interconnect_0_router_002" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669955493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669955494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955494 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_006 " "Found entity 2: Qsys_mm_interconnect_0_router_006" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux_004 " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux_005 " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_mux " "Found entity 1: Qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1 " "Found entity 1: Qsys_mm_interconnect_1" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_avalon_st_adapter " "Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_cmd_demux " "Found entity 1: Qsys_mm_interconnect_1_cmd_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_cmd_mux " "Found entity 1: Qsys_mm_interconnect_1_cmd_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669955522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669955522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_router_default_decode " "Found entity 1: Qsys_mm_interconnect_1_router_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955523 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_1_router " "Found entity 2: Qsys_mm_interconnect_1_router" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669955524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669955525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_router_002_default_decode " "Found entity 1: Qsys_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955526 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_1_router_002 " "Found entity 2: Qsys_mm_interconnect_1_router_002" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_rsp_demux " "Found entity 1: Qsys_mm_interconnect_1_rsp_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_rsp_mux " "Found entity 1: Qsys_mm_interconnect_1_rsp_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2 " "Found entity 1: Qsys_nios2_gen2" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669955532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669955532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_ic_data_module " "Found entity 1: Qsys_nios2_gen2_cpu_ic_data_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_nios2_gen2_cpu_ic_tag_module " "Found entity 2: Qsys_nios2_gen2_cpu_ic_tag_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_nios2_gen2_cpu_bht_module " "Found entity 3: Qsys_nios2_gen2_cpu_bht_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_nios2_gen2_cpu_register_bank_a_module " "Found entity 4: Qsys_nios2_gen2_cpu_register_bank_a_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_nios2_gen2_cpu_register_bank_b_module " "Found entity 5: Qsys_nios2_gen2_cpu_register_bank_b_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "6 Qsys_nios2_gen2_cpu_dc_tag_module " "Found entity 6: Qsys_nios2_gen2_cpu_dc_tag_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "7 Qsys_nios2_gen2_cpu_dc_data_module " "Found entity 7: Qsys_nios2_gen2_cpu_dc_data_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "8 Qsys_nios2_gen2_cpu_dc_victim_module " "Found entity 8: Qsys_nios2_gen2_cpu_dc_victim_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "9 Qsys_nios2_gen2_cpu_nios2_oci_debug " "Found entity 9: Qsys_nios2_gen2_cpu_nios2_oci_debug" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "10 Qsys_nios2_gen2_cpu_nios2_oci_break " "Found entity 10: Qsys_nios2_gen2_cpu_nios2_oci_break" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "11 Qsys_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 11: Qsys_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "12 Qsys_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 12: Qsys_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "13 Qsys_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 13: Qsys_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "14 Qsys_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 14: Qsys_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "15 Qsys_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 15: Qsys_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "16 Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "17 Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "18 Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "19 Qsys_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 19: Qsys_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "20 Qsys_nios2_gen2_cpu_nios2_oci_pib " "Found entity 20: Qsys_nios2_gen2_cpu_nios2_oci_pib" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "21 Qsys_nios2_gen2_cpu_nios2_oci_im " "Found entity 21: Qsys_nios2_gen2_cpu_nios2_oci_im" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "22 Qsys_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 22: Qsys_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "23 Qsys_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 23: Qsys_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "24 Qsys_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 24: Qsys_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "25 Qsys_nios2_gen2_cpu_nios2_ocimem " "Found entity 25: Qsys_nios2_gen2_cpu_nios2_ocimem" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "26 Qsys_nios2_gen2_cpu_nios2_oci " "Found entity 26: Qsys_nios2_gen2_cpu_nios2_oci" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""} { "Info" "ISGN_ENTITY_NAME" "27 Qsys_nios2_gen2_cpu " "Found entity 27: Qsys_nios2_gen2_cpu" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_tck" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_mult_cell " "Found entity 1: Qsys_nios2_gen2_cpu_mult_cell" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_test_bench " "Found entity 1: Qsys_nios2_gen2_cpu_test_bench" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_onchip_memory2_0 " "Found entity 1: Qsys_onchip_memory2_0" {  } { { "db/ip/qsys/submodules/qsys_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sdram_input_efifo_module " "Found entity 1: Qsys_sdram_input_efifo_module" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956366 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_sdram " "Found entity 2: Qsys_sdram" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956366 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "qsys_sdram_test_component.v(236) " "Verilog HDL warning at qsys_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/qsys/submodules/qsys_sdram_test_component.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623669956368 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "qsys_sdram_test_component.v(237) " "Verilog HDL warning at qsys_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/qsys/submodules/qsys_sdram_test_component.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623669956368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sdram_test_component_ram_module " "Found entity 1: Qsys_sdram_test_component_ram_module" {  } { { "db/ip/qsys/submodules/qsys_sdram_test_component.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956369 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_sdram_test_component " "Found entity 2: Qsys_sdram_test_component" {  } { { "db/ip/qsys/submodules/qsys_sdram_test_component.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sw " "Found entity 1: Qsys_sw" {  } { { "db/ip/qsys/submodules/qsys_sw.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sysid_qsys " "Found entity 1: Qsys_sysid_qsys" {  } { { "db/ip/qsys/submodules/qsys_sysid_qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_timer " "Found entity 1: Qsys_timer" {  } { { "db/ip/qsys/submodules/qsys_timer.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_uart_tx " "Found entity 1: Qsys_uart_tx" {  } { { "db/ip/qsys/submodules/qsys_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956380 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_uart_rx_stimulus_source " "Found entity 2: Qsys_uart_rx_stimulus_source" {  } { { "db/ip/qsys/submodules/qsys_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956380 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_uart_rx " "Found entity 3: Qsys_uart_rx" {  } { { "db/ip/qsys/submodules/qsys_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956380 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_uart_regs " "Found entity 4: Qsys_uart_regs" {  } { { "db/ip/qsys/submodules/qsys_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956380 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_uart " "Found entity 5: Qsys_uart" {  } { { "db/ip/qsys/submodules/qsys_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/terasic_auto_focus.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/terasic_auto_focus.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_AUTO_FOCUS " "Found entity 1: TERASIC_AUTO_FOCUS" {  } { { "db/ip/qsys/submodules/terasic_auto_focus.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_auto_focus.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/terasic_camera.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/terasic_camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_CAMERA " "Found entity 1: TERASIC_CAMERA" {  } { { "db/ip/qsys/submodules/terasic_camera.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_camera.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/add2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "db/ip/qsys/submodules/add2.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/add2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/add4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "db/ip/qsys/submodules/add4.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/add4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_addsubcarry.vhd 4 2 " "Found 4 design units, including 2 entities, in source file db/ip/qsys/submodules/alt_cusp161_addsubcarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_asc_carrypropagator-WYSI " "Found design unit 1: alt_cusp161_asc_carrypropagator-WYSI" {  } { { "db/ip/qsys/submodules/alt_cusp161_addsubcarry.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_addsubcarry.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956394 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_cusp161_addsubcarry-RTL " "Found design unit 2: alt_cusp161_addsubcarry-RTL" {  } { { "db/ip/qsys/submodules/alt_cusp161_addsubcarry.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_addsubcarry.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956394 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_asc_carrypropagator " "Found entity 1: alt_cusp161_asc_carrypropagator" {  } { { "db/ip/qsys/submodules/alt_cusp161_addsubcarry.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_addsubcarry.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956394 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_cusp161_addsubcarry " "Found entity 2: alt_cusp161_addsubcarry" {  } { { "db/ip/qsys/submodules/alt_cusp161_addsubcarry.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_addsubcarry.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_atlantic_reporter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_atlantic_reporter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_atlantic_reporter-rtl " "Found design unit 1: alt_cusp161_atlantic_reporter-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_atlantic_reporter.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_atlantic_reporter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956396 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_atlantic_reporter " "Found entity 1: alt_cusp161_atlantic_reporter" {  } { { "db/ip/qsys/submodules/alt_cusp161_atlantic_reporter.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_atlantic_reporter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_au.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_au.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP161_AU-rtl " "Found design unit 1: ALT_CUSP161_AU-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_au.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_au.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956398 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP161_AU " "Found entity 1: ALT_CUSP161_AU" {  } { { "db/ip/qsys/submodules/alt_cusp161_au.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_au.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_cusp161_avalon_mm_bursting_master_fifo-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956401 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_avalon_mm_bursting_master_fifo " "Found entity 1: alt_cusp161_avalon_mm_bursting_master_fifo" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_avalon_st_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_avalon_st_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_avalon_st_input-rtl " "Found design unit 1: alt_cusp161_avalon_st_input-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_st_input.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_st_input.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956404 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_avalon_st_input " "Found entity 1: alt_cusp161_avalon_st_input" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_st_input.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_st_input.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_avalon_st_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_avalon_st_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP161_AVALON_ST_OUTPUT-rtl " "Found design unit 1: ALT_CUSP161_AVALON_ST_OUTPUT-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_st_output.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_st_output.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956406 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP161_AVALON_ST_OUTPUT " "Found entity 1: ALT_CUSP161_AVALON_ST_OUTPUT" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_st_output.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_st_output.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_clock_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_clock_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_clock_reset-rtl " "Found design unit 1: alt_cusp161_clock_reset-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_clock_reset.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_clock_reset.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956408 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_clock_reset " "Found entity 1: alt_cusp161_clock_reset" {  } { { "db/ip/qsys/submodules/alt_cusp161_clock_reset.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_clock_reset.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_cmp-rtl " "Found design unit 1: alt_cusp161_cmp-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_cmp.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_cmp.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956410 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_cmp " "Found entity 1: alt_cusp161_cmp" {  } { { "db/ip/qsys/submodules/alt_cusp161_cmp.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_cmp.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_fifo-rtl " "Found design unit 1: alt_cusp161_fifo-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956413 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_fifo " "Found entity 1: alt_cusp161_fifo" {  } { { "db/ip/qsys/submodules/alt_cusp161_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_fifo_usedw_calculator-rtl " "Found design unit 1: alt_cusp161_fifo_usedw_calculator-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_fifo_usedw_calculator.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_fifo_usedw_calculator.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956415 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_fifo_usedw_calculator " "Found entity 1: alt_cusp161_fifo_usedw_calculator" {  } { { "db/ip/qsys/submodules/alt_cusp161_fifo_usedw_calculator.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_general_fifo-rtl " "Found design unit 1: alt_cusp161_general_fifo-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956418 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_general_fifo " "Found entity 1: alt_cusp161_general_fifo" {  } { { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_gray_clock_crosser-rtl " "Found design unit 1: alt_cusp161_gray_clock_crosser-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_gray_clock_crosser.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_gray_clock_crosser.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956421 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_gray_clock_crosser " "Found entity 1: alt_cusp161_gray_clock_crosser" {  } { { "db/ip/qsys/submodules/alt_cusp161_gray_clock_crosser.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_logic_fifo-rtl " "Found design unit 1: alt_cusp161_logic_fifo-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_logic_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956423 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_logic_fifo " "Found entity 1: alt_cusp161_logic_fifo" {  } { { "db/ip/qsys/submodules/alt_cusp161_logic_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_muxbin2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_muxbin2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_muxbin2-rtl " "Found design unit 1: alt_cusp161_muxbin2-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_muxbin2.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_muxbin2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956426 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_muxbin2 " "Found entity 1: alt_cusp161_muxbin2" {  } { { "db/ip/qsys/submodules/alt_cusp161_muxbin2.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_muxbin2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_muxhot16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_muxhot16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_muxhot16-rtl " "Found design unit 1: alt_cusp161_muxhot16-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_muxhot16.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_muxhot16.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956428 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_muxhot16 " "Found entity 1: alt_cusp161_muxhot16" {  } { { "db/ip/qsys/submodules/alt_cusp161_muxhot16.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_muxhot16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_one_bit_delay-rtl " "Found design unit 1: alt_cusp161_one_bit_delay-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_one_bit_delay.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_one_bit_delay.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956430 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_one_bit_delay " "Found entity 1: alt_cusp161_one_bit_delay" {  } { { "db/ip/qsys/submodules/alt_cusp161_one_bit_delay.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_one_bit_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/qsys/submodules/alt_cusp161_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP161_PACKAGE (altera) " "Found design unit 1: ALT_CUSP161_PACKAGE (altera)" {  } { { "db/ip/qsys/submodules/alt_cusp161_package.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956440 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALT_CUSP161_PACKAGE-body " "Found design unit 2: ALT_CUSP161_PACKAGE-body" {  } { { "db/ip/qsys/submodules/alt_cusp161_package.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_package.vhd" 3655 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_pc-syn " "Found design unit 1: alt_cusp161_pc-syn" {  } { { "db/ip/qsys/submodules/alt_cusp161_pc.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_pc.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956443 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_pc " "Found entity 1: alt_cusp161_pc" {  } { { "db/ip/qsys/submodules/alt_cusp161_pc.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_pc.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_pulling_width_adapter-rtl " "Found design unit 1: alt_cusp161_pulling_width_adapter-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_pulling_width_adapter.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_pulling_width_adapter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956446 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_pulling_width_adapter " "Found entity 1: alt_cusp161_pulling_width_adapter" {  } { { "db/ip/qsys/submodules/alt_cusp161_pulling_width_adapter.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_pulling_width_adapter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_pushing_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_pushing_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_pushing_width_adapter-rtl " "Found design unit 1: alt_cusp161_pushing_width_adapter-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_pushing_width_adapter.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_pushing_width_adapter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956448 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_pushing_width_adapter " "Found entity 1: alt_cusp161_pushing_width_adapter" {  } { { "db/ip/qsys/submodules/alt_cusp161_pushing_width_adapter.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_pushing_width_adapter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_ram_fifo-rtl " "Found design unit 1: alt_cusp161_ram_fifo-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956450 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_ram_fifo " "Found entity 1: alt_cusp161_ram_fifo" {  } { { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_reg-rtl " "Found design unit 1: alt_cusp161_reg-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_reg.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_reg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956453 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_reg " "Found entity 1: alt_cusp161_reg" {  } { { "db/ip/qsys/submodules/alt_cusp161_reg.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_reg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp161_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp161_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_std_logic_vector_delay-rtl " "Found design unit 1: alt_cusp161_std_logic_vector_delay-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp161_std_logic_vector_delay.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956456 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_std_logic_vector_delay " "Found entity 1: alt_cusp161_std_logic_vector_delay" {  } { { "db/ip/qsys/submodules/alt_cusp161_std_logic_vector_delay.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_is2vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669956459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_is2vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669956459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_is2vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669956460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_is2vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669956460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_is2vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669956460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_is2vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669956460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956466 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_is2vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_is2vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623669956469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_is2vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_is2vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669956469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_is2vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_is2vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669956469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_is2vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_is2vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669956469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_is2vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_is2vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669956469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_sync_compare.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669956482 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669956482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_sync.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956488 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623669956489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_to_binary.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/qsys/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/qsys/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956520 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956529 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956529 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956529 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956529 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669956534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/qsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/qsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956550 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/qsys/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623669956579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "db/ip/qsys/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "db/ip/qsys/submodules/i2c_master_top.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "db/ip/qsys/submodules/i2c_opencores.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/rgb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/rgb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_fifo " "Found entity 1: rgb_fifo" {  } { { "db/ip/qsys/submodules/rgb_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/rgb_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669956603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669956603 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(318) " "Verilog HDL or VHDL warning at qsys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1623669956720 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(328) " "Verilog HDL or VHDL warning at qsys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1623669956720 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(338) " "Verilog HDL or VHDL warning at qsys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1623669956720 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(682) " "Verilog HDL or VHDL warning at qsys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1623669956721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_D8M_VIP " "Elaborating entity \"DE10_LITE_D8M_VIP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623669957169 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_LITE_D8M_VIP.v(40) " "Output port \"LEDR\" at DE10_LITE_D8M_VIP.v(40) has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623669957174 "|DE10_LITE_D8M_VIP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_D8M_VIP.v(53) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_D8M_VIP.v(53) has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623669957174 "|DE10_LITE_D8M_VIP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_D8M_VIP.v(55) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_D8M_VIP.v(55) has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623669957174 "|DE10_LITE_D8M_VIP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK DE10_LITE_D8M_VIP.v(70) " "Output port \"MIPI_MCLK\" at DE10_LITE_D8M_VIP.v(70) has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623669957174 "|DE10_LITE_D8M_VIP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys Qsys:u0 " "Elaborating entity \"Qsys\" for hierarchy \"Qsys:u0\"" {  } { { "DE10_LITE_D8M_VIP.v" "u0" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669957203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EEE_IMGPROC Qsys:u0\|EEE_IMGPROC:eee_imgproc_0 " "Elaborating entity \"EEE_IMGPROC\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\"" {  } { { "db/ip/qsys/qsys.v" "eee_imgproc_0" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669957271 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hsv_colour eee_imgproc.v(112) " "Verilog HDL or VHDL warning at eee_imgproc.v(112): object \"hsv_colour\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669957273 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red_detect eee_imgproc.v(130) " "Verilog HDL or VHDL warning at eee_imgproc.v(130): object \"red_detect\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669957273 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue_detect eee_imgproc.v(136) " "Verilog HDL or VHDL warning at eee_imgproc.v(136): object \"blue_detect\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669957273 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_detect eee_imgproc.v(142) " "Verilog HDL or VHDL warning at eee_imgproc.v(142): object \"green_detect\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669957273 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "orange_detect eee_imgproc.v(148) " "Verilog HDL or VHDL warning at eee_imgproc.v(148): object \"orange_detect\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669957273 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pink_detect eee_imgproc.v(154) " "Verilog HDL or VHDL warning at eee_imgproc.v(154): object \"pink_detect\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669957273 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bottom_pink eee_imgproc.v(290) " "Verilog HDL warning at eee_imgproc.v(290): object bottom_pink used but never assigned" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 290 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1623669957274 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eee_imgproc.v(325) " "Verilog HDL assignment warning at eee_imgproc.v(325): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623669957279 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 eee_imgproc.v(327) " "Verilog HDL assignment warning at eee_imgproc.v(327): truncated value with size 32 to match size of target (31)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623669957279 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eee_imgproc.v(331) " "Verilog HDL assignment warning at eee_imgproc.v(331): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623669957279 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bottom_pink 0 eee_imgproc.v(290) " "Net \"bottom_pink\" at eee_imgproc.v(290) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 290 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623669957287 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mosi eee_imgproc.v(87) " "Output port \"mosi\" at eee_imgproc.v(87) has no driver" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623669957287 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "miso eee_imgproc.v(88) " "Output port \"miso\" at eee_imgproc.v(88) has no driver" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623669957287 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led eee_imgproc.v(89) " "Output port \"led\" at eee_imgproc.v(89) has no driver" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623669957287 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSG_FIFO Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst " "Elaborating entity \"MSG_FIFO\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\"" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "MSG_FIFO_inst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669957364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "ip/EEE_IMGPROC/MSG_FIFO.v" "scfifo_component" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MSG_FIFO.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669957617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "ip/EEE_IMGPROC/MSG_FIFO.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MSG_FIFO.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669957626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component " "Instantiated megafunction \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669957627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669957627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669957627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669957627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669957627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669957627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669957627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669957627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669957627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669957627 ""}  } { { "ip/EEE_IMGPROC/MSG_FIFO.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MSG_FIFO.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623669957627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9a21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9a21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9a21 " "Found entity 1: scfifo_9a21" {  } { { "db/scfifo_9a21.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/scfifo_9a21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669957685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669957685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9a21 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated " "Elaborating entity \"scfifo_9a21\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669957687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s121.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s121.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s121 " "Found entity 1: a_dpfifo_s121" {  } { { "db/a_dpfifo_s121.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669957712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669957712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s121 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo " "Elaborating entity \"a_dpfifo_s121\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\"" {  } { { "db/scfifo_9a21.tdf" "dpfifo" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/scfifo_9a21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669957713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_38b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_38b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_38b1 " "Found entity 1: altsyncram_38b1" {  } { { "db/altsyncram_38b1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_38b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669957780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669957780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_38b1 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|altsyncram_38b1:FIFOram " "Elaborating entity \"altsyncram_38b1\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|altsyncram_38b1:FIFOram\"" {  } { { "db/a_dpfifo_s121.tdf" "FIFOram" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669957781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b78 " "Found entity 1: cmpr_b78" {  } { { "db/cmpr_b78.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/cmpr_b78.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669957856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669957856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b78 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cmpr_b78:almost_full_comparer " "Elaborating entity \"cmpr_b78\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cmpr_b78:almost_full_comparer\"" {  } { { "db/a_dpfifo_s121.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669957858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b78 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cmpr_b78:three_comparison " "Elaborating entity \"cmpr_b78\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cmpr_b78:three_comparison\"" {  } { { "db/a_dpfifo_s121.tdf" "three_comparison" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669957865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mka " "Found entity 1: cntr_mka" {  } { { "db/cntr_mka.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/cntr_mka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669957918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669957918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mka Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cntr_mka:rd_ptr_msb " "Elaborating entity \"cntr_mka\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cntr_mka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s121.tdf" "rd_ptr_msb" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669957919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3l6 " "Found entity 1: cntr_3l6" {  } { { "db/cntr_3l6.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/cntr_3l6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669957975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669957975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3l6 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cntr_3l6:usedw_counter " "Elaborating entity \"cntr_3l6\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cntr_3l6:usedw_counter\"" {  } { { "db/a_dpfifo_s121.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669957977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nka " "Found entity 1: cntr_nka" {  } { { "db/cntr_nka.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/cntr_nka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669958033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669958033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nka Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cntr_nka:wr_ptr " "Elaborating entity \"cntr_nka\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MSG_FIFO:MSG_FIFO_inst\|scfifo:scfifo_component\|scfifo_9a21:auto_generated\|a_dpfifo_s121:dpfifo\|cntr_nka:wr_ptr\"" {  } { { "db/a_dpfifo_s121.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_dpfifo_s121.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STREAM_REG Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:in_reg " "Elaborating entity \"STREAM_REG\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:in_reg\"" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "in_reg" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HSV Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|HSV:hsv_inst " "Elaborating entity \"HSV\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|HSV:hsv_inst\"" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "hsv_inst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958053 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 8 HSV.v(124) " "Verilog HDL assignment warning at HSV.v(124): truncated value with size 14 to match size of target (8)" {  } { { "ip/EEE_IMGPROC/HSV.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/HSV.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623669958054 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|HSV:hsv_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "HSV.v(135) " "Verilog HDL Case Statement information at HSV.v(135): all case item expressions in this case statement are onehot" {  } { { "ip/EEE_IMGPROC/HSV.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/HSV.v" 135 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1623669958054 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|HSV:hsv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 HSV.v(171) " "Verilog HDL assignment warning at HSV.v(171): truncated value with size 16 to match size of target (8)" {  } { { "ip/EEE_IMGPROC/HSV.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/HSV.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623669958055 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|HSV:hsv_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AREA Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|AREA:area_inst " "Elaborating entity \"AREA\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|AREA:area_inst\"" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "area_inst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WINDOW_BUFFER Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|WINDOW_BUFFER:window_inst " "Elaborating entity \"WINDOW_BUFFER\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|WINDOW_BUFFER:window_inst\"" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "window_inst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958086 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_p0 WINDOW_BUFFER.v(9) " "Output port \"out_p0\" at WINDOW_BUFFER.v(9) has no driver" {  } { { "ip/EEE_IMGPROC/WINDOW_BUFFER.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/WINDOW_BUFFER.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623669958087 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|WINDOW_BUFFER:window_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_p1 WINDOW_BUFFER.v(9) " "Output port \"out_p1\" at WINDOW_BUFFER.v(9) has no driver" {  } { { "ip/EEE_IMGPROC/WINDOW_BUFFER.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/WINDOW_BUFFER.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623669958087 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|WINDOW_BUFFER:window_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_p2 WINDOW_BUFFER.v(9) " "Output port \"out_p2\" at WINDOW_BUFFER.v(9) has no driver" {  } { { "ip/EEE_IMGPROC/WINDOW_BUFFER.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/WINDOW_BUFFER.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623669958087 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|WINDOW_BUFFER:window_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_p3 WINDOW_BUFFER.v(9) " "Output port \"out_p3\" at WINDOW_BUFFER.v(9) has no driver" {  } { { "ip/EEE_IMGPROC/WINDOW_BUFFER.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/WINDOW_BUFFER.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623669958087 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|WINDOW_BUFFER:window_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_p4 WINDOW_BUFFER.v(9) " "Output port \"out_p4\" at WINDOW_BUFFER.v(9) has no driver" {  } { { "ip/EEE_IMGPROC/WINDOW_BUFFER.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/WINDOW_BUFFER.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623669958087 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|WINDOW_BUFFER:window_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_p5 WINDOW_BUFFER.v(9) " "Output port \"out_p5\" at WINDOW_BUFFER.v(9) has no driver" {  } { { "ip/EEE_IMGPROC/WINDOW_BUFFER.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/WINDOW_BUFFER.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623669958087 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|WINDOW_BUFFER:window_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_p6 WINDOW_BUFFER.v(9) " "Output port \"out_p6\" at WINDOW_BUFFER.v(9) has no driver" {  } { { "ip/EEE_IMGPROC/WINDOW_BUFFER.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/WINDOW_BUFFER.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623669958087 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|WINDOW_BUFFER:window_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_p7 WINDOW_BUFFER.v(9) " "Output port \"out_p7\" at WINDOW_BUFFER.v(9) has no driver" {  } { { "ip/EEE_IMGPROC/WINDOW_BUFFER.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/WINDOW_BUFFER.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623669958087 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|WINDOW_BUFFER:window_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_p8 WINDOW_BUFFER.v(9) " "Output port \"out_p8\" at WINDOW_BUFFER.v(9) has no driver" {  } { { "ip/EEE_IMGPROC/WINDOW_BUFFER.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/WINDOW_BUFFER.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623669958087 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0|WINDOW_BUFFER:window_inst"}
{ "Warning" "WSGN_EMPTY_SHELL" "WINDOW_BUFFER " "Entity \"WINDOW_BUFFER\" contains only dangling pins" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "window_inst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 501 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1623669958088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEDIAN Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MEDIAN:median_inst " "Elaborating entity \"MEDIAN\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MEDIAN:median_inst\"" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "median_inst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEDIAN_SORT_9 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MEDIAN:median_inst\|MEDIAN_SORT_9:a1 " "Elaborating entity \"MEDIAN_SORT_9\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MEDIAN:median_inst\|MEDIAN_SORT_9:a1\"" {  } { { "ip/EEE_IMGPROC/MEDIAN.v" "a1" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MEDIAN.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEDIAN_SORT_4 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MEDIAN:median_inst\|MEDIAN_SORT_9:a1\|MEDIAN_SORT_4:j1 " "Elaborating entity \"MEDIAN_SORT_4\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MEDIAN:median_inst\|MEDIAN_SORT_9:a1\|MEDIAN_SORT_4:j1\"" {  } { { "ip/EEE_IMGPROC/MEDIAN_SORT_9.v" "j1" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MEDIAN_SORT_9.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEDIAN_SORT_2 Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MEDIAN:median_inst\|MEDIAN_SORT_9:a1\|MEDIAN_SORT_4:j1\|MEDIAN_SORT_2:a41a " "Elaborating entity \"MEDIAN_SORT_2\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MEDIAN:median_inst\|MEDIAN_SORT_9:a1\|MEDIAN_SORT_4:j1\|MEDIAN_SORT_2:a41a\"" {  } { { "ip/EEE_IMGPROC/MEDIAN_SORT_4.v" "a41a" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MEDIAN_SORT_4.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEDIAN_COMPARE Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MEDIAN:median_inst\|MEDIAN_SORT_9:a1\|MEDIAN_SORT_4:j1\|MEDIAN_SORT_2:a41a\|MEDIAN_COMPARE:c1 " "Elaborating entity \"MEDIAN_COMPARE\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MEDIAN:median_inst\|MEDIAN_SORT_9:a1\|MEDIAN_SORT_4:j1\|MEDIAN_SORT_2:a41a\|MEDIAN_COMPARE:c1\"" {  } { { "ip/EEE_IMGPROC/MEDIAN_SORT_2.v" "c1" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MEDIAN_SORT_2.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MEDIAN:median_inst\|MEDIAN_SORT_9:a1\|MEDIAN_SORT_4:j1\|MEDIAN_SORT_2:a41a\|MUX:m1 " "Elaborating entity \"MUX\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|MEDIAN:median_inst\|MEDIAN_SORT_9:a1\|MEDIAN_SORT_4:j1\|MEDIAN_SORT_2:a41a\|MUX:m1\"" {  } { { "ip/EEE_IMGPROC/MEDIAN_SORT_2.v" "m1" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MEDIAN_SORT_2.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_AUTO_FOCUS Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0 " "Elaborating entity \"TERASIC_AUTO_FOCUS\" for hierarchy \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\"" {  } { { "db/ip/qsys/qsys.v" "terasic_auto_focus_0" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_CTRL_P Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl " "Elaborating entity \"VCM_CTRL_P\" for hierarchy \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\"" {  } { { "db/ip/qsys/submodules/terasic_auto_focus.v" "vcm_ctrl" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_auto_focus.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 vcm_ctrl_p.v(29) " "Verilog HDL assignment warning at vcm_ctrl_p.v(29): truncated value with size 32 to match size of target (18)" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623669958276 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vcm_ctrl_p.v(55) " "Verilog HDL assignment warning at vcm_ctrl_p.v(55): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623669958279 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_VCM Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f " "Elaborating entity \"F_VCM\" for hierarchy \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\"" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "f" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 f_vcm.v(43) " "Verilog HDL assignment warning at f_vcm.v(43): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623669958308 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_VCM_Config Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c " "Elaborating entity \"I2C_VCM_Config\" for hierarchy \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\"" {  } { { "db/ip/qsys/submodules/terasic_auto_focus.v" "vcm_i2c" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_auto_focus.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_vcm_config.v(86) " "Verilog HDL assignment warning at i2c_vcm_config.v(86): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/qsys/submodules/i2c_vcm_config.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_config.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623669958319 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_VCM_Controller Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0 " "Elaborating entity \"I2C_VCM_Controller\" for hierarchy \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\"" {  } { { "db/ip/qsys/submodules/i2c_vcm_config.v" "u0" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_config.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_vcm_controller.v(73) " "Verilog HDL assignment warning at i2c_vcm_controller.v(73): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623669958331 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_vcm_controller.v(72) " "Verilog HDL assignment warning at i2c_vcm_controller.v(72): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623669958331 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_vcm_controller.v(71) " "Verilog HDL assignment warning at i2c_vcm_controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623669958331 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 i2c_vcm_controller.v(85) " "Verilog HDL assignment warning at i2c_vcm_controller.v(85): truncated value with size 32 to match size of target (7)" {  } { { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_controller.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623669958331 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|I2C_VCM_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_CAMERA Qsys:u0\|TERASIC_CAMERA:terasic_camera_0 " "Elaborating entity \"TERASIC_CAMERA\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\"" {  } { { "db/ip/qsys/qsys.v" "terasic_camera_0" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_RGB Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst " "Elaborating entity \"CAMERA_RGB\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\"" {  } { { "db/ip/qsys/submodules/terasic_camera.v" "CAMERA_RGB_inst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_camera.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMERA_Bayer Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst " "Elaborating entity \"CAMERA_Bayer\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|CAMERA_Bayer:CAMERA_Bayer_inst\"" {  } { { "db/ip/qsys/submodules/camera_rgb.v" "CAMERA_Bayer_inst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/camera_rgb.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 camera_bayer.v(61) " "Verilog HDL assignment warning at camera_bayer.v(61): truncated value with size 32 to match size of target (12)" {  } { { "db/ip/qsys/submodules/camera_bayer.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/camera_bayer.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623669958366 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 camera_bayer.v(90) " "Verilog HDL assignment warning at camera_bayer.v(90): truncated value with size 32 to match size of target (12)" {  } { { "db/ip/qsys/submodules/camera_bayer.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/camera_bayer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623669958367 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer2RGB Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst " "Elaborating entity \"Bayer2RGB\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\"" {  } { { "db/ip/qsys/submodules/camera_rgb.v" "Bayer2RGB_inst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/camera_rgb.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 bayer2rgb.v(167) " "Verilog HDL assignment warning at bayer2rgb.v(167): truncated value with size 14 to match size of target (12)" {  } { { "db/ip/qsys/submodules/bayer2rgb.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer2rgb.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623669958380 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 bayer2rgb.v(288) " "Verilog HDL assignment warning at bayer2rgb.v(288): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/qsys/submodules/bayer2rgb.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer2rgb.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623669958382 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bayer_LineBuffer Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst " "Elaborating entity \"Bayer_LineBuffer\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\"" {  } { { "db/ip/qsys/submodules/bayer2rgb.v" "Bayer_LineBuffer_Inst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer2rgb.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "db/ip/qsys/submodules/bayer_linebuffer.v" "ALTSHIFT_TAPS_component" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer_linebuffer.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "db/ip/qsys/submodules/bayer_linebuffer.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer_linebuffer.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669958542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669958542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669958542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669958542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669958542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669958542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669958542 ""}  } { { "db/ip/qsys/submodules/bayer_linebuffer.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer_linebuffer.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623669958542 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family MAX 10 does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family MAX 10 does not have M4K blocks -- using available memory blocks" {  } { { "db/shift_taps_3021.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/shift_taps_3021.tdf" 64 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669958592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3021.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3021.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3021 " "Found entity 1: shift_taps_3021" {  } { { "db/shift_taps_3021.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/shift_taps_3021.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669958593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669958593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_3021 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated " "Elaborating entity \"shift_taps_3021\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cic1 " "Found entity 1: altsyncram_cic1" {  } { { "db/altsyncram_cic1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_cic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669958661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669958661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cic1 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|altsyncram_cic1:altsyncram2 " "Elaborating entity \"altsyncram_cic1\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|altsyncram_cic1:altsyncram2\"" {  } { { "db/shift_taps_3021.tdf" "altsyncram2" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/shift_taps_3021.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8f " "Found entity 1: cntr_p8f" {  } { { "db/cntr_p8f.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/cntr_p8f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669958735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669958735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p8f Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|cntr_p8f:cntr1 " "Elaborating entity \"cntr_p8f\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|cntr_p8f:cntr1\"" {  } { { "db/shift_taps_3021.tdf" "cntr1" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/shift_taps_3021.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tsb " "Found entity 1: cmpr_tsb" {  } { { "db/cmpr_tsb.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/cmpr_tsb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669958794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669958794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tsb Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|cntr_p8f:cntr1\|cmpr_tsb:cmpr6 " "Elaborating entity \"cmpr_tsb\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|cntr_p8f:cntr1\|cmpr_tsb:cmpr6\"" {  } { { "db/cntr_p8f.tdf" "cmpr6" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/cntr_p8f.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fog.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fog.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fog " "Found entity 1: cntr_fog" {  } { { "db/cntr_fog.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/cntr_fog.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669958854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669958854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fog Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|cntr_fog:cntr3 " "Elaborating entity \"cntr_fog\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|Bayer_LineBuffer:Bayer_LineBuffer_Inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3021:auto_generated\|cntr_fog:cntr3\"" {  } { { "db/shift_taps_3021.tdf" "cntr3" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/shift_taps_3021.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1 " "Elaborating entity \"add4\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\"" {  } { { "db/ip/qsys/submodules/bayer2rgb.v" "add4_avg1" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer2rgb.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "db/ip/qsys/submodules/add4.v" "parallel_add_component" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/add4.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\"" {  } { { "db/ip/qsys/submodules/add4.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/add4.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component " "Instantiated megafunction \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669958922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669958922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669958922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669958922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669958922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 4 " "Parameter \"size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669958922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669958922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 14 " "Parameter \"widthr\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669958922 ""}  } { { "db/ip/qsys/submodules/add4.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/add4.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623669958922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_1ae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_1ae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_1ae " "Found entity 1: par_add_1ae" {  } { { "db/par_add_1ae.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/par_add_1ae.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669958974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669958974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_1ae Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_1ae:auto_generated " "Elaborating entity \"par_add_1ae\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add4:add4_avg1\|parallel_add:parallel_add_component\|par_add_1ae:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669958975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3 " "Elaborating entity \"add2\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\"" {  } { { "db/ip/qsys/submodules/bayer2rgb.v" "add2_avg3" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer2rgb.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "db/ip/qsys/submodules/add2.v" "parallel_add_component" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/add2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\"" {  } { { "db/ip/qsys/submodules/add2.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/add2.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component " "Instantiated megafunction \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Parameter \"size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 13 " "Parameter \"widthr\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959020 ""}  } { { "db/ip/qsys/submodules/add2.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/add2.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623669959020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_u9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_u9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_u9e " "Found entity 1: par_add_u9e" {  } { { "db/par_add_u9e.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/par_add_u9e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669959071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669959071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_u9e Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_u9e:auto_generated " "Elaborating entity \"par_add_u9e\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|CAMERA_RGB:CAMERA_RGB_inst\|Bayer2RGB:Bayer2RGB_inst\|add2:add2_avg3\|parallel_add:parallel_add_component\|par_add_u9e:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_fifo Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst " "Elaborating entity \"rgb_fifo\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\"" {  } { { "db/ip/qsys/submodules/terasic_camera.v" "rgb_fifo_inst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_camera.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "db/ip/qsys/submodules/rgb_fifo.v" "dcfifo_component" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/rgb_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "db/ip/qsys/submodules/rgb_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/rgb_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669959427 ""}  } { { "db/ip/qsys/submodules/rgb_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/rgb_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623669959427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_6kh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_6kh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_6kh1 " "Found entity 1: dcfifo_6kh1" {  } { { "db/dcfifo_6kh1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669959477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669959477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_6kh1 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated " "Elaborating entity \"dcfifo_6kh1\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_uh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_uh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_uh6 " "Found entity 1: a_graycounter_uh6" {  } { { "db/a_graycounter_uh6.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_graycounter_uh6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669959540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669959540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_uh6 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|a_graycounter_uh6:rdptr_g1p " "Elaborating entity \"a_graycounter_uh6\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|a_graycounter_uh6:rdptr_g1p\"" {  } { { "db/dcfifo_6kh1.tdf" "rdptr_g1p" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qvb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qvb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qvb " "Found entity 1: a_graycounter_qvb" {  } { { "db/a_graycounter_qvb.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_graycounter_qvb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669959600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669959600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qvb Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|a_graycounter_qvb:wrptr_g1p " "Elaborating entity \"a_graycounter_qvb\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|a_graycounter_qvb:wrptr_g1p\"" {  } { { "db/dcfifo_6kh1.tdf" "wrptr_g1p" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r541.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r541.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r541 " "Found entity 1: altsyncram_r541" {  } { { "db/altsyncram_r541.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_r541.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669959662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669959662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r541 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|altsyncram_r541:fifo_ram " "Elaborating entity \"altsyncram_r541\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|altsyncram_r541:fifo_ram\"" {  } { { "db/dcfifo_6kh1.tdf" "fifo_ram" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669959697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669959697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_6kh1.tdf" "rs_dgwp" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669959721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669959721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe12 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe12\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe12" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_cpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669959748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669959748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_6kh1.tdf" "ws_dgrp" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669959773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669959773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe15 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe15\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe15" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_cpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3h5 " "Found entity 1: cmpr_3h5" {  } { { "db/cmpr_3h5.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/cmpr_3h5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669959827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669959827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3h5 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|cmpr_3h5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_3h5\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|cmpr_3h5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_6kh1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2h5 " "Found entity 1: cmpr_2h5" {  } { { "db/cmpr_2h5.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/cmpr_2h5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669959886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669959886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2h5 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|cmpr_2h5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_2h5\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|cmpr_2h5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_6kh1.tdf" "rdempty_eq_comp1_msb" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9d7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9d7 " "Found entity 1: mux_9d7" {  } { { "db/mux_9d7.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/mux_9d7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669959956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669959956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9d7 Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_9d7\" for hierarchy \"Qsys:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6kh1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_6kh1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "db/ip/qsys/qsys.v" "alt_vip_itc_0" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669959974 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_is2vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_is2vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669959997 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "enable_resync_sync" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "mode_change_trigger_sync" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "control" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "mode_banks" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "u_calculate_mode" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "h_counter" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "v_counter" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "genlock_enable_sync" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "input_fifo" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669960444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 644 " "Parameter \"lpm_numwords\" = \"644\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669960444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669960444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669960444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669960444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669960444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669960444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669960444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669960444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669960444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669960444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669960444 ""}  } { { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623669960444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_isj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_isj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_isj1 " "Found entity 1: dcfifo_isj1" {  } { { "db/dcfifo_isj1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669960490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669960490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_isj1 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated " "Elaborating entity \"dcfifo_isj1\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tsa " "Found entity 1: a_gray2bin_tsa" {  } { { "db/a_gray2bin_tsa.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_gray2bin_tsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669960516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669960516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tsa Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tsa\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_isj1.tdf" "rdptr_g_gray2bin" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_sh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_sh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_sh6 " "Found entity 1: a_graycounter_sh6" {  } { { "db/a_graycounter_sh6.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_graycounter_sh6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669960573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669960573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_sh6 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|a_graycounter_sh6:rdptr_g1p " "Elaborating entity \"a_graycounter_sh6\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|a_graycounter_sh6:rdptr_g1p\"" {  } { { "db/dcfifo_isj1.tdf" "rdptr_g1p" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ovb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ovb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ovb " "Found entity 1: a_graycounter_ovb" {  } { { "db/a_graycounter_ovb.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_graycounter_ovb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669960631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669960631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ovb Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|a_graycounter_ovb:wrptr_g1p " "Elaborating entity \"a_graycounter_ovb\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|a_graycounter_ovb:wrptr_g1p\"" {  } { { "db/dcfifo_isj1.tdf" "wrptr_g1p" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uc61 " "Found entity 1: altsyncram_uc61" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669960693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669960693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uc61 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram " "Elaborating entity \"altsyncram_uc61\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\"" {  } { { "db/dcfifo_isj1.tdf" "fifo_ram" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669960726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669960726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_isj1.tdf" "rdaclr" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669960752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669960752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_isj1.tdf" "rs_brp" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669960777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669960777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_isj1.tdf" "rs_dgwp" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669960802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669960802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe15 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe15\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe15" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669960830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669960830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_isj1.tdf" "ws_dgrp" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669960854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669960854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe18 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe18\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe18" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1h5 " "Found entity 1: cmpr_1h5" {  } { { "db/cmpr_1h5.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/cmpr_1h5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669960913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669960913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1h5 Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|cmpr_1h5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_1h5\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|cmpr_1h5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_isj1.tdf" "rdempty_eq_comp1_msb" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 101 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "statemachine" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_alt_vip_vfb_0 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0 " "Elaborating entity \"Qsys_alt_vip_vfb_0\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\"" {  } { { "db/ip/qsys/qsys.v" "alt_vip_vfb_0" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669960988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxbin2:vfb_writer_packet_write_address_au_l_muxinst " "Elaborating entity \"alt_cusp161_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxbin2:vfb_writer_packet_write_address_au_l_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_packet_write_address_au_l_muxinst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxbin2:vfb_writer_packet_write_address_au_sload_muxinst " "Elaborating entity \"alt_cusp161_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxbin2:vfb_writer_packet_write_address_au_sload_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_packet_write_address_au_sload_muxinst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_writer_packet_write_address_au " "Elaborating entity \"alt_cusp161_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_writer_packet_write_address_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_packet_write_address_au" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_writer_first_packet_id_au " "Elaborating entity \"alt_cusp161_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_writer_first_packet_id_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_first_packet_id_au" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_writer_next_to_last_packet_id_au " "Elaborating entity \"alt_cusp161_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_writer_next_to_last_packet_id_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_next_to_last_packet_id_au" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_writer_overflow_trigger_au " "Elaborating entity \"alt_cusp161_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_writer_overflow_trigger_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_overflow_trigger_au" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_writer_overflow_flag_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_writer_overflow_flag_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_overflow_flag_reg" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxhot16:vfb_writer_length_counter_au_enable_muxinst " "Elaborating entity \"alt_cusp161_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxhot16:vfb_writer_length_counter_au_enable_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_length_counter_au_enable_muxinst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_writer_length_counter_au " "Elaborating entity \"alt_cusp161_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_writer_length_counter_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_length_counter_au" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_writer_word_counter_au " "Elaborating entity \"alt_cusp161_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_writer_word_counter_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_word_counter_au" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_writer_word_counter_trigger_au " "Elaborating entity \"alt_cusp161_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_writer_word_counter_trigger_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_word_counter_trigger_au" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_writer_field_width_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_writer_field_width_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_field_width_reg" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_writer_field_height_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_writer_field_height_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_field_height_reg" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxbin2:vfb_writer_field_interlace_reg_d_muxinst " "Elaborating entity \"alt_cusp161_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxbin2:vfb_writer_field_interlace_reg_d_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_field_interlace_reg_d_muxinst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_writer_field_interlace_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_writer_field_interlace_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_field_interlace_reg" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxhot16:vfb_writer_write_address_au_enable_trigger_muxinst " "Elaborating entity \"alt_cusp161_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxhot16:vfb_writer_write_address_au_enable_trigger_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_write_address_au_enable_trigger_muxinst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_writer_write_address_au " "Elaborating entity \"alt_cusp161_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_writer_write_address_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_write_address_au" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_writer_just_read_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_writer_just_read_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_just_read_reg" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_reader_read_address_au " "Elaborating entity \"alt_cusp161_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_reader_read_address_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_read_address_au" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_reader_packet_read_address_au " "Elaborating entity \"alt_cusp161_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_reader_packet_read_address_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_packet_read_address_au" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_reader_current_packet_id_au " "Elaborating entity \"alt_cusp161_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_reader_current_packet_id_au\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_current_packet_id_au" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxhot16:din_takeb_trigger_muxinst " "Elaborating entity \"alt_cusp161_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxhot16:din_takeb_trigger_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "din_takeb_trigger_muxinst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_avalon_st_input Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_st_input:din " "Elaborating entity \"alt_cusp161_avalon_st_input\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_st_input:din\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "din" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxhot16:dout_wdata_muxinst " "Elaborating entity \"alt_cusp161_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxhot16:dout_wdata_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "dout_wdata_muxinst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_avalon_st_output Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_st_output:dout " "Elaborating entity \"alt_cusp161_avalon_st_output\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_st_output:dout\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "dout" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxbin2:read_master_len_be_muxinst " "Elaborating entity \"alt_cusp161_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxbin2:read_master_len_be_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "read_master_len_be_muxinst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_avalon_mm_bursting_master_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master " "Elaborating entity \"alt_cusp161_avalon_mm_bursting_master_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "read_master" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_cusp161_avalon_mm_bursting_master_fifo.vhd(175) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(175): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961597 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_cusp161_avalon_mm_bursting_master_fifo.vhd(176) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(176): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961598 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_cusp161_avalon_mm_bursting_master_fifo.vhd(177) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(177): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961598 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_cusp161_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961598 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_cusp161_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961598 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_cusp161_avalon_mm_bursting_master_fifo.vhd(181) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(181): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961598 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_cusp161_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961598 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_cusp161_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961598 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_cusp161_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961598 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_cusp161_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961598 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_cusp161_avalon_mm_bursting_master_fifo.vhd(190) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(190): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961599 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_cusp161_avalon_mm_bursting_master_fifo.vhd(191) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(191): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961599 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_cusp161_avalon_mm_bursting_master_fifo.vhd(192) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(192): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961599 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_cusp161_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961599 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_cusp161_avalon_mm_bursting_master_fifo.vhd(209) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(209): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961599 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_cusp161_avalon_mm_bursting_master_fifo.vhd(211) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(211): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961599 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_cusp161_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961600 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_cusp161_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961600 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_cusp161_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(226): object \"writing\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961600 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_cusp161_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(226): object \"reading\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961600 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_cusp161_avalon_mm_bursting_master_fifo.vhd(236) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(236): object \"wdata_en\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961600 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_general_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_cusp161_general_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_cusp161_general_fifo.vhd(232) " "Verilog HDL or VHDL warning at alt_cusp161_general_fifo.vhd(232): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961642 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master|alt_cusp161_general_fifo:ead_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp161_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "usedw_calculator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_one_bit_delay Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator\|alt_cusp161_one_bit_delay:\\single_clock_gen:rdreq_delayer " "Elaborating entity \"alt_cusp161_one_bit_delay\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator\|alt_cusp161_one_bit_delay:\\single_clock_gen:rdreq_delayer\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_fifo_usedw_calculator.vhd" "\\single_clock_gen:rdreq_delayer" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_fifo_usedw_calculator.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_one_bit_delay Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator\|alt_cusp161_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_cusp161_one_bit_delay\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator\|alt_cusp161_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_fifo_usedw_calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_ram_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_cusp161_ram_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961680 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_cusp161_ram_fifo.vhd(130) " "Verilog HDL or VHDL warning at alt_cusp161_ram_fifo.vhd(130): object \"port_a_q\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961681 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master|alt_cusp161_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "ram" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5l1 " "Found entity 1: altsyncram_c5l1" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669961828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669961828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c5l1 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated " "Elaborating entity \"altsyncram_c5l1\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961830 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1623669961832 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master|alt_cusp161_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_general_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:cmd_fifo " "Elaborating entity \"alt_cusp161_general_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:cmd_fifo\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp161_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "usedw_calculator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_logic_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_logic_fifo:\\single_clock_small_gen:logic_fifo " "Elaborating entity \"alt_cusp161_logic_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_logic_fifo:\\single_clock_small_gen:logic_fifo\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "\\single_clock_small_gen:logic_fifo" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_pulling_width_adapter Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_pulling_width_adapter:read_master_pull " "Elaborating entity \"alt_cusp161_pulling_width_adapter\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_pulling_width_adapter:read_master_pull\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "read_master_pull" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961909 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp161_pulling_width_adapter.vhd(98) " "VHDL Subtype or Type Declaration warning at alt_cusp161_pulling_width_adapter.vhd(98): subtype or type has null range" {  } { { "db/ip/qsys/submodules/alt_cusp161_pulling_width_adapter.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1623669961909 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp161_pulling_width_adapter.vhd(98) " "VHDL warning at alt_cusp161_pulling_width_adapter.vhd(98): ignored assignment of value to null range" {  } { { "db/ip/qsys/submodules/alt_cusp161_pulling_width_adapter.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1623669961910 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp161_pulling_width_adapter.vhd(110) " "VHDL Subtype or Type Declaration warning at alt_cusp161_pulling_width_adapter.vhd(110): subtype or type has null range" {  } { { "db/ip/qsys/submodules/alt_cusp161_pulling_width_adapter.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_pulling_width_adapter.vhd" 110 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1623669961910 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp161_pulling_width_adapter.vhd(114) " "VHDL Subtype or Type Declaration warning at alt_cusp161_pulling_width_adapter.vhd(114): subtype or type has null range" {  } { { "db/ip/qsys/submodules/alt_cusp161_pulling_width_adapter.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_pulling_width_adapter.vhd" 114 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1623669961910 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp161_pulling_width_adapter.vhd(114) " "VHDL warning at alt_cusp161_pulling_width_adapter.vhd(114): ignored assignment of value to null range" {  } { { "db/ip/qsys/submodules/alt_cusp161_pulling_width_adapter.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_pulling_width_adapter.vhd" 114 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1623669961910 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_pulling_width_adapter:read_master_pull"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp161_pulling_width_adapter.vhd(143) " "VHDL Subtype or Type Declaration warning at alt_cusp161_pulling_width_adapter.vhd(143): subtype or type has null range" {  } { { "db/ip/qsys/submodules/alt_cusp161_pulling_width_adapter.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_pulling_width_adapter.vhd" 143 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1623669961910 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_pulling_width_adapter:read_master_pull"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_avalon_mm_bursting_master_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master " "Elaborating entity \"alt_cusp161_avalon_mm_bursting_master_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "write_master" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669961925 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_cusp161_avalon_mm_bursting_master_fifo.vhd(175) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(175): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961927 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_cusp161_avalon_mm_bursting_master_fifo.vhd(177) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(177): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961927 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_cusp161_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961927 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrusedw alt_cusp161_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(189): object \"rdata_fifo_wrusedw\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961927 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_cusp161_avalon_mm_bursting_master_fifo.vhd(190) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(190): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961927 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_cusp161_avalon_mm_bursting_master_fifo.vhd(191) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(191): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961927 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_cusp161_avalon_mm_bursting_master_fifo.vhd(192) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(192): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961928 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_empty alt_cusp161_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_empty\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961928 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_cusp161_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961928 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrreq alt_cusp161_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_wrreq\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961928 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_data alt_cusp161_avalon_mm_bursting_master_fifo.vhd(196) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(196): object \"rdata_fifo_data\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961928 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdreq alt_cusp161_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_rdreq\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961928 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_q alt_cusp161_avalon_mm_bursting_master_fifo.vhd(198) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(198): object \"rdata_fifo_q\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961928 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_wrusedw_safe alt_cusp161_avalon_mm_bursting_master_fifo.vhd(201) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(201): object \"rdata_fifo_wrusedw_safe\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961928 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_has_space_next_threshold alt_cusp161_avalon_mm_bursting_master_fifo.vhd(202) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(202): object \"rdata_fifo_has_space_next_threshold\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961928 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_has_space_next alt_cusp161_avalon_mm_bursting_master_fifo.vhd(203) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(203): object \"rdata_fifo_has_space_next\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961928 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rdata_fifo_space_available alt_cusp161_avalon_mm_bursting_master_fifo.vhd(204) " "VHDL Signal Declaration warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(204): used explicit default value for signal \"rdata_fifo_space_available\" because signal was never assigned a value" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 204 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623669961928 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_cusp161_avalon_mm_bursting_master_fifo.vhd(209) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(209): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961929 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_cusp161_avalon_mm_bursting_master_fifo.vhd(211) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(211): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961929 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_cusp161_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961929 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_cusp161_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961929 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_cusp161_avalon_mm_bursting_master_fifo.vhd(226) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(226): object \"reading\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961930 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_en alt_cusp161_avalon_mm_bursting_master_fifo.vhd(236) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_bursting_master_fifo.vhd(236): object \"rdata_en\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669961930 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_general_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo " "Elaborating entity \"alt_cusp161_general_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962009 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdreq_delay alt_cusp161_general_fifo.vhd(111) " "Verilog HDL or VHDL warning at alt_cusp161_general_fifo.vhd(111): object \"rdreq_delay\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669962010 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master|alt_cusp161_general_fifo:cmd_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_cusp161_general_fifo.vhd(268) " "Verilog HDL or VHDL warning at alt_cusp161_general_fifo.vhd(268): object \"logic_fifo_full\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669962011 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master|alt_cusp161_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp161_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "usedw_calculator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_one_bit_delay Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator\|alt_cusp161_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_cusp161_one_bit_delay\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator\|alt_cusp161_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_fifo_usedw_calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_ram_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_cusp161_ram_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962044 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_cusp161_ram_fifo.vhd(130) " "Verilog HDL or VHDL warning at alt_cusp161_ram_fifo.vhd(130): object \"port_a_q\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669962044 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master|alt_cusp161_general_fifo:cmd_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "ram" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_80l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_80l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_80l1 " "Found entity 1: altsyncram_80l1" {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669962138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669962138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_80l1 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated " "Elaborating entity \"altsyncram_80l1\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962139 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1623669962140 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master|alt_cusp161_general_fifo:cmd_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp161_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "usedw_calculator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_logic_fifo Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_cusp161_logic_fifo\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_fifo_usedw_calculator Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp161_fifo_usedw_calculator\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_logic_fifo.vhd" "usedw_calculator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_one_bit_delay Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_cusp161_one_bit_delay\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxbin2:write_master_push_input_muxinst " "Elaborating entity \"alt_cusp161_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxbin2:write_master_push_input_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "write_master_push_input_muxinst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_pushing_width_adapter Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_pushing_width_adapter:write_master_push " "Elaborating entity \"alt_cusp161_pushing_width_adapter\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_pushing_width_adapter:write_master_push\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "write_master_push" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst " "Elaborating entity \"alt_cusp161_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxbin2:vfb_writer_packets_sample_length_reg_d_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_packets_sample_length_reg_d_muxinst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_writer_packets_sample_length_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_writer_packets_sample_length_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_packets_sample_length_reg" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_writer_packets_word_length_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_writer_packets_word_length_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_packets_word_length_reg" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_packets_sample_length_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_packets_sample_length_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_packets_sample_length_reg" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_packets_word_length_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_packets_word_length_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_packets_word_length_reg" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:packetdimensions_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:packetdimensions_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "packetdimensions_reg" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:packetdimensions_reg_131 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:packetdimensions_reg_131\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "packetdimensions_reg_131" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:packetdimensions_reg_1312 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:packetdimensions_reg_1312\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "packetdimensions_reg_1312" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:packetdimensions_reg_1313 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:packetdimensions_reg_1313\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "packetdimensions_reg_1313" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:output_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:output_reg\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "output_reg" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:output_reg_153 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:output_reg_153\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "output_reg_153" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:output_reg_1532 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:output_reg_1532\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "output_reg_1532" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:output_reg_1533 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:output_reg_1533\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "output_reg_1533" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:output_reg_1534 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:output_reg_1534\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "output_reg_1534" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:output_reg_1535 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:output_reg_1535\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "output_reg_1535" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:output_reg_1536 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:output_reg_1536\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "output_reg_1536" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:output_reg_1537 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:output_reg_1537\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "output_reg_1537" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:output_reg_1538 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:output_reg_1538\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "output_reg_1538" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxhot16:pc0_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp161_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxhot16:pc0_usenextpc_trigger_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "pc0_usenextpc_trigger_muxinst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_pc Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_pc:pc0 " "Elaborating entity \"alt_cusp161_pc\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_pc:pc0\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "pc0" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962413 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp161_pc.vhd(30) " "VHDL warning at alt_cusp161_pc.vhd(30): ignored assignment of value to null range" {  } { { "db/ip/qsys/submodules/alt_cusp161_pc.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1623669962413 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_pc:pc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\"" {  } { { "db/ip/qsys/submodules/alt_cusp161_pc.vhd" "\\d2:lpm_counter_component" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_pc.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qll " "Found entity 1: cntr_qll" {  } { { "db/cntr_qll.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/cntr_qll.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669962540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669962540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qll Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_qll:auto_generated " "Elaborating entity \"cntr_qll\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_qll:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxhot16 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxhot16:pc1_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp161_muxhot16\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxhot16:pc1_usenextpc_trigger_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "pc1_usenextpc_trigger_muxinst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_pc Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_pc:pc1 " "Elaborating entity \"alt_cusp161_pc\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_pc:pc1\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "pc1" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962563 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp161_pc.vhd(30) " "VHDL warning at alt_cusp161_pc.vhd(30): ignored assignment of value to null range" {  } { { "db/ip/qsys/submodules/alt_cusp161_pc.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1623669962563 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_pc:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxbin2:msg_buffer_reply_id_3148_line162_d_muxinst " "Elaborating entity \"alt_cusp161_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxbin2:msg_buffer_reply_id_3148_line162_d_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_buffer_reply_id_3148_line162_d_muxinst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_buffer_reply_id_3148_line162 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_buffer_reply_id_3148_line162\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_buffer_reply_id_3148_line162" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_buffer_id_3153_line170 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_buffer_id_3153_line170\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_buffer_id_3153_line170" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxbin2:msg_field_width_id_3157_line172_d_muxinst " "Elaborating entity \"alt_cusp161_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxbin2:msg_field_width_id_3157_line172_d_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_field_width_id_3157_line172_d_muxinst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_field_width_id_3157_line172 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_field_width_id_3157_line172\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_field_width_id_3157_line172" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_field_height_id_3161_line174 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_field_height_id_3161_line174\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_field_height_id_3161_line174" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_field_interlace_id_3165_line176 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_field_interlace_id_3165_line176\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_field_interlace_id_3165_line176" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_samples_in_field_id_3169_line178 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_samples_in_field_id_3169_line178\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_samples_in_field_id_3169_line178" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_words_in_field_id_3173_line180 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_words_in_field_id_3173_line180\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_words_in_field_id_3173_line180" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_first_packet_id_3177_line222 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_first_packet_id_3177_line222\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_first_packet_id_3177_line222" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_next_to_last_packet_id_3181_line223 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:msg_next_to_last_packet_id_3181_line223\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "msg_next_to_last_packet_id_3181_line223" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_writer_buffer_id_3185_line228 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_writer_buffer_id_3185_line228\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_buffer_id_3185_line228" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:write_to_read_buf_id_3188_line153 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:write_to_read_buf_id_3188_line153\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "write_to_read_buf_id_3188_line153" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:write_to_read_ack_id_3191_line164 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:write_to_read_ack_id_3191_line164\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "write_to_read_ack_id_3191_line164" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_writer_packet_base_address_0_id_3194_line204 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_writer_packet_base_address_0_id_3194_line204\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_writer_packet_base_address_0_id_3194_line204" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:isnotimagedata_0_id_3196_line144 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:isnotimagedata_0_id_3196_line144\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "isnotimagedata_0_id_3196_line144" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:iscontrolpacket_0_id_3198_line202 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:iscontrolpacket_0_id_3198_line202\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "iscontrolpacket_0_id_3198_line202" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:no_last_burst_0_id_3200_line301 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:no_last_burst_0_id_3200_line301\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "no_last_burst_0_id_3200_line301" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:no_last_burst_0_id_3204_line585 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:no_last_burst_0_id_3204_line585\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "no_last_burst_0_id_3204_line585" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond588_0_id_3206 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond588_0_id_3206\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond588_0_id_3206" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:drop_0_id_3208_line345 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:drop_0_id_3208_line345\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "drop_0_id_3208_line345" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:loop_repeat_0_id_3210_line367 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:loop_repeat_0_id_3210_line367\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "loop_repeat_0_id_3210_line367" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:burst_trigger_0_id_3212_line563 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:burst_trigger_0_id_3212_line563\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "burst_trigger_0_id_3212_line563" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond568_0_id_3214 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond568_0_id_3214\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond568_0_id_3214" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond290_0_id_3218 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond290_0_id_3218\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond290_0_id_3218" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_buffer_id_3220_line865 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_buffer_id_3220_line865\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_buffer_id_3220_line865" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:read_to_write_ack_id_3223_line156 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:read_to_write_ack_id_3223_line156\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "read_to_write_ack_id_3223_line156" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:read_to_write_buf_id_3226_line160 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:read_to_write_buf_id_3226_line160\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "read_to_write_buf_id_3226_line160" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_field_width_0_id_3229_line773 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_field_width_0_id_3229_line773\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_field_width_0_id_3229_line773" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_samples_in_field_0_id_3231_line889 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_samples_in_field_0_id_3231_line889\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_samples_in_field_0_id_3231_line889" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_field_height_0_id_3233_line775 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_field_height_0_id_3233_line775\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_field_height_0_id_3233_line775" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_words_in_field_0_id_3235_line891 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_words_in_field_0_id_3235_line891\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_words_in_field_0_id_3235_line891" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_field_interlace_0_id_3237_line777 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_field_interlace_0_id_3237_line777\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_field_interlace_0_id_3237_line777" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_next_to_last_packet_id_0_id_3239_line876 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_next_to_last_packet_id_0_id_3239_line876\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_next_to_last_packet_id_0_id_3239_line876" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:reader_packets_sample_length_0_id_3241_line878 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:reader_packets_sample_length_0_id_3241_line878\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "reader_packets_sample_length_0_id_3241_line878" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:reader_packets_word_length_0_id_3243_line880 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:reader_packets_word_length_0_id_3243_line880\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "reader_packets_word_length_0_id_3243_line880" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_packet_base_address_0_id_3245_line873 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_packet_base_address_0_id_3245_line873\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_packet_base_address_0_id_3245_line873" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 3983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:wrap_packet_id_id_3247_line1077 " "Elaborating entity \"alt_cusp161_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:wrap_packet_id_id_3247_line1077\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "wrap_packet_id_id_3247_line1077" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_length_cnt_3_id_3250_line897 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_length_cnt_3_id_3250_line897\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_3_id_3250_line897" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_word_cnt_0_id_3252_line898 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:vfb_reader_word_cnt_0_id_3252_line898\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_word_cnt_0_id_3252_line898" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_reader_length_cnt_4_id_3254_line897 " "Elaborating entity \"alt_cusp161_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_reader_length_cnt_4_id_3254_line897\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_4_id_3254_line897" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxbin2 Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxbin2:vfb_reader_length_cnt_id_3256_line897_a_muxinst " "Elaborating entity \"alt_cusp161_muxbin2\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_muxbin2:vfb_reader_length_cnt_id_3256_line897_a_muxinst\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3256_line897_a_muxinst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_reader_length_cnt_id_3256_line897 " "Elaborating entity \"alt_cusp161_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_reader_length_cnt_id_3256_line897\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3256_line897" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:repeat_0_id_3259_line1140 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:repeat_0_id_3259_line1140\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "repeat_0_id_3259_line1140" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:loop_repeat_0_id_3261_line1148 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:loop_repeat_0_id_3261_line1148\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "loop_repeat_0_id_3261_line1148" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond1203_0_id_3263 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond1203_0_id_3263\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond1203_0_id_3263" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669962994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_au Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_reader_length_cnt_id_3265_line897 " "Elaborating entity \"alt_cusp161_au\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_au:vfb_reader_length_cnt_id_3265_line897\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "vfb_reader_length_cnt_id_3265_line897" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond1113_0_id_3268 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond1113_0_id_3268\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond1113_0_id_3268" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_4494_line325_93 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_4494_line325_93\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_4494_line325_93" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_4510_line325_52 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_4510_line325_52\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_4510_line325_52" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_4526_line201_52 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_4526_line201_52\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_4526_line201_52" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_4696_line202_58 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_4696_line202_58\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_4696_line202_58" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_4890_line330_94 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_4890_line330_94\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_4890_line330_94" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_4899_line331_96 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_4899_line331_96\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_4899_line331_96" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_4982_line639_55 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_4982_line639_55\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_4982_line639_55" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_5210_line696_38 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_5210_line696_38\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_5210_line696_38" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_5669_line510_66 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_5669_line510_66\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_5669_line510_66" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_5804_line563_105 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_5804_line563_105\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_5804_line563_105" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_5987_line933_38 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_5987_line933_38\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_5987_line933_38" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_6225_line1062_114 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_6225_line1062_114\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_6225_line1062_114" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_6241_line1063_112 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_6241_line1063_112\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_6241_line1063_112" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_6257_line1078_53 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_6257_line1078_53\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_6257_line1078_53" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_6266_line1094_53 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_6266_line1094_53\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_6266_line1094_53" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_6323_line1188_29 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_6323_line1188_29\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_6323_line1188_29" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_6458_line1248_53 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_6458_line1248_53\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_6458_line1248_53" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_6704_line1126_52 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_cmp:fu_id_6704_line1126_52\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "fu_id_6704_line1126_52" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:ispreviousendpacket_0_comb_id_7828 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:ispreviousendpacket_0_comb_id_7828\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "ispreviousendpacket_0_comb_id_7828" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadqueue_1_1_comb_id_7831 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadqueue_1_1_comb_id_7831\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_1_comb_id_7831" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadqueue_2_1_comb_id_7834 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadqueue_2_1_comb_id_7834\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadqueue_2_1_comb_id_7834" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadqueue_1_2_comb_id_7837 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadqueue_1_2_comb_id_7837\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_2_comb_id_7837" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:ispreviousendpacket_1_comb_id_7840 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:ispreviousendpacket_1_comb_id_7840\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "ispreviousendpacket_1_comb_id_7840" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadaccesswire_3_comb_id_7843 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadaccesswire_3_comb_id_7843\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadaccesswire_3_comb_id_7843" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadaccesswire_4_comb_id_7846 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadaccesswire_4_comb_id_7846\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadaccesswire_4_comb_id_7846" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 4982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadqueue_1_4_comb_id_7849 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadqueue_1_4_comb_id_7849\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_4_comb_id_7849" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadqueue_2_2_comb_id_7852 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadqueue_2_2_comb_id_7852\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadqueue_2_2_comb_id_7852" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadqueue_1_5_comb_id_7855 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadqueue_1_5_comb_id_7855\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_5_comb_id_7855" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:ispreviousendpacket_2_comb_id_7858 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:ispreviousendpacket_2_comb_id_7858\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "ispreviousendpacket_2_comb_id_7858" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadaccesswire_6_comb_id_7861 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadaccesswire_6_comb_id_7861\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadaccesswire_6_comb_id_7861" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadaccesswire_7_comb_id_7864 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadaccesswire_7_comb_id_7864\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadaccesswire_7_comb_id_7864" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadqueue_1_7_comb_id_7867 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadqueue_1_7_comb_id_7867\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_7_comb_id_7867" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadqueue_2_3_comb_id_7870 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadqueue_2_3_comb_id_7870\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadqueue_2_3_comb_id_7870" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadqueue_1_8_comb_id_7873 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:justreadqueue_1_8_comb_id_7873\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "justreadqueue_1_8_comb_id_7873" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:word_counter_trigger_flag_0_comb_id_7876 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:word_counter_trigger_flag_0_comb_id_7876\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "word_counter_trigger_flag_0_comb_id_7876" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:op_2226_comb_id_7879 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:op_2226_comb_id_7879\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "op_2226_comb_id_7879" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:op_2226_comb_0_id_7882 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:op_2226_comb_0_id_7882\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "op_2226_comb_0_id_7882" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:op_4405_comb_id_7885 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:op_4405_comb_id_7885\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "op_4405_comb_id_7885" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:op_4407_comb_id_7888 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:op_4407_comb_id_7888\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "op_4407_comb_id_7888" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:op_3252_comb_id_7894 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:op_3252_comb_id_7894\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "op_3252_comb_id_7894" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:op_3252_comb_0_id_7897 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:op_3252_comb_0_id_7897\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "op_3252_comb_0_id_7897" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:op_4420_comb_id_7900 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:op_4420_comb_id_7900\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "op_4420_comb_id_7900" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:op_4421_comb_id_7903 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:op_4421_comb_id_7903\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "op_4421_comb_id_7903" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond1113_0_stage_1_id_7906 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond1113_0_stage_1_id_7906\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond1113_0_stage_1_id_7906" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond1113_0_stage_2_id_7909 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond1113_0_stage_2_id_7909\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond1113_0_stage_2_id_7909" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond1113_0_stage_3_id_7912 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond1113_0_stage_3_id_7912\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond1113_0_stage_3_id_7912" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:empty_image_0_comb_id_7915 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:empty_image_0_comb_id_7915\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "empty_image_0_comb_id_7915" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond1203_0_stage_1_id_7918 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond1203_0_stage_1_id_7918\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond1203_0_stage_1_id_7918" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond1203_0_stage_2_id_7921 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond1203_0_stage_2_id_7921\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond1203_0_stage_2_id_7921" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond1203_0_stage_3_id_7924 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_reg:cond1203_0_stage_3_id_7924\"" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "cond1203_0_stage_3_id_7924" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_altpll_0 Qsys:u0\|Qsys_altpll_0:altpll_0 " "Elaborating entity \"Qsys_altpll_0\" for hierarchy \"Qsys:u0\|Qsys_altpll_0:altpll_0\"" {  } { { "db/ip/qsys/qsys.v" "altpll_0" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_altpll_0_stdsync_sv6 Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"Qsys_altpll_0_stdsync_sv6\" for hierarchy \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "stdsync2" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_altpll_0_dffpipe_l2c Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_stdsync_sv6:stdsync2\|Qsys_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Qsys_altpll_0_dffpipe_l2c\" for hierarchy \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_stdsync_sv6:stdsync2\|Qsys_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "dffpipe3" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_altpll_0_altpll_u3t2 Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1 " "Elaborating entity \"Qsys_altpll_0_altpll_u3t2\" for hierarchy \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\"" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "sd1" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_opencores Qsys:u0\|i2c_opencores:i2c_opencores_camera " "Elaborating entity \"i2c_opencores\" for hierarchy \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\"" {  } { { "db/ip/qsys/qsys.v" "i2c_opencores_camera" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\"" {  } { { "db/ip/qsys/submodules/i2c_opencores.v" "i2c_master_top_inst" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_opencores.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "db/ip/qsys/submodules/i2c_master_top.v" "byte_controller" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "db/ip/qsys/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963528 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1623669963530 "|DE10_LITE_D8M_VIP|Qsys:u0|i2c_opencores:i2c_opencores_camera|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_jtag_uart Qsys:u0\|Qsys_jtag_uart:jtag_uart " "Elaborating entity \"Qsys_jtag_uart\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\"" {  } { { "db/ip/qsys/qsys.v" "jtag_uart" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_jtag_uart_scfifo_w Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w " "Elaborating entity \"Qsys_jtag_uart_scfifo_w\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "the_Qsys_jtag_uart_scfifo_w" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "wfifo" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669963776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669963776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669963776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669963776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669963776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669963776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669963776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669963776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669963776 ""}  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623669963776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669963819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669963819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669963839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669963839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669963863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669963863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669963918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669963918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669963977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669963977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669963979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669964038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669964038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_w:the_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669964040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_jtag_uart_scfifo_r Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r " "Elaborating entity \"Qsys_jtag_uart_scfifo_r\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|Qsys_jtag_uart_scfifo_r:the_Qsys_jtag_uart_scfifo_r\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "the_Qsys_jtag_uart_scfifo_r" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669964055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "Qsys_jtag_uart_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669964372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669964400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669964400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669964400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669964400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669964400 ""}  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623669964400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669964456 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669964465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669964490 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"Qsys:u0\|Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669964506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_key Qsys:u0\|Qsys_key:key " "Elaborating entity \"Qsys_key\" for hierarchy \"Qsys:u0\|Qsys_key:key\"" {  } { { "db/ip/qsys/qsys.v" "key" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669964509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_led Qsys:u0\|Qsys_led:led " "Elaborating entity \"Qsys_led\" for hierarchy \"Qsys:u0\|Qsys_led:led\"" {  } { { "db/ip/qsys/qsys.v" "led" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669964518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mipi_pwdn_n Qsys:u0\|Qsys_mipi_pwdn_n:mipi_pwdn_n " "Elaborating entity \"Qsys_mipi_pwdn_n\" for hierarchy \"Qsys:u0\|Qsys_mipi_pwdn_n:mipi_pwdn_n\"" {  } { { "db/ip/qsys/qsys.v" "mipi_pwdn_n" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669964527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2 " "Elaborating entity \"Qsys_nios2_gen2\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\"" {  } { { "db/ip/qsys/qsys.v" "nios2_gen2" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669964537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu " "Elaborating entity \"Qsys_nios2_gen2_cpu\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2.v" "cpu" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669964587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_test_bench Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_test_bench:the_Qsys_nios2_gen2_cpu_test_bench " "Elaborating entity \"Qsys_nios2_gen2_cpu_test_bench\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_test_bench:the_Qsys_nios2_gen2_cpu_test_bench\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_test_bench" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 5999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_ic_data_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data " "Elaborating entity \"Qsys_nios2_gen2_cpu_ic_data_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_ic_data" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 7001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_2uc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669965174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669965174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_data_module:Qsys_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_ic_tag_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag " "Elaborating entity \"Qsys_nios2_gen2_cpu_ic_tag_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_ic_tag" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 7067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lc1 " "Found entity 1: altsyncram_1lc1" {  } { { "db/altsyncram_1lc1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_1lc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669965309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669965309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lc1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated " "Elaborating entity \"altsyncram_1lc1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_ic_tag_module:Qsys_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_bht_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht " "Elaborating entity \"Qsys_nios2_gen2_cpu_bht_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_bht" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 7265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_vhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669965442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669965442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_bht_module:Qsys_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_register_bank_a_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a " "Elaborating entity \"Qsys_nios2_gen2_cpu_register_bank_a_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_register_bank_a" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669965575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669965575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_a_module:Qsys_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_register_bank_b_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b " "Elaborating entity \"Qsys_nios2_gen2_cpu_register_bank_b_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_register_bank_b_module:Qsys_nios2_gen2_cpu_register_bank_b\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_register_bank_b" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 8231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_mult_cell Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell " "Elaborating entity \"Qsys_nios2_gen2_cpu_mult_cell\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_mult_cell" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 8816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altera_mult_add_bbo2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669965771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669965771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669965954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669966015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669966033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669966056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669966079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669966097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669966114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669966140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669966288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669966341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669966357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669966377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669966398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669966420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669966443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_dc_tag_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag " "Elaborating entity \"Qsys_nios2_gen2_cpu_dc_tag_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_dc_tag" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 9238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669967262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669967283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tb1 " "Found entity 1: altsyncram_9tb1" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_9tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669967342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669967342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tb1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9tb1:auto_generated " "Elaborating entity \"altsyncram_9tb1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_tag_module:Qsys_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_9tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669967343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_dc_data_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data " "Elaborating entity \"Qsys_nios2_gen2_cpu_dc_data_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_dc_data" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 9304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669967384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669967400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_aoe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669967469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669967469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_data_module:Qsys_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669967470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_dc_victim_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim " "Elaborating entity \"Qsys_nios2_gen2_cpu_dc_victim_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_dc_victim" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 9416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669967522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669967537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_hec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669967606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669967606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_dc_victim_module:Qsys_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669967608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 10273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669967662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_debug Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_debug\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669967721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669967759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_break Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_break\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_break:the_Qsys_nios2_gen2_cpu_nios2_oci_break\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669967837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_xbrk Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_xbrk\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669967943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_dbrk Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_dbrk\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669967989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_itrace Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_cpu_nios2_oci_itrace " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_itrace\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669968031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_dtrace Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_dtrace\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669968078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_td_mode Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace\|Qsys_nios2_gen2_cpu_nios2_oci_td_mode:Qsys_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_td_mode\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_cpu_nios2_oci_dtrace\|Qsys_nios2_gen2_cpu_nios2_oci_td_mode:Qsys_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669968178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_fifo Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_fifo\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669968242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669968317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669968368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669968415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_pib Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_pib:the_Qsys_nios2_gen2_cpu_nios2_oci_pib " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_pib\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_pib:the_Qsys_nios2_gen2_cpu_nios2_oci_pib\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669968463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_oci_im Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_im:the_Qsys_nios2_gen2_cpu_nios2_oci_im " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_oci_im\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_im:the_Qsys_nios2_gen2_cpu_nios2_oci_im\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669968506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_avalon_reg Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_avalon_reg\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669968570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_nios2_ocimem Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem " "Elaborating entity \"Qsys_nios2_gen2_cpu_nios2_ocimem\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669968628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_ociram_sp_ram_module Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram " "Elaborating entity \"Qsys_nios2_gen2_cpu_ociram_sp_ram_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "Qsys_nios2_gen2_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669968722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669968738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669968822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669968822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_ocimem:the_Qsys_nios2_gen2_cpu_nios2_ocimem\|Qsys_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669968823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_debug_slave_wrapper Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper " "Elaborating entity \"Qsys_nios2_gen2_cpu_debug_slave_wrapper\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669968845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_debug_slave_tck Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck " "Elaborating entity \"Qsys_nios2_gen2_cpu_debug_slave_tck\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_nios2_gen2_cpu_debug_slave_tck:the_Qsys_nios2_gen2_cpu_debug_slave_tck\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "the_Qsys_nios2_gen2_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669968859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_cpu_debug_slave_sysclk Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk " "Elaborating entity \"Qsys_nios2_gen2_cpu_debug_slave_sysclk\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "the_Qsys_nios2_gen2_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669968914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "Qsys_nios2_gen2_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669968989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_onchip_memory2_0 Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Qsys_onchip_memory2_0\" for hierarchy \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/qsys/qsys.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669969374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669969374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669969374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669969374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669969374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669969374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669969374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669969374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669969374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669969374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669969374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669969374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623669969374 ""}  } { { "db/ip/qsys/submodules/qsys_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623669969374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pc1 " "Found entity 1: altsyncram_7pc1" {  } { { "db/altsyncram_7pc1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_7pc1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669969440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669969440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pc1 Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated " "Elaborating entity \"altsyncram_7pc1\" for hierarchy \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669969533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669969533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_7pc1.tdf" "decode3" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_7pc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/mux_93b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669969591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669969591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"Qsys:u0\|Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_7pc1.tdf" "mux2" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_7pc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_sdram Qsys:u0\|Qsys_sdram:sdram " "Elaborating entity \"Qsys_sdram\" for hierarchy \"Qsys:u0\|Qsys_sdram:sdram\"" {  } { { "db/ip/qsys/qsys.v" "sdram" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_sdram_input_efifo_module Qsys:u0\|Qsys_sdram:sdram\|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module " "Elaborating entity \"Qsys_sdram_input_efifo_module\" for hierarchy \"Qsys:u0\|Qsys_sdram:sdram\|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module\"" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "the_Qsys_sdram_input_efifo_module" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_sw Qsys:u0\|Qsys_sw:sw " "Elaborating entity \"Qsys_sw\" for hierarchy \"Qsys:u0\|Qsys_sw:sw\"" {  } { { "db/ip/qsys/qsys.v" "sw" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_sysid_qsys Qsys:u0\|Qsys_sysid_qsys:sysid_qsys " "Elaborating entity \"Qsys_sysid_qsys\" for hierarchy \"Qsys:u0\|Qsys_sysid_qsys:sysid_qsys\"" {  } { { "db/ip/qsys/qsys.v" "sysid_qsys" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_timer Qsys:u0\|Qsys_timer:timer " "Elaborating entity \"Qsys_timer\" for hierarchy \"Qsys:u0\|Qsys_timer:timer\"" {  } { { "db/ip/qsys/qsys.v" "timer" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_uart Qsys:u0\|Qsys_uart:uart " "Elaborating entity \"Qsys_uart\" for hierarchy \"Qsys:u0\|Qsys_uart:uart\"" {  } { { "db/ip/qsys/qsys.v" "uart" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_uart_tx Qsys:u0\|Qsys_uart:uart\|Qsys_uart_tx:the_Qsys_uart_tx " "Elaborating entity \"Qsys_uart_tx\" for hierarchy \"Qsys:u0\|Qsys_uart:uart\|Qsys_uart_tx:the_Qsys_uart_tx\"" {  } { { "db/ip/qsys/submodules/qsys_uart.v" "the_Qsys_uart_tx" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_uart_rx Qsys:u0\|Qsys_uart:uart\|Qsys_uart_rx:the_Qsys_uart_rx " "Elaborating entity \"Qsys_uart_rx\" for hierarchy \"Qsys:u0\|Qsys_uart:uart\|Qsys_uart_rx:the_Qsys_uart_rx\"" {  } { { "db/ip/qsys/submodules/qsys_uart.v" "the_Qsys_uart_rx" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_uart_rx_stimulus_source Qsys:u0\|Qsys_uart:uart\|Qsys_uart_rx:the_Qsys_uart_rx\|Qsys_uart_rx_stimulus_source:the_Qsys_uart_rx_stimulus_source " "Elaborating entity \"Qsys_uart_rx_stimulus_source\" for hierarchy \"Qsys:u0\|Qsys_uart:uart\|Qsys_uart_rx:the_Qsys_uart_rx\|Qsys_uart_rx_stimulus_source:the_Qsys_uart_rx_stimulus_source\"" {  } { { "db/ip/qsys/submodules/qsys_uart.v" "the_Qsys_uart_rx_stimulus_source" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_uart_regs Qsys:u0\|Qsys_uart:uart\|Qsys_uart_regs:the_Qsys_uart_regs " "Elaborating entity \"Qsys_uart_regs\" for hierarchy \"Qsys:u0\|Qsys_uart:uart\|Qsys_uart_regs:the_Qsys_uart_regs\"" {  } { { "db/ip/qsys/submodules/qsys_uart.v" "the_Qsys_uart_regs" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Qsys_mm_interconnect_0\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/qsys/qsys.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669969792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_data_master_translator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_instruction_master_translator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_mipi_avalon_slave_0_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "i2c_opencores_mipi_avalon_slave_0_translator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:terasic_auto_focus_0_mm_ctrl_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "terasic_auto_focus_0_mm_ctrl_translator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "led_s1_translator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "uart_s1_translator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_data_master_agent" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_instruction_master_agent" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "terasic_auto_focus_0_mm_ctrl_agent_rdata_fifo" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router " "Elaborating entity \"Qsys_mm_interconnect_0_router\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_default_decode Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router\|Qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router\|Qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_001 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Qsys_mm_interconnect_0_router_001\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_001_default_decode Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001\|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001\|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_002 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Qsys_mm_interconnect_0_router_002\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_002_default_decode Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_002:router_002\|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_002:router_002\|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_006 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"Qsys_mm_interconnect_0_router_006\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_006" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_006_default_decode Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_006:router_006\|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_0_router_006_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_006:router_006\|Qsys_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_data_master_limiter" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_gen2_instruction_master_limiter" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_cmd_demux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_cmd_demux_001 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_cmd_mux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_cmd_mux_004 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"Qsys_mm_interconnect_0_cmd_mux_004\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_demux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_demux_004 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_demux_004\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_demux_005 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_demux_005\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_mux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669970956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_mux_001 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "crosser" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_avalon_st_adapter Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 5929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Qsys_mm_interconnect_1\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/qsys/qsys.v" "mm_interconnect_1" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_vfb_0_read_master_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "alt_vip_vfb_0_read_master_translator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:alt_vip_vfb_0_write_master_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "alt_vip_vfb_0_write_master_translator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_vfb_0_read_master_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "alt_vip_vfb_0_read_master_agent" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:alt_vip_vfb_0_write_master_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "alt_vip_vfb_0_write_master_agent" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router " "Elaborating entity \"Qsys_mm_interconnect_1_router\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "router" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router_default_decode Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router\|Qsys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_1_router_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router\|Qsys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router_002 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"Qsys_mm_interconnect_1_router_002\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_002:router_002\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "router_002" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router_002_default_decode Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_002:router_002\|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_1_router_002_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_002:router_002\|Qsys_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971582 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 5 to match size of target (1)" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623669971589 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_cmd_demux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Qsys_mm_interconnect_1_cmd_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "cmd_demux" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_cmd_mux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Qsys_mm_interconnect_1_cmd_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "cmd_mux" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_rsp_demux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Qsys_mm_interconnect_1_rsp_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "rsp_demux" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_rsp_mux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Qsys_mm_interconnect_1_rsp_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "rsp_mux" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "sdram_s1_rsp_width_adapter" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971739 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669971748 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669971749 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623669971749 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_avalon_st_adapter Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Qsys_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_irq_mapper Qsys:u0\|Qsys_irq_mapper:irq_mapper " "Elaborating entity \"Qsys_irq_mapper\" for hierarchy \"Qsys:u0\|Qsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/qsys/qsys.v" "irq_mapper" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/qsys/qsys.v" "rst_controller" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Qsys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/qsys/qsys.v" "rst_controller_001" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Qsys:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/qsys/qsys.v" "rst_controller_002" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FpsMonitor FpsMonitor:uFps " "Elaborating entity \"FpsMonitor\" for hierarchy \"FpsMonitor:uFps\"" {  } { { "DE10_LITE_D8M_VIP.v" "uFps" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623669971898 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Qsys_nios2_gen2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Qsys_nios2_gen2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "the_Qsys_nios2_gen2_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1623669974395 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_nios2_gen2:nios2_gen2|Qsys_nios2_gen2_cpu:cpu|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci|Qsys_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p0\[31\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p0\[31\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p0\[31\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p0\[30\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p0\[30\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p0\[30\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p0\[29\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p0\[29\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p0\[29\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p0\[28\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p0\[28\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p0\[28\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p0\[27\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p0\[27\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p0\[27\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p0\[26\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p0\[26\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p0\[26\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p0\[25\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p0\[25\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p0\[25\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p0\[24\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p0\[24\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p0\[24\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p1\[31\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p1\[31\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p1\[31\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p1\[30\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p1\[30\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p1\[30\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p1\[29\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p1\[29\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p1\[29\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p1\[28\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p1\[28\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p1\[28\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p1\[27\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p1\[27\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p1\[27\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p1\[26\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p1\[26\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p1\[26\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p1\[25\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p1\[25\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p1\[25\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p1\[24\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p1\[24\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p1\[24\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p2\[31\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p2\[31\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p2\[31\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p2\[30\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p2\[30\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p2\[30\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p2\[29\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p2\[29\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p2\[29\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p2\[28\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p2\[28\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p2\[28\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p2\[27\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p2\[27\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p2\[27\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p2\[26\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p2\[26\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p2\[26\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p2\[25\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p2\[25\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p2\[25\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p2\[24\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p2\[24\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p2\[24\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p3\[31\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p3\[31\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p3\[31\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p3\[30\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p3\[30\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p3\[30\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p3\[29\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p3\[29\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p3\[29\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p3\[28\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p3\[28\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p3\[28\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p3\[27\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p3\[27\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p3\[27\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p3\[26\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p3\[26\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p3\[26\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p3\[25\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p3\[25\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p3\[25\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p3\[24\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p3\[24\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p3\[24\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p4\[31\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p4\[31\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p4\[31\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p4\[30\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p4\[30\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p4\[30\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p4\[29\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p4\[29\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p4\[29\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p4\[28\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p4\[28\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p4\[28\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p4\[27\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p4\[27\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p4\[27\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p4\[26\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p4\[26\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p4\[26\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p4\[25\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p4\[25\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p4\[25\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p4\[24\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p4\[24\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p4\[24\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p5\[31\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p5\[31\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p5\[31\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p5\[30\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p5\[30\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p5\[30\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p5\[29\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p5\[29\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p5\[29\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p5\[28\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p5\[28\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p5\[28\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p5\[27\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p5\[27\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p5\[27\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p5\[26\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p5\[26\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p5\[26\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p5\[25\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p5\[25\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p5\[25\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p5\[24\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p5\[24\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p5\[24\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p6\[31\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p6\[31\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p6\[31\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p6\[30\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p6\[30\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p6\[30\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p6\[29\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p6\[29\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p6\[29\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p6\[28\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p6\[28\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p6\[28\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p6\[27\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p6\[27\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p6\[27\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p6\[26\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p6\[26\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p6\[26\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p6\[25\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p6\[25\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p6\[25\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p6\[24\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p6\[24\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p6\[24\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p7\[31\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p7\[31\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p7\[31\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p7\[30\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p7\[30\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p7\[30\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p7\[29\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p7\[29\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p7\[29\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p7\[28\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p7\[28\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p7\[28\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p7\[27\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p7\[27\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p7\[27\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p7\[26\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p7\[26\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p7\[26\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p7\[25\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p7\[25\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p7\[25\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p7\[24\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p7\[24\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p7\[24\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p8\[31\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p8\[31\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p8\[31\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p8\[30\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p8\[30\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p8\[30\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p8\[29\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p8\[29\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p8\[29\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p8\[28\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p8\[28\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p8\[28\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p8\[27\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p8\[27\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p8\[27\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p8\[26\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p8\[26\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p8\[26\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p8\[25\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p8\[25\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p8\[25\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p8\[24\] " "Net \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|out_p8\[24\]\" is missing source, defaulting to GND" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "out_p8\[24\]" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1623669974573 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1623669974573 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1623669975762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.06.14.12:26:20 Progress: Loading sld2d1b536e/alt_sld_fab_wrapper_hw.tcl " "2021.06.14.12:26:20 Progress: Loading sld2d1b536e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669980030 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669983450 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669983628 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669990089 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669990274 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669990424 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669990608 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669990614 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669990616 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1623669991363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2d1b536e/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669991632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669991632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669991777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669991777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669991784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669991784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669991904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669991904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669992007 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669992007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669992007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/sld2d1b536e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623669992087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623669992087 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[9\] " "Synthesized away node \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf" 330 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 944 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 321 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623669994354 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[10\] " "Synthesized away node \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf" 362 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 944 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 321 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623669994354 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[11\] " "Synthesized away node \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf" 394 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 944 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 321 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623669994354 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[12\] " "Synthesized away node \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf" 426 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 944 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 321 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623669994354 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[17\] " "Synthesized away node \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf" 586 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 944 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 321 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623669994354 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[18\] " "Synthesized away node \"Qsys:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_isj1:auto_generated\|altsyncram_uc61:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_uc61.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_uc61.tdf" 618 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } } { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 944 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 321 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623669994354 "|DE10_LITE_D8M_VIP|Qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_isj1:auto_generated|altsyncram_uc61:fifo_ram|ram_block11a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[5\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623669994354 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master|alt_cusp161_general_fifo:cmd_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[6\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623669994354 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master|alt_cusp161_general_fifo:cmd_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[24\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 810 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623669994354 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master|alt_cusp161_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[25\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 842 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623669994354 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master|alt_cusp161_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[26\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 874 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623669994354 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master|alt_cusp161_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[27\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623669994354 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master|alt_cusp161_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[28\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623669994354 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master|alt_cusp161_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[29\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623669994354 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master|alt_cusp161_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[30\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623669994354 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master|alt_cusp161_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[31\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:read_master\|alt_cusp161_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_c5l1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_c5l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_c5l1.tdf" 1034 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 459 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 1948 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623669994354 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:read_master|alt_cusp161_general_fifo:ead_used_gen_gen:rdata_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_c5l1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1623669994354 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1623669994354 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "280 " "Ignored 280 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "280 " "Ignored 280 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1623669995611 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1623669995611 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/qsys/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1623670000247 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1623670000247 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[36\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670006707 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master|alt_cusp161_general_fifo:cmd_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[35\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 1162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670006707 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master|alt_cusp161_general_fifo:cmd_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[34\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 1130 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670006707 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master|alt_cusp161_general_fifo:cmd_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[33\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670006707 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master|alt_cusp161_general_fifo:cmd_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[32\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670006707 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master|alt_cusp161_general_fifo:cmd_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[31\] " "Synthesized away node \"Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|alt_cusp161_avalon_mm_bursting_master_fifo:write_master\|alt_cusp161_general_fifo:cmd_fifo\|alt_cusp161_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_80l1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_80l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/altsyncram_80l1.tdf" 1034 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_ram_fifo.vhd" 145 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_general_fifo.vhd" 237 0 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 571 0 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 2074 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 347 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670006707 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|alt_cusp161_avalon_mm_bursting_master_fifo:write_master|alt_cusp161_general_fifo:cmd_fifo|alt_cusp161_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_80l1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1623670006707 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1623670006707 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|HSV:hsv_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|HSV:hsv_inst\|Div0\"" {  } { { "ip/EEE_IMGPROC/HSV.v" "Div0" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/HSV.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670007347 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|HSV:hsv_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|HSV:hsv_inst\|Div1\"" {  } { { "ip/EEE_IMGPROC/HSV.v" "Div1" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/HSV.v" 171 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670007347 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670007347 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670007347 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670007347 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|Mult1\"" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "Mult1" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670007347 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|Mult0\"" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "Mult0" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670007347 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|Mult2\"" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "Mult2" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670007347 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1623670007347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|HSV:hsv_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|HSV:hsv_inst\|lpm_divide:Div0\"" {  } { { "ip/EEE_IMGPROC/HSV.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/HSV.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670007421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|HSV:hsv_inst\|lpm_divide:Div0 " "Instantiated megafunction \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|HSV:hsv_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670007421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670007421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670007421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670007421 ""}  } { { "ip/EEE_IMGPROC/HSV.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/HSV.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623670007421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qtl " "Found entity 1: lpm_divide_qtl" {  } { { "db/lpm_divide_qtl.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/lpm_divide_qtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623670007472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623670007472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623670007499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623670007499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/alt_u_div_2ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623670007533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623670007533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623670007621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623670007621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623670007682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623670007682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|HSV:hsv_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|HSV:hsv_inst\|lpm_divide:Div1\"" {  } { { "ip/EEE_IMGPROC/HSV.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/HSV.v" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670007719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|HSV:hsv_inst\|lpm_divide:Div1 " "Instantiated megafunction \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|HSV:hsv_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670007719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670007719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670007719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670007719 ""}  } { { "ip/EEE_IMGPROC/HSV.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/HSV.v" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623670007719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_stl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_stl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_stl " "Found entity 1: lpm_divide_stl" {  } { { "db/lpm_divide_stl.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/lpm_divide_stl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623670007772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623670007772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/sign_div_unsign_ulh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623670007796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623670007796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6ie " "Found entity 1: alt_u_div_6ie" {  } { { "db/alt_u_div_6ie.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/alt_u_div_6ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623670007837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623670007837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670007942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670007942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670007942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670007942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670007942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670007942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670007942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670007942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670007942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670007942 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623670007942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/mult_9401.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623670007994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623670007994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670008031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_mult_cell:the_Qsys_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008031 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623670008031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/mult_9b01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623670008085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623670008085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\"" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670008131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1 " "Instantiated megafunction \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008131 ""}  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623670008131 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|multcore:mult_core Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670008214 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670008255 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670008317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/add_sub_brg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623670008370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623670008370 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|altshift:external_latency_ffs Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670008412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\"" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670008437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0 " "Instantiated megafunction \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008437 ""}  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623670008437 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|multcore:mult_core Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670008456 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670008467 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670008494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/add_sub_arg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623670008543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623670008543 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|altshift:external_latency_ffs Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670008560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\"" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670008584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2 " "Instantiated megafunction \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623670008584 ""}  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623670008584 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|multcore:mult_core Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670008607 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670008624 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670008640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1qg " "Found entity 1: add_sub_1qg" {  } { { "db/add_sub_1qg.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/add_sub_1qg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623670008690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623670008690 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|altshift:external_latency_ffs Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670008705 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1623670010706 ""} { "Warning" "WSGN_FOUND_OCP_CORE" "Signal Tap " "\"Signal Tap\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1623670010706 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1623670010706 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "alt_vip_vfb " "Messages from megafunction that supports OpenCore Plus feature alt_vip_vfb" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Frame Buffer MegaCore will be disabled after the timeout is reached " "Frame Buffer MegaCore will be disabled after the timeout is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1623670010814 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1623670010814 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1623670010814 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1623670010814 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1623670010814 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1623670010815 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1623670010815 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "21 " "21 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1623670010856 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[9\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[9\]\" and its non-tri-state driver." {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623670011208 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1623670011208 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623670011208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623670011208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623670011208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623670011208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623670011208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623670011208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623670011208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623670011208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623670011208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623670011208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623670011208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623670011208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623670011208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623670011208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623670011208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623670011208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623670011208 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1623670011208 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1623670011208 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v" 442 -1 0 } } { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 374 -1 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_st_output.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_st_output.vhd" 60 -1 0 } } { "db/ip/qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/qsys/submodules/qsys_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_uart.v" 44 -1 0 } } { "db/dcfifo_isj1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 70 2 0 } } { "db/dcfifo_isj1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_isj1.tdf" 74 2 0 } } { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 366 -1 0 } } { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 5662 -1 0 } } { "db/ip/qsys/submodules/alt_cusp161_fifo_usedw_calculator.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_fifo_usedw_calculator.vhd" 160 -1 0 } } { "db/ip/qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v" 306 -1 0 } } { "db/a_graycounter_sh6.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_graycounter_sh6.tdf" 33 2 0 } } { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/qsys/submodules/qsys_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_uart.v" 61 -1 0 } } { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_controller.v" 66 -1 0 } } { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_controller.v" 82 -1 0 } } { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_controller.v" 65 -1 0 } } { "db/ip/qsys/submodules/alt_cusp161_pc.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_pc.vhd" 405 -1 0 } } { "db/a_graycounter_ovb.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_graycounter_ovb.tdf" 33 2 0 } } { "db/a_graycounter_sh6.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_graycounter_sh6.tdf" 47 2 0 } } { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 7662 -1 0 } } { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 398 -1 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 637 -1 0 } } { "db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_avalon_mm_bursting_master_fifo.vhd" 263 -1 0 } } { "db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv" 190 -1 0 } } { "db/a_graycounter_ovb.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_graycounter_ovb.tdf" 47 2 0 } } { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_controller.v" 61 -1 0 } } { "db/ip/qsys/submodules/alt_cusp161_reg.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_reg.vhd" 49 -1 0 } } { "db/ip/qsys/submodules/alt_cusp161_logic_fifo.vhd" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp161_logic_fifo.vhd" 121 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/qsys/submodules/terasic_auto_focus.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_auto_focus.v" 175 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 4044 -1 0 } } { "db/ip/qsys/submodules/qsys_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_uart.v" 43 -1 0 } } { "db/ip/qsys/submodules/qsys_uart.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_uart.v" 42 -1 0 } } { "db/ip/qsys/submodules/i2c_vcm_config.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_config.v" 107 -1 0 } } { "db/dcfifo_6kh1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 58 2 0 } } { "db/dcfifo_6kh1.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/dcfifo_6kh1.tdf" 62 2 0 } } { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 5923 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 7671 -1 0 } } { "db/ip/qsys/submodules/qsys_timer.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_timer.v" 167 -1 0 } } { "db/a_graycounter_uh6.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_graycounter_uh6.tdf" 33 2 0 } } { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 5842 -1 0 } } { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 285 -1 0 } } { "db/a_graycounter_uh6.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_graycounter_uh6.tdf" 49 2 0 } } { "db/a_graycounter_qvb.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_graycounter_qvb.tdf" 33 2 0 } } { "db/a_graycounter_qvb.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/a_graycounter_qvb.tdf" 49 2 0 } } { "db/shift_taps_3021.tdf" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/shift_taps_3021.tdf" 40 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1623670011353 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1623670011354 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~1 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[2\]~1\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623670011358 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~5 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[4\]~5\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623670011358 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~9 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[5\]~9\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623670011358 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~13 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[1\]~13\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623670011358 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~17 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~17\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623670011358 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~21 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~21\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623670011358 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~25 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[6\]~25\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623670011358 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~29 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[3\]~29\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623670011358 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~33 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[9\]~33\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623670011358 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~37 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[8\]~37\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623670011358 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~_emulated Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~41 " "Register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]\" is converted into an equivalent circuit using register \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~_emulated\" and latch \"Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[10\]~41\"" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623670011358 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|STEP_f[10]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1623670011358 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[9\]~synth " "Node \"ARDUINO_IO\[9\]~synth\"" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670021420 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1623670021420 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|GSENSOR_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623670021421 "|DE10_LITE_D8M_VIP|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623670021421 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670022845 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "548 " "548 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623670033700 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670033843 ""} { "Info" "ISCL_SCL_CELL_NAME" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670033843 ""} { "Info" "ISCL_SCL_CELL_NAME" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o " "Logic cell \"Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|scl_o\"" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "scl_o" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 159 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670033843 ""} { "Info" "ISCL_SCL_CELL_NAME" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o " "Logic cell \"Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sda_o\"" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "sda_o" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670033843 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1623670033843 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670034392 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/output_files/DE10_LITE_D8M_VIP.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/output_files/DE10_LITE_D8M_VIP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623670037267 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623670040394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623670040394 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7 compensate_clock clock0 CLK\[0\] " "PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 151 -1 0 } } { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 307 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 374 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1623670041093 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 151 -1 0 } } { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 307 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 374 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1623670041094 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670041947 "|DE10_LITE_D8M_VIP|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670041947 "|DE10_LITE_D8M_VIP|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623670041947 "|DE10_LITE_D8M_VIP|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623670041947 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13817 " "Implemented 13817 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623670041948 ""} { "Info" "ICUT_CUT_TM_OPINS" "103 " "Implemented 103 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623670041948 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "39 " "Implemented 39 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1623670041948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13073 " "Implemented 13073 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623670041948 ""} { "Info" "ICUT_CUT_TM_RAMS" "561 " "Implemented 561 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1623670041948 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1623670041948 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1623670041948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623670041948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 318 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 318 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5156 " "Peak virtual memory: 5156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623670042174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 14 12:27:22 2021 " "Processing ended: Mon Jun 14 12:27:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623670042174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:19 " "Elapsed time: 00:03:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623670042174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:20 " "Total CPU time (on all processors): 00:04:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623670042174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623670042174 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1623670044361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623670044369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 14 12:27:23 2021 " "Processing started: Mon Jun 14 12:27:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623670044369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1623670044369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1623670044369 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1623670044653 ""}
{ "Info" "0" "" "Project  = DE10_LITE_D8M_VIP" {  } {  } 0 0 "Project  = DE10_LITE_D8M_VIP" 0 0 "Fitter" 0 0 1623670044654 ""}
{ "Info" "0" "" "Revision = DE10_LITE_D8M_VIP" {  } {  } 0 0 "Revision = DE10_LITE_D8M_VIP" 0 0 "Fitter" 0 0 1623670044654 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1623670045043 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_LITE_D8M_VIP 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_LITE_D8M_VIP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1623670045172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623670045218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1623670045218 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7 clock2 " "Compensate clock of PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7\" has been set to clock2" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6907 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1623670045275 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[1\] 2 1 270 7500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 270 degrees (7500 ps) for Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6908 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1623670045302 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6909 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1623670045302 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[3\] port" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6910 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1623670045302 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[4\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[4\] port" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6911 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1623670045302 ""}  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6907 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1623670045302 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1623670045642 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1623670045660 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623670046451 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623670046451 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623670046451 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623670046451 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623670046451 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623670046451 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623670046451 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623670046451 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1623670046451 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1623670046451 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 36883 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623670046507 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 36885 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623670046507 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 36887 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623670046507 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 36889 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1623670046507 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1623670046507 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1623670046508 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1623670046508 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1623670046508 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1623670046508 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1623670046521 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1623670048003 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1623670051098 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6kh1 " "Entity dcfifo_6kh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_isj1 " "Entity dcfifo_isj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623670051118 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1623670051118 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_D8M_VIP.SDC " "Reading SDC File: 'DE10_LITE_D8M_VIP.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623670051428 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1623670051441 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1623670051441 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1623670051441 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1623670051441 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1623670051441 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1623670051441 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_D8M_VIP.SDC 80 clk_vga_ext clock " "Ignored filter at DE10_LITE_D8M_VIP.SDC(80): clk_vga_ext could not be matched with a clock" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_LITE_D8M_VIP.SDC 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_LITE_D8M_VIP.SDC(80): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga_ext  0.3 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\] " "set_output_delay -max -clock clk_vga_ext  0.3 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051444 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_LITE_D8M_VIP.SDC 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_LITE_D8M_VIP.SDC(81): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga_ext -1.6 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\] " "set_output_delay -min -clock clk_vga_ext -1.6 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051444 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051444 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/16.1/eee2rover/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.sdc " "Reading SDC File: 'c:/intelfpga_lite/16.1/eee2rover/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623670051445 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/16.1/eee2rover/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'c:/intelfpga_lite/16.1/eee2rover/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623670051501 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1623670051530 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051551 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051551 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051551 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051557 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051557 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051564 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051571 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051578 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051584 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051591 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051597 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051605 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051605 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051611 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051611 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051617 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051617 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051624 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051624 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051630 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051636 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051636 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051643 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051649 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051656 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051661 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051668 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051675 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051675 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051681 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051681 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051688 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051694 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051701 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051701 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051707 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051712 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051712 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051718 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051718 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051725 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051731 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051743 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051743 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051748 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051760 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051765 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051766 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051766 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051771 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051771 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051775 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051775 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051780 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051780 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051786 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051787 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051791 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051791 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051791 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1623670051798 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670051798 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1623670051798 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/16.1/eee2rover/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/intelfpga_lite/16.1/eee2rover/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623670051798 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/16.1/eee2rover/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/intelfpga_lite/16.1/eee2rover/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1623670051818 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket " "Node: Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END is being clocked by Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623670051913 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1623670051913 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP161_AVALON_ST_OUTPUT:dout|startofpacket"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~17 Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[0\]~17 is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623670051913 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1623670051913 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623670051913 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1623670051913 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623670051931 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1623670051931 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1623670052171 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1623670052176 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623670052178 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623670052178 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623670052178 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623670052178 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 clk_dram_ext " "  10.000 clk_dram_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623670052178 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623670052178 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623670052178 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MIPI_PIXEL_CLK " "  40.000 MIPI_PIXEL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623670052178 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MIPI_PIXEL_CLK_ext " "  40.000 MIPI_PIXEL_CLK_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623670052178 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623670052178 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623670052178 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " "  40.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623670052178 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 u0\|altpll_0\|sd1\|pll7\|clk\[4\] " "  50.000 u0\|altpll_0\|sd1\|pll7\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1623670052178 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1623670052178 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623670053424 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } { { "db/ip/qsys/submodules/i2c_vcm_config.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_config.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 10406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053424 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1623670053424 ""}  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 36838 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623670053424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623670053424 ""}  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6907 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623670053424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623670053424 ""}  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6907 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623670053424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623670053424 ""}  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6907 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623670053424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[4\] (placed in counter C3 of PLL_1) " "Automatically promoted node Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|wire_pll7_clk\[4\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623670053424 ""}  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6907 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623670053424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node MAX10_CLK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623670053424 ""}  } { { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 36839 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623670053424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623670053424 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 35918 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623670053424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK  " "Automatically promoted node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623670053424 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|comb~1 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|comb~1" {  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 15343 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053424 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK~0 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK~0" {  } { { "db/ip/qsys/submodules/i2c_vcm_config.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_config.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 16375 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053424 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1623670053424 ""}  } { { "db/ip/qsys/submodules/i2c_vcm_config.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_config.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 10406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623670053424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|comb~0  " "Automatically promoted node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623670053424 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 10454 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053424 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|rVS " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|rVS" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 10617 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053424 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|SUM\[27\]~0 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|SUM\[27\]~0" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 21467 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053424 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|always0~1 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|always0~1" {  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 22255 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053424 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1623670053424 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 13301 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623670053424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623670053424 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 36173 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053424 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1623670053424 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 36003 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623670053424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623670053426 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 36025 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623670053426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C  " "Automatically promoted node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[2\]~0 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[2\]~0" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 19996 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[4\]~1 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[4\]~1" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 19998 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[5\]~2 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[5\]~2" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 20000 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[1\]~3 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[1\]~3" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 20002 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[0\]~4 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[0\]~4" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 20004 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[7\]~5 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[7\]~5" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 20006 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[3\]~6 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[3\]~6" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 20008 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[6\]~7 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[6\]~7" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 20010 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[9\]~8 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[9\]~8" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 20012 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[8\]~9 " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP\[8\]~9" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 20014 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1623670053426 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1623670053426 ""}  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 10454 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623670053426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0  " "Automatically promoted node Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|r01038uv1mgcqkxzh2i4cwr9q8h49tn~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623670053426 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 13292 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623670053426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 3799 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1623670053426 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 13294 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623670053426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|focus_mode " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|focus_mode" {  } { { "db/ip/qsys/submodules/terasic_auto_focus.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_auto_focus.v" 80 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|focus_mode" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 10739 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|process_start " "Destination node Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|process_start" {  } { { "db/ip/qsys/submodules/terasic_auto_focus.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_auto_focus.v" 79 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|process_start" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 10740 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:out_reg\|data_valid " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:out_reg\|data_valid" {  } { { "ip/EEE_IMGPROC/STREAM_REG.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 13268 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:out_reg\|data_out\[1\] " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:out_reg\|data_out\[1\]" {  } { { "ip/EEE_IMGPROC/STREAM_REG.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 13272 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:in_reg\|data_valid " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|STREAM_REG:in_reg\|data_valid" {  } { { "ip/EEE_IMGPROC/STREAM_REG.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 10944 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[0\] " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[0\]" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 559 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 11233 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[8\] " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[8\]" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 559 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 11223 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[1\] " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[1\]" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 559 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 11230 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[9\] " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[9\]" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 559 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 11222 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[2\] " "Destination node Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\|s_readdata\[2\]" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 559 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 11229 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1623670053426 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1623670053426 ""}  } { { "db/ip/qsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1524 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623670053426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node Qsys:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623670053428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 12701 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|al" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6778 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 12675 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 12698 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 12700 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|clk_en" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6768 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|sto_condition" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6775 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_camera\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\|cmd_stop" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6777 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[7\] " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|sr\[7\]" {  } { { "db/ip/qsys/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_byte_ctrl.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 12745 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|cr\[3\] " "Destination node Qsys:u0\|i2c_opencores:i2c_opencores_mipi\|i2c_master_top:i2c_master_top_inst\|cr\[3\]" {  } { { "db/ip/qsys/submodules/i2c_master_top.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_top.v" 200 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 12832 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1623670053428 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1623670053428 ""}  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1517 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623670053428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623670053428 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 597 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Qsys:u0\|Qsys_nios2_gen2:nios2_gen2\|Qsys_nios2_gen2_cpu:cpu\|Qsys_nios2_gen2_cpu_nios2_oci:the_Qsys_nios2_gen2_cpu_nios2_oci\|Qsys_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 3804 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623670053428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node Qsys:u0\|Qsys_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1623670053428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|Qsys_altpll_0:altpll_0\|readdata\[0\]~1 " "Destination node Qsys:u0\|Qsys_altpll_0:altpll_0\|readdata\[0\]~1" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 271 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 22015 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1623670053428 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1623670053428 ""}  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 287 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 6938 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1623670053428 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1623670055326 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1623670056392 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1623670056412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1623670056415 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623670056447 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1623670056516 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1623670056517 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1623670056517 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623670056517 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1623670056576 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1623670058066 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1623670060369 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1623670060391 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1623670060391 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1623670060391 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1623670060391 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "51 I/O Output Buffer " "Packed 51 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1623670060391 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1623670060391 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1623670060391 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 151 -1 0 } } { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 307 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 374 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 20 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1623670060772 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7 clk\[4\] MIPI_REFCLK~output " "PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_u3t2:sd1\|pll7\" output port clk\[4\] feeds output pin \"MIPI_REFCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 151 -1 0 } } { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 307 0 0 } } { "db/ip/qsys/qsys.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 374 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 183 0 0 } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 75 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1623670060773 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623670062502 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1623670062539 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1623670065102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1623670066025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623670069740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1623670069903 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1623670106919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:37 " "Fitter placement operations ending: elapsed time is 00:00:37" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623670106920 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1623670109883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1623670110759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1623670127985 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1623670127985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623670139244 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 27.47 " "Total time spent on timing analysis during the Fitter is 27.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1623670139907 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623670140040 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623670144352 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623670144359 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623670150032 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1623670150700 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623670155397 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1623670158154 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "69 MAX 10 " "69 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1306 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1278 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1279 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1321 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1322 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1280 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1281 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1282 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1283 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1284 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1285 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1286 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1287 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1288 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1291 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1292 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1294 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3-V LVTTL F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1323 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1180 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1181 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1182 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1183 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1185 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1186 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1187 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1188 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1189 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1190 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1191 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1193 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1195 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1289 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1290 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAMERA_I2C_SCL 3.3-V LVTTL AA7 " "Pin CAMERA_I2C_SCL uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CAMERA_I2C_SCL } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SCL" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1324 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAMERA_I2C_SDA 3.3-V LVTTL Y6 " "Pin CAMERA_I2C_SDA uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CAMERA_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SDA" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1325 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_I2C_SCL 3.3-V LVTTL AA5 " "Pin MIPI_I2C_SCL uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_I2C_SCL } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1328 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_I2C_SDA 3.3-V LVTTL Y4 " "Pin MIPI_I2C_SDA uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SDA" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1329 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1307 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1308 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_VS 3.3-V LVTTL AB10 " "Pin MIPI_PIXEL_VS uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_VS } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_VS" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1333 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1256 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_CLK 3.3-V LVTTL W10 " "Pin MIPI_PIXEL_CLK uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_CLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_CLK" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1331 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1244 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1264 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1263 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1262 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1261 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1260 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1259 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1258 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1245 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1257 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1265 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_HS 3.3-V LVTTL AA9 " "Pin MIPI_PIXEL_HS uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_HS } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_HS" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1332 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[4\] 3.3-V LVTTL W7 " "Pin MIPI_PIXEL_D\[4\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[4\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1300 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[3\] 3.3-V LVTTL V7 " "Pin MIPI_PIXEL_D\[3\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[3\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1299 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[2\] 3.3-V LVTTL W8 " "Pin MIPI_PIXEL_D\[2\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[2\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1298 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[1\] 3.3-V LVTTL V8 " "Pin MIPI_PIXEL_D\[1\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1297 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[0\] 3.3-V LVTTL W9 " "Pin MIPI_PIXEL_D\[0\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[0\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1296 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[5\] 3.3-V LVTTL W6 " "Pin MIPI_PIXEL_D\[5\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[5\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1301 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[6\] 3.3-V LVTTL V5 " "Pin MIPI_PIXEL_D\[6\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[6\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1302 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[7\] 3.3-V LVTTL W5 " "Pin MIPI_PIXEL_D\[7\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[7\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1303 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[8\] 3.3-V LVTTL AA15 " "Pin MIPI_PIXEL_D\[8\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[8\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1304 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[9\] 3.3-V LVTTL AA14 " "Pin MIPI_PIXEL_D\[9\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MIPI_PIXEL_D[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[9\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1305 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1623670158374 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1623670158374 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "19 " "Following 19 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1321 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1322 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1280 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1281 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1282 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1283 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1284 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1285 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1286 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1287 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1288 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1291 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1292 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1294 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1323 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently enabled " "Pin ARDUINO_IO\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1289 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_D8M_VIP.v" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/" { { 0 { 0 ""} 0 1290 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1623670158382 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1623670158382 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/output_files/DE10_LITE_D8M_VIP.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/output_files/DE10_LITE_D8M_VIP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1623670159546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 96 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6019 " "Peak virtual memory: 6019 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623670162772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 14 12:29:22 2021 " "Processing ended: Mon Jun 14 12:29:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623670162772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:59 " "Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623670162772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:14 " "Total CPU time (on all processors): 00:04:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623670162772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1623670162772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1623670164189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623670164200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 14 12:29:24 2021 " "Processing started: Mon Jun 14 12:29:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623670164200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1623670164200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1623670164200 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1623670168057 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1623670168197 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1623670168197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623670168630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 14 12:29:28 2021 " "Processing ended: Mon Jun 14 12:29:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623670168630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623670168630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623670168630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1623670168630 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1623670169397 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1623670170245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623670170254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 14 12:29:29 2021 " "Processing started: Mon Jun 14 12:29:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623670170254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670170254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP " "Command: quartus_sta DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670170254 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1623670170441 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670171089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670171137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670171137 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670171802 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6kh1 " "Entity dcfifo_6kh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_isj1 " "Entity dcfifo_isj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1623670172151 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172151 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_D8M_VIP.SDC " "Reading SDC File: 'DE10_LITE_D8M_VIP.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172418 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1623670172425 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1623670172425 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1623670172425 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1623670172425 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172425 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_D8M_VIP.SDC 80 clk_vga_ext clock " "Ignored filter at DE10_LITE_D8M_VIP.SDC(80): clk_vga_ext could not be matched with a clock" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_LITE_D8M_VIP.SDC 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_LITE_D8M_VIP.SDC(80): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga_ext  0.3 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\] " "set_output_delay -max -clock clk_vga_ext  0.3 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172426 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_LITE_D8M_VIP.SDC 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_LITE_D8M_VIP.SDC(81): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga_ext -1.6 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\] " "set_output_delay -min -clock clk_vga_ext -1.6 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_HS VGA_VS\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172427 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.SDC" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172427 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/16.1/eee2rover/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.sdc " "Reading SDC File: 'c:/intelfpga_lite/16.1/eee2rover/de10_lite_d8m_vip_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172431 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/16.1/eee2rover/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'c:/intelfpga_lite/16.1/eee2rover/de10_lite_d8m_vip_16/db/ip/qsys/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172473 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1623670172496 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172514 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172515 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172515 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172515 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172515 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172520 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172524 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172529 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172529 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172529 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172533 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172533 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172538 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172538 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172542 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172546 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172547 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172551 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172551 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172551 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172556 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172560 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172565 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172569 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172574 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172578 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172579 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172583 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172583 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172589 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172593 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172598 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172598 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172603 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172603 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172608 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172608 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172613 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172613 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172618 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172618 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172623 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172623 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172627 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172631 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172631 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172636 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172636 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172640 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172640 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172645 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172645 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172645 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172655 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172655 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172660 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172669 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172673 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172678 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172682 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172682 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172686 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172686 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172686 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172690 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172690 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172695 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172699 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623670172699 ""}  } { { "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/intelFPGA_lite/16.1/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172699 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/16.1/eee2rover/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/intelfpga_lite/16.1/eee2rover/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172703 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/16.1/eee2rover/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/intelfpga_lite/16.1/eee2rover/de10_lite_d8m_vip_16/db/ip/qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172717 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket " "Node: Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END is being clocked by Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623670172801 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172801 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP161_AVALON_ST_OUTPUT:dout|startofpacket"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~21 Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~21 is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623670172801 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172801 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623670172801 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172801 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623670172824 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670172986 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1623670172992 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1623670173022 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1623670173191 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670173278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -27.994 " "Worst-case setup slack is -27.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.994            -774.794 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "  -27.994            -774.794 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.927               0.000 clk_dram_ext  " "    3.927               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.671               0.000 MAX10_CLK1_50  " "    6.671               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.046               0.000 MAX10_CLK2_50  " "    9.046               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.815               0.000 MIPI_PIXEL_CLK  " "   12.815               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.034               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   31.034               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.342               0.000 altera_reserved_tck  " "   44.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670173281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.248 " "Worst-case hold slack is 0.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 MAX10_CLK1_50  " "    0.248               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.340               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.340               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 MAX10_CLK2_50  " "    0.348               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 MIPI_PIXEL_CLK  " "    0.378               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.177               0.000 clk_dram_ext  " "    2.177               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670173376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.820 " "Worst-case recovery slack is 2.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.820               0.000 MAX10_CLK1_50  " "    2.820               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.175               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    4.175               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.301               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    5.301               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.107               0.000 MIPI_PIXEL_CLK  " "   37.107               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.249               0.000 altera_reserved_tck  " "   47.249               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670173415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.867 " "Worst-case removal slack is 0.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 altera_reserved_tck  " "    0.867               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.967               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.680               0.000 MIPI_PIXEL_CLK  " "    1.680               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.789               0.000 MAX10_CLK1_50  " "    1.789               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.525               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    2.525               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670173450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.674 " "Worst-case minimum pulse width slack is 4.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.674               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    4.674               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.853               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    4.853               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.790               0.000 clk_dram_ext  " "    5.790               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.442               0.000 MAX10_CLK1_50  " "    9.442               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.661               0.000 MAX10_CLK2_50  " "    9.661               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.581               0.000 MIPI_PIXEL_CLK  " "   19.581               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.703               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   19.703               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.629               0.000 altera_reserved_tck  " "   49.629               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670173462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670173462 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 81 synchronizer chains. " "Report Metastability: Found 81 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670173532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670173532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 81 " "Number of Synchronizer Chains Found: 81" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670173532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670173532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670173532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.512 ns " "Worst Case Available Settling Time: 9.512 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670173532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670173532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670173532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670173532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670173532 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670173532 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670173532 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1623670173539 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670173595 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670179217 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket " "Node: Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END is being clocked by Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623670179918 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670179918 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP161_AVALON_ST_OUTPUT:dout|startofpacket"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~21 Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~21 is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623670179918 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670179918 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623670179919 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670179919 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623670179937 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670179937 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670179938 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670180173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.496 " "Worst-case setup slack is -24.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.496            -483.992 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "  -24.496            -483.992 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.045               0.000 clk_dram_ext  " "    4.045               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.790               0.000 MAX10_CLK1_50  " "    7.790               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.522               0.000 MAX10_CLK2_50  " "    9.522               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.948               0.000 MIPI_PIXEL_CLK  " "   12.948               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.649               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   31.649               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.812               0.000 altera_reserved_tck  " "   44.812               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670180176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.251 " "Worst-case hold slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 MAX10_CLK1_50  " "    0.251               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.305               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.305               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 MAX10_CLK2_50  " "    0.312               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 MIPI_PIXEL_CLK  " "    0.338               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.124               0.000 clk_dram_ext  " "    2.124               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670180256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.061 " "Worst-case recovery slack is 3.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.061               0.000 MAX10_CLK1_50  " "    3.061               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.674               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    4.674               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.664               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    5.664               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.306               0.000 MIPI_PIXEL_CLK  " "   37.306               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.468               0.000 altera_reserved_tck  " "   47.468               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670180292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.792 " "Worst-case removal slack is 0.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.792               0.000 altera_reserved_tck  " "    0.792               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.893               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.529               0.000 MIPI_PIXEL_CLK  " "    1.529               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.609               0.000 MAX10_CLK1_50  " "    1.609               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.287               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    2.287               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670180321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.692 " "Worst-case minimum pulse width slack is 4.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.692               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    4.692               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.876               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    4.876               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.790               0.000 clk_dram_ext  " "    5.790               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.456               0.000 MAX10_CLK1_50  " "    9.456               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.668               0.000 MAX10_CLK2_50  " "    9.668               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.649               0.000 MIPI_PIXEL_CLK  " "   19.649               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.700               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   19.700               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.653               0.000 altera_reserved_tck  " "   49.653               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670180332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670180332 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 81 synchronizer chains. " "Report Metastability: Found 81 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670180405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670180405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 81 " "Number of Synchronizer Chains Found: 81" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670180405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670180405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670180405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.338 ns " "Worst Case Available Settling Time: 10.338 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670180405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670180405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670180405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670180405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670180405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670180405 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670180405 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1623670180413 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket " "Node: Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|VCM_END is being clocked by Qsys:u0\|Qsys_alt_vip_vfb_0:alt_vip_vfb_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\|startofpacket" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623670180907 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670180907 "|DE10_LITE_D8M_VIP|Qsys:u0|Qsys_alt_vip_vfb_0:alt_vip_vfb_0|ALT_CUSP161_AVALON_ST_OUTPUT:dout|startofpacket"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~21 Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C " "Latch Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|STEP_f\[7\]~21 is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|VCM_CTRL_P:vcm_ctrl\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623670180907 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670180907 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|VCM_CTRL_P:vcm_ctrl|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Node: Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK " "Register Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|I2C_VCM_Controller:u0\|SD_COUNTER\[0\] is being clocked by Qsys:u0\|TERASIC_AUTO_FOCUS:terasic_auto_focus_0\|I2C_VCM_Config:vcm_i2c\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623670180907 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670180907 "|DE10_LITE_D8M_VIP|Qsys:u0|TERASIC_AUTO_FOCUS:terasic_auto_focus_0|I2C_VCM_Config:vcm_i2c|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1623670180926 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670180926 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670180927 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670181009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.143 " "Worst-case setup slack is -5.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.143             -54.527 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   -5.143             -54.527 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.002               0.000 clk_dram_ext  " "    4.002               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.391               0.000 MAX10_CLK2_50  " "   11.391               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.430               0.000 MIPI_PIXEL_CLK  " "   13.430               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.971               0.000 MAX10_CLK1_50  " "   13.971               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.040               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   36.040               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.795               0.000 altera_reserved_tck  " "   47.795               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670181020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.098 " "Worst-case hold slack is 0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 MAX10_CLK1_50  " "    0.098               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.147               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.147               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 MAX10_CLK2_50  " "    0.152               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 MIPI_PIXEL_CLK  " "    0.154               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.838               0.000 clk_dram_ext  " "    1.838               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670181104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.139 " "Worst-case recovery slack is 6.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.139               0.000 MAX10_CLK1_50  " "    6.139               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.216               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    7.216               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.639               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    7.639               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.704               0.000 MIPI_PIXEL_CLK  " "   38.704               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.961               0.000 altera_reserved_tck  " "   48.961               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670181131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.388 " "Worst-case removal slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 altera_reserved_tck  " "    0.388               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "    0.422               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773               0.000 MAX10_CLK1_50  " "    0.773               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773               0.000 MIPI_PIXEL_CLK  " "    0.773               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.070               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    1.070               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670181173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 clk_dram_ext  " "    2.000               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.000               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.713               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    4.713               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.255               0.000 MAX10_CLK1_50  " "    9.255               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.332               0.000 MAX10_CLK2_50  " "    9.332               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.202               0.000 MIPI_PIXEL_CLK  " "   19.202               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.729               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\]  " "   19.729               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.411               0.000 altera_reserved_tck  " "   49.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1623670181188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670181188 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 81 synchronizer chains. " "Report Metastability: Found 81 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670181252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670181252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 81 " "Number of Synchronizer Chains Found: 81" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670181252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670181252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670181252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.316 ns " "Worst Case Available Settling Time: 15.316 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670181252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670181252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670181252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670181252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670181252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1623670181252 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670181252 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670183006 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670183008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 95 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4994 " "Peak virtual memory: 4994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623670183177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 14 12:29:43 2021 " "Processing ended: Mon Jun 14 12:29:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623670183177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623670183177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623670183177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670183177 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 509 s " "Quartus Prime Full Compilation was successful. 0 errors, 509 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1623670184078 ""}
