# TCL File Generated by Component Editor 18.1
# Sat Apr 04 23:17:08 BRT 2020
# DO NOT MODIFY


# 
# RMAP_Memory_Subunit_Area "RMAP_Memory_Subunit_Area" v1
# rfranca 2020.04.04.23:17:08
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module RMAP_Memory_Subunit_Area
# 
set_module_property DESCRIPTION ""
set_module_property NAME RMAP_Memory_Subunit_Area
set_module_property VERSION 1
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR rfranca
set_module_property DISPLAY_NAME RMAP_Memory_Subunit_Area
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL srme_rmap_memory_subunit_area_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file srme_avalon_mm_rmap_subunit_pkg.vhd VHDL PATH RMAP_Memory_Subunit_Area/AVALON_RMAP_REGISTERS/srme_avalon_mm_rmap_subunit_pkg.vhd
add_fileset_file srme_rmap_mem_area_subunit_pkg.vhd VHDL PATH RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_pkg.vhd
add_fileset_file srme_rmap_mem_area_subunit_arbiter_ent.vhd VHDL PATH RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_arbiter_ent.vhd
add_fileset_file srme_rmap_mem_area_subunit_read_ent.vhd VHDL PATH RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_read_ent.vhd
add_fileset_file srme_rmap_mem_area_subunit_write_ent.vhd VHDL PATH RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_write_ent.vhd
add_fileset_file srme_mem_area_altsyncram.vhd VHDL PATH RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/altera_ipcore/altsyncram/srme_mem_area_altsyncram/srme_mem_area_altsyncram.vhd
add_fileset_file srme_rmap_memory_subunit_area_top.vhd VHDL PATH RMAP_Memory_Subunit_Area/srme_rmap_memory_subunit_area_top.vhd TOP_LEVEL_FILE

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL srme_rmap_memory_subunit_area_top
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file srme_avalon_mm_rmap_subunit_pkg.vhd VHDL PATH RMAP_Memory_Subunit_Area/AVALON_RMAP_REGISTERS/srme_avalon_mm_rmap_subunit_pkg.vhd
add_fileset_file srme_rmap_mem_area_subunit_pkg.vhd VHDL PATH RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_pkg.vhd
add_fileset_file srme_rmap_mem_area_subunit_arbiter_ent.vhd VHDL PATH RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_arbiter_ent.vhd
add_fileset_file srme_rmap_mem_area_subunit_read_ent.vhd VHDL PATH RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_read_ent.vhd
add_fileset_file srme_rmap_mem_area_subunit_write_ent.vhd VHDL PATH RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/srme_rmap_mem_area_subunit_write_ent.vhd
add_fileset_file srme_mem_area_altsyncram.vhd VHDL PATH RMAP_Memory_Subunit_Area/SUBUNIT_RMAP_MEMORY/altera_ipcore/altsyncram/srme_mem_area_altsyncram/srme_mem_area_altsyncram.vhd
add_fileset_file srme_rmap_memory_subunit_area_top.vhd VHDL PATH RMAP_Memory_Subunit_Area/srme_rmap_memory_subunit_area_top.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink_100mhz
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset_i reset Input 1


# 
# connection point clock_sink_100mhz
# 
add_interface clock_sink_100mhz clock end
set_interface_property clock_sink_100mhz clockRate 100000000
set_interface_property clock_sink_100mhz ENABLED true
set_interface_property clock_sink_100mhz EXPORT_OF ""
set_interface_property clock_sink_100mhz PORT_NAME_MAP ""
set_interface_property clock_sink_100mhz CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink_100mhz SVD_ADDRESS_GROUP ""

add_interface_port clock_sink_100mhz clk_100_i clk Input 1


# 
# connection point avalon_rmap_slave_0
# 
add_interface avalon_rmap_slave_0 avalon end
set_interface_property avalon_rmap_slave_0 addressUnits WORDS
set_interface_property avalon_rmap_slave_0 associatedClock clock_sink_100mhz
set_interface_property avalon_rmap_slave_0 associatedReset reset_sink
set_interface_property avalon_rmap_slave_0 bitsPerSymbol 8
set_interface_property avalon_rmap_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_rmap_slave_0 burstcountUnits WORDS
set_interface_property avalon_rmap_slave_0 explicitAddressSpan 0
set_interface_property avalon_rmap_slave_0 holdTime 0
set_interface_property avalon_rmap_slave_0 linewrapBursts false
set_interface_property avalon_rmap_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_rmap_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_rmap_slave_0 readLatency 0
set_interface_property avalon_rmap_slave_0 readWaitTime 1
set_interface_property avalon_rmap_slave_0 setupTime 0
set_interface_property avalon_rmap_slave_0 timingUnits Cycles
set_interface_property avalon_rmap_slave_0 writeWaitTime 0
set_interface_property avalon_rmap_slave_0 ENABLED true
set_interface_property avalon_rmap_slave_0 EXPORT_OF ""
set_interface_property avalon_rmap_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_rmap_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_rmap_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_rmap_slave_0 avs_0_rmap_address_i address Input 12
add_interface_port avalon_rmap_slave_0 avs_0_rmap_byteenable_i byteenable Input 4
add_interface_port avalon_rmap_slave_0 avs_0_rmap_write_i write Input 1
add_interface_port avalon_rmap_slave_0 avs_0_rmap_writedata_i writedata Input 32
add_interface_port avalon_rmap_slave_0 avs_0_rmap_read_i read Input 1
add_interface_port avalon_rmap_slave_0 avs_0_rmap_readdata_o readdata Output 32
add_interface_port avalon_rmap_slave_0 avs_0_rmap_waitrequest_o waitrequest Output 1
set_interface_assignment avalon_rmap_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_rmap_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_rmap_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_rmap_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point conduit_end_subunit_rmap_slave_0
# 
add_interface conduit_end_subunit_rmap_slave_0 conduit end
set_interface_property conduit_end_subunit_rmap_slave_0 associatedClock clock_sink_100mhz
set_interface_property conduit_end_subunit_rmap_slave_0 associatedReset reset_sink
set_interface_property conduit_end_subunit_rmap_slave_0 ENABLED true
set_interface_property conduit_end_subunit_rmap_slave_0 EXPORT_OF ""
set_interface_property conduit_end_subunit_rmap_slave_0 PORT_NAME_MAP ""
set_interface_property conduit_end_subunit_rmap_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_subunit_rmap_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_subunit_rmap_slave_0 subunit_0_rmap_wr_address_i wr_address_signal Input 32
add_interface_port conduit_end_subunit_rmap_slave_0 subunit_0_rmap_write_i write_signal Input 1
add_interface_port conduit_end_subunit_rmap_slave_0 subunit_0_rmap_writedata_i writedata_signal Input 8
add_interface_port conduit_end_subunit_rmap_slave_0 subunit_0_rmap_rd_address_i rd_address_signal Input 32
add_interface_port conduit_end_subunit_rmap_slave_0 subunit_0_rmap_read_i read_signal Input 1
add_interface_port conduit_end_subunit_rmap_slave_0 subunit_0_rmap_wr_waitrequest_o wr_waitrequest_signal Output 1
add_interface_port conduit_end_subunit_rmap_slave_0 subunit_0_rmap_readdata_o readdata_signal Output 8
add_interface_port conduit_end_subunit_rmap_slave_0 subunit_0_rmap_rd_waitrequest_o rd_waitrequest_signal Output 1


# 
# connection point conduit_end_rmap_mem_configs_in
# 
add_interface conduit_end_rmap_mem_configs_in conduit end
set_interface_property conduit_end_rmap_mem_configs_in associatedClock clock_sink_100mhz
set_interface_property conduit_end_rmap_mem_configs_in associatedReset reset_sink
set_interface_property conduit_end_rmap_mem_configs_in ENABLED true
set_interface_property conduit_end_rmap_mem_configs_in EXPORT_OF ""
set_interface_property conduit_end_rmap_mem_configs_in PORT_NAME_MAP ""
set_interface_property conduit_end_rmap_mem_configs_in CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end_rmap_mem_configs_in SVD_ADDRESS_GROUP ""

add_interface_port conduit_end_rmap_mem_configs_in rmap_mem_addr_offset_i mem_addr_offset_signal Input 32

