{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458479761984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458479761985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 20 14:16:01 2016 " "Processing started: Sun Mar 20 14:16:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458479761985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479761985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano -c DE0_Nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479761985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1458479762887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "sdram_pll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/sdram_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/LED_Controller/LED_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/LED_Controller/LED_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Controller " "Found entity 1: LED_Controller" {  } { { "ip/LED_Controller/LED_Controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/ip/LED_Controller/LED_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777389 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LT24_Controller LT24_Controller.v(25) " "Verilog Module Declaration warning at LT24_Controller.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LT24_Controller\"" {  } { { "ip/LT24_Controller/LT24_Controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/ip/LT24_Controller/LT24_Controller.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479777389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/LT24_Controller/LT24_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/LT24_Controller/LT24_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_Controller " "Found entity 1: LT24_Controller" {  } { { "ip/LT24_Controller/LT24_Controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/ip/LT24_Controller/LT24_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC " "Found entity 1: DE0_LT24_SOPC" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_irq_mapper " "Found entity 1: DE0_LT24_SOPC_irq_mapper" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_irq_mapper.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777429 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_mux " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_mux" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_demux " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_demux" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_cmd_mux " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_cmd_mux" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_cmd_demux " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_cmd_demux" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777445 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777445 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777445 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777445 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458479777449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458479777452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777457 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_019.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_019.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_019.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_019.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458479777459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_019.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_019.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_019.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_019.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458479777459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_019.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_019.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_019_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_019_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_019.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_019.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777460 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_019 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_019" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_019.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_019.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458479777460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458479777460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_014_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_014_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777461 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_014 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_014" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458479777461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458479777461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777462 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_007 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_007" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458479777462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458479777462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777463 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_002 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_002" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458479777463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458479777463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777464 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_001 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_001" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458479777464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1458479777464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777465 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_sys_clk_timer " "Found entity 1: DE0_LT24_SOPC_sys_clk_timer" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_sys_clk_timer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_pic_mem " "Found entity 1: DE0_LT24_SOPC_pic_mem" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/TERASIC_SPI_3WIRE.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/TERASIC_SPI_3WIRE.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_SPI_3WIRE " "Found entity 1: TERASIC_SPI_3WIRE" {  } { { "DE0_LT24_SOPC/synthesis/submodules/TERASIC_SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/TERASIC_SPI_3WIRE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_3WIRE " "Found entity 1: SPI_3WIRE" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/gsensor_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/gsensor_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 gsensor_fifo " "Found entity 1: gsensor_fifo" {  } { { "DE0_LT24_SOPC/synthesis/submodules/gsensor_fifo.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/gsensor_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyCycloneSPI " "Found entity 1: MyCycloneSPI" {  } { { "DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_background_mem " "Found entity 1: DE0_LT24_SOPC_background_mem" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_TIMER " "Found entity 1: DE0_LT24_SOPC_TIMER" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module " "Found entity 1: DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777481 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_SDRAM_Controler " "Found entity 2: DE0_LT24_SOPC_SDRAM_Controler" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_interface_irq " "Found entity 1: LT24_interface_irq" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_LT24_TOUCH_SPI " "Found entity 1: DE0_LT24_SOPC_LT24_TOUCH_SPI" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N " "Found entity 1: DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_BUSY.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_BUSY.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_LT24_TOUCH_BUSY " "Found entity 1: DE0_LT24_SOPC_LT24_TOUCH_BUSY" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_BUSY.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_BUSY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_LCD_RSTN.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_LCD_RSTN.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_LT24_LCD_RSTN " "Found entity 1: DE0_LT24_SOPC_LT24_LCD_RSTN" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_LCD_RSTN.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_LCD_RSTN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777487 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LT24_Controller LT24_Controller.v(25) " "Verilog Module Declaration warning at LT24_Controller.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LT24_Controller\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479777487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_Controller " "Found entity 1: LT24_Controller" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/LED_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/LED_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Controller " "Found entity 1: LED_Controller" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LED_Controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LED_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_KEY.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_KEY.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_KEY " "Found entity 1: DE0_LT24_SOPC_KEY" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_KEY.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_KEY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v 5 5 " "Found 5 design units, including 5 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_JTAG_UART_sim_scfifo_w " "Found entity 1: DE0_LT24_SOPC_JTAG_UART_sim_scfifo_w" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777491 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_JTAG_UART_scfifo_w " "Found entity 2: DE0_LT24_SOPC_JTAG_UART_scfifo_w" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777491 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_LT24_SOPC_JTAG_UART_sim_scfifo_r " "Found entity 3: DE0_LT24_SOPC_JTAG_UART_sim_scfifo_r" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777491 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_LT24_SOPC_JTAG_UART_scfifo_r " "Found entity 4: DE0_LT24_SOPC_JTAG_UART_scfifo_r" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777491 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_LT24_SOPC_JTAG_UART " "Found entity 5: DE0_LT24_SOPC_JTAG_UART" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479777491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479777491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v 27 27 " "Found 27 design units, including 27 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_ic_data_module " "Found entity 1: DE0_LT24_SOPC_CPU_ic_data_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_CPU_ic_tag_module " "Found entity 2: DE0_LT24_SOPC_CPU_ic_tag_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_LT24_SOPC_CPU_bht_module " "Found entity 3: DE0_LT24_SOPC_CPU_bht_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_LT24_SOPC_CPU_register_bank_a_module " "Found entity 4: DE0_LT24_SOPC_CPU_register_bank_a_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_LT24_SOPC_CPU_register_bank_b_module " "Found entity 5: DE0_LT24_SOPC_CPU_register_bank_b_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0_LT24_SOPC_CPU_dc_tag_module " "Found entity 6: DE0_LT24_SOPC_CPU_dc_tag_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0_LT24_SOPC_CPU_dc_data_module " "Found entity 7: DE0_LT24_SOPC_CPU_dc_data_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE0_LT24_SOPC_CPU_dc_victim_module " "Found entity 8: DE0_LT24_SOPC_CPU_dc_victim_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE0_LT24_SOPC_CPU_nios2_oci_debug " "Found entity 9: DE0_LT24_SOPC_CPU_nios2_oci_debug" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE0_LT24_SOPC_CPU_ociram_sp_ram_module " "Found entity 10: DE0_LT24_SOPC_CPU_ociram_sp_ram_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE0_LT24_SOPC_CPU_nios2_ocimem " "Found entity 11: DE0_LT24_SOPC_CPU_nios2_ocimem" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE0_LT24_SOPC_CPU_nios2_avalon_reg " "Found entity 12: DE0_LT24_SOPC_CPU_nios2_avalon_reg" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE0_LT24_SOPC_CPU_nios2_oci_break " "Found entity 13: DE0_LT24_SOPC_CPU_nios2_oci_break" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE0_LT24_SOPC_CPU_nios2_oci_xbrk " "Found entity 14: DE0_LT24_SOPC_CPU_nios2_oci_xbrk" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE0_LT24_SOPC_CPU_nios2_oci_dbrk " "Found entity 15: DE0_LT24_SOPC_CPU_nios2_oci_dbrk" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE0_LT24_SOPC_CPU_nios2_oci_itrace " "Found entity 16: DE0_LT24_SOPC_CPU_nios2_oci_itrace" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE0_LT24_SOPC_CPU_nios2_oci_td_mode " "Found entity 17: DE0_LT24_SOPC_CPU_nios2_oci_td_mode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE0_LT24_SOPC_CPU_nios2_oci_dtrace " "Found entity 18: DE0_LT24_SOPC_CPU_nios2_oci_dtrace" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt " "Found entity 19: DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc " "Found entity 20: DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc " "Found entity 21: DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE0_LT24_SOPC_CPU_nios2_oci_fifo " "Found entity 22: DE0_LT24_SOPC_CPU_nios2_oci_fifo" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE0_LT24_SOPC_CPU_nios2_oci_pib " "Found entity 23: DE0_LT24_SOPC_CPU_nios2_oci_pib" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE0_LT24_SOPC_CPU_nios2_oci_im " "Found entity 24: DE0_LT24_SOPC_CPU_nios2_oci_im" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE0_LT24_SOPC_CPU_nios2_performance_monitors " "Found entity 25: DE0_LT24_SOPC_CPU_nios2_performance_monitors" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE0_LT24_SOPC_CPU_nios2_oci " "Found entity 26: DE0_LT24_SOPC_CPU_nios2_oci" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE0_LT24_SOPC_CPU " "Found entity 27: DE0_LT24_SOPC_CPU" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479778298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper " "Found entity 1: DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479778300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk " "Found entity 1: DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479778300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_jtag_debug_module_tck " "Found entity 1: DE0_LT24_SOPC_CPU_jtag_debug_module_tck" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_tck.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479778301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_oci_test_bench " "Found entity 1: DE0_LT24_SOPC_CPU_oci_test_bench" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_oci_test_bench.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479778302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_mult_cell " "Found entity 1: DE0_LT24_SOPC_CPU_mult_cell" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479778303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_test_bench " "Found entity 1: DE0_LT24_SOPC_CPU_test_bench" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_test_bench.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479778304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v 4 4 " "Found 4 design units, including 4 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c " "Found entity 1: DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778306 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_ALT_PLL_stdsync_sv6 " "Found entity 2: DE0_LT24_SOPC_ALT_PLL_stdsync_sv6" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778306 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_LT24_SOPC_ALT_PLL_altpll_ggu2 " "Found entity 3: DE0_LT24_SOPC_ALT_PLL_altpll_ggu2" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778306 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_LT24_SOPC_ALT_PLL " "Found entity 4: DE0_LT24_SOPC_ALT_PLL" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479778306 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LT24_buffer.v(205) " "Verilog HDL information at LT24_buffer.v(205): always construct contains both blocking and non-blocking assignments" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 205 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1458479778307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LT24_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file LT24_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_buffer " "Found entity 1: LT24_buffer" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479778308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MySPI.sv 1 1 " "Found 1 design units, including 1 entities, in source file MySPI.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySPI " "Found entity 1: MySPI" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/MySPI.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479778309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano " "Found entity 1: DE0_Nano" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479778310 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_CPU.v(2120) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_CPU.v(2120): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1458479778334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_CPU.v(2122) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_CPU.v(2122): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1458479778334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_CPU.v(2278) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_CPU.v(2278): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2278 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1458479778334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_CPU.v(3102) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_CPU.v(3102): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3102 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1458479778337 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_LT24_TOUCH_SPI.v(401) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_LT24_TOUCH_SPI.v(401): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1458479778345 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_SDRAM_Controler.v(316) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_SDRAM_Controler.v(316): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1458479778347 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_SDRAM_Controler.v(326) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_SDRAM_Controler.v(326): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1458479778347 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_SDRAM_Controler.v(336) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_SDRAM_Controler.v(336): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1458479778347 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_SDRAM_Controler.v(680) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_SDRAM_Controler.v(680): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1458479778348 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano " "Elaborating entity \"DE0_Nano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1458479778491 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIC32_INT1 DE0_Nano.sv(202) " "Verilog HDL or VHDL warning at DE0_Nano.sv(202): object \"PIC32_INT1\" assigned a value but never read" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479778492 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIC32_C1TX DE0_Nano.sv(203) " "Verilog HDL or VHDL warning at DE0_Nano.sv(203): object \"PIC32_C1TX\" assigned a value but never read" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479778492 "|DE0_Nano"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PIC32_C1RX DE0_Nano.sv(203) " "Verilog HDL warning at DE0_Nano.sv(203): object PIC32_C1RX used but never assigned" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 203 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1458479778492 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIC32_SCL3A DE0_Nano.sv(204) " "Verilog HDL or VHDL warning at DE0_Nano.sv(204): object \"PIC32_SCL3A\" assigned a value but never read" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479778492 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIC32_SDA3A DE0_Nano.sv(204) " "Verilog HDL or VHDL warning at DE0_Nano.sv(204): object \"PIC32_SDA3A\" assigned a value but never read" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479778493 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIC32_RESET DE0_Nano.sv(205) " "Verilog HDL or VHDL warning at DE0_Nano.sv(205): object \"PIC32_RESET\" assigned a value but never read" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479778493 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Status DE0_Nano.sv(208) " "Verilog HDL or VHDL warning at DE0_Nano.sv(208): object \"Status\" assigned a value but never read" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479778493 "|DE0_Nano"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PIC32_C1RX 0 DE0_Nano.sv(203) " "Net \"PIC32_C1RX\" at DE0_Nano.sv(203) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 203 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1458479778496 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0 DE0_Nano.sv(126) " "Output port \"GPIO_0\" at DE0_Nano.sv(126) has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458479778496 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO DE0_Nano.sv(104) " "Output port \"EPCS_ASDO\" at DE0_Nano.sv(104) has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458479778496 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK DE0_Nano.sv(106) " "Output port \"EPCS_DCLK\" at DE0_Nano.sv(106) has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458479778496 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO DE0_Nano.sv(107) " "Output port \"EPCS_NCSO\" at DE0_Nano.sv(107) has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458479778496 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N DE0_Nano.sv(116) " "Output port \"ADC_CS_N\" at DE0_Nano.sv(116) has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458479778496 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR DE0_Nano.sv(117) " "Output port \"ADC_SADDR\" at DE0_Nano.sv(117) has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458479778496 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE0_Nano.sv(118) " "Output port \"ADC_SCLK\" at DE0_Nano.sv(118) has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458479778496 "|DE0_Nano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:lol " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:lol\"" {  } { { "DE0_Nano.sv" "lol" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479778518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:lol\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:lol\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "altpll_component" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/sdram_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479778572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:lol\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:lol\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/sdram_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479778583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:lol\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:lol\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -3000 " "Parameter \"clk0_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479778584 ""}  } { { "sdram_pll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/sdram_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458479778584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_altpll " "Found entity 1: sdram_pll_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/sdram_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479778630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479778630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_altpll sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated " "Elaborating entity \"sdram_pll_altpll\" for hierarchy \"sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479778631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC DE0_LT24_SOPC:DE0_LT24_SOPC_inst " "Elaborating entity \"DE0_LT24_SOPC\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\"" {  } { { "DE0_Nano.sv" "DE0_LT24_SOPC_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479778642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_ALT_PLL DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll " "Elaborating entity \"DE0_LT24_SOPC_ALT_PLL\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "alt_pll" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479778707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_ALT_PLL_stdsync_sv6 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2 " "Elaborating entity \"DE0_LT24_SOPC_ALT_PLL_stdsync_sv6\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "stdsync2" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479778712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2\|DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2\|DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c:dffpipe3\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "dffpipe3" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479778715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_ALT_PLL_altpll_ggu2 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1 " "Elaborating entity \"DE0_LT24_SOPC_ALT_PLL_altpll_ggu2\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "sd1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479778721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu " "Elaborating entity \"DE0_LT24_SOPC_CPU\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "cpu" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479778749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_test_bench DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_test_bench:the_DE0_LT24_SOPC_CPU_test_bench " "Elaborating entity \"DE0_LT24_SOPC_CPU_test_bench\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_test_bench:the_DE0_LT24_SOPC_CPU_test_bench\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_test_bench" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 6148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_ic_data_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data " "Elaborating entity \"DE0_LT24_SOPC_CPU_ic_data_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_ic_data" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479779334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479779334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_ic_tag_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag " "Elaborating entity \"DE0_LT24_SOPC_CPU_ic_tag_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_ic_tag" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5eh1 " "Found entity 1: altsyncram_5eh1" {  } { { "db/altsyncram_5eh1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/altsyncram_5eh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479779442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479779442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5eh1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5eh1:auto_generated " "Elaborating entity \"altsyncram_5eh1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5eh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_bht_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht " "Elaborating entity \"DE0_LT24_SOPC_CPU_bht_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_bht" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1h1 " "Found entity 1: altsyncram_s1h1" {  } { { "db/altsyncram_s1h1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/altsyncram_s1h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479779552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479779552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s1h1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht\|altsyncram:the_altsyncram\|altsyncram_s1h1:auto_generated " "Elaborating entity \"altsyncram_s1h1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht\|altsyncram:the_altsyncram\|altsyncram_s1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_register_bank_a_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a " "Elaborating entity \"DE0_LT24_SOPC_CPU_register_bank_a_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_register_bank_a" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sfg1 " "Found entity 1: altsyncram_sfg1" {  } { { "db/altsyncram_sfg1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/altsyncram_sfg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479779662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479779662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sfg1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_sfg1:auto_generated " "Elaborating entity \"altsyncram_sfg1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_sfg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_register_bank_b_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b " "Elaborating entity \"DE0_LT24_SOPC_CPU_register_bank_b_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_register_bank_b" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tfg1 " "Found entity 1: altsyncram_tfg1" {  } { { "db/altsyncram_tfg1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/altsyncram_tfg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479779783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479779783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tfg1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tfg1:auto_generated " "Elaborating entity \"altsyncram_tfg1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tfg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_dc_tag_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag " "Elaborating entity \"DE0_LT24_SOPC_CPU_dc_tag_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_dc_tag" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qmg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qmg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qmg1 " "Found entity 1: altsyncram_qmg1" {  } { { "db/altsyncram_qmg1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/altsyncram_qmg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479779900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479779900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qmg1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag\|altsyncram:the_altsyncram\|altsyncram_qmg1:auto_generated " "Elaborating entity \"altsyncram_qmg1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag\|altsyncram:the_altsyncram\|altsyncram_qmg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_dc_data_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data " "Elaborating entity \"DE0_LT24_SOPC_CPU_dc_data_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_dc_data" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 8015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479779961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpc1 " "Found entity 1: altsyncram_kpc1" {  } { { "db/altsyncram_kpc1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/altsyncram_kpc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479780013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479780013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpc1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated " "Elaborating entity \"altsyncram_kpc1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_dc_victim_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim " "Elaborating entity \"DE0_LT24_SOPC_CPU_dc_victim_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_dc_victim" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 8145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479780124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479780124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_mult_cell DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell " "Elaborating entity \"DE0_LT24_SOPC_CPU_mult_cell\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_mult_cell" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 10008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" "the_altmult_add_part_1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/altera_mult_add_q1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479780204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479780204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/altera_mult_add_q1u2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" "the_altmult_add_part_2" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/altera_mult_add_s1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479780642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479780642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/altera_mult_add_s1u2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 10297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_debug DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_debug\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_debug" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altera_std_synchronizer" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479780979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_ocimem DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_ocimem\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_ocimem" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_ociram_sp_ram_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram " "Elaborating entity \"DE0_LT24_SOPC_CPU_ociram_sp_ram_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_ociram_sp_ram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6q81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6q81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6q81 " "Found entity 1: altsyncram_6q81" {  } { { "db/altsyncram_6q81.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/altsyncram_6q81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479781110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479781110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6q81 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6q81:auto_generated " "Elaborating entity \"altsyncram_6q81\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6q81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_avalon_reg DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_avalon_reg:the_DE0_LT24_SOPC_CPU_nios2_avalon_reg " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_avalon_reg\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_avalon_reg:the_DE0_LT24_SOPC_CPU_nios2_avalon_reg\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_avalon_reg" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_break DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_break:the_DE0_LT24_SOPC_CPU_nios2_oci_break " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_break\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_break:the_DE0_LT24_SOPC_CPU_nios2_oci_break\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_break" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_xbrk DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_xbrk:the_DE0_LT24_SOPC_CPU_nios2_oci_xbrk " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_xbrk\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_xbrk:the_DE0_LT24_SOPC_CPU_nios2_oci_xbrk\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_xbrk" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_dbrk DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_dbrk:the_DE0_LT24_SOPC_CPU_nios2_oci_dbrk " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_dbrk\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_dbrk:the_DE0_LT24_SOPC_CPU_nios2_oci_dbrk\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_dbrk" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_itrace DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_itrace:the_DE0_LT24_SOPC_CPU_nios2_oci_itrace " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_itrace\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_itrace:the_DE0_LT24_SOPC_CPU_nios2_oci_itrace\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_itrace" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_dtrace DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_dtrace:the_DE0_LT24_SOPC_CPU_nios2_oci_dtrace " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_dtrace\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_dtrace:the_DE0_LT24_SOPC_CPU_nios2_oci_dtrace\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_dtrace" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_td_mode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_dtrace:the_DE0_LT24_SOPC_CPU_nios2_oci_dtrace\|DE0_LT24_SOPC_CPU_nios2_oci_td_mode:DE0_LT24_SOPC_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_td_mode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_dtrace:the_DE0_LT24_SOPC_CPU_nios2_oci_dtrace\|DE0_LT24_SOPC_CPU_nios2_oci_td_mode:DE0_LT24_SOPC_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_nios2_oci_trc_ctrl_td_mode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt:the_DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt:the_DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_oci_test_bench DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_oci_test_bench:the_DE0_LT24_SOPC_CPU_oci_test_bench " "Elaborating entity \"DE0_LT24_SOPC_CPU_oci_test_bench\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_oci_test_bench:the_DE0_LT24_SOPC_CPU_oci_test_bench\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_oci_test_bench" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781519 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "DE0_LT24_SOPC_CPU_oci_test_bench " "Entity \"DE0_LT24_SOPC_CPU_oci_test_bench\" contains only dangling pins" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_oci_test_bench" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2624 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1458479781521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_pib DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_pib:the_DE0_LT24_SOPC_CPU_nios2_oci_pib " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_pib\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_pib:the_DE0_LT24_SOPC_CPU_nios2_oci_pib\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_pib" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_im DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_im:the_DE0_LT24_SOPC_CPU_nios2_oci_im " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_im\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_im:the_DE0_LT24_SOPC_CPU_nios2_oci_im\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_im" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper " "Elaborating entity \"DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_jtag_debug_module_tck DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck " "Elaborating entity \"DE0_LT24_SOPC_CPU_jtag_debug_module_tck\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" "the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk:the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk " "Elaborating entity \"DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk:the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" "the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" "DE0_LT24_SOPC_CPU_jtag_debug_module_phy" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479781641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_JTAG_UART DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart " "Elaborating entity \"DE0_LT24_SOPC_JTAG_UART\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "jtag_uart" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_JTAG_UART_scfifo_w DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w " "Elaborating entity \"DE0_LT24_SOPC_JTAG_UART_scfifo_w\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "the_DE0_LT24_SOPC_JTAG_UART_scfifo_w" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "wfifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479782399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479782399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479782399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479782399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479782399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479782399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479782399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479782399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479782399 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458479782399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kr21 " "Found entity 1: scfifo_kr21" {  } { { "db/scfifo_kr21.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/scfifo_kr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479782438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kr21 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated " "Elaborating entity \"scfifo_kr21\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479782446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_kr21.tdf" "dpfifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/scfifo_kr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479782452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479782492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479782537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479782581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_JTAG_UART_scfifo_r DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r " "Elaborating entity \"DE0_LT24_SOPC_JTAG_UART_scfifo_r\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "the_DE0_LT24_SOPC_JTAG_UART_scfifo_r" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479782858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479782858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479782858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479782858 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458479782858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782886 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782893 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_KEY DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_KEY:key " "Elaborating entity \"DE0_LT24_SOPC_KEY\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_KEY:key\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "key" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Controller DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LED_Controller:led_ctrl " "Elaborating entity \"LED_Controller\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LED_Controller:led_ctrl\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "led_ctrl" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782905 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RDATA LED_Controller.v(14) " "Output port \"RDATA\" at LED_Controller.v(14) has no driver" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LED_Controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LED_Controller.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458479782906 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LED_Controller:led_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24_Controller DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_Controller:lt24_ctrl " "Elaborating entity \"LT24_Controller\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_Controller:lt24_ctrl\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "lt24_ctrl" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_LT24_LCD_RSTN DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn " "Elaborating entity \"DE0_LT24_SOPC_LT24_LCD_RSTN\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "lt24_lcd_rstn" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_LT24_TOUCH_BUSY DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_TOUCH_BUSY:lt24_touch_busy " "Elaborating entity \"DE0_LT24_SOPC_LT24_TOUCH_BUSY\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_TOUCH_BUSY:lt24_touch_busy\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "lt24_touch_busy" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n " "Elaborating entity \"DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "lt24_touch_penirq_n" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_LT24_TOUCH_SPI DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi " "Elaborating entity \"DE0_LT24_SOPC_LT24_TOUCH_SPI\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "lt24_touch_spi" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24_interface_irq DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0 " "Elaborating entity \"LT24_interface_irq\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "lt24_interface_irq_0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479782965 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_wire LT24_interface_irq.v(42) " "Verilog HDL or VHDL warning at LT24_interface_irq.v(42): object \"addr_wire\" assigned a value but never read" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479782966 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "finish_flag_delay_wire LT24_interface_irq.v(53) " "Verilog HDL or VHDL warning at LT24_interface_irq.v(53): object \"finish_flag_delay_wire\" assigned a value but never read" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479782966 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset_reset LT24_interface_irq.v(77) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(77): variable \"reset_reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1458479782967 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "avs_s0_read LT24_interface_irq.v(88) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(88): variable \"avs_s0_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1458479782967 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "avs_s0_address LT24_interface_irq.v(89) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(89): variable \"avs_s0_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1458479782967 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "finish_flag LT24_interface_irq.v(90) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(90): variable \"finish_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1458479782967 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "my_counter LT24_interface_irq.v(91) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(91): variable \"my_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1458479782967 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lt24_coin_x LT24_interface_irq.v(92) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(92): variable \"lt24_coin_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1458479782967 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lt24_coin_y LT24_interface_irq.v(93) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(93): variable \"lt24_coin_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1458479782967 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LT24_interface_irq.v(89) " "Verilog HDL Case Statement warning at LT24_interface_irq.v(89): incomplete case statement has no default case item" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 89 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1458479782967 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "avs_s0_write LT24_interface_irq.v(95) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(95): variable \"avs_s0_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1458479782967 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "avs_s0_address LT24_interface_irq.v(96) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(96): variable \"avs_s0_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1458479782967 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "avs_s0_writedata LT24_interface_irq.v(97) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(97): variable \"avs_s0_writedata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1458479782968 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "avs_s0_writedata LT24_interface_irq.v(98) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(98): variable \"avs_s0_writedata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1458479782968 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "avs_s0_writedata LT24_interface_irq.v(99) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(99): variable \"avs_s0_writedata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1458479782968 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "avs_s0_writedata LT24_interface_irq.v(100) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(100): variable \"avs_s0_writedata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1458479782968 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "avs_s0_writedata LT24_interface_irq.v(101) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(101): variable \"avs_s0_writedata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1458479782968 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "avs_s0_writedata LT24_interface_irq.v(102) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(102): variable \"avs_s0_writedata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1458479782968 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "avs_s0_writedata LT24_interface_irq.v(103) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(103): variable \"avs_s0_writedata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1458479782968 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LT24_interface_irq.v(96) " "Verilog HDL Case Statement warning at LT24_interface_irq.v(96): incomplete case statement has no default case item" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 96 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1458479782968 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pattern_reg LT24_interface_irq.v(76) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(76): inferring latch(es) for variable \"pattern_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458479782970 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vy_reg LT24_interface_irq.v(76) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(76): inferring latch(es) for variable \"vy_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458479782970 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vx_reg LT24_interface_irq.v(76) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(76): inferring latch(es) for variable \"vx_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458479782970 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lt24_coin_x0_reg LT24_interface_irq.v(76) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(76): inferring latch(es) for variable \"lt24_coin_x0_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458479782970 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lt24_coin_y0_reg LT24_interface_irq.v(76) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(76): inferring latch(es) for variable \"lt24_coin_y0_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458479782970 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lt24_coin_vx0_reg LT24_interface_irq.v(76) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(76): inferring latch(es) for variable \"lt24_coin_vx0_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458479782970 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lt24_coin_vy0_reg LT24_interface_irq.v(76) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(76): inferring latch(es) for variable \"lt24_coin_vy0_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458479782971 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "avs_s0_readdata_reg LT24_interface_irq.v(76) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(76): inferring latch(es) for variable \"avs_s0_readdata_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458479782971 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[0\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[0\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782977 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[1\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[1\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782977 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[2\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[2\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782977 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[3\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[3\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782978 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[4\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[4\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782978 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[5\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[5\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782978 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[6\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[6\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782978 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[7\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[7\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782978 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[8\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[8\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782978 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[9\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[9\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782978 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[10\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[10\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782978 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[11\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[11\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782978 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[12\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[12\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782978 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[13\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[13\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782978 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[14\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[14\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782978 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[15\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[15\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782978 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[16\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[16\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782978 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[17\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[17\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782979 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[18\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[18\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782979 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[19\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[19\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782979 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[20\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[20\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782979 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[21\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[21\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782979 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[22\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[22\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782979 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[23\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[23\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782979 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[24\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[24\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782979 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[25\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[25\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782979 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[26\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[26\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782979 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[27\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[27\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782979 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[28\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[28\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782979 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[29\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[29\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782979 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[30\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[30\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782979 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[31\] LT24_interface_irq.v(76) " "Inferred latch for \"avs_s0_readdata_reg\[31\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782979 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[0\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[0\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[1\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[1\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[2\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[2\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[3\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[3\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[4\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[4\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[5\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[5\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[6\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[6\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[7\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[7\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[8\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[8\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[9\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[9\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[10\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[10\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[11\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[11\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[12\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[12\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[13\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[13\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[14\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[14\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[15\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[15\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[16\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[16\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[17\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[17\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[18\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[18\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782980 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[19\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[19\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782981 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[20\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[20\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782981 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[21\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[21\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782981 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[22\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[22\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782981 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[23\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[23\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782981 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[24\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[24\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782981 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[25\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[25\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782981 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[26\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[26\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782981 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[27\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[27\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782981 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[28\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[28\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782981 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[29\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[29\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782981 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[30\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[30\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782981 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vy0_reg\[31\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vy0_reg\[31\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782981 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[0\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[0\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782981 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[1\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[1\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782981 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[2\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[2\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782981 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[3\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[3\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782981 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[4\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[4\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782982 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[5\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[5\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782982 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[6\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[6\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782982 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[7\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[7\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782982 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[8\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[8\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782982 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[9\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[9\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782982 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[10\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[10\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782982 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[11\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[11\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782982 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[12\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[12\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782982 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[13\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[13\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782982 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[14\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[14\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782982 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[15\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[15\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782982 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[16\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[16\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782982 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[17\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[17\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782982 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[18\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[18\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782982 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[19\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[19\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782982 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[20\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[20\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782982 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[21\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[21\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782982 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[22\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[22\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[23\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[23\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[24\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[24\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[25\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[25\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[26\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[26\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[27\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[27\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[28\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[28\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[29\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[29\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[30\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[30\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_vx0_reg\[31\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_vx0_reg\[31\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[0\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[0\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[1\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[1\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[2\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[2\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[3\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[3\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[4\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[4\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[5\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[5\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[6\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[6\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[7\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[7\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[8\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[8\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782983 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[9\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[9\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782984 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[10\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[10\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782984 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[11\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[11\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782984 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[12\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[12\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782984 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[13\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[13\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782984 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[14\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[14\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782984 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[15\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[15\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782984 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[16\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[16\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782984 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[17\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[17\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782984 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[18\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[18\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782984 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[19\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[19\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782984 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[20\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[20\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782984 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[21\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[21\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782984 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[22\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[22\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782984 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[23\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[23\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782985 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[24\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[24\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782985 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[25\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[25\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782985 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[26\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[26\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782985 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[27\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[27\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782985 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[28\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[28\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782985 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[29\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[29\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782985 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[30\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[30\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782985 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_y0_reg\[31\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_y0_reg\[31\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782985 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[0\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[0\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782985 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[1\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[1\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782985 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[2\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[2\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782985 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[3\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[3\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782985 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[4\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[4\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782986 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[5\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[5\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782986 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[6\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[6\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782986 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[7\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[7\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782986 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[8\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[8\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782986 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[9\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[9\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782986 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[10\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[10\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782986 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[11\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[11\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782986 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[12\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[12\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782986 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[13\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[13\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782986 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[14\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[14\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782986 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[15\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[15\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782986 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[16\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[16\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782986 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[17\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[17\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782986 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[18\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[18\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782986 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[19\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[19\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782986 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[20\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[20\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782987 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[21\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[21\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782987 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[22\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[22\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782987 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[23\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[23\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782987 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[24\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[24\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782987 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[25\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[25\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782987 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[26\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[26\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782987 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[27\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[27\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782987 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[28\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[28\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782987 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[29\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[29\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782987 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[30\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[30\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782987 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt24_coin_x0_reg\[31\] LT24_interface_irq.v(76) " "Inferred latch for \"lt24_coin_x0_reg\[31\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782987 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[0\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[0\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782987 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[1\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[1\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782987 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[2\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[2\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782987 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[3\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[3\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782988 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[4\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[4\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782988 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[5\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[5\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782988 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[6\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[6\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782988 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[7\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[7\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782988 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[8\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[8\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782988 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[9\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[9\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782988 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[10\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[10\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782988 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[11\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[11\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782988 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[12\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[12\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782988 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[13\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[13\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782988 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[14\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[14\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782988 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[15\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[15\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782988 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[16\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[16\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782988 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[17\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[17\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782988 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[18\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[18\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782988 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[19\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[19\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782989 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[20\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[20\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782989 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[21\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[21\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782989 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[22\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[22\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782989 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[23\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[23\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782989 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[24\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[24\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782989 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[25\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[25\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782989 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[26\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[26\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782989 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[27\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[27\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782989 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[28\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[28\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782989 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[29\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[29\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782989 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[30\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[30\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782989 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vx_reg\[31\] LT24_interface_irq.v(76) " "Inferred latch for \"vx_reg\[31\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782989 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[0\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[0\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782990 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[1\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[1\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782990 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[2\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[2\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782990 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[3\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[3\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782990 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[4\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[4\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782990 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[5\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[5\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782990 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[6\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[6\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782990 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[7\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[7\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782990 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[8\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[8\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782990 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[9\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[9\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782990 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[10\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[10\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782990 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[11\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[11\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782990 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[12\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[12\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782990 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[13\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[13\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782990 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[14\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[14\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782990 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[15\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[15\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782990 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[16\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[16\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782991 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[17\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[17\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782991 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[18\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[18\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782991 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[19\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[19\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782991 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[20\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[20\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782991 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[21\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[21\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782991 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[22\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[22\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782991 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[23\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[23\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782991 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[24\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[24\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782991 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[25\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[25\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782991 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[26\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[26\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782991 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[27\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[27\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782991 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[28\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[28\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782991 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[29\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[29\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782991 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[30\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[30\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782991 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vy_reg\[31\] LT24_interface_irq.v(76) " "Inferred latch for \"vy_reg\[31\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782992 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[0\] LT24_interface_irq.v(76) " "Inferred latch for \"pattern_reg\[0\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782992 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[1\] LT24_interface_irq.v(76) " "Inferred latch for \"pattern_reg\[1\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782992 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[2\] LT24_interface_irq.v(76) " "Inferred latch for \"pattern_reg\[2\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782992 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[3\] LT24_interface_irq.v(76) " "Inferred latch for \"pattern_reg\[3\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782992 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[4\] LT24_interface_irq.v(76) " "Inferred latch for \"pattern_reg\[4\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782992 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[5\] LT24_interface_irq.v(76) " "Inferred latch for \"pattern_reg\[5\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782992 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[6\] LT24_interface_irq.v(76) " "Inferred latch for \"pattern_reg\[6\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782992 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[7\] LT24_interface_irq.v(76) " "Inferred latch for \"pattern_reg\[7\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782992 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[8\] LT24_interface_irq.v(76) " "Inferred latch for \"pattern_reg\[8\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782992 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[9\] LT24_interface_irq.v(76) " "Inferred latch for \"pattern_reg\[9\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782992 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[10\] LT24_interface_irq.v(76) " "Inferred latch for \"pattern_reg\[10\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782992 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[11\] LT24_interface_irq.v(76) " "Inferred latch for \"pattern_reg\[11\]\" at LT24_interface_irq.v(76)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479782992 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_SDRAM_Controler DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler " "Elaborating entity \"DE0_LT24_SOPC_SDRAM_Controler\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "sdram_controler" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module " "Elaborating entity \"DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "the_DE0_LT24_SOPC_SDRAM_Controler_input_efifo_module" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_TIMER DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_TIMER:timer " "Elaborating entity \"DE0_LT24_SOPC_TIMER\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_TIMER:timer\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "timer" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_background_mem DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem " "Elaborating entity \"DE0_LT24_SOPC_background_mem\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "background_mem" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./lol.hex " "Parameter \"init_file\" = \"./lol.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6400 " "Parameter \"maximum_depth\" = \"6400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6400 " "Parameter \"numwords_a\" = \"6400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 6400 " "Parameter \"numwords_b\" = \"6400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783128 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458479783128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rf12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rf12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rf12 " "Found entity 1: altsyncram_rf12" {  } { { "db/altsyncram_rf12.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/altsyncram_rf12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479783171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479783171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rf12 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem\|altsyncram:the_altsyncram\|altsyncram_rf12:auto_generated " "Elaborating entity \"altsyncram_rf12\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem\|altsyncram:the_altsyncram\|altsyncram_rf12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783172 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "./lol.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ./lol.hex -- setting all initial values to 0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" 98 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1458479783176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyCycloneSPI DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi " "Elaborating entity \"MyCycloneSPI\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "cyclonespi" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 MyCycloneSPI.sv(114) " "Verilog HDL assignment warning at MyCycloneSPI.sv(114): truncated value with size 32 to match size of target (2)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479783205 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out MyCycloneSPI.sv(19) " "Output port \"data_out\" at MyCycloneSPI.sv(19) has no driver" {  } { { "DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458479783207 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out_enable MyCycloneSPI.sv(20) " "Output port \"data_out_enable\" at MyCycloneSPI.sv(20) has no driver" {  } { { "DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1458479783207 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySPI DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst " "Elaborating entity \"MySPI\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" "SPI_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MySPI.sv(106) " "Verilog HDL assignment warning at MySPI.sv(106): truncated value with size 32 to match size of target (3)" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/MySPI.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479783220 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 MySPI.sv(113) " "Verilog HDL assignment warning at MySPI.sv(113): truncated value with size 9 to match size of target (8)" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/MySPI.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479783220 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 MySPI.sv(114) " "Verilog HDL assignment warning at MySPI.sv(114): truncated value with size 9 to match size of target (8)" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/MySPI.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479783220 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 MySPI.sv(115) " "Verilog HDL assignment warning at MySPI.sv(115): truncated value with size 9 to match size of target (8)" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/MySPI.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479783220 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 MySPI.sv(116) " "Verilog HDL assignment warning at MySPI.sv(116): truncated value with size 9 to match size of target (8)" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/MySPI.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479783220 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 MySPI.sv(117) " "Verilog HDL assignment warning at MySPI.sv(117): truncated value with size 9 to match size of target (8)" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/MySPI.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479783220 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 MySPI.sv(118) " "Verilog HDL assignment warning at MySPI.sv(118): truncated value with size 9 to match size of target (8)" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/MySPI.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479783220 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 MySPI.sv(119) " "Verilog HDL assignment warning at MySPI.sv(119): truncated value with size 9 to match size of target (8)" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/MySPI.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479783220 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_SPI_3WIRE DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi " "Elaborating entity \"TERASIC_SPI_3WIRE\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "gsensor_spi" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_3WIRE DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst " "Elaborating entity \"SPI_3WIRE\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/TERASIC_SPI_3WIRE.v" "SPI_3WIRE_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/TERASIC_SPI_3WIRE.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SPI_3WIRE.v(70) " "Verilog HDL assignment warning at SPI_3WIRE.v(70): truncated value with size 32 to match size of target (8)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479783252 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_3WIRE.v(154) " "Verilog HDL assignment warning at SPI_3WIRE.v(154): truncated value with size 32 to match size of target (6)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479783252 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_3WIRE.v(169) " "Verilog HDL assignment warning at SPI_3WIRE.v(169): truncated value with size 32 to match size of target (6)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479783252 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPI_3WIRE.v(172) " "Verilog HDL assignment warning at SPI_3WIRE.v(172): truncated value with size 32 to match size of target (3)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479783252 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_3WIRE.v(181) " "Verilog HDL assignment warning at SPI_3WIRE.v(181): truncated value with size 32 to match size of target (6)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479783253 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPI_3WIRE.v(184) " "Verilog HDL assignment warning at SPI_3WIRE.v(184): truncated value with size 32 to match size of target (3)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479783253 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SPI_3WIRE.v(158) " "Verilog HDL Case Statement information at SPI_3WIRE.v(158): all case item expressions in this case statement are onehot" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 158 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1458479783253 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsensor_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx " "Elaborating entity \"gsensor_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "gsensor_fifo_tx" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/gsensor_fifo.v" "dcfifo_component" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/gsensor_fifo.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/gsensor_fifo.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/gsensor_fifo.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783561 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/gsensor_fifo.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/gsensor_fifo.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458479783561 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_v2j1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/dcfifo_v2j1.tdf" 194 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479783599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_v2j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_v2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_v2j1 " "Found entity 1: dcfifo_v2j1" {  } { { "db/dcfifo_v2j1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/dcfifo_v2j1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479783600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479783600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_v2j1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated " "Elaborating entity \"dcfifo_v2j1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_3dc " "Found entity 1: a_fefifo_3dc" {  } { { "db/a_fefifo_3dc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/a_fefifo_3dc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479783609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479783609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_3dc DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_fefifo_3dc:read_state " "Elaborating entity \"a_fefifo_3dc\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_fefifo_3dc:read_state\"" {  } { { "db/dcfifo_v2j1.tdf" "read_state" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/dcfifo_v2j1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c9c " "Found entity 1: a_fefifo_c9c" {  } { { "db/a_fefifo_c9c.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/a_fefifo_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479783615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479783615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c9c DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_fefifo_c9c:write_state " "Elaborating entity \"a_fefifo_c9c\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_fefifo_c9c:write_state\"" {  } { { "db/dcfifo_v2j1.tdf" "write_state" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/dcfifo_v2j1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_pgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_pgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_pgb " "Found entity 1: a_gray2bin_pgb" {  } { { "db/a_gray2bin_pgb.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/a_gray2bin_pgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479783622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479783622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_pgb DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_gray2bin_pgb:gray2bin_rs_nbwp " "Elaborating entity \"a_gray2bin_pgb\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_gray2bin_pgb:gray2bin_rs_nbwp\"" {  } { { "db/dcfifo_v2j1.tdf" "gray2bin_rs_nbwp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/dcfifo_v2j1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_o57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o57 " "Found entity 1: a_graycounter_o57" {  } { { "db/a_graycounter_o57.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/a_graycounter_o57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479783666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479783666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o57 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_graycounter_o57:rdptr_g " "Elaborating entity \"a_graycounter_o57\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_graycounter_o57:rdptr_g\"" {  } { { "db/dcfifo_v2j1.tdf" "rdptr_g" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/dcfifo_v2j1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_tc6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_tc6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_tc6 " "Found entity 1: a_graycounter_tc6" {  } { { "db/a_graycounter_tc6.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/a_graycounter_tc6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479783707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479783707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_tc6 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_graycounter_tc6:wrptr_g " "Elaborating entity \"a_graycounter_tc6\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_graycounter_tc6:wrptr_g\"" {  } { { "db/dcfifo_v2j1.tdf" "wrptr_g" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/dcfifo_v2j1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam " "Elaborating entity \"altdpram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\"" {  } { { "db/dcfifo_v2j1.tdf" "fiforam" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/dcfifo_v2j1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\"" {  } { { "db/dcfifo_v2j1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/dcfifo_v2j1.tdf" 65 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG UNREGISTERED " "Parameter \"OUTDATA_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR OFF " "Parameter \"RDCONTROL_ACLR\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG UNREGISTERED " "Parameter \"RDCONTROL_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB OFF " "Parameter \"USE_EAB\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA 1 " "Parameter \"WIDTH_BYTEENA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 4 " "Parameter \"WIDTHAD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479783775 ""}  } { { "db/dcfifo_v2j1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/dcfifo_v2j1.tdf" 65 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458479783775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_mux:mux " "Elaborating entity \"lpm_mux\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_mux:mux\"" {  } { { "altdpram.tdf" "mux" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf" 346 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783785 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_mux:mux DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_mux:mux\", which is child of megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\"" {  } { { "altdpram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf" 346 4 0 } } { "db/dcfifo_v2j1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/dcfifo_v2j1.tdf" 65 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6tc " "Found entity 1: mux_6tc" {  } { { "db/mux_6tc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/mux_6tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479783832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479783832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6tc DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_mux:mux\|mux_6tc:auto_generated " "Elaborating entity \"mux_6tc\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_mux:mux\|mux_6tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder " "Elaborating entity \"lpm_decode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\"" {  } { { "altdpram.tdf" "wdecoder" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf" 349 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783856 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\", which is child of megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\"" {  } { { "altdpram.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf" 349 4 0 } } { "db/dcfifo_v2j1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/dcfifo_v2j1.tdf" 65 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_51g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_51g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_51g " "Found entity 1: decode_51g" {  } { { "db/decode_51g.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/decode_51g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479783899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479783899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_51g DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_51g:auto_generated " "Elaborating entity \"decode_51g\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_51g:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_bd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_bd9 " "Found entity 1: dffpipe_bd9" {  } { { "db/dffpipe_bd9.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/dffpipe_bd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479783910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479783910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_bd9 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|dffpipe_bd9:dffpipe_rdbuw " "Elaborating entity \"dffpipe_bd9\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|dffpipe_bd9:dffpipe_rdbuw\"" {  } { { "db/dcfifo_v2j1.tdf" "dffpipe_rdbuw" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/dcfifo_v2j1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kc8 " "Found entity 1: alt_synch_pipe_kc8" {  } { { "db/alt_synch_pipe_kc8.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/alt_synch_pipe_kc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479783919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479783919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kc8 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|alt_synch_pipe_kc8:dffpipe_rs_dgwp " "Elaborating entity \"alt_synch_pipe_kc8\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|alt_synch_pipe_kc8:dffpipe_rs_dgwp\"" {  } { { "db/dcfifo_v2j1.tdf" "dffpipe_rs_dgwp" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/dcfifo_v2j1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/dffpipe_ed9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479783926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479783926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|alt_synch_pipe_kc8:dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe8 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|alt_synch_pipe_kc8:dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe8\"" {  } { { "db/alt_synch_pipe_kc8.tdf" "dffpipe8" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/alt_synch_pipe_kc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b9b " "Found entity 1: cntr_b9b" {  } { { "db/cntr_b9b.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/cntr_b9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479783976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479783976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b9b DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|cntr_b9b:rdptr_b " "Elaborating entity \"cntr_b9b\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|cntr_b9b:rdptr_b\"" {  } { { "db/dcfifo_v2j1.tdf" "rdptr_b" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/dcfifo_v2j1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479783977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_pic_mem DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem " "Elaborating entity \"DE0_LT24_SOPC_pic_mem\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "pic_mem" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479784309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479784319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479784329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./lol2.hex " "Parameter \"init_file\" = \"./lol2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6400 " "Parameter \"maximum_depth\" = \"6400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6400 " "Parameter \"numwords_a\" = \"6400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 6400 " "Parameter \"numwords_b\" = \"6400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479784329 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458479784329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dh12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dh12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dh12 " "Found entity 1: altsyncram_dh12" {  } { { "db/altsyncram_dh12.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/altsyncram_dh12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479784372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479784372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dh12 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem\|altsyncram:the_altsyncram\|altsyncram_dh12:auto_generated " "Elaborating entity \"altsyncram_dh12\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem\|altsyncram:the_altsyncram\|altsyncram_dh12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479784374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_sys_clk_timer DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_sys_clk_timer:sys_clk_timer " "Elaborating entity \"DE0_LT24_SOPC_sys_clk_timer\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_sys_clk_timer:sys_clk_timer\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "sys_clk_timer" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479784488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "mm_interconnect_0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479784506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "lt24_ctrl_avalon_slave_0_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "led_ctrl_avalon_slave_0_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cyclonespi_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cyclonespi_avs_s0_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cyclonespi_avs_s0_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:alt_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:alt_pll_pll_slave_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "alt_pll_pll_slave_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "key_s1_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "timer_s1_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pic_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pic_mem_s1_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "pic_mem_s1_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controler_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controler_s1_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "sdram_controler_s1_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gsensor_spi_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gsensor_spi_slave_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "gsensor_spi_slave_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "lt24_touch_spi_spi_control_port_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 3162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 3324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 3408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "led_ctrl_avalon_slave_0_agent_rdata_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 3740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pic_mem_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pic_mem_s1_agent\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "pic_mem_s1_agent" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 5154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pic_mem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pic_mem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "pic_mem_s1_agent_rsp_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 5195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "pic_mem_s1_agent_rdata_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 5236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controler_s1_agent_rsp_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "sdram_controler_s1_agent_rsp_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 6025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "sdram_controler_s1_agent_rdata_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 6066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479785980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router:router " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router:router\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "router" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 6539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_default_decode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router:router\|DE0_LT24_SOPC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_default_decode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router:router\|DE0_LT24_SOPC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_001 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_001\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_001:router_001\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "router_001" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 6555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_001:router_001\|DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_001:router_001\|DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_002 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_002\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_002:router_002\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "router_002" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 6571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_002:router_002\|DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_002:router_002\|DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_007 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_007\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_007:router_007\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "router_007" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 6651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_007:router_007\|DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_007:router_007\|DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_014 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_014\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_014:router_014\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "router_014" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 6763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_014_default_decode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_014:router_014\|DE0_LT24_SOPC_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_014_default_decode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_014:router_014\|DE0_LT24_SOPC_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_019 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_019:router_019 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_019\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_019:router_019\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "router_019" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 6843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_019_default_decode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_019:router_019\|DE0_LT24_SOPC_mm_interconnect_0_router_019_default_decode:the_default_decode " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_019_default_decode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_019:router_019\|DE0_LT24_SOPC_mm_interconnect_0_router_019_default_decode:the_default_decode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_019.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_019.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 6941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pic_mem_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pic_mem_s1_burst_adapter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "pic_mem_s1_burst_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 7041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pic_mem_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pic_mem_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controler_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controler_s1_burst_adapter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "sdram_controler_s1_burst_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 7141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_cmd_demux DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_cmd_demux\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cmd_demux" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 7278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 7301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_cmd_mux DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_cmd_mux\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cmd_mux" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 7318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cmd_mux_005" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 7409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_rsp_demux DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_rsp_demux\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "rsp_demux" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 7687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 7721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "rsp_demux_005" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 7778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_rsp_mux DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_rsp_mux\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "rsp_mux" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 8176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 8199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "pic_mem_s1_rsp_width_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 8265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786575 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479786585 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479786587 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479786587 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "pic_mem_s1_cmd_width_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 8463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "crosser" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 8629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 9508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "avalon_st_adapter_012" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 9856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0:error_adapter_0\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012.v" "error_adapter_0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_012.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_irq_mapper DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"DE0_LT24_SOPC_irq_mapper\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_irq_mapper:irq_mapper\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "irq_mapper" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "irq_synchronizer" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479786960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479786960 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458479786960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786961 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "rst_controller" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_002\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "rst_controller_002" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479786995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_003\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "rst_controller_003" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 1003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479787004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24_buffer LT24_buffer:lt24_buf " "Elaborating entity \"LT24_buffer\" for hierarchy \"LT24_buffer:lt24_buf\"" {  } { { "DE0_Nano.sv" "lt24_buf" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479787013 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "lt24_counter_reg LT24_buffer.v(127) " "Verilog HDL warning at LT24_buffer.v(127): object lt24_counter_reg used but never assigned" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 127 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1458479787014 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lt24_counter_wire LT24_buffer.v(146) " "Verilog HDL or VHDL warning at LT24_buffer.v(146): object \"lt24_counter_wire\" assigned a value but never read" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479787014 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "limLowX LT24_buffer.v(245) " "Verilog HDL or VHDL warning at LT24_buffer.v(245): object \"limLowX\" assigned a value but never read" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479787014 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "limLowY LT24_buffer.v(245) " "Verilog HDL or VHDL warning at LT24_buffer.v(245): object \"limLowY\" assigned a value but never read" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479787014 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "limHighX LT24_buffer.v(245) " "Verilog HDL or VHDL warning at LT24_buffer.v(245): object \"limHighX\" assigned a value but never read" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479787014 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "limHighY LT24_buffer.v(245) " "Verilog HDL or VHDL warning at LT24_buffer.v(245): object \"limHighY\" assigned a value but never read" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479787014 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "characPosX LT24_buffer.v(245) " "Verilog HDL or VHDL warning at LT24_buffer.v(245): object \"characPosX\" assigned a value but never read" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479787014 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "characPosY LT24_buffer.v(245) " "Verilog HDL or VHDL warning at LT24_buffer.v(245): object \"characPosY\" assigned a value but never read" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479787014 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Yflag LT24_buffer.v(506) " "Verilog HDL or VHDL warning at LT24_buffer.v(506): object \"Yflag\" assigned a value but never read" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1458479787015 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 LT24_buffer.v(336) " "Verilog HDL assignment warning at LT24_buffer.v(336): truncated value with size 16 to match size of target (12)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479787018 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 4 LT24_buffer.v(439) " "Verilog HDL assignment warning at LT24_buffer.v(439): truncated value with size 12 to match size of target (4)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479787019 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 LT24_buffer.v(489) " "Verilog HDL assignment warning at LT24_buffer.v(489): truncated value with size 16 to match size of target (11)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479787020 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 LT24_buffer.v(495) " "Verilog HDL assignment warning at LT24_buffer.v(495): truncated value with size 16 to match size of target (11)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479787020 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LT24_buffer.v(515) " "Verilog HDL assignment warning at LT24_buffer.v(515): truncated value with size 32 to match size of target (11)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479787021 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LT24_buffer.v(517) " "Verilog HDL assignment warning at LT24_buffer.v(517): truncated value with size 32 to match size of target (11)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479787021 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LT24_buffer.v(525) " "Verilog HDL assignment warning at LT24_buffer.v(525): truncated value with size 32 to match size of target (11)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479787022 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LT24_buffer.v(527) " "Verilog HDL assignment warning at LT24_buffer.v(527): truncated value with size 32 to match size of target (11)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479787022 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LT24_buffer.v(529) " "Verilog HDL assignment warning at LT24_buffer.v(529): truncated value with size 32 to match size of target (11)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479787022 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LT24_buffer.v(531) " "Verilog HDL assignment warning at LT24_buffer.v(531): truncated value with size 32 to match size of target (11)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479787022 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LT24_buffer.v(537) " "Verilog HDL assignment warning at LT24_buffer.v(537): truncated value with size 32 to match size of target (11)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479787023 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LT24_buffer.v(539) " "Verilog HDL assignment warning at LT24_buffer.v(539): truncated value with size 32 to match size of target (11)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479787023 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LT24_buffer.v(541) " "Verilog HDL assignment warning at LT24_buffer.v(541): truncated value with size 32 to match size of target (11)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479787023 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LT24_buffer.v(543) " "Verilog HDL assignment warning at LT24_buffer.v(543): truncated value with size 32 to match size of target (11)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479787023 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LT24_buffer.v(549) " "Verilog HDL assignment warning at LT24_buffer.v(549): truncated value with size 32 to match size of target (11)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479787023 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LT24_buffer.v(551) " "Verilog HDL assignment warning at LT24_buffer.v(551): truncated value with size 32 to match size of target (11)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479787023 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LT24_buffer.v(553) " "Verilog HDL assignment warning at LT24_buffer.v(553): truncated value with size 32 to match size of target (11)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479787024 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LT24_buffer.v(555) " "Verilog HDL assignment warning at LT24_buffer.v(555): truncated value with size 32 to match size of target (11)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458479787024 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lt24_counter_reg 0 LT24_buffer.v(127) " "Net \"lt24_counter_reg\" at LT24_buffer.v(127) has no driver or initial value, using a default initial value '0'" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 127 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1458479787030 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE0_LT24_SOPC_CPU_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE0_LT24_SOPC_CPU_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_itrace" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3556 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1458479791301 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_itrace:the_DE0_LT24_SOPC_CPU_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4r14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4r14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4r14 " "Found entity 1: altsyncram_4r14" {  } { { "db/altsyncram_4r14.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/altsyncram_4r14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479793099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479793099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479793196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479793196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479793250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479793250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479793324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479793324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479793393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479793393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479793440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479793440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479793495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479793495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479793537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479793537 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479793760 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1458479794059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.03.20.14:16:41 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl " "2016.03.20.14:16:41 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479801059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479804085 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479804420 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479805599 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479805656 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479805728 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479805822 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479805836 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479805837 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1458479806990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7325694e/alt_sld_fab.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/ip/sld7325694e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479807200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479807200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479807299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479807299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479807300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479807300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479807348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479807348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479807425 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479807425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479807425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479807484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479807484 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo\|mem " "RAM logic \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controler_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1458479815481 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1458479815481 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LT24_buffer:lt24_buf\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LT24_buffer:lt24_buf\|Mod1\"" {  } { { "LT24_buffer.v" "Mod1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 336 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458479822336 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LT24_buffer:lt24_buf\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LT24_buffer:lt24_buf\|Mod2\"" {  } { { "LT24_buffer.v" "Mod2" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 336 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458479822336 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458479822336 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1458479822336 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1458479822336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LT24_buffer:lt24_buf\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"LT24_buffer:lt24_buf\|lpm_divide:Mod1\"" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 336 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479822391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LT24_buffer:lt24_buf\|lpm_divide:Mod1 " "Instantiated megafunction \"LT24_buffer:lt24_buf\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822391 ""}  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 336 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458479822391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479822433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479822433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479822438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479822438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479822451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479822451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479822511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479822511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479822556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479822556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479822602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822602 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458479822602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479822646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479822646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479822661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458479822661 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458479822661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458479822703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479822703 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1458479824333 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1458479824333 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1458479824461 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1458479824461 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1458479824461 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1458479824461 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1458479824461 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1458479824497 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_2\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_2\[4\]\" and its non-tri-state driver." {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1458479824771 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_2\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_2\[5\]\" and its non-tri-state driver." {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1458479824771 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1458479824771 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458479824771 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458479824771 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458479824771 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458479824771 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458479824771 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458479824771 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458479824771 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458479824771 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1458479824771 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1458479824771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[0\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824819 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[16\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824819 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[8\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824819 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[24\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824819 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[2\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824820 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[18\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824820 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[10\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824820 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[26\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824820 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[1\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824820 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[17\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824820 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[9\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824820 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[25\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824820 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[3\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824820 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[19\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824820 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[11\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824820 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[27\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824820 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[4\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824821 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[20\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824821 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[12\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824821 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[28\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824821 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[5\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824821 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[21\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824821 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[13\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824821 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[29\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824821 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[6\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824821 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[22\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824821 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[14\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824821 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[30\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824822 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[7\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824822 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[23\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824822 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[15\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824822 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[31\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458479824822 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458479824822 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 440 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 53 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" 242 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" 131 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 354 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 119 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" 252 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 348 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 304 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 6043 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 5626 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 393 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 6075 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 9407 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1010 -1 0 } } { "db/a_graycounter_o57.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/a_graycounter_o57.tdf" 33 2 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 6007 -1 0 } } { "db/a_graycounter_tc6.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/a_graycounter_tc6.tdf" 34 2 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 267 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v" 166 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_sys_clk_timer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_sys_clk_timer.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1458479824881 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1458479824882 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[4\]~synth " "Node \"GPIO_2\[4\]~synth\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458479830922 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[5\]~synth " "Node \"GPIO_2\[5\]~synth\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1458479830922 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1458479830922 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[0\] GND " "Pin \"GPIO_0\[0\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[1\] GND " "Pin \"GPIO_0\[1\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[2\] GND " "Pin \"GPIO_0\[2\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[3\] GND " "Pin \"GPIO_0\[3\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[4\] GND " "Pin \"GPIO_0\[4\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[5\] GND " "Pin \"GPIO_0\[5\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[6\] GND " "Pin \"GPIO_0\[6\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[7\] GND " "Pin \"GPIO_0\[7\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[8\] GND " "Pin \"GPIO_0\[8\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[9\] GND " "Pin \"GPIO_0\[9\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[10\] GND " "Pin \"GPIO_0\[10\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[11\] GND " "Pin \"GPIO_0\[11\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[12\] GND " "Pin \"GPIO_0\[12\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[13\] GND " "Pin \"GPIO_0\[13\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[14\] GND " "Pin \"GPIO_0\[14\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[15\] GND " "Pin \"GPIO_0\[15\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[16\] GND " "Pin \"GPIO_0\[16\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[17\] GND " "Pin \"GPIO_0\[17\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[18\] GND " "Pin \"GPIO_0\[18\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[19\] GND " "Pin \"GPIO_0\[19\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[20\] GND " "Pin \"GPIO_0\[20\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[21\] GND " "Pin \"GPIO_0\[21\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[22\] GND " "Pin \"GPIO_0\[22\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[23\] GND " "Pin \"GPIO_0\[23\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[24\] GND " "Pin \"GPIO_0\[24\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[25\] GND " "Pin \"GPIO_0\[25\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[26\] GND " "Pin \"GPIO_0\[26\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[27\] GND " "Pin \"GPIO_0\[27\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[28\] GND " "Pin \"GPIO_0\[28\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[29\] GND " "Pin \"GPIO_0\[29\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[30\] GND " "Pin \"GPIO_0\[30\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[31\] GND " "Pin \"GPIO_0\[31\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[32\] GND " "Pin \"GPIO_0\[32\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[33\] GND " "Pin \"GPIO_0\[33\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|GPIO_0[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_RD_N VCC " "Pin \"LT24_RD_N\" is stuck at VCC" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|LT24_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_LCD_ON VCC " "Pin \"LT24_LCD_ON\" is stuck at VCC" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458479830923 "|DE0_Nano|LT24_LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1458479830923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479831849 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "798 " "798 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1458479839750 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479840335 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.map.smsg " "Generated suppressed messages file /home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479841644 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 37 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 37 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1458479845664 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1458479846032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458479846032 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 289 0 0 } } { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 243 0 0 } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 354 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1458479846674 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458479847389 "|DE0_Nano|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458479847389 "|DE0_Nano|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458479847389 "|DE0_Nano|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458479847389 "|DE0_Nano|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458479847389 "|DE0_Nano|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458479847389 "|DE0_Nano|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458479847389 "|DE0_Nano|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458479847389 "|DE0_Nano|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458479847389 "|DE0_Nano|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458479847389 "|DE0_Nano|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458479847389 "|DE0_Nano|GPIO_0_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1458479847389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11421 " "Implemented 11421 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1458479847390 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1458479847390 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "30 " "Implemented 30 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1458479847390 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10979 " "Implemented 10979 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1458479847390 ""} { "Info" "ICUT_CUT_TM_RAMS" "285 " "Implemented 285 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1458479847390 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1458479847390 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1458479847390 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1458479847390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 251 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 251 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1582 " "Peak virtual memory: 1582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458479847551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 20 14:17:27 2016 " "Processing ended: Sun Mar 20 14:17:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458479847551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458479847551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458479847551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458479847551 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1458479864863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458479864864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 20 14:17:44 2016 " "Processing started: Sun Mar 20 14:17:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458479864864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1458479864864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1458479864864 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1458479864915 ""}
{ "Info" "0" "" "Project  = DE0_Nano" {  } {  } 0 0 "Project  = DE0_Nano" 0 0 "Fitter" 0 0 1458479864916 ""}
{ "Info" "0" "" "Revision = DE0_Nano" {  } {  } 0 0 "Revision = DE0_Nano" 0 0 "Fitter" 0 0 1458479864916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1458479865234 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Nano EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_Nano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1458479865323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1458479865440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1458479865440 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/sdram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7540 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1458479865507 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/sdram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7540 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1458479865507 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[0\] port" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7504 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1458479865509 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[2\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[2\] port" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7506 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1458479865509 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7504 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1458479865509 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1458479865832 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1458479865839 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1458479866267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1458479866267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1458479866267 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1458479866267 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1458479866292 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1458479866292 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1458479866292 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1458479866292 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1458479866301 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1458479867073 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1458479867626 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1458479867626 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1458479867626 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7 sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 " "The input ports of the PLL DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7 and the PLL sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7 sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 ARESET " "PLL DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7 and PLL sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7504 10611 11489 0 0 ""} { 0 { 0 ""} 0 7540 10611 11489 0 0 ""}  }  } } { "db/sdram_pll_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/sdram_pll_altpll.v" 78 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1458479868106 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7504 10611 11489 0 0 ""} { 0 { 0 ""} 0 7540 10611 11489 0 0 ""}  }  } } { "db/sdram_pll_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/sdram_pll_altpll.v" 78 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1458479868106 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 0 Pin_R8 " "PLL \"sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 260 0 0 } } { "db/sdram_pll_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/sdram_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7540 10611 11489 0 0 ""}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1458479868281 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "183 " "TimeQuest Timing Analyzer is analyzing 183 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1458479869954 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v2j1 " "Entity dcfifo_v2j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe8\|dffe9a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458479869976 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1458479869976 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458479870303 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458479870343 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc " "Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458479870357 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano.SDC " "Reading SDC File: 'DE0_Nano.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1458479870406 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1458479870422 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1458479870422 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{lol\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{lol\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{lol\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{lol\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{lol\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{lol\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1458479870422 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1458479870422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1458479870422 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk " "Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|state.101 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk " "Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|state.101 is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458479870467 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458479870467 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\] " "Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|vy_reg\[0\] DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|vy_reg\[0\] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458479870468 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1458479870468 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1458479870677 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1458479870682 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458479870683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458479870683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458479870683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458479870683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " "  20.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458479870683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " " 100.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458479870683 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 lol\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  20.000 lol\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1458479870683 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1458479870683 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 2522 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[41\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[41\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 8749 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[65\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[65\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 8747 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 8743 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" 135 -1 0 } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 8697 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo\|mem_used\[1\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo\|mem_used\[1\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 393 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 9738 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[66\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[66\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 8746 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[38\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[38\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 8752 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 8750 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 8751 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1458479872064 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1458479872064 ""}  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 25826 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872065 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7504 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_4) " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872065 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7504 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872065 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/sdram_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7540 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872065 ""}  } { { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 23862 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|SPI_SCLK~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|SPI_SCLK~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 11414 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 11829 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1458479872065 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 2522 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[31\]~0  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872065 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 17628 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~12  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872065 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13609 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~13  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872065 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 18350 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~14  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872065 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 18397 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~15  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872065 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 18398 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 24108 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1458479872065 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 23947 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872065 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 0 0 } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 23969 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~10  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872065 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13542 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~11  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872065 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13608 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[1\]~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node KEY\[1\]~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|col " "Destination node LT24_buffer:lt24_buf\|col" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 565 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 1294 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|bufferFlag " "Destination node LT24_buffer:lt24_buf\|bufferFlag" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 1242 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|screenState\[6\]~20 " "Destination node LT24_buffer:lt24_buf\|screenState\[6\]~20" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 205 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 11963 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|screenState\[6\]~21 " "Destination node LT24_buffer:lt24_buf\|screenState\[6\]~21" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 205 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 11964 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|always4~2 " "Destination node LT24_buffer:lt24_buf\|always4~2" {  } { { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 12321 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|always8~4 " "Destination node LT24_buffer:lt24_buf\|always8~4" {  } { { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 12396 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|posY~34 " "Destination node LT24_buffer:lt24_buf\|posY~34" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 246 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 12462 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|always9~4 " "Destination node LT24_buffer:lt24_buf\|always9~4" {  } { { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 12537 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|Case_Reg~16 " "Destination node LT24_buffer:lt24_buf\|Case_Reg~16" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 263 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 12589 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|Y1\[1\]~12 " "Destination node LT24_buffer:lt24_buf\|Y1\[1\]~12" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 509 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 12813 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1458479872065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1458479872065 ""}  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 25827 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 4266 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1458479872066 ""}  } { { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 10591 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 10591 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|active_rnw~1 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|active_rnw~1" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13132 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|active_cs_n~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|active_cs_n~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13169 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13182 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|i_refs\[0\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|i_refs\[0\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 3109 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|i_refs\[2\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|i_refs\[2\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 3107 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|i_refs\[1\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|i_refs\[1\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 3108 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1458479872066 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7586 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|irq_flag~1 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|irq_flag~1" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13119 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|bit_index\[0\]~1 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|bit_index\[0\]~1" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13248 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|byte_cnt\[5\]~9 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|byte_cnt\[5\]~9" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13256 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|rw_reg_byte_num\[0\]~1 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|rw_reg_byte_num\[0\]~1" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13929 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|FIFO_WRITEDATA\[7\]~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|FIFO_WRITEDATA\[7\]~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/TERASIC_SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/TERASIC_SPI_3WIRE.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 14857 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|tx_byte\[7\]~10 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|tx_byte\[7\]~10" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 221 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 15522 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|s_readdata\[0\]~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|s_readdata\[0\]~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/TERASIC_SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/TERASIC_SPI_3WIRE.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 17233 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[31\]~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[31\]~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 17628 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|my_counter\[17\]~34 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|my_counter\[17\]~34" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 18179 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|fifo_rx_data\[6\]~2 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|fifo_rx_data\[6\]~2" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 256 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 18183 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1458479872066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1458479872066 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7564 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 14308 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1458479872066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1458479872066 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 1314 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1458479872066 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7568 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458479872066 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1458479874925 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1458479874956 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1458479874958 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1458479875007 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1458479875084 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1458479875084 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1458479875084 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1458479875085 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1458479875132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1458479878399 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1458479878428 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1458479878428 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1458479878428 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1458479878428 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1458479878428 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1458479878428 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1458479878428 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/sdram_pll_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/sdram_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "sdram_pll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/sdram_pll.v" 91 0 0 } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 260 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1458479878716 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458479879568 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1458479879595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1458479882636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458479887882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1458479888039 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1458479915958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:28 " "Fitter placement operations ending: elapsed time is 00:00:28" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458479915958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1458479918938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1458479930121 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1458479930121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1458479942158 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1458479942158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458479942161 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 16.29 " "Total time spent on timing analysis during the Fitter is 16.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1458479942612 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1458479942827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1458479945190 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1458479945256 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1458479947420 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458479950932 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1458479952252 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1458479952252 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1458479952252 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1458479952384 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { EPCS_DATA0 } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 889 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1458479952512 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "47 Cyclone IV E " "47 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 779 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 780 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 781 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 782 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ADC_SDAT } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 899 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 826 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 827 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 828 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 863 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 864 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 820 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 821 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[9] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 822 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[10] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 823 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[11] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 824 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[12] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 825 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 798 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 799 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 800 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 801 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 802 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 803 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 804 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 805 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 806 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 807 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 808 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 809 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 810 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 811 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 812 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 813 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 895 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 816 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 767 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 817 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 818 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 819 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 766 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[7] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 768 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 881 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 778 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LT24_ADC_PENIRQ_N 3.3-V LVTTL T9 " "Pin LT24_ADC_PENIRQ_N uses I/O standard 3.3-V LVTTL at T9" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { LT24_ADC_PENIRQ_N } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_PENIRQ_N" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 905 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LT24_ADC_BUSY 3.3-V LVTTL R9 " "Pin LT24_ADC_BUSY uses I/O standard 3.3-V LVTTL at R9" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { LT24_ADC_BUSY } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_BUSY" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 900 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LT24_ADC_DOUT 3.3-V LVTTL F13 " "Pin LT24_ADC_DOUT uses I/O standard 3.3-V LVTTL at F13" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { LT24_ADC_DOUT } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_DOUT" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 904 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 777 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { G_SENSOR_INT } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 893 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952512 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1458479952512 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { EPCS_DATA0 } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 889 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1458479952514 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1458479952514 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "11 " "Following 11 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 820 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458479952514 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 821 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458479952514 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[9] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 822 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458479952514 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[10] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 823 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458479952514 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[11] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 824 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458479952514 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[12] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 825 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458479952514 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 816 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458479952514 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 817 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458479952514 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 818 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458479952514 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently enabled " "Pin GPIO_2\[4\] has a permanently enabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 819 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458479952514 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently enabled " "Pin GPIO_2\[5\] has a permanently enabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 766 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1458479952514 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1458479952514 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.fit.smsg " "Generated suppressed messages file /home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1458479953584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1565 " "Peak virtual memory: 1565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458479956150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 20 14:19:16 2016 " "Processing ended: Sun Mar 20 14:19:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458479956150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458479956150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458479956150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1458479956150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1458479970700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458479970701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 20 14:19:30 2016 " "Processing started: Sun Mar 20 14:19:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458479970701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1458479970701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1458479970701 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1458479972837 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1458479972873 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1458479972873 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1458479972989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1084 " "Peak virtual memory: 1084 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458479973327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 20 14:19:33 2016 " "Processing ended: Sun Mar 20 14:19:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458479973327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458479973327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458479973327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1458479973327 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1458479981095 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1458479986814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458479986815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 20 14:19:46 2016 " "Processing started: Sun Mar 20 14:19:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458479986815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479986815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_Nano -c DE0_Nano " "Command: quartus_sta DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479986815 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1458479986895 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479987392 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479987487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479987487 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "183 " "TimeQuest Timing Analyzer is analyzing 183 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479988057 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v2j1 " "Entity dcfifo_v2j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe8\|dffe9a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1458479988413 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479988413 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479988735 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479988797 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc " "Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479988808 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano.SDC " "Reading SDC File: 'DE0_Nano.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479988836 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1458479988843 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1458479988843 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{lol\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{lol\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{lol\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{lol\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{lol\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{lol\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1458479988843 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479988843 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479988843 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\] " "Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[31\] DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[31\] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458479988893 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479988893 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk " "Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_rx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|write_delay_cycle\[0\] DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk " "Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_rx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|write_delay_cycle\[0\] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458479988894 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479988894 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479989146 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1458479989151 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1458479989181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.643 " "Worst-case setup slack is 4.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.643               0.000 CLOCK_50  " "    4.643               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.578               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]  " "    7.578               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.297               0.000 altera_reserved_tck  " "   43.297               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.219               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]  " "   94.219               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479989428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]  " "    0.303               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 CLOCK_50  " "    0.310               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]  " "    0.344               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479989492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.018 " "Worst-case recovery slack is 15.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.018               0.000 CLOCK_50  " "   15.018               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.450               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]  " "   15.450               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.376               0.000 altera_reserved_tck  " "   48.376               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.401               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]  " "   96.401               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479989514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.885 " "Worst-case removal slack is 0.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.885               0.000 altera_reserved_tck  " "    0.885               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.429               0.000 CLOCK_50  " "    1.429               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.302               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]  " "    2.302               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.312               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]  " "    2.312               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479989536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.482 " "Worst-case minimum pulse width slack is 9.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.482               0.000 CLOCK_50  " "    9.482               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.694               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]  " "    9.694               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.492               0.000 altera_reserved_tck  " "   49.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.743               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]  " "   49.743               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479989545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479989545 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479989852 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 98 synchronizer chains. " "Report Metastability: Found 98 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479989931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 98 " "Number of Synchronizer Chains Found: 98" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479989931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479989931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.367 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.367" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479989931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 31.631 ns " "Worst Case Available Settling Time: 31.631 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479989931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479989931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479989931 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479989931 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479989931 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1458479989945 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479990007 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479991985 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\] " "Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[31\] DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[31\] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458479992455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479992455 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk " "Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_rx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|write_delay_cycle\[0\] DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk " "Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_rx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|write_delay_cycle\[0\] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458479992455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479992455 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479992473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.292 " "Worst-case setup slack is 6.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.292               0.000 CLOCK_50  " "    6.292               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.843               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]  " "    8.843               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.027               0.000 altera_reserved_tck  " "   44.027               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.745               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]  " "   94.745               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479992637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.292 " "Worst-case hold slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]  " "    0.292               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 CLOCK_50  " "    0.295               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]  " "    0.298               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479992692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.562 " "Worst-case recovery slack is 15.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.562               0.000 CLOCK_50  " "   15.562               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.932               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]  " "   15.932               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.611               0.000 altera_reserved_tck  " "   48.611               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.810               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]  " "   96.810               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479992717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.790 " "Worst-case removal slack is 0.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 altera_reserved_tck  " "    0.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.301               0.000 CLOCK_50  " "    1.301               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.070               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]  " "    2.070               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.075               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]  " "    2.075               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479992747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.485 " "Worst-case minimum pulse width slack is 9.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.485               0.000 CLOCK_50  " "    9.485               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.717               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]  " "    9.717               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.442               0.000 altera_reserved_tck  " "   49.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.738               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]  " "   49.738               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479992756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479992756 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479993149 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 98 synchronizer chains. " "Report Metastability: Found 98 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479993228 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 98 " "Number of Synchronizer Chains Found: 98" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479993228 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479993228 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.367 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.367" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479993228 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.489 ns " "Worst Case Available Settling Time: 32.489 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479993228 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479993228 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479993228 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479993228 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479993228 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1458479993241 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\] " "Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[31\] DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[31\] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458479993594 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479993594 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk " "Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_rx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|write_delay_cycle\[0\] DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk " "Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_rx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|write_delay_cycle\[0\] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1458479993594 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479993594 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479993611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.322 " "Worst-case setup slack is 11.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.322               0.000 CLOCK_50  " "   11.322               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.775               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]  " "   12.775               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.428               0.000 altera_reserved_tck  " "   46.428               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.617               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]  " "   96.617               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479993682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 CLOCK_50  " "    0.143               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]  " "    0.144               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]  " "    0.180               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479993748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.958 " "Worst-case recovery slack is 16.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.958               0.000 CLOCK_50  " "   16.958               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.279               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]  " "   17.279               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.369               0.000 altera_reserved_tck  " "   49.369               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.850               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]  " "   97.850               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479993789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.492 " "Worst-case removal slack is 0.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 altera_reserved_tck  " "    0.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 CLOCK_50  " "    0.781               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.342               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]  " "    1.342               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.348               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]  " "    1.348               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479993819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.206 " "Worst-case minimum pulse width slack is 9.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.206               0.000 CLOCK_50  " "    9.206               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.750               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]  " "    9.750               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.295               0.000 altera_reserved_tck  " "   49.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.780               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]  " "   49.780               0.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1458479993833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479993833 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479994261 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 98 synchronizer chains. " "Report Metastability: Found 98 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479994341 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 98 " "Number of Synchronizer Chains Found: 98" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479994341 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479994341 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.367 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.367" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479994341 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.154 ns " "Worst Case Available Settling Time: 35.154 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479994341 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479994341 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479994341 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1458479994341 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479994341 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479995070 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479995075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1225 " "Peak virtual memory: 1225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458479995371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 20 14:19:55 2016 " "Processing ended: Sun Mar 20 14:19:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458479995371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458479995371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458479995371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458479995371 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 278 s " "Quartus Prime Full Compilation was successful. 0 errors, 278 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1458480004105 ""}
