// Seed: 2750478988
module module_0 ();
  wire id_2;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input supply1 id_2,
    input wor id_3,
    input supply1 id_4,
    input wire id_5,
    input tri1 id_6,
    input uwire id_7
);
  always id_1 <= 1;
  xnor (id_1, id_2, id_3, id_4, id_5, id_6, id_7);
  module_0();
  wire id_9;
endmodule
module module_2 (
    input  wor   id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri1  id_3,
    output tri0  id_4,
    input  wire  id_5,
    input  tri0  id_6
);
  module_0();
  assign id_4 = 1;
endmodule
