Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Wed Jul 10 16:38:20 2024
| Host             : LAPTOP-POBHROGD running 64-bit major release  (build 9200)
| Command          : report_power -file sccomp_dataflow_power_routed.rpt -pb sccomp_dataflow_power_summary_routed.pb -rpx sccomp_dataflow_power_routed.rpx
| Design           : sccomp_dataflow
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 91.573 (Junction temp exceeded!) |
| Dynamic (W)              | 90.782                           |
| Device Static (W)        | 0.791                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    40.828 |    11968 |       --- |             --- |
|   LUT as Logic           |    30.462 |     5654 |     63400 |            8.92 |
|   LUT as Distributed RAM |     5.867 |     2112 |     19000 |           11.12 |
|   CARRY4                 |     4.246 |      652 |     15850 |            4.11 |
|   F7/F8 Muxes            |     0.242 |      847 |     63400 |            1.34 |
|   BUFG                   |     0.006 |        2 |        32 |            6.25 |
|   Register               |     0.004 |     2235 |    126800 |            1.76 |
|   Others                 |     0.000 |       15 |       --- |             --- |
| Signals                  |    38.237 |     9594 |       --- |             --- |
| DSPs                     |    <0.001 |        4 |       240 |            1.67 |
| I/O                      |    11.717 |       66 |       210 |           31.43 |
| Static Power             |     0.791 |          |           |                 |
| Total                    |    91.573 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    79.631 |      79.069 |      0.563 |
| Vccaux    |       1.800 |     1.052 |       0.959 |      0.093 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     5.552 |       5.548 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| sccomp_dataflow                |    90.782 |
|   dmem                         |    12.803 |
|     dmem_reg_r1_0_63_0_2       |     0.019 |
|     dmem_reg_r1_0_63_12_14     |     0.019 |
|     dmem_reg_r1_0_63_15_17     |     0.016 |
|     dmem_reg_r1_0_63_18_20     |     0.022 |
|     dmem_reg_r1_0_63_21_23     |     0.020 |
|     dmem_reg_r1_0_63_24_26     |     0.019 |
|     dmem_reg_r1_0_63_27_29     |     0.022 |
|     dmem_reg_r1_0_63_30_30     |     0.010 |
|     dmem_reg_r1_0_63_31_31     |     0.009 |
|     dmem_reg_r1_0_63_3_5       |     0.016 |
|     dmem_reg_r1_0_63_6_8       |     0.017 |
|     dmem_reg_r1_0_63_9_11      |     0.019 |
|     dmem_reg_r1_128_191_0_2    |     0.015 |
|     dmem_reg_r1_128_191_12_14  |     0.020 |
|     dmem_reg_r1_128_191_15_17  |     0.016 |
|     dmem_reg_r1_128_191_18_20  |     0.018 |
|     dmem_reg_r1_128_191_21_23  |     0.017 |
|     dmem_reg_r1_128_191_24_26  |     0.022 |
|     dmem_reg_r1_128_191_27_29  |     0.026 |
|     dmem_reg_r1_128_191_30_30  |     0.011 |
|     dmem_reg_r1_128_191_31_31  |     0.013 |
|     dmem_reg_r1_128_191_3_5    |     0.018 |
|     dmem_reg_r1_128_191_6_8    |     0.020 |
|     dmem_reg_r1_128_191_9_11   |     0.019 |
|     dmem_reg_r1_192_255_0_2    |     0.018 |
|     dmem_reg_r1_192_255_12_14  |     0.018 |
|     dmem_reg_r1_192_255_15_17  |     0.021 |
|     dmem_reg_r1_192_255_18_20  |     0.016 |
|     dmem_reg_r1_192_255_21_23  |     0.018 |
|     dmem_reg_r1_192_255_24_26  |     0.017 |
|     dmem_reg_r1_192_255_27_29  |     0.017 |
|     dmem_reg_r1_192_255_30_30  |     0.010 |
|     dmem_reg_r1_192_255_31_31  |     0.010 |
|     dmem_reg_r1_192_255_3_5    |     0.016 |
|     dmem_reg_r1_192_255_6_8    |     0.019 |
|     dmem_reg_r1_192_255_9_11   |     0.017 |
|     dmem_reg_r1_256_319_0_2    |     0.019 |
|     dmem_reg_r1_256_319_12_14  |     0.017 |
|     dmem_reg_r1_256_319_15_17  |     0.018 |
|     dmem_reg_r1_256_319_18_20  |     0.019 |
|     dmem_reg_r1_256_319_21_23  |     0.016 |
|     dmem_reg_r1_256_319_24_26  |     0.019 |
|     dmem_reg_r1_256_319_27_29  |     0.024 |
|     dmem_reg_r1_256_319_30_30  |     0.009 |
|     dmem_reg_r1_256_319_31_31  |     0.009 |
|     dmem_reg_r1_256_319_3_5    |     0.016 |
|     dmem_reg_r1_256_319_6_8    |     0.014 |
|     dmem_reg_r1_256_319_9_11   |     0.016 |
|     dmem_reg_r1_320_383_0_2    |     0.015 |
|     dmem_reg_r1_320_383_12_14  |     0.020 |
|     dmem_reg_r1_320_383_15_17  |     0.016 |
|     dmem_reg_r1_320_383_18_20  |     0.021 |
|     dmem_reg_r1_320_383_21_23  |     0.024 |
|     dmem_reg_r1_320_383_24_26  |     0.018 |
|     dmem_reg_r1_320_383_27_29  |     0.022 |
|     dmem_reg_r1_320_383_30_30  |     0.009 |
|     dmem_reg_r1_320_383_31_31  |     0.009 |
|     dmem_reg_r1_320_383_3_5    |     0.014 |
|     dmem_reg_r1_320_383_6_8    |     0.019 |
|     dmem_reg_r1_320_383_9_11   |     0.015 |
|     dmem_reg_r1_384_447_0_2    |     0.019 |
|     dmem_reg_r1_384_447_12_14  |     0.018 |
|     dmem_reg_r1_384_447_15_17  |     0.017 |
|     dmem_reg_r1_384_447_18_20  |     0.020 |
|     dmem_reg_r1_384_447_21_23  |     0.022 |
|     dmem_reg_r1_384_447_24_26  |     0.024 |
|     dmem_reg_r1_384_447_27_29  |     0.017 |
|     dmem_reg_r1_384_447_30_30  |     0.009 |
|     dmem_reg_r1_384_447_31_31  |     0.012 |
|     dmem_reg_r1_384_447_3_5    |     0.015 |
|     dmem_reg_r1_384_447_6_8    |     0.018 |
|     dmem_reg_r1_384_447_9_11   |     0.017 |
|     dmem_reg_r1_448_511_0_2    |     0.019 |
|     dmem_reg_r1_448_511_12_14  |     0.022 |
|     dmem_reg_r1_448_511_15_17  |     0.017 |
|     dmem_reg_r1_448_511_18_20  |     0.020 |
|     dmem_reg_r1_448_511_21_23  |     0.017 |
|     dmem_reg_r1_448_511_24_26  |     0.023 |
|     dmem_reg_r1_448_511_27_29  |     0.020 |
|     dmem_reg_r1_448_511_30_30  |     0.012 |
|     dmem_reg_r1_448_511_31_31  |     0.011 |
|     dmem_reg_r1_448_511_3_5    |     0.022 |
|     dmem_reg_r1_448_511_6_8    |     0.015 |
|     dmem_reg_r1_448_511_9_11   |     0.018 |
|     dmem_reg_r1_512_575_0_2    |     0.018 |
|     dmem_reg_r1_512_575_12_14  |     0.019 |
|     dmem_reg_r1_512_575_15_17  |     0.018 |
|     dmem_reg_r1_512_575_18_20  |     0.018 |
|     dmem_reg_r1_512_575_21_23  |     0.018 |
|     dmem_reg_r1_512_575_24_26  |     0.023 |
|     dmem_reg_r1_512_575_27_29  |     0.021 |
|     dmem_reg_r1_512_575_30_30  |     0.009 |
|     dmem_reg_r1_512_575_31_31  |     0.009 |
|     dmem_reg_r1_512_575_3_5    |     0.020 |
|     dmem_reg_r1_512_575_6_8    |     0.014 |
|     dmem_reg_r1_512_575_9_11   |     0.013 |
|     dmem_reg_r1_576_639_0_2    |     0.018 |
|     dmem_reg_r1_576_639_12_14  |     0.015 |
|     dmem_reg_r1_576_639_15_17  |     0.016 |
|     dmem_reg_r1_576_639_18_20  |     0.015 |
|     dmem_reg_r1_576_639_21_23  |     0.020 |
|     dmem_reg_r1_576_639_24_26  |     0.022 |
|     dmem_reg_r1_576_639_27_29  |     0.015 |
|     dmem_reg_r1_576_639_30_30  |     0.010 |
|     dmem_reg_r1_576_639_31_31  |     0.010 |
|     dmem_reg_r1_576_639_3_5    |     0.016 |
|     dmem_reg_r1_576_639_6_8    |     0.013 |
|     dmem_reg_r1_576_639_9_11   |     0.018 |
|     dmem_reg_r1_640_703_0_2    |     0.014 |
|     dmem_reg_r1_640_703_12_14  |     0.018 |
|     dmem_reg_r1_640_703_15_17  |     0.018 |
|     dmem_reg_r1_640_703_18_20  |     0.016 |
|     dmem_reg_r1_640_703_21_23  |     0.021 |
|     dmem_reg_r1_640_703_24_26  |     0.031 |
|     dmem_reg_r1_640_703_27_29  |     0.018 |
|     dmem_reg_r1_640_703_30_30  |     0.012 |
|     dmem_reg_r1_640_703_31_31  |     0.013 |
|     dmem_reg_r1_640_703_3_5    |     0.016 |
|     dmem_reg_r1_640_703_6_8    |     0.016 |
|     dmem_reg_r1_640_703_9_11   |     0.020 |
|     dmem_reg_r1_64_127_0_2     |     0.018 |
|     dmem_reg_r1_64_127_12_14   |     0.020 |
|     dmem_reg_r1_64_127_15_17   |     0.018 |
|     dmem_reg_r1_64_127_18_20   |     0.019 |
|     dmem_reg_r1_64_127_21_23   |     0.017 |
|     dmem_reg_r1_64_127_24_26   |     0.020 |
|     dmem_reg_r1_64_127_27_29   |     0.020 |
|     dmem_reg_r1_64_127_30_30   |     0.012 |
|     dmem_reg_r1_64_127_31_31   |     0.010 |
|     dmem_reg_r1_64_127_3_5     |     0.015 |
|     dmem_reg_r1_64_127_6_8     |     0.016 |
|     dmem_reg_r1_64_127_9_11    |     0.015 |
|     dmem_reg_r1_704_767_0_2    |     0.019 |
|     dmem_reg_r1_704_767_12_14  |     0.023 |
|     dmem_reg_r1_704_767_15_17  |     0.019 |
|     dmem_reg_r1_704_767_18_20  |     0.022 |
|     dmem_reg_r1_704_767_21_23  |     0.021 |
|     dmem_reg_r1_704_767_24_26  |     0.026 |
|     dmem_reg_r1_704_767_27_29  |     0.019 |
|     dmem_reg_r1_704_767_30_30  |     0.010 |
|     dmem_reg_r1_704_767_31_31  |     0.013 |
|     dmem_reg_r1_704_767_3_5    |     0.018 |
|     dmem_reg_r1_704_767_6_8    |     0.018 |
|     dmem_reg_r1_704_767_9_11   |     0.012 |
|     dmem_reg_r1_768_831_0_2    |     0.020 |
|     dmem_reg_r1_768_831_12_14  |     0.022 |
|     dmem_reg_r1_768_831_15_17  |     0.015 |
|     dmem_reg_r1_768_831_18_20  |     0.017 |
|     dmem_reg_r1_768_831_21_23  |     0.021 |
|     dmem_reg_r1_768_831_24_26  |     0.023 |
|     dmem_reg_r1_768_831_27_29  |     0.018 |
|     dmem_reg_r1_768_831_30_30  |     0.012 |
|     dmem_reg_r1_768_831_31_31  |     0.012 |
|     dmem_reg_r1_768_831_3_5    |     0.019 |
|     dmem_reg_r1_768_831_6_8    |     0.020 |
|     dmem_reg_r1_768_831_9_11   |     0.015 |
|     dmem_reg_r1_832_895_0_2    |     0.017 |
|     dmem_reg_r1_832_895_12_14  |     0.020 |
|     dmem_reg_r1_832_895_15_17  |     0.017 |
|     dmem_reg_r1_832_895_18_20  |     0.020 |
|     dmem_reg_r1_832_895_21_23  |     0.021 |
|     dmem_reg_r1_832_895_24_26  |     0.023 |
|     dmem_reg_r1_832_895_27_29  |     0.017 |
|     dmem_reg_r1_832_895_30_30  |     0.011 |
|     dmem_reg_r1_832_895_31_31  |     0.012 |
|     dmem_reg_r1_832_895_3_5    |     0.015 |
|     dmem_reg_r1_832_895_6_8    |     0.017 |
|     dmem_reg_r1_832_895_9_11   |     0.015 |
|     dmem_reg_r1_896_959_0_2    |     0.017 |
|     dmem_reg_r1_896_959_12_14  |     0.024 |
|     dmem_reg_r1_896_959_15_17  |     0.018 |
|     dmem_reg_r1_896_959_18_20  |     0.016 |
|     dmem_reg_r1_896_959_21_23  |     0.020 |
|     dmem_reg_r1_896_959_24_26  |     0.016 |
|     dmem_reg_r1_896_959_27_29  |     0.018 |
|     dmem_reg_r1_896_959_30_30  |     0.012 |
|     dmem_reg_r1_896_959_31_31  |     0.011 |
|     dmem_reg_r1_896_959_3_5    |     0.020 |
|     dmem_reg_r1_896_959_6_8    |     0.019 |
|     dmem_reg_r1_896_959_9_11   |     0.018 |
|     dmem_reg_r1_960_1023_0_2   |     0.018 |
|     dmem_reg_r1_960_1023_12_14 |     0.020 |
|     dmem_reg_r1_960_1023_15_17 |     0.019 |
|     dmem_reg_r1_960_1023_18_20 |     0.024 |
|     dmem_reg_r1_960_1023_21_23 |     0.023 |
|     dmem_reg_r1_960_1023_24_26 |     0.028 |
|     dmem_reg_r1_960_1023_27_29 |     0.020 |
|     dmem_reg_r1_960_1023_30_30 |     0.011 |
|     dmem_reg_r1_960_1023_31_31 |     0.012 |
|     dmem_reg_r1_960_1023_3_5   |     0.018 |
|     dmem_reg_r1_960_1023_6_8   |     0.014 |
|     dmem_reg_r1_960_1023_9_11  |     0.021 |
|     dmem_reg_r2_0_63_0_2       |     0.017 |
|     dmem_reg_r2_0_63_12_14     |     0.017 |
|     dmem_reg_r2_0_63_15_17     |     0.018 |
|     dmem_reg_r2_0_63_18_20     |     0.019 |
|     dmem_reg_r2_0_63_21_23     |     0.024 |
|     dmem_reg_r2_0_63_24_26     |     0.021 |
|     dmem_reg_r2_0_63_27_29     |     0.022 |
|     dmem_reg_r2_0_63_30_30     |     0.011 |
|     dmem_reg_r2_0_63_31_31     |     0.010 |
|     dmem_reg_r2_0_63_3_5       |     0.017 |
|     dmem_reg_r2_0_63_6_8       |     0.018 |
|     dmem_reg_r2_0_63_9_11      |     0.014 |
|     dmem_reg_r2_128_191_0_2    |     0.021 |
|     dmem_reg_r2_128_191_12_14  |     0.016 |
|     dmem_reg_r2_128_191_15_17  |     0.015 |
|     dmem_reg_r2_128_191_18_20  |     0.018 |
|     dmem_reg_r2_128_191_21_23  |     0.020 |
|     dmem_reg_r2_128_191_24_26  |     0.018 |
|     dmem_reg_r2_128_191_27_29  |     0.025 |
|     dmem_reg_r2_128_191_30_30  |     0.009 |
|     dmem_reg_r2_128_191_31_31  |     0.012 |
|     dmem_reg_r2_128_191_3_5    |     0.019 |
|     dmem_reg_r2_128_191_6_8    |     0.014 |
|     dmem_reg_r2_128_191_9_11   |     0.016 |
|     dmem_reg_r2_192_255_0_2    |     0.023 |
|     dmem_reg_r2_192_255_12_14  |     0.023 |
|     dmem_reg_r2_192_255_15_17  |     0.022 |
|     dmem_reg_r2_192_255_18_20  |     0.019 |
|     dmem_reg_r2_192_255_21_23  |     0.024 |
|     dmem_reg_r2_192_255_24_26  |     0.024 |
|     dmem_reg_r2_192_255_27_29  |     0.025 |
|     dmem_reg_r2_192_255_30_30  |     0.011 |
|     dmem_reg_r2_192_255_31_31  |     0.011 |
|     dmem_reg_r2_192_255_3_5    |     0.016 |
|     dmem_reg_r2_192_255_6_8    |     0.017 |
|     dmem_reg_r2_192_255_9_11   |     0.018 |
|     dmem_reg_r2_256_319_0_2    |     0.019 |
|     dmem_reg_r2_256_319_12_14  |     0.020 |
|     dmem_reg_r2_256_319_15_17  |     0.016 |
|     dmem_reg_r2_256_319_18_20  |     0.018 |
|     dmem_reg_r2_256_319_21_23  |     0.023 |
|     dmem_reg_r2_256_319_24_26  |     0.018 |
|     dmem_reg_r2_256_319_27_29  |     0.018 |
|     dmem_reg_r2_256_319_30_30  |     0.009 |
|     dmem_reg_r2_256_319_31_31  |     0.012 |
|     dmem_reg_r2_256_319_3_5    |     0.013 |
|     dmem_reg_r2_256_319_6_8    |     0.015 |
|     dmem_reg_r2_256_319_9_11   |     0.020 |
|     dmem_reg_r2_320_383_0_2    |     0.019 |
|     dmem_reg_r2_320_383_12_14  |     0.021 |
|     dmem_reg_r2_320_383_15_17  |     0.017 |
|     dmem_reg_r2_320_383_18_20  |     0.021 |
|     dmem_reg_r2_320_383_21_23  |     0.020 |
|     dmem_reg_r2_320_383_24_26  |     0.019 |
|     dmem_reg_r2_320_383_27_29  |     0.020 |
|     dmem_reg_r2_320_383_30_30  |     0.010 |
|     dmem_reg_r2_320_383_31_31  |     0.011 |
|     dmem_reg_r2_320_383_3_5    |     0.016 |
|     dmem_reg_r2_320_383_6_8    |     0.014 |
|     dmem_reg_r2_320_383_9_11   |     0.017 |
|     dmem_reg_r2_384_447_0_2    |     0.018 |
|     dmem_reg_r2_384_447_12_14  |     0.021 |
|     dmem_reg_r2_384_447_15_17  |     0.017 |
|     dmem_reg_r2_384_447_18_20  |     0.021 |
|     dmem_reg_r2_384_447_21_23  |     0.020 |
|     dmem_reg_r2_384_447_24_26  |     0.023 |
|     dmem_reg_r2_384_447_27_29  |     0.017 |
|     dmem_reg_r2_384_447_30_30  |     0.010 |
|     dmem_reg_r2_384_447_31_31  |     0.012 |
|     dmem_reg_r2_384_447_3_5    |     0.019 |
|     dmem_reg_r2_384_447_6_8    |     0.017 |
|     dmem_reg_r2_384_447_9_11   |     0.015 |
|     dmem_reg_r2_448_511_0_2    |     0.018 |
|     dmem_reg_r2_448_511_12_14  |     0.022 |
|     dmem_reg_r2_448_511_15_17  |     0.016 |
|     dmem_reg_r2_448_511_18_20  |     0.021 |
|     dmem_reg_r2_448_511_21_23  |     0.020 |
|     dmem_reg_r2_448_511_24_26  |     0.019 |
|     dmem_reg_r2_448_511_27_29  |     0.019 |
|     dmem_reg_r2_448_511_30_30  |     0.012 |
|     dmem_reg_r2_448_511_31_31  |     0.012 |
|     dmem_reg_r2_448_511_3_5    |     0.013 |
|     dmem_reg_r2_448_511_6_8    |     0.017 |
|     dmem_reg_r2_448_511_9_11   |     0.017 |
|     dmem_reg_r2_512_575_0_2    |     0.019 |
|     dmem_reg_r2_512_575_12_14  |     0.018 |
|     dmem_reg_r2_512_575_15_17  |     0.017 |
|     dmem_reg_r2_512_575_18_20  |     0.019 |
|     dmem_reg_r2_512_575_21_23  |     0.018 |
|     dmem_reg_r2_512_575_24_26  |     0.021 |
|     dmem_reg_r2_512_575_27_29  |     0.023 |
|     dmem_reg_r2_512_575_30_30  |     0.009 |
|     dmem_reg_r2_512_575_31_31  |     0.013 |
|     dmem_reg_r2_512_575_3_5    |     0.012 |
|     dmem_reg_r2_512_575_6_8    |     0.018 |
|     dmem_reg_r2_512_575_9_11   |     0.015 |
|     dmem_reg_r2_576_639_0_2    |     0.024 |
|     dmem_reg_r2_576_639_12_14  |     0.023 |
|     dmem_reg_r2_576_639_15_17  |     0.019 |
|     dmem_reg_r2_576_639_18_20  |     0.017 |
|     dmem_reg_r2_576_639_21_23  |     0.017 |
|     dmem_reg_r2_576_639_24_26  |     0.021 |
|     dmem_reg_r2_576_639_27_29  |     0.022 |
|     dmem_reg_r2_576_639_30_30  |     0.011 |
|     dmem_reg_r2_576_639_31_31  |     0.010 |
|     dmem_reg_r2_576_639_3_5    |     0.012 |
|     dmem_reg_r2_576_639_6_8    |     0.013 |
|     dmem_reg_r2_576_639_9_11   |     0.019 |
|     dmem_reg_r2_640_703_0_2    |     0.023 |
|     dmem_reg_r2_640_703_12_14  |     0.021 |
|     dmem_reg_r2_640_703_15_17  |     0.017 |
|     dmem_reg_r2_640_703_18_20  |     0.026 |
|     dmem_reg_r2_640_703_21_23  |     0.020 |
|     dmem_reg_r2_640_703_24_26  |     0.016 |
|     dmem_reg_r2_640_703_27_29  |     0.015 |
|     dmem_reg_r2_640_703_30_30  |     0.012 |
|     dmem_reg_r2_640_703_31_31  |     0.013 |
|     dmem_reg_r2_640_703_3_5    |     0.018 |
|     dmem_reg_r2_640_703_6_8    |     0.016 |
|     dmem_reg_r2_640_703_9_11   |     0.013 |
|     dmem_reg_r2_64_127_0_2     |     0.025 |
|     dmem_reg_r2_64_127_12_14   |     0.016 |
|     dmem_reg_r2_64_127_15_17   |     0.018 |
|     dmem_reg_r2_64_127_18_20   |     0.026 |
|     dmem_reg_r2_64_127_21_23   |     0.019 |
|     dmem_reg_r2_64_127_24_26   |     0.021 |
|     dmem_reg_r2_64_127_27_29   |     0.022 |
|     dmem_reg_r2_64_127_30_30   |     0.009 |
|     dmem_reg_r2_64_127_31_31   |     0.011 |
|     dmem_reg_r2_64_127_3_5     |     0.012 |
|     dmem_reg_r2_64_127_6_8     |     0.015 |
|     dmem_reg_r2_64_127_9_11    |     0.014 |
|     dmem_reg_r2_704_767_0_2    |     0.017 |
|     dmem_reg_r2_704_767_12_14  |     0.025 |
|     dmem_reg_r2_704_767_15_17  |     0.020 |
|     dmem_reg_r2_704_767_18_20  |     0.028 |
|     dmem_reg_r2_704_767_21_23  |     0.023 |
|     dmem_reg_r2_704_767_24_26  |     0.018 |
|     dmem_reg_r2_704_767_27_29  |     0.020 |
|     dmem_reg_r2_704_767_30_30  |     0.012 |
|     dmem_reg_r2_704_767_31_31  |     0.011 |
|     dmem_reg_r2_704_767_3_5    |     0.018 |
|     dmem_reg_r2_704_767_6_8    |     0.017 |
|     dmem_reg_r2_704_767_9_11   |     0.017 |
|     dmem_reg_r2_768_831_0_2    |     0.018 |
|     dmem_reg_r2_768_831_12_14  |     0.021 |
|     dmem_reg_r2_768_831_15_17  |     0.018 |
|     dmem_reg_r2_768_831_18_20  |     0.015 |
|     dmem_reg_r2_768_831_21_23  |     0.024 |
|     dmem_reg_r2_768_831_24_26  |     0.028 |
|     dmem_reg_r2_768_831_27_29  |     0.020 |
|     dmem_reg_r2_768_831_30_30  |     0.012 |
|     dmem_reg_r2_768_831_31_31  |     0.012 |
|     dmem_reg_r2_768_831_3_5    |     0.016 |
|     dmem_reg_r2_768_831_6_8    |     0.014 |
|     dmem_reg_r2_768_831_9_11   |     0.016 |
|     dmem_reg_r2_832_895_0_2    |     0.017 |
|     dmem_reg_r2_832_895_12_14  |     0.021 |
|     dmem_reg_r2_832_895_15_17  |     0.020 |
|     dmem_reg_r2_832_895_18_20  |     0.020 |
|     dmem_reg_r2_832_895_21_23  |     0.022 |
|     dmem_reg_r2_832_895_24_26  |     0.020 |
|     dmem_reg_r2_832_895_27_29  |     0.016 |
|     dmem_reg_r2_832_895_30_30  |     0.010 |
|     dmem_reg_r2_832_895_31_31  |     0.012 |
|     dmem_reg_r2_832_895_3_5    |     0.016 |
|     dmem_reg_r2_832_895_6_8    |     0.015 |
|     dmem_reg_r2_832_895_9_11   |     0.018 |
|     dmem_reg_r2_896_959_0_2    |     0.024 |
|     dmem_reg_r2_896_959_12_14  |     0.019 |
|     dmem_reg_r2_896_959_15_17  |     0.018 |
|     dmem_reg_r2_896_959_18_20  |     0.024 |
|     dmem_reg_r2_896_959_21_23  |     0.018 |
|     dmem_reg_r2_896_959_24_26  |     0.017 |
|     dmem_reg_r2_896_959_27_29  |     0.019 |
|     dmem_reg_r2_896_959_30_30  |     0.012 |
|     dmem_reg_r2_896_959_31_31  |     0.011 |
|     dmem_reg_r2_896_959_3_5    |     0.017 |
|     dmem_reg_r2_896_959_6_8    |     0.019 |
|     dmem_reg_r2_896_959_9_11   |     0.017 |
|     dmem_reg_r2_960_1023_0_2   |     0.016 |
|     dmem_reg_r2_960_1023_12_14 |     0.025 |
|     dmem_reg_r2_960_1023_15_17 |     0.017 |
|     dmem_reg_r2_960_1023_18_20 |     0.020 |
|     dmem_reg_r2_960_1023_21_23 |     0.021 |
|     dmem_reg_r2_960_1023_24_26 |     0.019 |
|     dmem_reg_r2_960_1023_27_29 |     0.023 |
|     dmem_reg_r2_960_1023_30_30 |     0.009 |
|     dmem_reg_r2_960_1023_31_31 |     0.009 |
|     dmem_reg_r2_960_1023_3_5   |     0.017 |
|     dmem_reg_r2_960_1023_6_8   |     0.016 |
|     dmem_reg_r2_960_1023_9_11  |     0.017 |
|     dmem_reg_r3_0_63_0_2       |     0.021 |
|     dmem_reg_r3_0_63_12_14     |     0.024 |
|     dmem_reg_r3_0_63_15_17     |     0.015 |
|     dmem_reg_r3_0_63_18_20     |     0.022 |
|     dmem_reg_r3_0_63_21_23     |     0.018 |
|     dmem_reg_r3_0_63_24_26     |     0.020 |
|     dmem_reg_r3_0_63_27_29     |     0.019 |
|     dmem_reg_r3_0_63_30_30     |     0.013 |
|     dmem_reg_r3_0_63_31_31     |     0.012 |
|     dmem_reg_r3_0_63_3_5       |     0.021 |
|     dmem_reg_r3_0_63_6_8       |     0.015 |
|     dmem_reg_r3_0_63_9_11      |     0.015 |
|     dmem_reg_r3_128_191_0_2    |     0.017 |
|     dmem_reg_r3_128_191_12_14  |     0.020 |
|     dmem_reg_r3_128_191_15_17  |     0.016 |
|     dmem_reg_r3_128_191_18_20  |     0.027 |
|     dmem_reg_r3_128_191_21_23  |     0.016 |
|     dmem_reg_r3_128_191_24_26  |     0.024 |
|     dmem_reg_r3_128_191_27_29  |     0.019 |
|     dmem_reg_r3_128_191_30_30  |     0.012 |
|     dmem_reg_r3_128_191_31_31  |     0.013 |
|     dmem_reg_r3_128_191_3_5    |     0.015 |
|     dmem_reg_r3_128_191_6_8    |     0.016 |
|     dmem_reg_r3_128_191_9_11   |     0.019 |
|     dmem_reg_r3_192_255_0_2    |     0.024 |
|     dmem_reg_r3_192_255_12_14  |     0.018 |
|     dmem_reg_r3_192_255_15_17  |     0.017 |
|     dmem_reg_r3_192_255_18_20  |     0.026 |
|     dmem_reg_r3_192_255_21_23  |     0.019 |
|     dmem_reg_r3_192_255_24_26  |     0.016 |
|     dmem_reg_r3_192_255_27_29  |     0.019 |
|     dmem_reg_r3_192_255_30_30  |     0.010 |
|     dmem_reg_r3_192_255_31_31  |     0.011 |
|     dmem_reg_r3_192_255_3_5    |     0.016 |
|     dmem_reg_r3_192_255_6_8    |     0.016 |
|     dmem_reg_r3_192_255_9_11   |     0.016 |
|     dmem_reg_r3_256_319_0_2    |     0.018 |
|     dmem_reg_r3_256_319_12_14  |     0.018 |
|     dmem_reg_r3_256_319_15_17  |     0.018 |
|     dmem_reg_r3_256_319_18_20  |     0.020 |
|     dmem_reg_r3_256_319_21_23  |     0.016 |
|     dmem_reg_r3_256_319_24_26  |     0.022 |
|     dmem_reg_r3_256_319_27_29  |     0.019 |
|     dmem_reg_r3_256_319_30_30  |     0.011 |
|     dmem_reg_r3_256_319_31_31  |     0.012 |
|     dmem_reg_r3_256_319_3_5    |     0.016 |
|     dmem_reg_r3_256_319_6_8    |     0.016 |
|     dmem_reg_r3_256_319_9_11   |     0.016 |
|     dmem_reg_r3_320_383_0_2    |     0.015 |
|     dmem_reg_r3_320_383_12_14  |     0.021 |
|     dmem_reg_r3_320_383_15_17  |     0.019 |
|     dmem_reg_r3_320_383_18_20  |     0.028 |
|     dmem_reg_r3_320_383_21_23  |     0.032 |
|     dmem_reg_r3_320_383_24_26  |     0.027 |
|     dmem_reg_r3_320_383_27_29  |     0.017 |
|     dmem_reg_r3_320_383_30_30  |     0.012 |
|     dmem_reg_r3_320_383_31_31  |     0.011 |
|     dmem_reg_r3_320_383_3_5    |     0.015 |
|     dmem_reg_r3_320_383_6_8    |     0.017 |
|     dmem_reg_r3_320_383_9_11   |     0.015 |
|     dmem_reg_r3_384_447_0_2    |     0.020 |
|     dmem_reg_r3_384_447_12_14  |     0.017 |
|     dmem_reg_r3_384_447_15_17  |     0.016 |
|     dmem_reg_r3_384_447_18_20  |     0.031 |
|     dmem_reg_r3_384_447_21_23  |     0.032 |
|     dmem_reg_r3_384_447_24_26  |     0.028 |
|     dmem_reg_r3_384_447_27_29  |     0.020 |
|     dmem_reg_r3_384_447_30_30  |     0.010 |
|     dmem_reg_r3_384_447_31_31  |     0.010 |
|     dmem_reg_r3_384_447_3_5    |     0.019 |
|     dmem_reg_r3_384_447_6_8    |     0.015 |
|     dmem_reg_r3_384_447_9_11   |     0.023 |
|     dmem_reg_r3_448_511_0_2    |     0.015 |
|     dmem_reg_r3_448_511_12_14  |     0.020 |
|     dmem_reg_r3_448_511_15_17  |     0.016 |
|     dmem_reg_r3_448_511_18_20  |     0.030 |
|     dmem_reg_r3_448_511_21_23  |     0.034 |
|     dmem_reg_r3_448_511_24_26  |     0.029 |
|     dmem_reg_r3_448_511_27_29  |     0.019 |
|     dmem_reg_r3_448_511_30_30  |     0.012 |
|     dmem_reg_r3_448_511_31_31  |     0.012 |
|     dmem_reg_r3_448_511_3_5    |     0.016 |
|     dmem_reg_r3_448_511_6_8    |     0.016 |
|     dmem_reg_r3_448_511_9_11   |     0.015 |
|     dmem_reg_r3_512_575_0_2    |     0.014 |
|     dmem_reg_r3_512_575_12_14  |     0.016 |
|     dmem_reg_r3_512_575_15_17  |     0.017 |
|     dmem_reg_r3_512_575_18_20  |     0.018 |
|     dmem_reg_r3_512_575_21_23  |     0.014 |
|     dmem_reg_r3_512_575_24_26  |     0.025 |
|     dmem_reg_r3_512_575_27_29  |     0.017 |
|     dmem_reg_r3_512_575_30_30  |     0.010 |
|     dmem_reg_r3_512_575_31_31  |     0.011 |
|     dmem_reg_r3_512_575_3_5    |     0.015 |
|     dmem_reg_r3_512_575_6_8    |     0.019 |
|     dmem_reg_r3_512_575_9_11   |     0.021 |
|     dmem_reg_r3_576_639_0_2    |     0.016 |
|     dmem_reg_r3_576_639_12_14  |     0.019 |
|     dmem_reg_r3_576_639_15_17  |     0.015 |
|     dmem_reg_r3_576_639_18_20  |     0.026 |
|     dmem_reg_r3_576_639_21_23  |     0.019 |
|     dmem_reg_r3_576_639_24_26  |     0.034 |
|     dmem_reg_r3_576_639_27_29  |     0.017 |
|     dmem_reg_r3_576_639_30_30  |     0.010 |
|     dmem_reg_r3_576_639_31_31  |     0.012 |
|     dmem_reg_r3_576_639_3_5    |     0.012 |
|     dmem_reg_r3_576_639_6_8    |     0.017 |
|     dmem_reg_r3_576_639_9_11   |     0.015 |
|     dmem_reg_r3_640_703_0_2    |     0.020 |
|     dmem_reg_r3_640_703_12_14  |     0.023 |
|     dmem_reg_r3_640_703_15_17  |     0.017 |
|     dmem_reg_r3_640_703_18_20  |     0.020 |
|     dmem_reg_r3_640_703_21_23  |     0.019 |
|     dmem_reg_r3_640_703_24_26  |     0.026 |
|     dmem_reg_r3_640_703_27_29  |     0.016 |
|     dmem_reg_r3_640_703_30_30  |     0.011 |
|     dmem_reg_r3_640_703_31_31  |     0.013 |
|     dmem_reg_r3_640_703_3_5    |     0.015 |
|     dmem_reg_r3_640_703_6_8    |     0.018 |
|     dmem_reg_r3_640_703_9_11   |     0.020 |
|     dmem_reg_r3_64_127_0_2     |     0.016 |
|     dmem_reg_r3_64_127_12_14   |     0.016 |
|     dmem_reg_r3_64_127_15_17   |     0.020 |
|     dmem_reg_r3_64_127_18_20   |     0.032 |
|     dmem_reg_r3_64_127_21_23   |     0.018 |
|     dmem_reg_r3_64_127_24_26   |     0.027 |
|     dmem_reg_r3_64_127_27_29   |     0.016 |
|     dmem_reg_r3_64_127_30_30   |     0.013 |
|     dmem_reg_r3_64_127_31_31   |     0.012 |
|     dmem_reg_r3_64_127_3_5     |     0.017 |
|     dmem_reg_r3_64_127_6_8     |     0.016 |
|     dmem_reg_r3_64_127_9_11    |     0.021 |
|     dmem_reg_r3_704_767_0_2    |     0.019 |
|     dmem_reg_r3_704_767_12_14  |     0.022 |
|     dmem_reg_r3_704_767_15_17  |     0.018 |
|     dmem_reg_r3_704_767_18_20  |     0.028 |
|     dmem_reg_r3_704_767_21_23  |     0.021 |
|     dmem_reg_r3_704_767_24_26  |     0.034 |
|     dmem_reg_r3_704_767_27_29  |     0.018 |
|     dmem_reg_r3_704_767_30_30  |     0.011 |
|     dmem_reg_r3_704_767_31_31  |     0.011 |
|     dmem_reg_r3_704_767_3_5    |     0.019 |
|     dmem_reg_r3_704_767_6_8    |     0.019 |
|     dmem_reg_r3_704_767_9_11   |     0.017 |
|     dmem_reg_r3_768_831_0_2    |     0.020 |
|     dmem_reg_r3_768_831_12_14  |     0.020 |
|     dmem_reg_r3_768_831_15_17  |     0.019 |
|     dmem_reg_r3_768_831_18_20  |     0.023 |
|     dmem_reg_r3_768_831_21_23  |     0.024 |
|     dmem_reg_r3_768_831_24_26  |     0.031 |
|     dmem_reg_r3_768_831_27_29  |     0.018 |
|     dmem_reg_r3_768_831_30_30  |     0.010 |
|     dmem_reg_r3_768_831_31_31  |     0.011 |
|     dmem_reg_r3_768_831_3_5    |     0.015 |
|     dmem_reg_r3_768_831_6_8    |     0.017 |
|     dmem_reg_r3_768_831_9_11   |     0.015 |
|     dmem_reg_r3_832_895_0_2    |     0.016 |
|     dmem_reg_r3_832_895_12_14  |     0.026 |
|     dmem_reg_r3_832_895_15_17  |     0.016 |
|     dmem_reg_r3_832_895_18_20  |     0.023 |
|     dmem_reg_r3_832_895_21_23  |     0.015 |
|     dmem_reg_r3_832_895_24_26  |     0.015 |
|     dmem_reg_r3_832_895_27_29  |     0.015 |
|     dmem_reg_r3_832_895_30_30  |     0.009 |
|     dmem_reg_r3_832_895_31_31  |     0.010 |
|     dmem_reg_r3_832_895_3_5    |     0.016 |
|     dmem_reg_r3_832_895_6_8    |     0.012 |
|     dmem_reg_r3_832_895_9_11   |     0.018 |
|     dmem_reg_r3_896_959_0_2    |     0.021 |
|     dmem_reg_r3_896_959_12_14  |     0.024 |
|     dmem_reg_r3_896_959_15_17  |     0.016 |
|     dmem_reg_r3_896_959_18_20  |     0.024 |
|     dmem_reg_r3_896_959_21_23  |     0.016 |
|     dmem_reg_r3_896_959_24_26  |     0.027 |
|     dmem_reg_r3_896_959_27_29  |     0.018 |
|     dmem_reg_r3_896_959_30_30  |     0.011 |
|     dmem_reg_r3_896_959_31_31  |     0.011 |
|     dmem_reg_r3_896_959_3_5    |     0.018 |
|     dmem_reg_r3_896_959_6_8    |     0.016 |
|     dmem_reg_r3_896_959_9_11   |     0.019 |
|     dmem_reg_r3_960_1023_0_2   |     0.020 |
|     dmem_reg_r3_960_1023_12_14 |     0.023 |
|     dmem_reg_r3_960_1023_15_17 |     0.012 |
|     dmem_reg_r3_960_1023_18_20 |     0.023 |
|     dmem_reg_r3_960_1023_21_23 |     0.024 |
|     dmem_reg_r3_960_1023_24_26 |     0.021 |
|     dmem_reg_r3_960_1023_27_29 |     0.017 |
|     dmem_reg_r3_960_1023_30_30 |     0.009 |
|     dmem_reg_r3_960_1023_31_31 |     0.010 |
|     dmem_reg_r3_960_1023_3_5   |     0.014 |
|     dmem_reg_r3_960_1023_6_8   |     0.015 |
|     dmem_reg_r3_960_1023_9_11  |     0.018 |
|   imem                         |    18.671 |
|     instr_mem                  |     5.334 |
|       U0                       |     5.334 |
|   sccpu                        |    47.339 |
|     MUX1                       |     0.360 |
|     MUX5                       |     0.565 |
|     alu                        |     0.112 |
|     cp0                        |     0.219 |
|     cpu_ref                    |     1.099 |
|     div                        |    43.263 |
|     hi_lo                      |     0.008 |
|     mul                        |     0.014 |
|     pc                         |     1.700 |
+--------------------------------+-----------+


