-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ProjectionRouterTop_L4PHIB is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bx_V : IN STD_LOGIC_VECTOR (2 downto 0);
    projin_0_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    projin_0_dataarray_data_V_ce0 : OUT STD_LOGIC;
    projin_0_dataarray_data_V_q0 : IN STD_LOGIC_VECTOR (57 downto 0);
    projin_0_nentries_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    projin_0_nentries_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    bx_o_V : OUT STD_LOGIC_VECTOR (2 downto 0);
    bx_o_V_ap_vld : OUT STD_LOGIC;
    allprojout_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    allprojout_dataarray_data_V_ce0 : OUT STD_LOGIC;
    allprojout_dataarray_data_V_we0 : OUT STD_LOGIC;
    allprojout_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (57 downto 0);
    vmprojout_0_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vmprojout_0_dataarray_data_V_ce0 : OUT STD_LOGIC;
    vmprojout_0_dataarray_data_V_we0 : OUT STD_LOGIC;
    vmprojout_0_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    vmprojout_1_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vmprojout_1_dataarray_data_V_ce0 : OUT STD_LOGIC;
    vmprojout_1_dataarray_data_V_we0 : OUT STD_LOGIC;
    vmprojout_1_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    vmprojout_2_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vmprojout_2_dataarray_data_V_ce0 : OUT STD_LOGIC;
    vmprojout_2_dataarray_data_V_we0 : OUT STD_LOGIC;
    vmprojout_2_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    vmprojout_3_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vmprojout_3_dataarray_data_V_ce0 : OUT STD_LOGIC;
    vmprojout_3_dataarray_data_V_we0 : OUT STD_LOGIC;
    vmprojout_3_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    vmprojout_4_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vmprojout_4_dataarray_data_V_ce0 : OUT STD_LOGIC;
    vmprojout_4_dataarray_data_V_we0 : OUT STD_LOGIC;
    vmprojout_4_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    vmprojout_5_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vmprojout_5_dataarray_data_V_ce0 : OUT STD_LOGIC;
    vmprojout_5_dataarray_data_V_we0 : OUT STD_LOGIC;
    vmprojout_5_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    vmprojout_6_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vmprojout_6_dataarray_data_V_ce0 : OUT STD_LOGIC;
    vmprojout_6_dataarray_data_V_we0 : OUT STD_LOGIC;
    vmprojout_6_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    vmprojout_7_dataarray_data_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vmprojout_7_dataarray_data_V_ce0 : OUT STD_LOGIC;
    vmprojout_7_dataarray_data_V_we0 : OUT STD_LOGIC;
    vmprojout_7_dataarray_data_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of ProjectionRouterTop_L4PHIB is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "ProjectionRouterTop_L4PHIB,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.458500,HLS_SYN_LAT=111,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=528,HLS_SYN_LUT=746,HLS_VERSION=2019_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_6B : STD_LOGIC_VECTOR (6 downto 0) := "1101011";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";
    constant ap_const_lv6_3B : STD_LOGIC_VECTOR (5 downto 0) := "111011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln85_fu_492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal bx_o_V_1_ack_in : STD_LOGIC;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal bx_o_V_1_data_reg : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal bx_o_V_1_vld_reg : STD_LOGIC := '0';
    signal bx_o_V_1_vld_in : STD_LOGIC;
    signal do_init_reg_391 : STD_LOGIC_VECTOR (0 downto 0);
    signal istep_0_i13_reg_407 : STD_LOGIC_VECTOR (6 downto 0);
    signal bx_V14_rewind_reg_421 : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V14_phi_reg_435 : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V14_phi_reg_435_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal bx_V14_phi_reg_435_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_do_init_phi_fu_395_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_1149 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_1149_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_1149_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_1149_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal projin_0_nentries_0_V_read_reg_1165 : STD_LOGIC_VECTOR (6 downto 0);
    signal projin_0_nentries_1_V_read_reg_1170 : STD_LOGIC_VECTOR (6 downto 0);
    signal istep_fu_486_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal istep_reg_1175 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln85_reg_1180 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_reg_1180_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_reg_1180_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_reg_1180_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_fu_507_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_1184 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_1184_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln209_reg_1184_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_fu_537_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_reg_1189 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_reg_1189_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_reg_1189_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tproj_data_V_reg_1198 : STD_LOGIC_VECTOR (57 downto 0);
    signal psseed_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal psseed_reg_1203 : STD_LOGIC_VECTOR (0 downto 0);
    signal zbin1_V_fu_686_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zbin1_V_reg_1208 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln883_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln883_reg_1213 : STD_LOGIC_VECTOR (0 downto 0);
    signal finez_V_fu_760_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal finez_V_reg_1218 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_1_reg_1223 : STD_LOGIC_VECTOR (4 downto 0);
    signal v2_V_reg_1228 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_s_53_reg_1233 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_istep_0_i13_phi_fu_411_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_bx_V14_rewind_phi_fu_425_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_bx_V14_phi_phi_fu_440_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter0_bx_V14_phi_reg_435 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter1_bx_V14_phi_reg_435 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln57_fu_567_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_fu_977_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_1_fu_1043_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal numbersin_0_V_2_fu_188 : STD_LOGIC_VECTOR (6 downto 0);
    signal numbersin_0_V_3_fu_523_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nvmprojout_7_V_fu_192 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln87_fu_847_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nvmprojout_0_V_fu_989_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal nvmprojout_7_V_1_fu_196 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln87_1_fu_855_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nvmprojout_7_V_2_fu_200 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln87_2_fu_863_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nvmprojout_7_V_3_fu_204 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln87_3_fu_871_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nvmprojout_7_V_4_fu_208 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln87_4_fu_879_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nvmprojout_7_V_5_fu_212 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln87_5_fu_887_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nvmprojout_7_V_6_fu_216 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln87_6_fu_895_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nvmprojout_7_V_7_fu_220 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln87_7_fu_903_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal mem_rea_010_fu_224 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln87_9_fu_530_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln35_fu_584_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Val2_1_fu_228 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_fu_578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nallproj_V_1_fu_232 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_V_fu_911_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nallproj_V_fu_1048_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ret_V_fu_928_p8 : STD_LOGIC_VECTOR (23 downto 0);
    signal numbersin_0_V_fu_511_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln104_fu_517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_559_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mem_read_addr_V_fu_572_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal iseed_V_fu_612_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln139_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_1_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal izproj_V_fu_602_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_2_fu_640_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_fu_654_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln153_fu_646_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zbinlower_V_fu_670_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln887_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1_fu_676_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln895_fu_694_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zbinupper_V_fu_708_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln895_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln2_fu_714_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zbin2_V_fu_724_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln312_fu_738_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln214_2_fu_742_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln214_3_fu_752_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_766_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_776_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal irinv_tmp_V_fu_784_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal rinv_V_fu_923_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal t_V_fu_949_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_fu_949_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_fu_949_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_fu_949_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_fu_949_p5 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_fu_949_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_fu_949_p7 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_fu_949_p8 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_fu_949_p10 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_4_fu_970_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_1035_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to3 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_236 : BOOLEAN;
    signal ap_condition_48 : BOOLEAN;
    signal ap_condition_230 : BOOLEAN;

    component ProjectionRouterTop_L4PHIB_mux_83_7_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (6 downto 0);
        din3 : IN STD_LOGIC_VECTOR (6 downto 0);
        din4 : IN STD_LOGIC_VECTOR (6 downto 0);
        din5 : IN STD_LOGIC_VECTOR (6 downto 0);
        din6 : IN STD_LOGIC_VECTOR (6 downto 0);
        din7 : IN STD_LOGIC_VECTOR (6 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;



begin
    ProjectionRouterTop_L4PHIB_mux_83_7_1_1_U1 : component ProjectionRouterTop_L4PHIB_mux_83_7_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 7,
        din2_WIDTH => 7,
        din3_WIDTH => 7,
        din4_WIDTH => 7,
        din5_WIDTH => 7,
        din6_WIDTH => 7,
        din7_WIDTH => 7,
        din8_WIDTH => 3,
        dout_WIDTH => 7)
    port map (
        din0 => t_V_fu_949_p1,
        din1 => t_V_fu_949_p2,
        din2 => t_V_fu_949_p3,
        din3 => t_V_fu_949_p4,
        din4 => t_V_fu_949_p5,
        din5 => t_V_fu_949_p6,
        din6 => t_V_fu_949_p7,
        din7 => t_V_fu_949_p8,
        din8 => p_Result_s_53_reg_1233,
        dout => t_V_fu_949_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_bx_V14_phi_reg_435_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_48)) then
                if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_bx_V14_phi_reg_435 <= bx_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_bx_V14_phi_reg_435 <= ap_phi_reg_pp0_iter0_bx_V14_phi_reg_435;
                end if;
            end if; 
        end if;
    end process;

    bx_V14_phi_reg_435_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_230)) then
                if ((do_init_reg_391 = ap_const_lv1_0)) then 
                    bx_V14_phi_reg_435 <= ap_phi_mux_bx_V14_rewind_phi_fu_425_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    bx_V14_phi_reg_435 <= ap_phi_reg_pp0_iter1_bx_V14_phi_reg_435;
                end if;
            end if; 
        end if;
    end process;

    bx_o_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (bx_o_V_1_vld_reg = ap_const_logic_0) and (bx_o_V_1_vld_in = ap_const_logic_1))) then 
                bx_o_V_1_vld_reg <= ap_const_logic_1;
            elsif (((bx_o_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1))) then 
                bx_o_V_1_vld_reg <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    do_init_reg_391_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln85_reg_1180 = ap_const_lv1_0))) then 
                do_init_reg_391 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln85_reg_1180 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                do_init_reg_391 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    istep_0_i13_reg_407_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln85_reg_1180 = ap_const_lv1_0))) then 
                istep_0_i13_reg_407 <= istep_reg_1175;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln85_reg_1180 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                istep_0_i13_reg_407 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    mem_rea_010_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_230)) then
                if ((p_Val2_s_fu_537_p3 = ap_const_lv1_1)) then 
                    mem_rea_010_fu_224 <= select_ln35_fu_584_p3;
                elsif ((p_Val2_s_fu_537_p3 = ap_const_lv1_0)) then 
                    mem_rea_010_fu_224 <= select_ln87_9_fu_530_p3;
                end if;
            end if; 
        end if;
    end process;

    nallproj_V_1_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                if ((p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1)) then 
                    nallproj_V_1_fu_232 <= nallproj_V_fu_1048_p2;
                elsif ((p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_0)) then 
                    nallproj_V_1_fu_232 <= index_V_fu_911_p3;
                end if;
            end if; 
        end if;
    end process;

    nvmprojout_7_V_1_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                nvmprojout_7_V_1_fu_196 <= nvmprojout_0_V_fu_989_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((p_Result_s_53_reg_1233 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                nvmprojout_7_V_1_fu_196 <= select_ln87_1_fu_855_p3;
            end if; 
        end if;
    end process;

    nvmprojout_7_V_2_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                nvmprojout_7_V_2_fu_200 <= nvmprojout_0_V_fu_989_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((p_Result_s_53_reg_1233 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                nvmprojout_7_V_2_fu_200 <= select_ln87_2_fu_863_p3;
            end if; 
        end if;
    end process;

    nvmprojout_7_V_3_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                nvmprojout_7_V_3_fu_204 <= nvmprojout_0_V_fu_989_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((p_Result_s_53_reg_1233 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                nvmprojout_7_V_3_fu_204 <= select_ln87_3_fu_871_p3;
            end if; 
        end if;
    end process;

    nvmprojout_7_V_4_fu_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                nvmprojout_7_V_4_fu_208 <= nvmprojout_0_V_fu_989_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((p_Result_s_53_reg_1233 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                nvmprojout_7_V_4_fu_208 <= select_ln87_4_fu_879_p3;
            end if; 
        end if;
    end process;

    nvmprojout_7_V_5_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                nvmprojout_7_V_5_fu_212 <= nvmprojout_0_V_fu_989_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((p_Result_s_53_reg_1233 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                nvmprojout_7_V_5_fu_212 <= select_ln87_5_fu_887_p3;
            end if; 
        end if;
    end process;

    nvmprojout_7_V_6_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                nvmprojout_7_V_6_fu_216 <= nvmprojout_0_V_fu_989_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((p_Result_s_53_reg_1233 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                nvmprojout_7_V_6_fu_216 <= select_ln87_6_fu_895_p3;
            end if; 
        end if;
    end process;

    nvmprojout_7_V_7_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_s_53_reg_1233 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                nvmprojout_7_V_7_fu_220 <= nvmprojout_0_V_fu_989_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                nvmprojout_7_V_7_fu_220 <= select_ln87_7_fu_903_p3;
            end if; 
        end if;
    end process;

    nvmprojout_7_V_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                nvmprojout_7_V_fu_192 <= nvmprojout_0_V_fu_989_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_0)) or ((p_Result_s_53_reg_1233 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then 
                nvmprojout_7_V_fu_192 <= select_ln87_fu_847_p3;
            end if; 
        end if;
    end process;

    p_Val2_1_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_230)) then
                if ((p_Val2_s_fu_537_p3 = ap_const_lv1_1)) then 
                    p_Val2_1_fu_228 <= icmp_ln891_fu_578_p2;
                elsif ((p_Val2_s_fu_537_p3 = ap_const_lv1_0)) then 
                    p_Val2_1_fu_228 <= p_Val2_s_fu_537_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                bx_V14_phi_reg_435_pp0_iter2_reg <= bx_V14_phi_reg_435;
                bx_V14_phi_reg_435_pp0_iter3_reg <= bx_V14_phi_reg_435_pp0_iter2_reg;
                icmp_ln85_reg_1180_pp0_iter2_reg <= icmp_ln85_reg_1180_pp0_iter1_reg;
                icmp_ln85_reg_1180_pp0_iter3_reg <= icmp_ln85_reg_1180_pp0_iter2_reg;
                icmp_ln87_reg_1149_pp0_iter2_reg <= icmp_ln87_reg_1149_pp0_iter1_reg;
                icmp_ln87_reg_1149_pp0_iter3_reg <= icmp_ln87_reg_1149_pp0_iter2_reg;
                p_Val2_s_reg_1189_pp0_iter2_reg <= p_Val2_s_reg_1189;
                p_Val2_s_reg_1189_pp0_iter3_reg <= p_Val2_s_reg_1189_pp0_iter2_reg;
                trunc_ln209_reg_1184_pp0_iter2_reg <= trunc_ln209_reg_1184;
                trunc_ln209_reg_1184_pp0_iter3_reg <= trunc_ln209_reg_1184_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln85_reg_1180_pp0_iter1_reg = ap_const_lv1_0))) then
                bx_V14_rewind_reg_421 <= bx_V14_phi_reg_435;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (bx_o_V_1_vld_reg = ap_const_logic_0) and (bx_o_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_in = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1)))) then
                bx_o_V_1_data_reg <= bx_V14_phi_reg_435_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter2_reg = ap_const_lv1_1))) then
                finez_V_reg_1218 <= finez_V_fu_760_p2;
                icmp_ln883_reg_1213 <= icmp_ln883_fu_732_p2;
                p_Result_1_reg_1223 <= irinv_tmp_V_fu_784_p2(10 downto 6);
                p_Result_s_53_reg_1233 <= projin_0_dataarray_data_V_q0(41 downto 39);
                psseed_reg_1203 <= psseed_fu_634_p2;
                tproj_data_V_reg_1198 <= projin_0_dataarray_data_V_q0;
                v2_V_reg_1228 <= projin_0_dataarray_data_V_q0(38 downto 36);
                zbin1_V_reg_1208 <= zbin1_V_fu_686_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln85_reg_1180 <= icmp_ln85_fu_492_p2;
                icmp_ln85_reg_1180_pp0_iter1_reg <= icmp_ln85_reg_1180;
                icmp_ln87_reg_1149 <= icmp_ln87_fu_480_p2;
                icmp_ln87_reg_1149_pp0_iter1_reg <= icmp_ln87_reg_1149;
                p_Val2_s_reg_1189 <= p_Val2_s_fu_537_p3;
                projin_0_nentries_0_V_read_reg_1165 <= projin_0_nentries_0_V;
                projin_0_nentries_1_V_read_reg_1170 <= projin_0_nentries_1_V;
                trunc_ln209_reg_1184 <= trunc_ln209_fu_507_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                istep_reg_1175 <= istep_fu_486_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                numbersin_0_V_2_fu_188 <= numbersin_0_V_3_fu_523_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    allprojout_dataarray_data_V_address0 <= zext_ln321_1_fu_1043_p1(10 - 1 downto 0);

    allprojout_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            allprojout_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            allprojout_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    allprojout_dataarray_data_V_d0 <= tproj_data_V_reg_1198;

    allprojout_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, p_Val2_s_reg_1189_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            allprojout_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            allprojout_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(bx_o_V_1_ack_in, ap_enable_reg_pp0_iter4)
    begin
                ap_block_pp0_stage0_01001 <= ((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(bx_o_V_1_ack_in, ap_enable_reg_pp0_iter4)
    begin
                ap_block_pp0_stage0_11001 <= ((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(bx_o_V_1_ack_in, ap_enable_reg_pp0_iter4)
    begin
                ap_block_pp0_stage0_subdone <= ((bx_o_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter4_assign_proc : process(bx_o_V_1_ack_in)
    begin
                ap_block_state6_pp0_stage0_iter4 <= (bx_o_V_1_ack_in = ap_const_logic_0);
    end process;


    ap_condition_230_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_230 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_236_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_236 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_48_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_48 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, icmp_ln85_reg_1180_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln85_reg_1180_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_0to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_bx_V14_phi_phi_fu_440_p4_assign_proc : process(do_init_reg_391, ap_phi_mux_bx_V14_rewind_phi_fu_425_p6, ap_phi_reg_pp0_iter1_bx_V14_phi_reg_435)
    begin
        if ((do_init_reg_391 = ap_const_lv1_0)) then 
            ap_phi_mux_bx_V14_phi_phi_fu_440_p4 <= ap_phi_mux_bx_V14_rewind_phi_fu_425_p6;
        else 
            ap_phi_mux_bx_V14_phi_phi_fu_440_p4 <= ap_phi_reg_pp0_iter1_bx_V14_phi_reg_435;
        end if; 
    end process;


    ap_phi_mux_bx_V14_rewind_phi_fu_425_p6_assign_proc : process(bx_V14_rewind_reg_421, bx_V14_phi_reg_435, icmp_ln85_reg_1180_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln85_reg_1180_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_bx_V14_rewind_phi_fu_425_p6 <= bx_V14_phi_reg_435;
        else 
            ap_phi_mux_bx_V14_rewind_phi_fu_425_p6 <= bx_V14_rewind_reg_421;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_395_p6_assign_proc : process(do_init_reg_391, icmp_ln85_reg_1180, ap_condition_236)
    begin
        if ((ap_const_boolean_1 = ap_condition_236)) then
            if ((icmp_ln85_reg_1180 = ap_const_lv1_1)) then 
                ap_phi_mux_do_init_phi_fu_395_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln85_reg_1180 = ap_const_lv1_0)) then 
                ap_phi_mux_do_init_phi_fu_395_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_do_init_phi_fu_395_p6 <= do_init_reg_391;
            end if;
        else 
            ap_phi_mux_do_init_phi_fu_395_p6 <= do_init_reg_391;
        end if; 
    end process;


    ap_phi_mux_istep_0_i13_phi_fu_411_p6_assign_proc : process(istep_0_i13_reg_407, istep_reg_1175, icmp_ln85_reg_1180, ap_condition_236)
    begin
        if ((ap_const_boolean_1 = ap_condition_236)) then
            if ((icmp_ln85_reg_1180 = ap_const_lv1_1)) then 
                ap_phi_mux_istep_0_i13_phi_fu_411_p6 <= ap_const_lv7_0;
            elsif ((icmp_ln85_reg_1180 = ap_const_lv1_0)) then 
                ap_phi_mux_istep_0_i13_phi_fu_411_p6 <= istep_reg_1175;
            else 
                ap_phi_mux_istep_0_i13_phi_fu_411_p6 <= istep_0_i13_reg_407;
            end if;
        else 
            ap_phi_mux_istep_0_i13_phi_fu_411_p6 <= istep_0_i13_reg_407;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_bx_V14_phi_reg_435 <= "XXX";

    ap_ready_assign_proc : process(icmp_ln85_fu_492_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln85_fu_492_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to3)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    bx_o_V <= bx_o_V_1_data_reg;

    bx_o_V_1_ack_in_assign_proc : process(bx_o_V_1_vld_reg)
    begin
        if (((bx_o_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (bx_o_V_1_vld_reg = ap_const_logic_1)))) then 
            bx_o_V_1_ack_in <= ap_const_logic_1;
        else 
            bx_o_V_1_ack_in <= ap_const_logic_0;
        end if; 
    end process;


    bx_o_V_1_vld_in_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln85_reg_1180_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln85_reg_1180_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            bx_o_V_1_vld_in <= ap_const_logic_1;
        else 
            bx_o_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    bx_o_V_ap_vld <= bx_o_V_1_vld_reg;
    finez_V_fu_760_p2 <= std_logic_vector(unsigned(trunc_ln214_2_fu_742_p4) - unsigned(trunc_ln214_3_fu_752_p3));
    icmp_ln104_fu_517_p2 <= "0" when (numbersin_0_V_fu_511_p3 = ap_const_lv7_0) else "1";
    icmp_ln139_1_fu_628_p2 <= "0" when (iseed_V_fu_612_p4 = ap_const_lv3_2) else "1";
    icmp_ln139_fu_622_p2 <= "0" when (iseed_V_fu_612_p4 = ap_const_lv3_3) else "1";
    icmp_ln85_fu_492_p2 <= "1" when (ap_phi_mux_istep_0_i13_phi_fu_411_p6 = ap_const_lv7_6B) else "0";
    icmp_ln87_fu_480_p2 <= "1" when (ap_phi_mux_istep_0_i13_phi_fu_411_p6 = ap_const_lv7_0) else "0";
    icmp_ln883_fu_732_p2 <= "0" when (zbin2_V_fu_724_p3 = zbin1_V_fu_686_p3) else "1";
    icmp_ln887_fu_664_p2 <= "1" when (unsigned(p_Result_s_fu_654_p4) < unsigned(select_ln153_fu_646_p3)) else "0";
    icmp_ln891_fu_578_p2 <= "1" when (unsigned(mem_read_addr_V_fu_572_p2) < unsigned(numbersin_0_V_3_fu_523_p3)) else "0";
    icmp_ln895_fu_702_p2 <= "1" when (unsigned(p_Result_s_fu_654_p4) > unsigned(select_ln895_fu_694_p3)) else "0";
    index_V_fu_911_p3 <= 
        ap_const_lv7_0 when (icmp_ln87_reg_1149_pp0_iter3_reg(0) = '1') else 
        nallproj_V_1_fu_232;
    irinv_tmp_V_fu_784_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(shl_ln_fu_776_p3));
    iseed_V_fu_612_p4 <= projin_0_dataarray_data_V_q0(57 downto 55);
    istep_fu_486_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_istep_0_i13_phi_fu_411_p6));
    izproj_V_fu_602_p4 <= projin_0_dataarray_data_V_q0(26 downto 19);
    mem_read_addr_V_fu_572_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(select_ln87_9_fu_530_p3));
    nallproj_V_fu_1048_p2 <= std_logic_vector(unsigned(index_V_fu_911_p3) + unsigned(ap_const_lv7_1));
    numbersin_0_V_3_fu_523_p3 <= 
        numbersin_0_V_fu_511_p3 when (icmp_ln87_reg_1149(0) = '1') else 
        numbersin_0_V_2_fu_188;
    numbersin_0_V_fu_511_p3 <= 
        projin_0_nentries_1_V_read_reg_1170 when (trunc_ln209_fu_507_p1(0) = '1') else 
        projin_0_nentries_0_V_read_reg_1165;
    nvmprojout_0_V_fu_989_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(t_V_fu_949_p10));
    p_Result_s_fu_654_p4 <= ret_V_2_fu_640_p2(7 downto 2);
    p_Val2_s_fu_537_p3 <= 
        icmp_ln104_fu_517_p2 when (icmp_ln87_reg_1149(0) = '1') else 
        p_Val2_1_fu_228;
    projin_0_dataarray_data_V_address0 <= zext_ln57_fu_567_p1(8 - 1 downto 0);

    projin_0_dataarray_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            projin_0_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            projin_0_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    psseed_fu_634_p2 <= (icmp_ln139_fu_622_p2 and icmp_ln139_1_fu_628_p2);
    ret_V_2_fu_640_p2 <= (izproj_V_fu_602_p4 xor ap_const_lv8_80);
    ret_V_fu_928_p8 <= ((((((index_V_fu_911_p3 & zbin1_V_reg_1208) & icmp_ln883_reg_1213) & finez_V_reg_1218) & v2_V_reg_1228) & rinv_V_fu_923_p2) & psseed_reg_1203);
    rinv_V_fu_923_p2 <= (p_Result_1_reg_1223 xor ap_const_lv5_10);
    select_ln153_fu_646_p3 <= 
        ap_const_lv6_1 when (psseed_fu_634_p2(0) = '1') else 
        ap_const_lv6_4;
    select_ln35_fu_584_p3 <= 
        mem_read_addr_V_fu_572_p2 when (icmp_ln891_fu_578_p2(0) = '1') else 
        ap_const_lv7_0;
    select_ln87_1_fu_855_p3 <= 
        ap_const_lv7_0 when (icmp_ln87_reg_1149_pp0_iter3_reg(0) = '1') else 
        nvmprojout_7_V_1_fu_196;
    select_ln87_2_fu_863_p3 <= 
        ap_const_lv7_0 when (icmp_ln87_reg_1149_pp0_iter3_reg(0) = '1') else 
        nvmprojout_7_V_2_fu_200;
    select_ln87_3_fu_871_p3 <= 
        ap_const_lv7_0 when (icmp_ln87_reg_1149_pp0_iter3_reg(0) = '1') else 
        nvmprojout_7_V_3_fu_204;
    select_ln87_4_fu_879_p3 <= 
        ap_const_lv7_0 when (icmp_ln87_reg_1149_pp0_iter3_reg(0) = '1') else 
        nvmprojout_7_V_4_fu_208;
    select_ln87_5_fu_887_p3 <= 
        ap_const_lv7_0 when (icmp_ln87_reg_1149_pp0_iter3_reg(0) = '1') else 
        nvmprojout_7_V_5_fu_212;
    select_ln87_6_fu_895_p3 <= 
        ap_const_lv7_0 when (icmp_ln87_reg_1149_pp0_iter3_reg(0) = '1') else 
        nvmprojout_7_V_6_fu_216;
    select_ln87_7_fu_903_p3 <= 
        ap_const_lv7_0 when (icmp_ln87_reg_1149_pp0_iter3_reg(0) = '1') else 
        nvmprojout_7_V_7_fu_220;
    select_ln87_9_fu_530_p3 <= 
        ap_const_lv7_0 when (icmp_ln87_reg_1149(0) = '1') else 
        mem_rea_010_fu_224;
    select_ln87_fu_847_p3 <= 
        ap_const_lv7_0 when (icmp_ln87_reg_1149_pp0_iter3_reg(0) = '1') else 
        nvmprojout_7_V_fu_192;
    select_ln895_fu_694_p3 <= 
        ap_const_lv6_3E when (psseed_fu_634_p2(0) = '1') else 
        ap_const_lv6_3B;
    shl_ln_fu_776_p3 <= (tmp_3_fu_766_p4 & ap_const_lv1_0);
    t_V_fu_949_p1 <= 
        ap_const_lv7_0 when (icmp_ln87_reg_1149_pp0_iter3_reg(0) = '1') else 
        nvmprojout_7_V_7_fu_220;
    t_V_fu_949_p2 <= 
        ap_const_lv7_0 when (icmp_ln87_reg_1149_pp0_iter3_reg(0) = '1') else 
        nvmprojout_7_V_6_fu_216;
    t_V_fu_949_p3 <= 
        ap_const_lv7_0 when (icmp_ln87_reg_1149_pp0_iter3_reg(0) = '1') else 
        nvmprojout_7_V_5_fu_212;
    t_V_fu_949_p4 <= 
        ap_const_lv7_0 when (icmp_ln87_reg_1149_pp0_iter3_reg(0) = '1') else 
        nvmprojout_7_V_4_fu_208;
    t_V_fu_949_p5 <= 
        ap_const_lv7_0 when (icmp_ln87_reg_1149_pp0_iter3_reg(0) = '1') else 
        nvmprojout_7_V_3_fu_204;
    t_V_fu_949_p6 <= 
        ap_const_lv7_0 when (icmp_ln87_reg_1149_pp0_iter3_reg(0) = '1') else 
        nvmprojout_7_V_2_fu_200;
    t_V_fu_949_p7 <= 
        ap_const_lv7_0 when (icmp_ln87_reg_1149_pp0_iter3_reg(0) = '1') else 
        nvmprojout_7_V_1_fu_196;
    t_V_fu_949_p8 <= 
        ap_const_lv7_0 when (icmp_ln87_reg_1149_pp0_iter3_reg(0) = '1') else 
        nvmprojout_7_V_fu_192;
    tmp_2_fu_559_p3 <= (trunc_ln209_fu_507_p1 & select_ln87_9_fu_530_p3);
    tmp_3_fu_766_p4 <= projin_0_dataarray_data_V_q0(18 downto 9);
    tmp_4_fu_970_p3 <= (trunc_ln209_reg_1184_pp0_iter3_reg & t_V_fu_949_p10);
    tmp_5_fu_1035_p3 <= (bx_V14_phi_reg_435_pp0_iter3_reg & index_V_fu_911_p3);
    trunc_ln1_fu_676_p4 <= zbinlower_V_fu_670_p2(5 downto 3);
    trunc_ln209_fu_507_p1 <= ap_phi_mux_bx_V14_phi_phi_fu_440_p4(1 - 1 downto 0);
    trunc_ln214_2_fu_742_p4 <= projin_0_dataarray_data_V_q0(24 downto 21);
    trunc_ln214_3_fu_752_p3 <= (trunc_ln312_fu_738_p1 & ap_const_lv3_0);
    trunc_ln2_fu_714_p4 <= zbinupper_V_fu_708_p2(5 downto 3);
    trunc_ln312_fu_738_p1 <= zbin1_V_fu_686_p3(1 - 1 downto 0);
    vmprojout_0_dataarray_data_V_address0 <= zext_ln321_fu_977_p1(8 - 1 downto 0);

    vmprojout_0_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            vmprojout_0_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            vmprojout_0_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    vmprojout_0_dataarray_data_V_d0 <= ret_V_fu_928_p8;

    vmprojout_0_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, p_Val2_s_reg_1189_pp0_iter3_reg, p_Result_s_53_reg_1233)
    begin
        if (((p_Result_s_53_reg_1233 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            vmprojout_0_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            vmprojout_0_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    vmprojout_1_dataarray_data_V_address0 <= zext_ln321_fu_977_p1(8 - 1 downto 0);

    vmprojout_1_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            vmprojout_1_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            vmprojout_1_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    vmprojout_1_dataarray_data_V_d0 <= ret_V_fu_928_p8;

    vmprojout_1_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, p_Val2_s_reg_1189_pp0_iter3_reg, p_Result_s_53_reg_1233)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            vmprojout_1_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            vmprojout_1_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    vmprojout_2_dataarray_data_V_address0 <= zext_ln321_fu_977_p1(8 - 1 downto 0);

    vmprojout_2_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            vmprojout_2_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            vmprojout_2_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    vmprojout_2_dataarray_data_V_d0 <= ret_V_fu_928_p8;

    vmprojout_2_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, p_Val2_s_reg_1189_pp0_iter3_reg, p_Result_s_53_reg_1233)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            vmprojout_2_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            vmprojout_2_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    vmprojout_3_dataarray_data_V_address0 <= zext_ln321_fu_977_p1(8 - 1 downto 0);

    vmprojout_3_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            vmprojout_3_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            vmprojout_3_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    vmprojout_3_dataarray_data_V_d0 <= ret_V_fu_928_p8;

    vmprojout_3_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, p_Val2_s_reg_1189_pp0_iter3_reg, p_Result_s_53_reg_1233)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            vmprojout_3_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            vmprojout_3_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    vmprojout_4_dataarray_data_V_address0 <= zext_ln321_fu_977_p1(8 - 1 downto 0);

    vmprojout_4_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            vmprojout_4_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            vmprojout_4_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    vmprojout_4_dataarray_data_V_d0 <= ret_V_fu_928_p8;

    vmprojout_4_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, p_Val2_s_reg_1189_pp0_iter3_reg, p_Result_s_53_reg_1233)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            vmprojout_4_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            vmprojout_4_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    vmprojout_5_dataarray_data_V_address0 <= zext_ln321_fu_977_p1(8 - 1 downto 0);

    vmprojout_5_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            vmprojout_5_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            vmprojout_5_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    vmprojout_5_dataarray_data_V_d0 <= ret_V_fu_928_p8;

    vmprojout_5_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, p_Val2_s_reg_1189_pp0_iter3_reg, p_Result_s_53_reg_1233)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            vmprojout_5_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            vmprojout_5_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    vmprojout_6_dataarray_data_V_address0 <= zext_ln321_fu_977_p1(8 - 1 downto 0);

    vmprojout_6_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            vmprojout_6_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            vmprojout_6_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    vmprojout_6_dataarray_data_V_d0 <= ret_V_fu_928_p8;

    vmprojout_6_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, p_Val2_s_reg_1189_pp0_iter3_reg, p_Result_s_53_reg_1233)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            vmprojout_6_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            vmprojout_6_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    vmprojout_7_dataarray_data_V_address0 <= zext_ln321_fu_977_p1(8 - 1 downto 0);

    vmprojout_7_dataarray_data_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            vmprojout_7_dataarray_data_V_ce0 <= ap_const_logic_1;
        else 
            vmprojout_7_dataarray_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    vmprojout_7_dataarray_data_V_d0 <= ret_V_fu_928_p8;

    vmprojout_7_dataarray_data_V_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, p_Val2_s_reg_1189_pp0_iter3_reg, p_Result_s_53_reg_1233)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_Val2_s_reg_1189_pp0_iter3_reg = ap_const_lv1_1) and (p_Result_s_53_reg_1233 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            vmprojout_7_dataarray_data_V_we0 <= ap_const_logic_1;
        else 
            vmprojout_7_dataarray_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zbin1_V_fu_686_p3 <= 
        ap_const_lv3_0 when (icmp_ln887_fu_664_p2(0) = '1') else 
        trunc_ln1_fu_676_p4;
    zbin2_V_fu_724_p3 <= 
        ap_const_lv3_7 when (icmp_ln895_fu_702_p2(0) = '1') else 
        trunc_ln2_fu_714_p4;
    zbinlower_V_fu_670_p2 <= std_logic_vector(unsigned(p_Result_s_fu_654_p4) - unsigned(select_ln153_fu_646_p3));
    zbinupper_V_fu_708_p2 <= std_logic_vector(unsigned(select_ln153_fu_646_p3) + unsigned(p_Result_s_fu_654_p4));
    zext_ln321_1_fu_1043_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1035_p3),64));
    zext_ln321_fu_977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_970_p3),64));
    zext_ln57_fu_567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_559_p3),64));
end behav;
