
EraUmaVezUmaCasa.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000d0  00800100  00000f92  00001026  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000f92  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000004c  008001d0  008001d0  000010f6  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000010f6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001154  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000160  00000000  00000000  00001194  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000014a1  00000000  00000000  000012f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000055f  00000000  00000000  00002795  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000652  00000000  00000000  00002cf4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003ac  00000000  00000000  00003348  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000087e  00000000  00000000  000036f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000008bf  00000000  00000000  00003f72  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000140  00000000  00000000  00004831  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
   4:	0c 94 52 03 	jmp	0x6a4	; 0x6a4 <__vector_1>
   8:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
   c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  10:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  14:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  18:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  1c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  20:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  24:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  28:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  2c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  30:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  34:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  38:	0c 94 f4 02 	jmp	0x5e8	; 0x5e8 <__vector_14>
  3c:	0c 94 fe 02 	jmp	0x5fc	; 0x5fc <__vector_15>
  40:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  44:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  48:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  4c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  50:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  54:	0c 94 22 03 	jmp	0x644	; 0x644 <__vector_21>
  58:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  5c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  60:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  64:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  68:	b5 01       	movw	r22, r10
  6a:	41 02       	muls	r20, r17
  6c:	41 02       	muls	r20, r17
  6e:	ed 01       	movw	r28, r26
  70:	41 02       	muls	r20, r17
  72:	41 02       	muls	r20, r17
  74:	41 02       	muls	r20, r17
  76:	41 02       	muls	r20, r17
  78:	8f 01       	movw	r16, r30
  7a:	69 01       	movw	r12, r18
  7c:	41 02       	muls	r20, r17
  7e:	41 02       	muls	r20, r17
  80:	41 02       	muls	r20, r17
  82:	dc 01       	movw	r26, r24
  84:	41 02       	muls	r20, r17
  86:	41 02       	muls	r20, r17
  88:	41 02       	muls	r20, r17
  8a:	58 01       	movw	r10, r16
  8c:	41 02       	muls	r20, r17
  8e:	41 02       	muls	r20, r17
  90:	41 02       	muls	r20, r17
  92:	40 01       	movw	r8, r0

00000094 <__ctors_end>:
  94:	11 24       	eor	r1, r1
  96:	1f be       	out	0x3f, r1	; 63
  98:	cf ef       	ldi	r28, 0xFF	; 255
  9a:	d8 e0       	ldi	r29, 0x08	; 8
  9c:	de bf       	out	0x3e, r29	; 62
  9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
  a0:	11 e0       	ldi	r17, 0x01	; 1
  a2:	a0 e0       	ldi	r26, 0x00	; 0
  a4:	b1 e0       	ldi	r27, 0x01	; 1
  a6:	e2 e9       	ldi	r30, 0x92	; 146
  a8:	ff e0       	ldi	r31, 0x0F	; 15
  aa:	02 c0       	rjmp	.+4      	; 0xb0 <__do_copy_data+0x10>
  ac:	05 90       	lpm	r0, Z+
  ae:	0d 92       	st	X+, r0
  b0:	a0 3d       	cpi	r26, 0xD0	; 208
  b2:	b1 07       	cpc	r27, r17
  b4:	d9 f7       	brne	.-10     	; 0xac <__do_copy_data+0xc>

000000b6 <__do_clear_bss>:
  b6:	22 e0       	ldi	r18, 0x02	; 2
  b8:	a0 ed       	ldi	r26, 0xD0	; 208
  ba:	b1 e0       	ldi	r27, 0x01	; 1
  bc:	01 c0       	rjmp	.+2      	; 0xc0 <.do_clear_bss_start>

000000be <.do_clear_bss_loop>:
  be:	1d 92       	st	X+, r1

000000c0 <.do_clear_bss_start>:
  c0:	ac 31       	cpi	r26, 0x1C	; 28
  c2:	b2 07       	cpc	r27, r18
  c4:	e1 f7       	brne	.-8      	; 0xbe <.do_clear_bss_loop>
  c6:	0e 94 42 02 	call	0x484	; 0x484 <main>
  ca:	0c 94 c7 07 	jmp	0xf8e	; 0xf8e <_exit>

000000ce <__bad_interrupt>:
  ce:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d2 <SelecionaCanal>:
//FuNCOES/////////////////////////////////


void SelecionaCanal() //para selecionar canal adc a ser verificado
{
	switch (channel) //selecionar canal do conversor
  d2:	80 91 00 01 	lds	r24, 0x0100
  d6:	8d 36       	cpi	r24, 0x6D	; 109
  d8:	21 f0       	breq	.+8      	; 0xe2 <SelecionaCanal+0x10>
  da:	82 37       	cpi	r24, 0x72	; 114
  dc:	09 f4       	brne	.+2      	; 0xe0 <SelecionaCanal+0xe>
  de:	45 c0       	rjmp	.+138    	; 0x16a <SelecionaCanal+0x98>
  e0:	08 95       	ret
	{
		case 'm': //caso esteja no canal do LM
		temp_LM35 = ADC * 5;
  e2:	80 91 78 00 	lds	r24, 0x0078
  e6:	90 91 79 00 	lds	r25, 0x0079
  ea:	9c 01       	movw	r18, r24
  ec:	22 0f       	add	r18, r18
  ee:	33 1f       	adc	r19, r19
  f0:	22 0f       	add	r18, r18
  f2:	33 1f       	adc	r19, r19
  f4:	82 0f       	add	r24, r18
  f6:	93 1f       	adc	r25, r19
  f8:	90 93 d7 01 	sts	0x01D7, r25
  fc:	80 93 d6 01 	sts	0x01D6, r24
		temp_LM35 /= 10;
 100:	80 91 d6 01 	lds	r24, 0x01D6
 104:	90 91 d7 01 	lds	r25, 0x01D7
 108:	6a e0       	ldi	r22, 0x0A	; 10
 10a:	70 e0       	ldi	r23, 0x00	; 0
 10c:	0e 94 7c 04 	call	0x8f8	; 0x8f8 <__divmodhi4>
 110:	70 93 d7 01 	sts	0x01D7, r23
 114:	60 93 d6 01 	sts	0x01D6, r22
		printf("%d", temp_LM35);
 118:	80 91 d6 01 	lds	r24, 0x01D6
 11c:	90 91 d7 01 	lds	r25, 0x01D7
 120:	9f 93       	push	r25
 122:	8f 93       	push	r24
 124:	8d ec       	ldi	r24, 0xCD	; 205
 126:	91 e0       	ldi	r25, 0x01	; 1
 128:	9f 93       	push	r25
 12a:	8f 93       	push	r24
 12c:	0e 94 cc 04 	call	0x998	; 0x998 <printf>
		adcSelectChannel(ADC_LDR); //seleciona canal do LDR
 130:	ec e7       	ldi	r30, 0x7C	; 124
 132:	f0 e0       	ldi	r31, 0x00	; 0
 134:	80 81       	ld	r24, Z
 136:	80 7f       	andi	r24, 0xF0	; 240
 138:	83 60       	ori	r24, 0x03	; 3
 13a:	80 83       	st	Z, r24
 13c:	e1 e1       	ldi	r30, 0x11	; 17
 13e:	f2 e0       	ldi	r31, 0x02	; 2
 140:	80 81       	ld	r24, Z
 142:	83 7c       	andi	r24, 0xC3	; 195
 144:	8c 60       	ori	r24, 0x0C	; 12
 146:	80 83       	st	Z, r24
		channel = 'r';
 148:	82 e7       	ldi	r24, 0x72	; 114
 14a:	80 93 00 01 	sts	0x0100, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 14e:	2f ef       	ldi	r18, 0xFF	; 255
 150:	86 e7       	ldi	r24, 0x76	; 118
 152:	91 e0       	ldi	r25, 0x01	; 1
 154:	21 50       	subi	r18, 0x01	; 1
 156:	80 40       	sbci	r24, 0x00	; 0
 158:	90 40       	sbci	r25, 0x00	; 0
 15a:	e1 f7       	brne	.-8      	; 0x154 <SelecionaCanal+0x82>
 15c:	00 c0       	rjmp	.+0      	; 0x15e <SelecionaCanal+0x8c>
 15e:	00 00       	nop
 160:	0f 90       	pop	r0
 162:	0f 90       	pop	r0
 164:	0f 90       	pop	r0
 166:	0f 90       	pop	r0
 168:	08 95       	ret
		delay;
		break;
		
		case 'r': //caso esteja no canal do LDR
		lux_LDR = ADC;
 16a:	80 91 78 00 	lds	r24, 0x0078
 16e:	90 91 79 00 	lds	r25, 0x0079
 172:	90 93 d5 01 	sts	0x01D5, r25
 176:	80 93 d4 01 	sts	0x01D4, r24
		adcSelectChannel(ADC_LM35); //seleciona canal do LM
 17a:	ec e7       	ldi	r30, 0x7C	; 124
 17c:	f0 e0       	ldi	r31, 0x00	; 0
 17e:	80 81       	ld	r24, Z
 180:	80 7f       	andi	r24, 0xF0	; 240
 182:	82 60       	ori	r24, 0x02	; 2
 184:	80 83       	st	Z, r24
 186:	e1 e1       	ldi	r30, 0x11	; 17
 188:	f2 e0       	ldi	r31, 0x02	; 2
 18a:	80 81       	ld	r24, Z
 18c:	83 7c       	andi	r24, 0xC3	; 195
 18e:	88 60       	ori	r24, 0x08	; 8
 190:	80 83       	st	Z, r24
		channel = 'm';
 192:	8d e6       	ldi	r24, 0x6D	; 109
 194:	80 93 00 01 	sts	0x0100, r24
 198:	2f ef       	ldi	r18, 0xFF	; 255
 19a:	86 e7       	ldi	r24, 0x76	; 118
 19c:	91 e0       	ldi	r25, 0x01	; 1
 19e:	21 50       	subi	r18, 0x01	; 1
 1a0:	80 40       	sbci	r24, 0x00	; 0
 1a2:	90 40       	sbci	r25, 0x00	; 0
 1a4:	e1 f7       	brne	.-8      	; 0x19e <SelecionaCanal+0xcc>
 1a6:	00 c0       	rjmp	.+0      	; 0x1a8 <SelecionaCanal+0xd6>
 1a8:	00 00       	nop
 1aa:	08 95       	ret

000001ac <LuzNoturna>:
}


void LuzNoturna() //para ativar led quando luminosidade estiver baixa
{
	switch (command) //verifica comando manual desativado
 1ac:	80 91 d0 01 	lds	r24, 0x01D0
 1b0:	81 11       	cpse	r24, r1
 1b2:	13 c0       	rjmp	.+38     	; 0x1da <LuzNoturna+0x2e>
	{
		case 0:
		if(lux_LDR <= 250)
 1b4:	80 91 d4 01 	lds	r24, 0x01D4
 1b8:	90 91 d5 01 	lds	r25, 0x01D5
 1bc:	8b 3f       	cpi	r24, 0xFB	; 251
 1be:	91 05       	cpc	r25, r1
 1c0:	1c f4       	brge	.+6      	; 0x1c8 <LuzNoturna+0x1c>
		{
			setBit(PORTC, LED);
 1c2:	41 9a       	sbi	0x08, 1	; 8
			setBit(PORTC, LED2);
 1c4:	44 9a       	sbi	0x08, 4	; 8
 1c6:	08 95       	ret
			
		}
		
		
		else if(lux_LDR > 270)
 1c8:	80 91 d4 01 	lds	r24, 0x01D4
 1cc:	90 91 d5 01 	lds	r25, 0x01D5
 1d0:	8f 30       	cpi	r24, 0x0F	; 15
 1d2:	91 40       	sbci	r25, 0x01	; 1
 1d4:	14 f0       	brlt	.+4      	; 0x1da <LuzNoturna+0x2e>
		{
			clrBit(PORTC, LED);
 1d6:	41 98       	cbi	0x08, 1	; 8
			clrBit(PORTC, LED2);
 1d8:	44 98       	cbi	0x08, 4	; 8
 1da:	08 95       	ret

000001dc <TaQuente>:
	
}

void TaQuente() //para acionar cooler (climatizador) de acordo com a temperatura
{
	if(command == 0) //se comando manual estiver desativado
 1dc:	80 91 d0 01 	lds	r24, 0x01D0
 1e0:	81 11       	cpse	r24, r1
 1e2:	0e c0       	rjmp	.+28     	; 0x200 <TaQuente+0x24>
	{
		if(temp_LM35 >= 20) //para ativar
 1e4:	80 91 d6 01 	lds	r24, 0x01D6
 1e8:	90 91 d7 01 	lds	r25, 0x01D7
 1ec:	44 97       	sbiw	r24, 0x14	; 20
 1ee:	0c f0       	brlt	.+2      	; 0x1f2 <TaQuente+0x16>
		setBit(PORTC, COOLER);
 1f0:	40 9a       	sbi	0x08, 0	; 8
	
		if(temp_LM35 < 18)
 1f2:	80 91 d6 01 	lds	r24, 0x01D6
 1f6:	90 91 d7 01 	lds	r25, 0x01D7
 1fa:	42 97       	sbiw	r24, 0x12	; 18
 1fc:	0c f4       	brge	.+2      	; 0x200 <TaQuente+0x24>
		clrBit(PORTC, COOLER);
 1fe:	40 98       	cbi	0x08, 0	; 8
 200:	08 95       	ret

00000202 <AbrirPorta>:
}

void AbrirPorta() //para abrir ou fechar portas
{
	
	switch (recebe_bt) //verificar a variavel que recebe o dado pelo bluetooth
 202:	80 91 d1 01 	lds	r24, 0x01D1
 206:	82 36       	cpi	r24, 0x62	; 98
 208:	a1 f0       	breq	.+40     	; 0x232 <AbrirPorta+0x30>
 20a:	84 36       	cpi	r24, 0x64	; 100
 20c:	29 f5       	brne	.+74     	; 0x258 <AbrirPorta+0x56>
	{
		
		case 'd': //para fechar porta
		if(porta_aberta == 1){
 20e:	80 91 d3 01 	lds	r24, 0x01D3
 212:	81 30       	cpi	r24, 0x01	; 1
 214:	09 f5       	brne	.+66     	; 0x258 <AbrirPorta+0x56>
			estado_porta = 0; //valor para o PWM do servo que movimenta a porta
 216:	10 92 d2 01 	sts	0x01D2, r1
			timer0SetCompareBValue(estado_porta);
 21a:	80 91 d2 01 	lds	r24, 0x01D2
 21e:	88 bd       	out	0x28, r24	; 40
			porta_aberta = 0; //porta está fechada
 220:	10 92 d3 01 	sts	0x01D3, r1
 224:	8f e1       	ldi	r24, 0x1F	; 31
 226:	9e e4       	ldi	r25, 0x4E	; 78
 228:	01 97       	sbiw	r24, 0x01	; 1
 22a:	f1 f7       	brne	.-4      	; 0x228 <AbrirPorta+0x26>
 22c:	00 c0       	rjmp	.+0      	; 0x22e <AbrirPorta+0x2c>
 22e:	00 00       	nop
 230:	08 95       	ret
			_delay_ms(5);
		}
		break;
		
		case 'b': //para abrir porta
		if(porta_aberta == 0){
 232:	80 91 d3 01 	lds	r24, 0x01D3
 236:	81 11       	cpse	r24, r1
 238:	0f c0       	rjmp	.+30     	; 0x258 <AbrirPorta+0x56>
			estado_porta = 30;  //valor para o PWM do servo que movimenta a porta
 23a:	8e e1       	ldi	r24, 0x1E	; 30
 23c:	80 93 d2 01 	sts	0x01D2, r24
			timer0SetCompareBValue(estado_porta);
 240:	80 91 d2 01 	lds	r24, 0x01D2
 244:	88 bd       	out	0x28, r24	; 40
			porta_aberta = 1; //porta está aberta
 246:	81 e0       	ldi	r24, 0x01	; 1
 248:	80 93 d3 01 	sts	0x01D3, r24
 24c:	8f e1       	ldi	r24, 0x1F	; 31
 24e:	9e e4       	ldi	r25, 0x4E	; 78
 250:	01 97       	sbiw	r24, 0x01	; 1
 252:	f1 f7       	brne	.-4      	; 0x250 <AbrirPorta+0x4e>
 254:	00 c0       	rjmp	.+0      	; 0x256 <AbrirPorta+0x54>
 256:	00 00       	nop
 258:	08 95       	ret

0000025a <UsartBuffer>:
	
}

void UsartBuffer() //para receber e enviar dados módulo bluetooth
{
		recebe_bt = usartReceive();	//para receber a informacao	
 25a:	0e 94 5f 04 	call	0x8be	; 0x8be <usartReceive>
 25e:	80 93 d1 01 	sts	0x01D1, r24
		
		//SWITCHZÃO RECEBE_BT
		switch (recebe_bt)
 262:	e0 91 d1 01 	lds	r30, 0x01D1
 266:	8e 2f       	mov	r24, r30
 268:	90 e0       	ldi	r25, 0x00	; 0
 26a:	fc 01       	movw	r30, r24
 26c:	e3 56       	subi	r30, 0x63	; 99
 26e:	f1 09       	sbc	r31, r1
 270:	e6 31       	cpi	r30, 0x16	; 22
 272:	f1 05       	cpc	r31, r1
 274:	08 f0       	brcs	.+2      	; 0x278 <UsartBuffer+0x1e>
 276:	05 c1       	rjmp	.+522    	; 0x482 <UsartBuffer+0x228>
 278:	ec 5c       	subi	r30, 0xCC	; 204
 27a:	ff 4f       	sbci	r31, 0xFF	; 255
 27c:	0c 94 b2 04 	jmp	0x964	; 0x964 <__tablejump2__>
		{			
			
			//COMANDO MANUAL
			case 'x': //para habilitar e desabilitar comando manual
			if(command == 0) //se comando manual estiver desabilitado
 280:	80 91 d0 01 	lds	r24, 0x01D0
 284:	81 11       	cpse	r24, r1
 286:	08 c0       	rjmp	.+16     	; 0x298 <UsartBuffer+0x3e>
			{
				printf("Sensores Ativados!\n");
 288:	8f e0       	ldi	r24, 0x0F	; 15
 28a:	91 e0       	ldi	r25, 0x01	; 1
 28c:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
				command = 1;
 290:	81 e0       	ldi	r24, 0x01	; 1
 292:	80 93 d0 01 	sts	0x01D0, r24
 296:	08 95       	ret
			}
			
			else if(command == 1) //se comando manual estiver habilitado
 298:	80 91 d0 01 	lds	r24, 0x01D0
 29c:	81 30       	cpi	r24, 0x01	; 1
 29e:	09 f0       	breq	.+2      	; 0x2a2 <UsartBuffer+0x48>
 2a0:	f0 c0       	rjmp	.+480    	; 0x482 <UsartBuffer+0x228>
			{
				printf("Sensores Desativados!\n");
 2a2:	82 e2       	ldi	r24, 0x22	; 34
 2a4:	91 e0       	ldi	r25, 0x01	; 1
 2a6:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
				command = 0;
 2aa:	10 92 d0 01 	sts	0x01D0, r1
 2ae:	08 95       	ret
			}
			break;
			
			//TEMPERATURA
			case 't': //se dado enviado for para ver a temperatura
			printf("Temperatura: %d C", temp_LM35);
 2b0:	80 91 d6 01 	lds	r24, 0x01D6
 2b4:	90 91 d7 01 	lds	r25, 0x01D7
 2b8:	9f 93       	push	r25
 2ba:	8f 93       	push	r24
 2bc:	88 e3       	ldi	r24, 0x38	; 56
 2be:	91 e0       	ldi	r25, 0x01	; 1
 2c0:	9f 93       	push	r25
 2c2:	8f 93       	push	r24
 2c4:	0e 94 cc 04 	call	0x998	; 0x998 <printf>
			break;
 2c8:	0f 90       	pop	r0
 2ca:	0f 90       	pop	r0
 2cc:	0f 90       	pop	r0
 2ce:	0f 90       	pop	r0
 2d0:	08 95       	ret
			
			//
			case 'l': //se dado enviado for para ver o estado da luz
			
			if(command == 0)
 2d2:	80 91 d0 01 	lds	r24, 0x01D0
 2d6:	81 11       	cpse	r24, r1
 2d8:	0d c0       	rjmp	.+26     	; 0x2f4 <UsartBuffer+0x9a>
			{
				if(isBitSet(PORTC, LED))
 2da:	41 9b       	sbis	0x08, 1	; 8
 2dc:	04 c0       	rjmp	.+8      	; 0x2e6 <UsartBuffer+0x8c>
				printf("Luz Ligada!\n");
 2de:	8a e4       	ldi	r24, 0x4A	; 74
 2e0:	91 e0       	ldi	r25, 0x01	; 1
 2e2:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
				
				if(isBitClr(PORTC, LED))
 2e6:	41 99       	sbic	0x08, 1	; 8
 2e8:	cc c0       	rjmp	.+408    	; 0x482 <UsartBuffer+0x228>
				printf("Luz Desligada!\n");
 2ea:	86 e5       	ldi	r24, 0x56	; 86
 2ec:	91 e0       	ldi	r25, 0x01	; 1
 2ee:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
 2f2:	08 95       	ret
			}
			
			else if(command == 1)
 2f4:	80 91 d0 01 	lds	r24, 0x01D0
 2f8:	81 30       	cpi	r24, 0x01	; 1
 2fa:	09 f0       	breq	.+2      	; 0x2fe <UsartBuffer+0xa4>
 2fc:	c2 c0       	rjmp	.+388    	; 0x482 <UsartBuffer+0x228>
			{
				if( isBitSet(PINC, LED)) //verifica se iluminação está ligada
 2fe:	31 9b       	sbis	0x06, 1	; 6
 300:	06 c0       	rjmp	.+12     	; 0x30e <UsartBuffer+0xb4>
				{
					clrBit(PORTC, LED); //desliga a luz 
 302:	41 98       	cbi	0x08, 1	; 8
					printf("Luz Desligada!\n");
 304:	86 e5       	ldi	r24, 0x56	; 86
 306:	91 e0       	ldi	r25, 0x01	; 1
 308:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
 30c:	08 95       	ret
				}
				
				else if(isBitClr(PINC, LED)) //verifica se iluminação está desligada
 30e:	31 99       	sbic	0x06, 1	; 6
 310:	b8 c0       	rjmp	.+368    	; 0x482 <UsartBuffer+0x228>
				{
					setBit(PORTC, LED); //liga a luz
 312:	41 9a       	sbi	0x08, 1	; 8
					printf("Luz Ligada!\n");
 314:	8a e4       	ldi	r24, 0x4A	; 74
 316:	91 e0       	ldi	r25, 0x01	; 1
 318:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
 31c:	08 95       	ret
			}
			break;
			
			case 'k': //se dado enviado for para ver o estado da luz
			
			if(command == 0)
 31e:	80 91 d0 01 	lds	r24, 0x01D0
 322:	81 11       	cpse	r24, r1
 324:	0d c0       	rjmp	.+26     	; 0x340 <UsartBuffer+0xe6>
			{
				if(isBitSet(PORTC, LED2))
 326:	44 9b       	sbis	0x08, 4	; 8
 328:	04 c0       	rjmp	.+8      	; 0x332 <UsartBuffer+0xd8>
				printf("Luz Ligada!\n");
 32a:	8a e4       	ldi	r24, 0x4A	; 74
 32c:	91 e0       	ldi	r25, 0x01	; 1
 32e:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
				
				if(isBitClr(PORTC, LED2))
 332:	44 99       	sbic	0x08, 4	; 8
 334:	a6 c0       	rjmp	.+332    	; 0x482 <UsartBuffer+0x228>
				printf("Luz Desligada!\n");
 336:	86 e5       	ldi	r24, 0x56	; 86
 338:	91 e0       	ldi	r25, 0x01	; 1
 33a:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
 33e:	08 95       	ret
			}
			
			else if(command == 1)
 340:	80 91 d0 01 	lds	r24, 0x01D0
 344:	81 30       	cpi	r24, 0x01	; 1
 346:	09 f0       	breq	.+2      	; 0x34a <UsartBuffer+0xf0>
 348:	9c c0       	rjmp	.+312    	; 0x482 <UsartBuffer+0x228>
			{
				if(isBitSet(PINC, LED2)) //verifica se iluminação está ligada
 34a:	34 9b       	sbis	0x06, 4	; 6
 34c:	06 c0       	rjmp	.+12     	; 0x35a <UsartBuffer+0x100>
				{
					clrBit(PORTC, LED2);
 34e:	44 98       	cbi	0x08, 4	; 8
					printf("Luz2 Desligada!\n");
 350:	85 e6       	ldi	r24, 0x65	; 101
 352:	91 e0       	ldi	r25, 0x01	; 1
 354:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
 358:	08 95       	ret
				}
				
				else if(isBitClr(PINC, LED2)) //verifica se iluminação está desligada
 35a:	34 99       	sbic	0x06, 4	; 6
 35c:	92 c0       	rjmp	.+292    	; 0x482 <UsartBuffer+0x228>
				{
					setBit(PORTC, LED2);
 35e:	44 9a       	sbi	0x08, 4	; 8
					printf("Luz2 Ligada!\n");
 360:	85 e7       	ldi	r24, 0x75	; 117
 362:	91 e0       	ldi	r25, 0x01	; 1
 364:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
 368:	08 95       	ret
			}
			break;			
			
			//COOLER
			case 'c': //se dado enviado for para ver o estado do cooler
			if(command == 0)
 36a:	80 91 d0 01 	lds	r24, 0x01D0
 36e:	81 11       	cpse	r24, r1
 370:	16 c0       	rjmp	.+44     	; 0x39e <UsartBuffer+0x144>
			{
				if(temp_LM35 >= 15)
 372:	80 91 d6 01 	lds	r24, 0x01D6
 376:	90 91 d7 01 	lds	r25, 0x01D7
 37a:	0f 97       	sbiw	r24, 0x0f	; 15
 37c:	24 f0       	brlt	.+8      	; 0x386 <UsartBuffer+0x12c>
				printf("Cooler Ligado!\n");
 37e:	82 e8       	ldi	r24, 0x82	; 130
 380:	91 e0       	ldi	r25, 0x01	; 1
 382:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
				if(temp_LM35 < 12)
 386:	80 91 d6 01 	lds	r24, 0x01D6
 38a:	90 91 d7 01 	lds	r25, 0x01D7
 38e:	0c 97       	sbiw	r24, 0x0c	; 12
 390:	0c f0       	brlt	.+2      	; 0x394 <UsartBuffer+0x13a>
 392:	77 c0       	rjmp	.+238    	; 0x482 <UsartBuffer+0x228>
				printf("Cooler Desligado!\n");
 394:	81 e9       	ldi	r24, 0x91	; 145
 396:	91 e0       	ldi	r25, 0x01	; 1
 398:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
 39c:	08 95       	ret
			}
			
			else if(command == 1)
 39e:	80 91 d0 01 	lds	r24, 0x01D0
 3a2:	81 30       	cpi	r24, 0x01	; 1
 3a4:	09 f0       	breq	.+2      	; 0x3a8 <UsartBuffer+0x14e>
 3a6:	6d c0       	rjmp	.+218    	; 0x482 <UsartBuffer+0x228>
			{
				if(isBitSet(PINC, COOLER)) //verifica se cooler está ligado
 3a8:	30 9b       	sbis	0x06, 0	; 6
 3aa:	02 c0       	rjmp	.+4      	; 0x3b0 <UsartBuffer+0x156>
				clrBit(PORTC, COOLER);
 3ac:	40 98       	cbi	0x08, 0	; 8
 3ae:	08 95       	ret
					
				else if(isBitClr(PINC, COOLER)) //verifica se cooler está desligado
 3b0:	30 99       	sbic	0x06, 0	; 6
 3b2:	67 c0       	rjmp	.+206    	; 0x482 <UsartBuffer+0x228>
				setBit(PORTC, COOLER);
 3b4:	40 9a       	sbi	0x08, 0	; 8
 3b6:	08 95       	ret
			}
			break;
			
			//PORTA
			case 'p': //se dado enviado for para ver o estado da porta
			if(porta_aberta == 1)
 3b8:	80 91 d3 01 	lds	r24, 0x01D3
 3bc:	81 30       	cpi	r24, 0x01	; 1
 3be:	21 f4       	brne	.+8      	; 0x3c8 <UsartBuffer+0x16e>
			printf("Porta Aberta!\n");
 3c0:	83 ea       	ldi	r24, 0xA3	; 163
 3c2:	91 e0       	ldi	r25, 0x01	; 1
 3c4:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
			if(porta_aberta == 0)
 3c8:	80 91 d3 01 	lds	r24, 0x01D3
 3cc:	81 11       	cpse	r24, r1
 3ce:	59 c0       	rjmp	.+178    	; 0x482 <UsartBuffer+0x228>
			printf("Porta Fechada!\n");				
 3d0:	81 eb       	ldi	r24, 0xB1	; 177
 3d2:	91 e0       	ldi	r25, 0x01	; 1
 3d4:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
 3d8:	08 95       	ret
			break;
			
			//VERIFICAR TUDO
			case 'f':
			if(command == 0)
 3da:	80 91 d0 01 	lds	r24, 0x01D0
 3de:	81 11       	cpse	r24, r1
 3e0:	04 c0       	rjmp	.+8      	; 0x3ea <UsartBuffer+0x190>
			printf("Sensores Ativados!\n");
 3e2:	8f e0       	ldi	r24, 0x0F	; 15
 3e4:	91 e0       	ldi	r25, 0x01	; 1
 3e6:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
			if(command == 1)
 3ea:	80 91 d0 01 	lds	r24, 0x01D0
 3ee:	81 30       	cpi	r24, 0x01	; 1
 3f0:	21 f4       	brne	.+8      	; 0x3fa <UsartBuffer+0x1a0>
			printf("Sensores Desativados!\n");
 3f2:	82 e2       	ldi	r24, 0x22	; 34
 3f4:	91 e0       	ldi	r25, 0x01	; 1
 3f6:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
			printf("Temperatura: %d", temp_LM35);
 3fa:	80 91 d6 01 	lds	r24, 0x01D6
 3fe:	90 91 d7 01 	lds	r25, 0x01D7
 402:	9f 93       	push	r25
 404:	8f 93       	push	r24
 406:	80 ec       	ldi	r24, 0xC0	; 192
 408:	91 e0       	ldi	r25, 0x01	; 1
 40a:	9f 93       	push	r25
 40c:	8f 93       	push	r24
 40e:	0e 94 cc 04 	call	0x998	; 0x998 <printf>
			if(isBitSet(PORTC, LED))
 412:	0f 90       	pop	r0
 414:	0f 90       	pop	r0
 416:	0f 90       	pop	r0
 418:	0f 90       	pop	r0
 41a:	41 9b       	sbis	0x08, 1	; 8
 41c:	04 c0       	rjmp	.+8      	; 0x426 <UsartBuffer+0x1cc>
			printf("Luz Ligada!\n");
 41e:	8a e4       	ldi	r24, 0x4A	; 74
 420:	91 e0       	ldi	r25, 0x01	; 1
 422:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
			if(isBitClr(PORTC, LED))
 426:	41 99       	sbic	0x08, 1	; 8
 428:	04 c0       	rjmp	.+8      	; 0x432 <UsartBuffer+0x1d8>
			printf("Luz Desligada!\n");
 42a:	86 e5       	ldi	r24, 0x56	; 86
 42c:	91 e0       	ldi	r25, 0x01	; 1
 42e:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
			if(isBitSet(PORTC, LED2))
 432:	44 9b       	sbis	0x08, 4	; 8
 434:	04 c0       	rjmp	.+8      	; 0x43e <UsartBuffer+0x1e4>
			printf("Luz2 Ligada!\n");
 436:	85 e7       	ldi	r24, 0x75	; 117
 438:	91 e0       	ldi	r25, 0x01	; 1
 43a:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
			if(isBitClr(PORTC, LED2))
 43e:	44 99       	sbic	0x08, 4	; 8
 440:	04 c0       	rjmp	.+8      	; 0x44a <UsartBuffer+0x1f0>
			printf("Luz2 Desligada!\n");
 442:	85 e6       	ldi	r24, 0x65	; 101
 444:	91 e0       	ldi	r25, 0x01	; 1
 446:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
			if(isBitSet(PORTC, COOLER))
 44a:	40 9b       	sbis	0x08, 0	; 8
 44c:	04 c0       	rjmp	.+8      	; 0x456 <UsartBuffer+0x1fc>
			printf("Cooler Ligado!\n");
 44e:	82 e8       	ldi	r24, 0x82	; 130
 450:	91 e0       	ldi	r25, 0x01	; 1
 452:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
			if(isBitClr(PORTC, COOLER))
 456:	40 99       	sbic	0x08, 0	; 8
 458:	04 c0       	rjmp	.+8      	; 0x462 <UsartBuffer+0x208>
			printf("Cooler Desligado!\n");
 45a:	81 e9       	ldi	r24, 0x91	; 145
 45c:	91 e0       	ldi	r25, 0x01	; 1
 45e:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
			if(porta_aberta == 1)
 462:	80 91 d3 01 	lds	r24, 0x01D3
 466:	81 30       	cpi	r24, 0x01	; 1
 468:	21 f4       	brne	.+8      	; 0x472 <UsartBuffer+0x218>
			printf("Porta Aberta!\n");
 46a:	83 ea       	ldi	r24, 0xA3	; 163
 46c:	91 e0       	ldi	r25, 0x01	; 1
 46e:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
			if(porta_aberta == 0)
 472:	80 91 d3 01 	lds	r24, 0x01D3
 476:	81 11       	cpse	r24, r1
 478:	04 c0       	rjmp	.+8      	; 0x482 <UsartBuffer+0x228>
			printf("Porta Fechada!\n");
 47a:	81 eb       	ldi	r24, 0xB1	; 177
 47c:	91 e0       	ldi	r25, 0x01	; 1
 47e:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <puts>
 482:	08 95       	ret

00000484 <main>:

//MaIN////////////////////////////////

int main(void)
{
	SERIAL_PORT = 0xFF;
 484:	8f ef       	ldi	r24, 0xFF	; 255
 486:	8b b9       	out	0x0b, r24	; 11
	SERIAL_DDR = 0b00000010;
 488:	82 e0       	ldi	r24, 0x02	; 2
 48a:	8a b9       	out	0x0a, r24	; 10
	
	PORTC = 0x00;
 48c:	18 b8       	out	0x08, r1	; 8
	DDRC = 0b00110011;
 48e:	83 e3       	ldi	r24, 0x33	; 51
 490:	87 b9       	out	0x07, r24	; 7
	
	DDRD = 0b11110010;
 492:	82 ef       	ldi	r24, 0xF2	; 242
 494:	8a b9       	out	0x0a, r24	; 10
	// Configuração do Display
	/*lcdStdio();
	lcdInit();
	lcdDisplayOn();*/
	
	usartEnableTransmitter();
 496:	a1 ec       	ldi	r26, 0xC1	; 193
 498:	b0 e0       	ldi	r27, 0x00	; 0
 49a:	8c 91       	ld	r24, X
 49c:	88 60       	ori	r24, 0x08	; 8
 49e:	8c 93       	st	X, r24
 4a0:	ec e0       	ldi	r30, 0x0C	; 12
 4a2:	f2 e0       	ldi	r31, 0x02	; 2
 4a4:	80 81       	ld	r24, Z
 4a6:	80 64       	ori	r24, 0x40	; 64
 4a8:	80 83       	st	Z, r24
	usartEnableReceiver();
 4aa:	8c 91       	ld	r24, X
 4ac:	80 61       	ori	r24, 0x10	; 16
 4ae:	8c 93       	st	X, r24
 4b0:	80 81       	ld	r24, Z
 4b2:	80 68       	ori	r24, 0x80	; 128
 4b4:	80 83       	st	Z, r24
	usartStdio();
 4b6:	e6 e1       	ldi	r30, 0x16	; 22
 4b8:	f2 e0       	ldi	r31, 0x02	; 2
 4ba:	81 e0       	ldi	r24, 0x01	; 1
 4bc:	91 e0       	ldi	r25, 0x01	; 1
 4be:	95 83       	std	Z+5, r25	; 0x05
 4c0:	84 83       	std	Z+4, r24	; 0x04
 4c2:	93 83       	std	Z+3, r25	; 0x03
 4c4:	82 83       	std	Z+2, r24	; 0x02
 4c6:	91 83       	std	Z+1, r25	; 0x01
 4c8:	80 83       	st	Z, r24
	usartInit(9600);
 4ca:	60 e8       	ldi	r22, 0x80	; 128
 4cc:	75 e2       	ldi	r23, 0x25	; 37
 4ce:	80 e0       	ldi	r24, 0x00	; 0
 4d0:	90 e0       	ldi	r25, 0x00	; 0
 4d2:	0e 94 9e 03 	call	0x73c	; 0x73c <usartInit>
	
	int0SenseRisingEdge();
 4d6:	e9 e6       	ldi	r30, 0x69	; 105
 4d8:	f0 e0       	ldi	r31, 0x00	; 0
 4da:	80 81       	ld	r24, Z
 4dc:	82 60       	ori	r24, 0x02	; 2
 4de:	80 83       	st	Z, r24
 4e0:	80 81       	ld	r24, Z
 4e2:	81 60       	ori	r24, 0x01	; 1
 4e4:	80 83       	st	Z, r24
	int0ActivateInterrupt();
 4e6:	e8 9a       	sbi	0x1d, 0	; 29
	
	// Configuração do Timer
	timer0ClockPrescaller1024();
 4e8:	85 b5       	in	r24, 0x25	; 37
 4ea:	84 60       	ori	r24, 0x04	; 4
 4ec:	85 bd       	out	0x25, r24	; 37
 4ee:	85 b5       	in	r24, 0x25	; 37
 4f0:	8d 7f       	andi	r24, 0xFD	; 253
 4f2:	85 bd       	out	0x25, r24	; 37
 4f4:	85 b5       	in	r24, 0x25	; 37
 4f6:	81 60       	ori	r24, 0x01	; 1
 4f8:	85 bd       	out	0x25, r24	; 37
	timer0ActivateCompareAInterrupt();
 4fa:	ee e6       	ldi	r30, 0x6E	; 110
 4fc:	f0 e0       	ldi	r31, 0x00	; 0
 4fe:	80 81       	ld	r24, Z
 500:	82 60       	ori	r24, 0x02	; 2
 502:	80 83       	st	Z, r24
	timer0FastPWMMaxMode();
 504:	85 b5       	in	r24, 0x25	; 37
 506:	87 7f       	andi	r24, 0xF7	; 247
 508:	85 bd       	out	0x25, r24	; 37
 50a:	84 b5       	in	r24, 0x24	; 36
 50c:	82 60       	ori	r24, 0x02	; 2
 50e:	84 bd       	out	0x24, r24	; 36
 510:	84 b5       	in	r24, 0x24	; 36
 512:	81 60       	ori	r24, 0x01	; 1
 514:	84 bd       	out	0x24, r24	; 36
	timer0SetCompareAValue(50);
 516:	82 e3       	ldi	r24, 0x32	; 50
 518:	87 bd       	out	0x27, r24	; 39

	timer0OC0BNonInvertedMode();
 51a:	84 b5       	in	r24, 0x24	; 36
 51c:	80 62       	ori	r24, 0x20	; 32
 51e:	84 bd       	out	0x24, r24	; 36
 520:	84 b5       	in	r24, 0x24	; 36
 522:	8f 7e       	andi	r24, 0xEF	; 239
 524:	84 bd       	out	0x24, r24	; 36
	timer0SetCompareBValue(estado_porta);
 526:	80 91 d2 01 	lds	r24, 0x01D2
 52a:	88 bd       	out	0x28, r24	; 40
	timer0ActivateCompareBInterrupt();
 52c:	80 81       	ld	r24, Z
 52e:	84 60       	ori	r24, 0x04	; 4
 530:	80 83       	st	Z, r24
			
	// Configuração do ADC
	adcReferenceAvcc();
 532:	4c e7       	ldi	r20, 0x7C	; 124
 534:	50 e0       	ldi	r21, 0x00	; 0
 536:	da 01       	movw	r26, r20
 538:	8c 91       	ld	r24, X
 53a:	8f 77       	andi	r24, 0x7F	; 127
 53c:	8c 93       	st	X, r24
 53e:	8c 91       	ld	r24, X
 540:	80 64       	ori	r24, 0x40	; 64
 542:	8c 93       	st	X, r24
 544:	c0 e1       	ldi	r28, 0x10	; 16
 546:	d2 e0       	ldi	r29, 0x02	; 2
 548:	88 81       	ld	r24, Y
 54a:	8c 7f       	andi	r24, 0xFC	; 252
 54c:	81 60       	ori	r24, 0x01	; 1
 54e:	88 83       	st	Y, r24
	adcClockPrescaler128();
 550:	ea e7       	ldi	r30, 0x7A	; 122
 552:	f0 e0       	ldi	r31, 0x00	; 0
 554:	80 81       	ld	r24, Z
 556:	84 60       	ori	r24, 0x04	; 4
 558:	80 83       	st	Z, r24
 55a:	80 81       	ld	r24, Z
 55c:	82 60       	ori	r24, 0x02	; 2
 55e:	80 83       	st	Z, r24
 560:	80 81       	ld	r24, Z
 562:	81 60       	ori	r24, 0x01	; 1
 564:	80 83       	st	Z, r24
 566:	88 81       	ld	r24, Y
 568:	8c 61       	ori	r24, 0x1C	; 28
 56a:	88 83       	st	Y, r24
	adcEnableAutomaticMode();
 56c:	80 81       	ld	r24, Z
 56e:	80 62       	ori	r24, 0x20	; 32
 570:	80 83       	st	Z, r24
 572:	88 81       	ld	r24, Y
 574:	80 62       	ori	r24, 0x20	; 32
 576:	88 83       	st	Y, r24
	adcTriggerTimer0CompareMatchA();
 578:	8b e7       	ldi	r24, 0x7B	; 123
 57a:	90 e0       	ldi	r25, 0x00	; 0
 57c:	dc 01       	movw	r26, r24
 57e:	2c 91       	ld	r18, X
 580:	2b 7f       	andi	r18, 0xFB	; 251
 582:	2c 93       	st	X, r18
 584:	2c 91       	ld	r18, X
 586:	22 60       	ori	r18, 0x02	; 2
 588:	2c 93       	st	X, r18
 58a:	2c 91       	ld	r18, X
 58c:	21 60       	ori	r18, 0x01	; 1
 58e:	2c 93       	st	X, r18
 590:	88 81       	ld	r24, Y
 592:	80 6c       	ori	r24, 0xC0	; 192
 594:	88 83       	st	Y, r24
 596:	c1 e1       	ldi	r28, 0x11	; 17
 598:	d2 e0       	ldi	r29, 0x02	; 2
 59a:	88 81       	ld	r24, Y
 59c:	98 2f       	mov	r25, r24
 59e:	9e 7f       	andi	r25, 0xFE	; 254
 5a0:	98 83       	st	Y, r25
	adcSelectChannel(ADC_LM35);
 5a2:	da 01       	movw	r26, r20
 5a4:	9c 91       	ld	r25, X
 5a6:	90 7f       	andi	r25, 0xF0	; 240
 5a8:	92 60       	ori	r25, 0x02	; 2
 5aa:	9c 93       	st	X, r25
 5ac:	82 7c       	andi	r24, 0xC2	; 194
 5ae:	88 60       	ori	r24, 0x08	; 8
 5b0:	88 83       	st	Y, r24
	adcResultRightAdjust();
 5b2:	9c 91       	ld	r25, X
 5b4:	9f 7d       	andi	r25, 0xDF	; 223
 5b6:	9c 93       	st	X, r25
 5b8:	8d 7f       	andi	r24, 0xFD	; 253
 5ba:	88 83       	st	Y, r24
	adcEnable();
 5bc:	80 81       	ld	r24, Z
 5be:	80 68       	ori	r24, 0x80	; 128
 5c0:	80 83       	st	Z, r24
 5c2:	a2 e1       	ldi	r26, 0x12	; 18
 5c4:	b2 e0       	ldi	r27, 0x02	; 2
 5c6:	8c 91       	ld	r24, X
 5c8:	80 61       	ori	r24, 0x10	; 16
 5ca:	8c 93       	st	X, r24
	adcActivateInterrupt();
 5cc:	90 81       	ld	r25, Z
 5ce:	98 60       	ori	r25, 0x08	; 8
 5d0:	90 83       	st	Z, r25
 5d2:	80 62       	ori	r24, 0x20	; 32
 5d4:	8c 93       	st	X, r24
	adcStartConversion();
 5d6:	80 81       	ld	r24, Z
 5d8:	80 64       	ori	r24, 0x40	; 64
 5da:	80 83       	st	Z, r24
	
	sei();
 5dc:	78 94       	sei
	

	
    while(1)
    {
			TaQuente();
 5de:	0e 94 ee 00 	call	0x1dc	; 0x1dc <TaQuente>
			UsartBuffer();
 5e2:	0e 94 2d 01 	call	0x25a	; 0x25a <UsartBuffer>
	}
 5e6:	fb cf       	rjmp	.-10     	; 0x5de <main+0x15a>

000005e8 <__vector_14>:
}

//InTERRUPCOES////////////////////////////////////

ISR(TIMER0_COMPA_vect)
{
 5e8:	1f 92       	push	r1
 5ea:	0f 92       	push	r0
 5ec:	0f b6       	in	r0, 0x3f	; 63
 5ee:	0f 92       	push	r0
 5f0:	11 24       	eor	r1, r1
	
}
 5f2:	0f 90       	pop	r0
 5f4:	0f be       	out	0x3f, r0	; 63
 5f6:	0f 90       	pop	r0
 5f8:	1f 90       	pop	r1
 5fa:	18 95       	reti

000005fc <__vector_15>:

ISR(TIMER0_COMPB_vect)
{
 5fc:	1f 92       	push	r1
 5fe:	0f 92       	push	r0
 600:	0f b6       	in	r0, 0x3f	; 63
 602:	0f 92       	push	r0
 604:	11 24       	eor	r1, r1
 606:	2f 93       	push	r18
 608:	3f 93       	push	r19
 60a:	4f 93       	push	r20
 60c:	5f 93       	push	r21
 60e:	6f 93       	push	r22
 610:	7f 93       	push	r23
 612:	8f 93       	push	r24
 614:	9f 93       	push	r25
 616:	af 93       	push	r26
 618:	bf 93       	push	r27
 61a:	ef 93       	push	r30
 61c:	ff 93       	push	r31
	AbrirPorta();
 61e:	0e 94 01 01 	call	0x202	; 0x202 <AbrirPorta>
}
 622:	ff 91       	pop	r31
 624:	ef 91       	pop	r30
 626:	bf 91       	pop	r27
 628:	af 91       	pop	r26
 62a:	9f 91       	pop	r25
 62c:	8f 91       	pop	r24
 62e:	7f 91       	pop	r23
 630:	6f 91       	pop	r22
 632:	5f 91       	pop	r21
 634:	4f 91       	pop	r20
 636:	3f 91       	pop	r19
 638:	2f 91       	pop	r18
 63a:	0f 90       	pop	r0
 63c:	0f be       	out	0x3f, r0	; 63
 63e:	0f 90       	pop	r0
 640:	1f 90       	pop	r1
 642:	18 95       	reti

00000644 <__vector_21>:

ISR(ADC_vect)
{
 644:	1f 92       	push	r1
 646:	0f 92       	push	r0
 648:	0f b6       	in	r0, 0x3f	; 63
 64a:	0f 92       	push	r0
 64c:	11 24       	eor	r1, r1
 64e:	2f 93       	push	r18
 650:	3f 93       	push	r19
 652:	4f 93       	push	r20
 654:	5f 93       	push	r21
 656:	6f 93       	push	r22
 658:	7f 93       	push	r23
 65a:	8f 93       	push	r24
 65c:	9f 93       	push	r25
 65e:	af 93       	push	r26
 660:	bf 93       	push	r27
 662:	ef 93       	push	r30
 664:	ff 93       	push	r31
	SelecionaCanal();
 666:	0e 94 69 00 	call	0xd2	; 0xd2 <SelecionaCanal>
	LuzNoturna();	
 66a:	0e 94 d6 00 	call	0x1ac	; 0x1ac <LuzNoturna>
	
	adcWaitConversionFinish();
 66e:	ea e7       	ldi	r30, 0x7A	; 122
 670:	f0 e0       	ldi	r31, 0x00	; 0
 672:	80 81       	ld	r24, Z
 674:	86 fd       	sbrc	r24, 6
 676:	fd cf       	rjmp	.-6      	; 0x672 <__vector_21+0x2e>
	adcClearInterruptRequest();
 678:	ea e7       	ldi	r30, 0x7A	; 122
 67a:	f0 e0       	ldi	r31, 0x00	; 0
 67c:	80 81       	ld	r24, Z
 67e:	80 61       	ori	r24, 0x10	; 16
 680:	80 83       	st	Z, r24
}
 682:	ff 91       	pop	r31
 684:	ef 91       	pop	r30
 686:	bf 91       	pop	r27
 688:	af 91       	pop	r26
 68a:	9f 91       	pop	r25
 68c:	8f 91       	pop	r24
 68e:	7f 91       	pop	r23
 690:	6f 91       	pop	r22
 692:	5f 91       	pop	r21
 694:	4f 91       	pop	r20
 696:	3f 91       	pop	r19
 698:	2f 91       	pop	r18
 69a:	0f 90       	pop	r0
 69c:	0f be       	out	0x3f, r0	; 63
 69e:	0f 90       	pop	r0
 6a0:	1f 90       	pop	r1
 6a2:	18 95       	reti

000006a4 <__vector_1>:

ISR(INT0_vect)
{
 6a4:	1f 92       	push	r1
 6a6:	0f 92       	push	r0
 6a8:	0f b6       	in	r0, 0x3f	; 63
 6aa:	0f 92       	push	r0
 6ac:	11 24       	eor	r1, r1
 6ae:	2f 93       	push	r18
 6b0:	8f 93       	push	r24
 6b2:	9f 93       	push	r25
	switch(porta_aberta) //verificar o estado da porta
 6b4:	80 91 d3 01 	lds	r24, 0x01D3
 6b8:	88 23       	and	r24, r24
 6ba:	99 f0       	breq	.+38     	; 0x6e2 <__vector_1+0x3e>
 6bc:	81 30       	cpi	r24, 0x01	; 1
 6be:	19 f5       	brne	.+70     	; 0x706 <__vector_1+0x62>
	{
	
	case 1:
		estado_porta = 0; //valor para o PWM do servo que movimenta a porta
 6c0:	10 92 d2 01 	sts	0x01D2, r1
		timer0SetCompareBValue(estado_porta);
 6c4:	80 91 d2 01 	lds	r24, 0x01D2
 6c8:	88 bd       	out	0x28, r24	; 40
		porta_aberta = 0; //porta está fechada
 6ca:	10 92 d3 01 	sts	0x01D3, r1
 6ce:	2f e7       	ldi	r18, 0x7F	; 127
 6d0:	88 e3       	ldi	r24, 0x38	; 56
 6d2:	91 e0       	ldi	r25, 0x01	; 1
 6d4:	21 50       	subi	r18, 0x01	; 1
 6d6:	80 40       	sbci	r24, 0x00	; 0
 6d8:	90 40       	sbci	r25, 0x00	; 0
 6da:	e1 f7       	brne	.-8      	; 0x6d4 <__vector_1+0x30>
 6dc:	00 c0       	rjmp	.+0      	; 0x6de <__vector_1+0x3a>
 6de:	00 00       	nop
 6e0:	12 c0       	rjmp	.+36     	; 0x706 <__vector_1+0x62>
		_delay_ms(25);
	break;
	
	case 0: //para abrir porta
		estado_porta = 30;  //valor para o PWM do servo que movimenta a porta
 6e2:	8e e1       	ldi	r24, 0x1E	; 30
 6e4:	80 93 d2 01 	sts	0x01D2, r24
		timer0SetCompareBValue(estado_porta);
 6e8:	80 91 d2 01 	lds	r24, 0x01D2
 6ec:	88 bd       	out	0x28, r24	; 40
		porta_aberta = 1; //porta está aberta
 6ee:	81 e0       	ldi	r24, 0x01	; 1
 6f0:	80 93 d3 01 	sts	0x01D3, r24
 6f4:	2f e7       	ldi	r18, 0x7F	; 127
 6f6:	88 e3       	ldi	r24, 0x38	; 56
 6f8:	91 e0       	ldi	r25, 0x01	; 1
 6fa:	21 50       	subi	r18, 0x01	; 1
 6fc:	80 40       	sbci	r24, 0x00	; 0
 6fe:	90 40       	sbci	r25, 0x00	; 0
 700:	e1 f7       	brne	.-8      	; 0x6fa <__vector_1+0x56>
 702:	00 c0       	rjmp	.+0      	; 0x704 <__vector_1+0x60>
 704:	00 00       	nop
		_delay_ms(25);
	break;
	
	}
}
 706:	9f 91       	pop	r25
 708:	8f 91       	pop	r24
 70a:	2f 91       	pop	r18
 70c:	0f 90       	pop	r0
 70e:	0f be       	out	0x3f, r0	; 63
 710:	0f 90       	pop	r0
 712:	1f 90       	pop	r1
 714:	18 95       	reti

00000716 <usartTransmitStd>:
 716:	e0 ec       	ldi	r30, 0xC0	; 192
 718:	f0 e0       	ldi	r31, 0x00	; 0
 71a:	90 81       	ld	r25, Z
 71c:	95 ff       	sbrs	r25, 5
 71e:	fd cf       	rjmp	.-6      	; 0x71a <usartTransmitStd+0x4>
 720:	80 93 c6 00 	sts	0x00C6, r24
 724:	80 e0       	ldi	r24, 0x00	; 0
 726:	90 e0       	ldi	r25, 0x00	; 0
 728:	08 95       	ret

0000072a <usartReceiveStd>:
 72a:	e0 ec       	ldi	r30, 0xC0	; 192
 72c:	f0 e0       	ldi	r31, 0x00	; 0
 72e:	80 81       	ld	r24, Z
 730:	88 23       	and	r24, r24
 732:	ec f7       	brge	.-6      	; 0x72e <usartReceiveStd+0x4>
 734:	80 91 c6 00 	lds	r24, 0x00C6
 738:	90 e0       	ldi	r25, 0x00	; 0
 73a:	08 95       	ret

0000073c <usartInit>:
 73c:	9b 01       	movw	r18, r22
 73e:	ac 01       	movw	r20, r24
 740:	e0 ec       	ldi	r30, 0xC0	; 192
 742:	f0 e0       	ldi	r31, 0x00	; 0
 744:	80 81       	ld	r24, Z
 746:	83 7e       	andi	r24, 0xE3	; 227
 748:	80 83       	st	Z, r24
 74a:	ec e0       	ldi	r30, 0x0C	; 12
 74c:	f2 e0       	ldi	r31, 0x02	; 2
 74e:	80 81       	ld	r24, Z
 750:	87 7e       	andi	r24, 0xE7	; 231
 752:	8f 7d       	andi	r24, 0xDF	; 223
 754:	80 83       	st	Z, r24
 756:	83 70       	andi	r24, 0x03	; 3
 758:	90 e0       	ldi	r25, 0x00	; 0
 75a:	82 30       	cpi	r24, 0x02	; 2
 75c:	91 05       	cpc	r25, r1
 75e:	09 f4       	brne	.+2      	; 0x762 <usartInit+0x26>
 760:	4c c0       	rjmp	.+152    	; 0x7fa <usartInit+0xbe>
 762:	83 30       	cpi	r24, 0x03	; 3
 764:	91 05       	cpc	r25, r1
 766:	09 f4       	brne	.+2      	; 0x76a <usartInit+0x2e>
 768:	65 c0       	rjmp	.+202    	; 0x834 <usartInit+0xf8>
 76a:	01 97       	sbiw	r24, 0x01	; 1
 76c:	19 f1       	breq	.+70     	; 0x7b4 <usartInit+0x78>
 76e:	e0 ec       	ldi	r30, 0xC0	; 192
 770:	f0 e0       	ldi	r31, 0x00	; 0
 772:	80 81       	ld	r24, Z
 774:	8d 7f       	andi	r24, 0xFD	; 253
 776:	80 83       	st	Z, r24
 778:	e2 ec       	ldi	r30, 0xC2	; 194
 77a:	f0 e0       	ldi	r31, 0x00	; 0
 77c:	80 81       	ld	r24, Z
 77e:	8e 7f       	andi	r24, 0xFE	; 254
 780:	80 83       	st	Z, r24
 782:	80 81       	ld	r24, Z
 784:	8f 77       	andi	r24, 0x7F	; 127
 786:	80 83       	st	Z, r24
 788:	80 81       	ld	r24, Z
 78a:	8f 7b       	andi	r24, 0xBF	; 191
 78c:	80 83       	st	Z, r24
 78e:	60 e4       	ldi	r22, 0x40	; 64
 790:	72 e4       	ldi	r23, 0x42	; 66
 792:	8f e0       	ldi	r24, 0x0F	; 15
 794:	90 e0       	ldi	r25, 0x00	; 0
 796:	0e 94 90 04 	call	0x920	; 0x920 <__udivmodsi4>
 79a:	21 50       	subi	r18, 0x01	; 1
 79c:	31 09       	sbc	r19, r1
 79e:	20 93 0e 02 	sts	0x020E, r18
 7a2:	ef e0       	ldi	r30, 0x0F	; 15
 7a4:	f2 e0       	ldi	r31, 0x02	; 2
 7a6:	93 2f       	mov	r25, r19
 7a8:	9f 70       	andi	r25, 0x0F	; 15
 7aa:	80 81       	ld	r24, Z
 7ac:	80 7f       	andi	r24, 0xF0	; 240
 7ae:	89 2b       	or	r24, r25
 7b0:	80 83       	st	Z, r24
 7b2:	6e c0       	rjmp	.+220    	; 0x890 <usartInit+0x154>
 7b4:	e0 ec       	ldi	r30, 0xC0	; 192
 7b6:	f0 e0       	ldi	r31, 0x00	; 0
 7b8:	80 81       	ld	r24, Z
 7ba:	82 60       	ori	r24, 0x02	; 2
 7bc:	80 83       	st	Z, r24
 7be:	e2 ec       	ldi	r30, 0xC2	; 194
 7c0:	f0 e0       	ldi	r31, 0x00	; 0
 7c2:	80 81       	ld	r24, Z
 7c4:	8e 7f       	andi	r24, 0xFE	; 254
 7c6:	80 83       	st	Z, r24
 7c8:	80 81       	ld	r24, Z
 7ca:	8f 77       	andi	r24, 0x7F	; 127
 7cc:	80 83       	st	Z, r24
 7ce:	80 81       	ld	r24, Z
 7d0:	8f 7b       	andi	r24, 0xBF	; 191
 7d2:	80 83       	st	Z, r24
 7d4:	60 e8       	ldi	r22, 0x80	; 128
 7d6:	74 e8       	ldi	r23, 0x84	; 132
 7d8:	8e e1       	ldi	r24, 0x1E	; 30
 7da:	90 e0       	ldi	r25, 0x00	; 0
 7dc:	0e 94 90 04 	call	0x920	; 0x920 <__udivmodsi4>
 7e0:	21 50       	subi	r18, 0x01	; 1
 7e2:	31 09       	sbc	r19, r1
 7e4:	20 93 0e 02 	sts	0x020E, r18
 7e8:	ef e0       	ldi	r30, 0x0F	; 15
 7ea:	f2 e0       	ldi	r31, 0x02	; 2
 7ec:	93 2f       	mov	r25, r19
 7ee:	9f 70       	andi	r25, 0x0F	; 15
 7f0:	80 81       	ld	r24, Z
 7f2:	80 7f       	andi	r24, 0xF0	; 240
 7f4:	89 2b       	or	r24, r25
 7f6:	80 83       	st	Z, r24
 7f8:	4b c0       	rjmp	.+150    	; 0x890 <usartInit+0x154>
 7fa:	e0 ec       	ldi	r30, 0xC0	; 192
 7fc:	f0 e0       	ldi	r31, 0x00	; 0
 7fe:	80 81       	ld	r24, Z
 800:	8d 7f       	andi	r24, 0xFD	; 253
 802:	80 83       	st	Z, r24
 804:	80 91 0c 02 	lds	r24, 0x020C
 808:	82 ff       	sbrs	r24, 2
 80a:	06 c0       	rjmp	.+12     	; 0x818 <usartInit+0xdc>
 80c:	e2 ec       	ldi	r30, 0xC2	; 194
 80e:	f0 e0       	ldi	r31, 0x00	; 0
 810:	80 81       	ld	r24, Z
 812:	81 60       	ori	r24, 0x01	; 1
 814:	80 83       	st	Z, r24
 816:	05 c0       	rjmp	.+10     	; 0x822 <usartInit+0xe6>
 818:	e2 ec       	ldi	r30, 0xC2	; 194
 81a:	f0 e0       	ldi	r31, 0x00	; 0
 81c:	80 81       	ld	r24, Z
 81e:	8e 7f       	andi	r24, 0xFE	; 254
 820:	80 83       	st	Z, r24
 822:	e2 ec       	ldi	r30, 0xC2	; 194
 824:	f0 e0       	ldi	r31, 0x00	; 0
 826:	80 81       	ld	r24, Z
 828:	8f 77       	andi	r24, 0x7F	; 127
 82a:	80 83       	st	Z, r24
 82c:	80 81       	ld	r24, Z
 82e:	80 64       	ori	r24, 0x40	; 64
 830:	80 83       	st	Z, r24
 832:	2e c0       	rjmp	.+92     	; 0x890 <usartInit+0x154>
 834:	e0 ec       	ldi	r30, 0xC0	; 192
 836:	f0 e0       	ldi	r31, 0x00	; 0
 838:	80 81       	ld	r24, Z
 83a:	8d 7f       	andi	r24, 0xFD	; 253
 83c:	80 83       	st	Z, r24
 83e:	80 91 0c 02 	lds	r24, 0x020C
 842:	82 ff       	sbrs	r24, 2
 844:	06 c0       	rjmp	.+12     	; 0x852 <usartInit+0x116>
 846:	e2 ec       	ldi	r30, 0xC2	; 194
 848:	f0 e0       	ldi	r31, 0x00	; 0
 84a:	80 81       	ld	r24, Z
 84c:	81 60       	ori	r24, 0x01	; 1
 84e:	80 83       	st	Z, r24
 850:	05 c0       	rjmp	.+10     	; 0x85c <usartInit+0x120>
 852:	e2 ec       	ldi	r30, 0xC2	; 194
 854:	f0 e0       	ldi	r31, 0x00	; 0
 856:	80 81       	ld	r24, Z
 858:	8e 7f       	andi	r24, 0xFE	; 254
 85a:	80 83       	st	Z, r24
 85c:	e2 ec       	ldi	r30, 0xC2	; 194
 85e:	f0 e0       	ldi	r31, 0x00	; 0
 860:	80 81       	ld	r24, Z
 862:	80 68       	ori	r24, 0x80	; 128
 864:	80 83       	st	Z, r24
 866:	80 81       	ld	r24, Z
 868:	80 64       	ori	r24, 0x40	; 64
 86a:	80 83       	st	Z, r24
 86c:	60 e0       	ldi	r22, 0x00	; 0
 86e:	72 e1       	ldi	r23, 0x12	; 18
 870:	8a e7       	ldi	r24, 0x7A	; 122
 872:	90 e0       	ldi	r25, 0x00	; 0
 874:	0e 94 90 04 	call	0x920	; 0x920 <__udivmodsi4>
 878:	21 50       	subi	r18, 0x01	; 1
 87a:	31 09       	sbc	r19, r1
 87c:	20 93 0e 02 	sts	0x020E, r18
 880:	ef e0       	ldi	r30, 0x0F	; 15
 882:	f2 e0       	ldi	r31, 0x02	; 2
 884:	93 2f       	mov	r25, r19
 886:	9f 70       	andi	r25, 0x0F	; 15
 888:	80 81       	ld	r24, Z
 88a:	80 7f       	andi	r24, 0xF0	; 240
 88c:	89 2b       	or	r24, r25
 88e:	80 83       	st	Z, r24
 890:	80 91 0f 02 	lds	r24, 0x020F
 894:	98 2f       	mov	r25, r24
 896:	9f 70       	andi	r25, 0x0F	; 15
 898:	90 93 c5 00 	sts	0x00C5, r25
 89c:	90 91 0e 02 	lds	r25, 0x020E
 8a0:	90 93 c4 00 	sts	0x00C4, r25
 8a4:	85 ff       	sbrs	r24, 5
 8a6:	0a c0       	rjmp	.+20     	; 0x8bc <usartInit+0x180>
 8a8:	e1 ec       	ldi	r30, 0xC1	; 193
 8aa:	f0 e0       	ldi	r31, 0x00	; 0
 8ac:	80 81       	ld	r24, Z
 8ae:	80 68       	ori	r24, 0x80	; 128
 8b0:	80 83       	st	Z, r24
 8b2:	ed e0       	ldi	r30, 0x0D	; 13
 8b4:	f2 e0       	ldi	r31, 0x02	; 2
 8b6:	80 81       	ld	r24, Z
 8b8:	82 60       	ori	r24, 0x02	; 2
 8ba:	80 83       	st	Z, r24
 8bc:	08 95       	ret

000008be <usartReceive>:
 8be:	e0 ec       	ldi	r30, 0xC0	; 192
 8c0:	f0 e0       	ldi	r31, 0x00	; 0
 8c2:	80 81       	ld	r24, Z
 8c4:	88 23       	and	r24, r24
 8c6:	ec f7       	brge	.-6      	; 0x8c2 <usartReceive+0x4>
 8c8:	90 91 c0 00 	lds	r25, 0x00C0
 8cc:	29 2f       	mov	r18, r25
 8ce:	22 95       	swap	r18
 8d0:	2f 70       	andi	r18, 0x0F	; 15
 8d2:	ec e0       	ldi	r30, 0x0C	; 12
 8d4:	f2 e0       	ldi	r31, 0x02	; 2
 8d6:	80 81       	ld	r24, Z
 8d8:	20 fb       	bst	r18, 0
 8da:	83 f9       	bld	r24, 3
 8dc:	29 2f       	mov	r18, r25
 8de:	26 95       	lsr	r18
 8e0:	26 95       	lsr	r18
 8e2:	26 95       	lsr	r18
 8e4:	20 fb       	bst	r18, 0
 8e6:	84 f9       	bld	r24, 4
 8e8:	96 95       	lsr	r25
 8ea:	96 95       	lsr	r25
 8ec:	90 fb       	bst	r25, 0
 8ee:	85 f9       	bld	r24, 5
 8f0:	80 83       	st	Z, r24
 8f2:	80 91 c6 00 	lds	r24, 0x00C6
 8f6:	08 95       	ret

000008f8 <__divmodhi4>:
 8f8:	97 fb       	bst	r25, 7
 8fa:	07 2e       	mov	r0, r23
 8fc:	16 f4       	brtc	.+4      	; 0x902 <__stack+0x3>
 8fe:	00 94       	com	r0
 900:	07 d0       	rcall	.+14     	; 0x910 <__divmodhi4_neg1>
 902:	77 fd       	sbrc	r23, 7
 904:	09 d0       	rcall	.+18     	; 0x918 <__divmodhi4_neg2>
 906:	0e 94 b8 04 	call	0x970	; 0x970 <__udivmodhi4>
 90a:	07 fc       	sbrc	r0, 7
 90c:	05 d0       	rcall	.+10     	; 0x918 <__divmodhi4_neg2>
 90e:	3e f4       	brtc	.+14     	; 0x91e <__divmodhi4_exit>

00000910 <__divmodhi4_neg1>:
 910:	90 95       	com	r25
 912:	81 95       	neg	r24
 914:	9f 4f       	sbci	r25, 0xFF	; 255
 916:	08 95       	ret

00000918 <__divmodhi4_neg2>:
 918:	70 95       	com	r23
 91a:	61 95       	neg	r22
 91c:	7f 4f       	sbci	r23, 0xFF	; 255

0000091e <__divmodhi4_exit>:
 91e:	08 95       	ret

00000920 <__udivmodsi4>:
 920:	a1 e2       	ldi	r26, 0x21	; 33
 922:	1a 2e       	mov	r1, r26
 924:	aa 1b       	sub	r26, r26
 926:	bb 1b       	sub	r27, r27
 928:	fd 01       	movw	r30, r26
 92a:	0d c0       	rjmp	.+26     	; 0x946 <__udivmodsi4_ep>

0000092c <__udivmodsi4_loop>:
 92c:	aa 1f       	adc	r26, r26
 92e:	bb 1f       	adc	r27, r27
 930:	ee 1f       	adc	r30, r30
 932:	ff 1f       	adc	r31, r31
 934:	a2 17       	cp	r26, r18
 936:	b3 07       	cpc	r27, r19
 938:	e4 07       	cpc	r30, r20
 93a:	f5 07       	cpc	r31, r21
 93c:	20 f0       	brcs	.+8      	; 0x946 <__udivmodsi4_ep>
 93e:	a2 1b       	sub	r26, r18
 940:	b3 0b       	sbc	r27, r19
 942:	e4 0b       	sbc	r30, r20
 944:	f5 0b       	sbc	r31, r21

00000946 <__udivmodsi4_ep>:
 946:	66 1f       	adc	r22, r22
 948:	77 1f       	adc	r23, r23
 94a:	88 1f       	adc	r24, r24
 94c:	99 1f       	adc	r25, r25
 94e:	1a 94       	dec	r1
 950:	69 f7       	brne	.-38     	; 0x92c <__udivmodsi4_loop>
 952:	60 95       	com	r22
 954:	70 95       	com	r23
 956:	80 95       	com	r24
 958:	90 95       	com	r25
 95a:	9b 01       	movw	r18, r22
 95c:	ac 01       	movw	r20, r24
 95e:	bd 01       	movw	r22, r26
 960:	cf 01       	movw	r24, r30
 962:	08 95       	ret

00000964 <__tablejump2__>:
 964:	ee 0f       	add	r30, r30
 966:	ff 1f       	adc	r31, r31
 968:	05 90       	lpm	r0, Z+
 96a:	f4 91       	lpm	r31, Z
 96c:	e0 2d       	mov	r30, r0
 96e:	09 94       	ijmp

00000970 <__udivmodhi4>:
 970:	aa 1b       	sub	r26, r26
 972:	bb 1b       	sub	r27, r27
 974:	51 e1       	ldi	r21, 0x11	; 17
 976:	07 c0       	rjmp	.+14     	; 0x986 <__udivmodhi4_ep>

00000978 <__udivmodhi4_loop>:
 978:	aa 1f       	adc	r26, r26
 97a:	bb 1f       	adc	r27, r27
 97c:	a6 17       	cp	r26, r22
 97e:	b7 07       	cpc	r27, r23
 980:	10 f0       	brcs	.+4      	; 0x986 <__udivmodhi4_ep>
 982:	a6 1b       	sub	r26, r22
 984:	b7 0b       	sbc	r27, r23

00000986 <__udivmodhi4_ep>:
 986:	88 1f       	adc	r24, r24
 988:	99 1f       	adc	r25, r25
 98a:	5a 95       	dec	r21
 98c:	a9 f7       	brne	.-22     	; 0x978 <__udivmodhi4_loop>
 98e:	80 95       	com	r24
 990:	90 95       	com	r25
 992:	bc 01       	movw	r22, r24
 994:	cd 01       	movw	r24, r26
 996:	08 95       	ret

00000998 <printf>:
 998:	a0 e0       	ldi	r26, 0x00	; 0
 99a:	b0 e0       	ldi	r27, 0x00	; 0
 99c:	e2 ed       	ldi	r30, 0xD2	; 210
 99e:	f4 e0       	ldi	r31, 0x04	; 4
 9a0:	0c 94 a0 07 	jmp	0xf40	; 0xf40 <__prologue_saves__+0x20>
 9a4:	ae 01       	movw	r20, r28
 9a6:	4b 5f       	subi	r20, 0xFB	; 251
 9a8:	5f 4f       	sbci	r21, 0xFF	; 255
 9aa:	fa 01       	movw	r30, r20
 9ac:	61 91       	ld	r22, Z+
 9ae:	71 91       	ld	r23, Z+
 9b0:	af 01       	movw	r20, r30
 9b2:	80 91 18 02 	lds	r24, 0x0218
 9b6:	90 91 19 02 	lds	r25, 0x0219
 9ba:	0e 94 12 05 	call	0xa24	; 0xa24 <vfprintf>
 9be:	e2 e0       	ldi	r30, 0x02	; 2
 9c0:	0c 94 bc 07 	jmp	0xf78	; 0xf78 <__epilogue_restores__+0x20>

000009c4 <puts>:
 9c4:	0f 93       	push	r16
 9c6:	1f 93       	push	r17
 9c8:	cf 93       	push	r28
 9ca:	df 93       	push	r29
 9cc:	e0 91 18 02 	lds	r30, 0x0218
 9d0:	f0 91 19 02 	lds	r31, 0x0219
 9d4:	23 81       	ldd	r18, Z+3	; 0x03
 9d6:	21 ff       	sbrs	r18, 1
 9d8:	1b c0       	rjmp	.+54     	; 0xa10 <puts+0x4c>
 9da:	8c 01       	movw	r16, r24
 9dc:	d0 e0       	ldi	r29, 0x00	; 0
 9de:	c0 e0       	ldi	r28, 0x00	; 0
 9e0:	f8 01       	movw	r30, r16
 9e2:	81 91       	ld	r24, Z+
 9e4:	8f 01       	movw	r16, r30
 9e6:	60 91 18 02 	lds	r22, 0x0218
 9ea:	70 91 19 02 	lds	r23, 0x0219
 9ee:	db 01       	movw	r26, r22
 9f0:	18 96       	adiw	r26, 0x08	; 8
 9f2:	ed 91       	ld	r30, X+
 9f4:	fc 91       	ld	r31, X
 9f6:	19 97       	sbiw	r26, 0x09	; 9
 9f8:	88 23       	and	r24, r24
 9fa:	31 f0       	breq	.+12     	; 0xa08 <puts+0x44>
 9fc:	09 95       	icall
 9fe:	89 2b       	or	r24, r25
 a00:	79 f3       	breq	.-34     	; 0x9e0 <puts+0x1c>
 a02:	df ef       	ldi	r29, 0xFF	; 255
 a04:	cf ef       	ldi	r28, 0xFF	; 255
 a06:	ec cf       	rjmp	.-40     	; 0x9e0 <puts+0x1c>
 a08:	8a e0       	ldi	r24, 0x0A	; 10
 a0a:	09 95       	icall
 a0c:	89 2b       	or	r24, r25
 a0e:	19 f0       	breq	.+6      	; 0xa16 <puts+0x52>
 a10:	8f ef       	ldi	r24, 0xFF	; 255
 a12:	9f ef       	ldi	r25, 0xFF	; 255
 a14:	02 c0       	rjmp	.+4      	; 0xa1a <puts+0x56>
 a16:	8d 2f       	mov	r24, r29
 a18:	9c 2f       	mov	r25, r28
 a1a:	df 91       	pop	r29
 a1c:	cf 91       	pop	r28
 a1e:	1f 91       	pop	r17
 a20:	0f 91       	pop	r16
 a22:	08 95       	ret

00000a24 <vfprintf>:
 a24:	ac e0       	ldi	r26, 0x0C	; 12
 a26:	b0 e0       	ldi	r27, 0x00	; 0
 a28:	e8 e1       	ldi	r30, 0x18	; 24
 a2a:	f5 e0       	ldi	r31, 0x05	; 5
 a2c:	0c 94 90 07 	jmp	0xf20	; 0xf20 <__prologue_saves__>
 a30:	7c 01       	movw	r14, r24
 a32:	6b 01       	movw	r12, r22
 a34:	8a 01       	movw	r16, r20
 a36:	fc 01       	movw	r30, r24
 a38:	17 82       	std	Z+7, r1	; 0x07
 a3a:	16 82       	std	Z+6, r1	; 0x06
 a3c:	83 81       	ldd	r24, Z+3	; 0x03
 a3e:	81 ff       	sbrs	r24, 1
 a40:	bd c1       	rjmp	.+890    	; 0xdbc <vfprintf+0x398>
 a42:	ce 01       	movw	r24, r28
 a44:	01 96       	adiw	r24, 0x01	; 1
 a46:	4c 01       	movw	r8, r24
 a48:	f7 01       	movw	r30, r14
 a4a:	93 81       	ldd	r25, Z+3	; 0x03
 a4c:	f6 01       	movw	r30, r12
 a4e:	93 fd       	sbrc	r25, 3
 a50:	85 91       	lpm	r24, Z+
 a52:	93 ff       	sbrs	r25, 3
 a54:	81 91       	ld	r24, Z+
 a56:	6f 01       	movw	r12, r30
 a58:	88 23       	and	r24, r24
 a5a:	09 f4       	brne	.+2      	; 0xa5e <vfprintf+0x3a>
 a5c:	ab c1       	rjmp	.+854    	; 0xdb4 <vfprintf+0x390>
 a5e:	85 32       	cpi	r24, 0x25	; 37
 a60:	39 f4       	brne	.+14     	; 0xa70 <vfprintf+0x4c>
 a62:	93 fd       	sbrc	r25, 3
 a64:	85 91       	lpm	r24, Z+
 a66:	93 ff       	sbrs	r25, 3
 a68:	81 91       	ld	r24, Z+
 a6a:	6f 01       	movw	r12, r30
 a6c:	85 32       	cpi	r24, 0x25	; 37
 a6e:	29 f4       	brne	.+10     	; 0xa7a <vfprintf+0x56>
 a70:	b7 01       	movw	r22, r14
 a72:	90 e0       	ldi	r25, 0x00	; 0
 a74:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <fputc>
 a78:	e7 cf       	rjmp	.-50     	; 0xa48 <vfprintf+0x24>
 a7a:	51 2c       	mov	r5, r1
 a7c:	31 2c       	mov	r3, r1
 a7e:	20 e0       	ldi	r18, 0x00	; 0
 a80:	20 32       	cpi	r18, 0x20	; 32
 a82:	a0 f4       	brcc	.+40     	; 0xaac <vfprintf+0x88>
 a84:	8b 32       	cpi	r24, 0x2B	; 43
 a86:	69 f0       	breq	.+26     	; 0xaa2 <vfprintf+0x7e>
 a88:	30 f4       	brcc	.+12     	; 0xa96 <vfprintf+0x72>
 a8a:	80 32       	cpi	r24, 0x20	; 32
 a8c:	59 f0       	breq	.+22     	; 0xaa4 <vfprintf+0x80>
 a8e:	83 32       	cpi	r24, 0x23	; 35
 a90:	69 f4       	brne	.+26     	; 0xaac <vfprintf+0x88>
 a92:	20 61       	ori	r18, 0x10	; 16
 a94:	2c c0       	rjmp	.+88     	; 0xaee <vfprintf+0xca>
 a96:	8d 32       	cpi	r24, 0x2D	; 45
 a98:	39 f0       	breq	.+14     	; 0xaa8 <vfprintf+0x84>
 a9a:	80 33       	cpi	r24, 0x30	; 48
 a9c:	39 f4       	brne	.+14     	; 0xaac <vfprintf+0x88>
 a9e:	21 60       	ori	r18, 0x01	; 1
 aa0:	26 c0       	rjmp	.+76     	; 0xaee <vfprintf+0xca>
 aa2:	22 60       	ori	r18, 0x02	; 2
 aa4:	24 60       	ori	r18, 0x04	; 4
 aa6:	23 c0       	rjmp	.+70     	; 0xaee <vfprintf+0xca>
 aa8:	28 60       	ori	r18, 0x08	; 8
 aaa:	21 c0       	rjmp	.+66     	; 0xaee <vfprintf+0xca>
 aac:	27 fd       	sbrc	r18, 7
 aae:	27 c0       	rjmp	.+78     	; 0xafe <vfprintf+0xda>
 ab0:	30 ed       	ldi	r19, 0xD0	; 208
 ab2:	38 0f       	add	r19, r24
 ab4:	3a 30       	cpi	r19, 0x0A	; 10
 ab6:	78 f4       	brcc	.+30     	; 0xad6 <vfprintf+0xb2>
 ab8:	26 ff       	sbrs	r18, 6
 aba:	06 c0       	rjmp	.+12     	; 0xac8 <vfprintf+0xa4>
 abc:	fa e0       	ldi	r31, 0x0A	; 10
 abe:	5f 9e       	mul	r5, r31
 ac0:	30 0d       	add	r19, r0
 ac2:	11 24       	eor	r1, r1
 ac4:	53 2e       	mov	r5, r19
 ac6:	13 c0       	rjmp	.+38     	; 0xaee <vfprintf+0xca>
 ac8:	8a e0       	ldi	r24, 0x0A	; 10
 aca:	38 9e       	mul	r3, r24
 acc:	30 0d       	add	r19, r0
 ace:	11 24       	eor	r1, r1
 ad0:	33 2e       	mov	r3, r19
 ad2:	20 62       	ori	r18, 0x20	; 32
 ad4:	0c c0       	rjmp	.+24     	; 0xaee <vfprintf+0xca>
 ad6:	8e 32       	cpi	r24, 0x2E	; 46
 ad8:	21 f4       	brne	.+8      	; 0xae2 <vfprintf+0xbe>
 ada:	26 fd       	sbrc	r18, 6
 adc:	6b c1       	rjmp	.+726    	; 0xdb4 <vfprintf+0x390>
 ade:	20 64       	ori	r18, 0x40	; 64
 ae0:	06 c0       	rjmp	.+12     	; 0xaee <vfprintf+0xca>
 ae2:	8c 36       	cpi	r24, 0x6C	; 108
 ae4:	11 f4       	brne	.+4      	; 0xaea <vfprintf+0xc6>
 ae6:	20 68       	ori	r18, 0x80	; 128
 ae8:	02 c0       	rjmp	.+4      	; 0xaee <vfprintf+0xca>
 aea:	88 36       	cpi	r24, 0x68	; 104
 aec:	41 f4       	brne	.+16     	; 0xafe <vfprintf+0xda>
 aee:	f6 01       	movw	r30, r12
 af0:	93 fd       	sbrc	r25, 3
 af2:	85 91       	lpm	r24, Z+
 af4:	93 ff       	sbrs	r25, 3
 af6:	81 91       	ld	r24, Z+
 af8:	6f 01       	movw	r12, r30
 afa:	81 11       	cpse	r24, r1
 afc:	c1 cf       	rjmp	.-126    	; 0xa80 <vfprintf+0x5c>
 afe:	98 2f       	mov	r25, r24
 b00:	9f 7d       	andi	r25, 0xDF	; 223
 b02:	95 54       	subi	r25, 0x45	; 69
 b04:	93 30       	cpi	r25, 0x03	; 3
 b06:	28 f4       	brcc	.+10     	; 0xb12 <vfprintf+0xee>
 b08:	0c 5f       	subi	r16, 0xFC	; 252
 b0a:	1f 4f       	sbci	r17, 0xFF	; 255
 b0c:	ff e3       	ldi	r31, 0x3F	; 63
 b0e:	f9 83       	std	Y+1, r31	; 0x01
 b10:	0d c0       	rjmp	.+26     	; 0xb2c <vfprintf+0x108>
 b12:	83 36       	cpi	r24, 0x63	; 99
 b14:	31 f0       	breq	.+12     	; 0xb22 <vfprintf+0xfe>
 b16:	83 37       	cpi	r24, 0x73	; 115
 b18:	71 f0       	breq	.+28     	; 0xb36 <vfprintf+0x112>
 b1a:	83 35       	cpi	r24, 0x53	; 83
 b1c:	09 f0       	breq	.+2      	; 0xb20 <vfprintf+0xfc>
 b1e:	5b c0       	rjmp	.+182    	; 0xbd6 <vfprintf+0x1b2>
 b20:	22 c0       	rjmp	.+68     	; 0xb66 <vfprintf+0x142>
 b22:	f8 01       	movw	r30, r16
 b24:	80 81       	ld	r24, Z
 b26:	89 83       	std	Y+1, r24	; 0x01
 b28:	0e 5f       	subi	r16, 0xFE	; 254
 b2a:	1f 4f       	sbci	r17, 0xFF	; 255
 b2c:	44 24       	eor	r4, r4
 b2e:	43 94       	inc	r4
 b30:	51 2c       	mov	r5, r1
 b32:	54 01       	movw	r10, r8
 b34:	15 c0       	rjmp	.+42     	; 0xb60 <vfprintf+0x13c>
 b36:	38 01       	movw	r6, r16
 b38:	f2 e0       	ldi	r31, 0x02	; 2
 b3a:	6f 0e       	add	r6, r31
 b3c:	71 1c       	adc	r7, r1
 b3e:	f8 01       	movw	r30, r16
 b40:	a0 80       	ld	r10, Z
 b42:	b1 80       	ldd	r11, Z+1	; 0x01
 b44:	26 ff       	sbrs	r18, 6
 b46:	03 c0       	rjmp	.+6      	; 0xb4e <vfprintf+0x12a>
 b48:	65 2d       	mov	r22, r5
 b4a:	70 e0       	ldi	r23, 0x00	; 0
 b4c:	02 c0       	rjmp	.+4      	; 0xb52 <vfprintf+0x12e>
 b4e:	6f ef       	ldi	r22, 0xFF	; 255
 b50:	7f ef       	ldi	r23, 0xFF	; 255
 b52:	c5 01       	movw	r24, r10
 b54:	2c 87       	std	Y+12, r18	; 0x0c
 b56:	0e 94 ef 06 	call	0xdde	; 0xdde <strnlen>
 b5a:	2c 01       	movw	r4, r24
 b5c:	83 01       	movw	r16, r6
 b5e:	2c 85       	ldd	r18, Y+12	; 0x0c
 b60:	2f 77       	andi	r18, 0x7F	; 127
 b62:	22 2e       	mov	r2, r18
 b64:	17 c0       	rjmp	.+46     	; 0xb94 <vfprintf+0x170>
 b66:	38 01       	movw	r6, r16
 b68:	f2 e0       	ldi	r31, 0x02	; 2
 b6a:	6f 0e       	add	r6, r31
 b6c:	71 1c       	adc	r7, r1
 b6e:	f8 01       	movw	r30, r16
 b70:	a0 80       	ld	r10, Z
 b72:	b1 80       	ldd	r11, Z+1	; 0x01
 b74:	26 ff       	sbrs	r18, 6
 b76:	03 c0       	rjmp	.+6      	; 0xb7e <vfprintf+0x15a>
 b78:	65 2d       	mov	r22, r5
 b7a:	70 e0       	ldi	r23, 0x00	; 0
 b7c:	02 c0       	rjmp	.+4      	; 0xb82 <vfprintf+0x15e>
 b7e:	6f ef       	ldi	r22, 0xFF	; 255
 b80:	7f ef       	ldi	r23, 0xFF	; 255
 b82:	c5 01       	movw	r24, r10
 b84:	2c 87       	std	Y+12, r18	; 0x0c
 b86:	0e 94 e4 06 	call	0xdc8	; 0xdc8 <strnlen_P>
 b8a:	2c 01       	movw	r4, r24
 b8c:	2c 85       	ldd	r18, Y+12	; 0x0c
 b8e:	20 68       	ori	r18, 0x80	; 128
 b90:	22 2e       	mov	r2, r18
 b92:	83 01       	movw	r16, r6
 b94:	23 fc       	sbrc	r2, 3
 b96:	1b c0       	rjmp	.+54     	; 0xbce <vfprintf+0x1aa>
 b98:	83 2d       	mov	r24, r3
 b9a:	90 e0       	ldi	r25, 0x00	; 0
 b9c:	48 16       	cp	r4, r24
 b9e:	59 06       	cpc	r5, r25
 ba0:	b0 f4       	brcc	.+44     	; 0xbce <vfprintf+0x1aa>
 ba2:	b7 01       	movw	r22, r14
 ba4:	80 e2       	ldi	r24, 0x20	; 32
 ba6:	90 e0       	ldi	r25, 0x00	; 0
 ba8:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <fputc>
 bac:	3a 94       	dec	r3
 bae:	f4 cf       	rjmp	.-24     	; 0xb98 <vfprintf+0x174>
 bb0:	f5 01       	movw	r30, r10
 bb2:	27 fc       	sbrc	r2, 7
 bb4:	85 91       	lpm	r24, Z+
 bb6:	27 fe       	sbrs	r2, 7
 bb8:	81 91       	ld	r24, Z+
 bba:	5f 01       	movw	r10, r30
 bbc:	b7 01       	movw	r22, r14
 bbe:	90 e0       	ldi	r25, 0x00	; 0
 bc0:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <fputc>
 bc4:	31 10       	cpse	r3, r1
 bc6:	3a 94       	dec	r3
 bc8:	f1 e0       	ldi	r31, 0x01	; 1
 bca:	4f 1a       	sub	r4, r31
 bcc:	51 08       	sbc	r5, r1
 bce:	41 14       	cp	r4, r1
 bd0:	51 04       	cpc	r5, r1
 bd2:	71 f7       	brne	.-36     	; 0xbb0 <vfprintf+0x18c>
 bd4:	e5 c0       	rjmp	.+458    	; 0xda0 <vfprintf+0x37c>
 bd6:	84 36       	cpi	r24, 0x64	; 100
 bd8:	11 f0       	breq	.+4      	; 0xbde <vfprintf+0x1ba>
 bda:	89 36       	cpi	r24, 0x69	; 105
 bdc:	39 f5       	brne	.+78     	; 0xc2c <vfprintf+0x208>
 bde:	f8 01       	movw	r30, r16
 be0:	27 ff       	sbrs	r18, 7
 be2:	07 c0       	rjmp	.+14     	; 0xbf2 <vfprintf+0x1ce>
 be4:	60 81       	ld	r22, Z
 be6:	71 81       	ldd	r23, Z+1	; 0x01
 be8:	82 81       	ldd	r24, Z+2	; 0x02
 bea:	93 81       	ldd	r25, Z+3	; 0x03
 bec:	0c 5f       	subi	r16, 0xFC	; 252
 bee:	1f 4f       	sbci	r17, 0xFF	; 255
 bf0:	08 c0       	rjmp	.+16     	; 0xc02 <vfprintf+0x1de>
 bf2:	60 81       	ld	r22, Z
 bf4:	71 81       	ldd	r23, Z+1	; 0x01
 bf6:	07 2e       	mov	r0, r23
 bf8:	00 0c       	add	r0, r0
 bfa:	88 0b       	sbc	r24, r24
 bfc:	99 0b       	sbc	r25, r25
 bfe:	0e 5f       	subi	r16, 0xFE	; 254
 c00:	1f 4f       	sbci	r17, 0xFF	; 255
 c02:	2f 76       	andi	r18, 0x6F	; 111
 c04:	72 2e       	mov	r7, r18
 c06:	97 ff       	sbrs	r25, 7
 c08:	09 c0       	rjmp	.+18     	; 0xc1c <vfprintf+0x1f8>
 c0a:	90 95       	com	r25
 c0c:	80 95       	com	r24
 c0e:	70 95       	com	r23
 c10:	61 95       	neg	r22
 c12:	7f 4f       	sbci	r23, 0xFF	; 255
 c14:	8f 4f       	sbci	r24, 0xFF	; 255
 c16:	9f 4f       	sbci	r25, 0xFF	; 255
 c18:	20 68       	ori	r18, 0x80	; 128
 c1a:	72 2e       	mov	r7, r18
 c1c:	2a e0       	ldi	r18, 0x0A	; 10
 c1e:	30 e0       	ldi	r19, 0x00	; 0
 c20:	a4 01       	movw	r20, r8
 c22:	0e 94 32 07 	call	0xe64	; 0xe64 <__ultoa_invert>
 c26:	a8 2e       	mov	r10, r24
 c28:	a8 18       	sub	r10, r8
 c2a:	44 c0       	rjmp	.+136    	; 0xcb4 <vfprintf+0x290>
 c2c:	85 37       	cpi	r24, 0x75	; 117
 c2e:	29 f4       	brne	.+10     	; 0xc3a <vfprintf+0x216>
 c30:	2f 7e       	andi	r18, 0xEF	; 239
 c32:	b2 2e       	mov	r11, r18
 c34:	2a e0       	ldi	r18, 0x0A	; 10
 c36:	30 e0       	ldi	r19, 0x00	; 0
 c38:	25 c0       	rjmp	.+74     	; 0xc84 <vfprintf+0x260>
 c3a:	f2 2f       	mov	r31, r18
 c3c:	f9 7f       	andi	r31, 0xF9	; 249
 c3e:	bf 2e       	mov	r11, r31
 c40:	8f 36       	cpi	r24, 0x6F	; 111
 c42:	c1 f0       	breq	.+48     	; 0xc74 <vfprintf+0x250>
 c44:	18 f4       	brcc	.+6      	; 0xc4c <vfprintf+0x228>
 c46:	88 35       	cpi	r24, 0x58	; 88
 c48:	79 f0       	breq	.+30     	; 0xc68 <vfprintf+0x244>
 c4a:	b4 c0       	rjmp	.+360    	; 0xdb4 <vfprintf+0x390>
 c4c:	80 37       	cpi	r24, 0x70	; 112
 c4e:	19 f0       	breq	.+6      	; 0xc56 <vfprintf+0x232>
 c50:	88 37       	cpi	r24, 0x78	; 120
 c52:	21 f0       	breq	.+8      	; 0xc5c <vfprintf+0x238>
 c54:	af c0       	rjmp	.+350    	; 0xdb4 <vfprintf+0x390>
 c56:	2f 2f       	mov	r18, r31
 c58:	20 61       	ori	r18, 0x10	; 16
 c5a:	b2 2e       	mov	r11, r18
 c5c:	b4 fe       	sbrs	r11, 4
 c5e:	0d c0       	rjmp	.+26     	; 0xc7a <vfprintf+0x256>
 c60:	8b 2d       	mov	r24, r11
 c62:	84 60       	ori	r24, 0x04	; 4
 c64:	b8 2e       	mov	r11, r24
 c66:	09 c0       	rjmp	.+18     	; 0xc7a <vfprintf+0x256>
 c68:	24 ff       	sbrs	r18, 4
 c6a:	0a c0       	rjmp	.+20     	; 0xc80 <vfprintf+0x25c>
 c6c:	9f 2f       	mov	r25, r31
 c6e:	96 60       	ori	r25, 0x06	; 6
 c70:	b9 2e       	mov	r11, r25
 c72:	06 c0       	rjmp	.+12     	; 0xc80 <vfprintf+0x25c>
 c74:	28 e0       	ldi	r18, 0x08	; 8
 c76:	30 e0       	ldi	r19, 0x00	; 0
 c78:	05 c0       	rjmp	.+10     	; 0xc84 <vfprintf+0x260>
 c7a:	20 e1       	ldi	r18, 0x10	; 16
 c7c:	30 e0       	ldi	r19, 0x00	; 0
 c7e:	02 c0       	rjmp	.+4      	; 0xc84 <vfprintf+0x260>
 c80:	20 e1       	ldi	r18, 0x10	; 16
 c82:	32 e0       	ldi	r19, 0x02	; 2
 c84:	f8 01       	movw	r30, r16
 c86:	b7 fe       	sbrs	r11, 7
 c88:	07 c0       	rjmp	.+14     	; 0xc98 <vfprintf+0x274>
 c8a:	60 81       	ld	r22, Z
 c8c:	71 81       	ldd	r23, Z+1	; 0x01
 c8e:	82 81       	ldd	r24, Z+2	; 0x02
 c90:	93 81       	ldd	r25, Z+3	; 0x03
 c92:	0c 5f       	subi	r16, 0xFC	; 252
 c94:	1f 4f       	sbci	r17, 0xFF	; 255
 c96:	06 c0       	rjmp	.+12     	; 0xca4 <vfprintf+0x280>
 c98:	60 81       	ld	r22, Z
 c9a:	71 81       	ldd	r23, Z+1	; 0x01
 c9c:	80 e0       	ldi	r24, 0x00	; 0
 c9e:	90 e0       	ldi	r25, 0x00	; 0
 ca0:	0e 5f       	subi	r16, 0xFE	; 254
 ca2:	1f 4f       	sbci	r17, 0xFF	; 255
 ca4:	a4 01       	movw	r20, r8
 ca6:	0e 94 32 07 	call	0xe64	; 0xe64 <__ultoa_invert>
 caa:	a8 2e       	mov	r10, r24
 cac:	a8 18       	sub	r10, r8
 cae:	fb 2d       	mov	r31, r11
 cb0:	ff 77       	andi	r31, 0x7F	; 127
 cb2:	7f 2e       	mov	r7, r31
 cb4:	76 fe       	sbrs	r7, 6
 cb6:	0b c0       	rjmp	.+22     	; 0xcce <vfprintf+0x2aa>
 cb8:	37 2d       	mov	r19, r7
 cba:	3e 7f       	andi	r19, 0xFE	; 254
 cbc:	a5 14       	cp	r10, r5
 cbe:	50 f4       	brcc	.+20     	; 0xcd4 <vfprintf+0x2b0>
 cc0:	74 fe       	sbrs	r7, 4
 cc2:	0a c0       	rjmp	.+20     	; 0xcd8 <vfprintf+0x2b4>
 cc4:	72 fc       	sbrc	r7, 2
 cc6:	08 c0       	rjmp	.+16     	; 0xcd8 <vfprintf+0x2b4>
 cc8:	37 2d       	mov	r19, r7
 cca:	3e 7e       	andi	r19, 0xEE	; 238
 ccc:	05 c0       	rjmp	.+10     	; 0xcd8 <vfprintf+0x2b4>
 cce:	ba 2c       	mov	r11, r10
 cd0:	37 2d       	mov	r19, r7
 cd2:	03 c0       	rjmp	.+6      	; 0xcda <vfprintf+0x2b6>
 cd4:	ba 2c       	mov	r11, r10
 cd6:	01 c0       	rjmp	.+2      	; 0xcda <vfprintf+0x2b6>
 cd8:	b5 2c       	mov	r11, r5
 cda:	34 ff       	sbrs	r19, 4
 cdc:	0d c0       	rjmp	.+26     	; 0xcf8 <vfprintf+0x2d4>
 cde:	fe 01       	movw	r30, r28
 ce0:	ea 0d       	add	r30, r10
 ce2:	f1 1d       	adc	r31, r1
 ce4:	80 81       	ld	r24, Z
 ce6:	80 33       	cpi	r24, 0x30	; 48
 ce8:	11 f4       	brne	.+4      	; 0xcee <vfprintf+0x2ca>
 cea:	39 7e       	andi	r19, 0xE9	; 233
 cec:	09 c0       	rjmp	.+18     	; 0xd00 <vfprintf+0x2dc>
 cee:	32 ff       	sbrs	r19, 2
 cf0:	06 c0       	rjmp	.+12     	; 0xcfe <vfprintf+0x2da>
 cf2:	b3 94       	inc	r11
 cf4:	b3 94       	inc	r11
 cf6:	04 c0       	rjmp	.+8      	; 0xd00 <vfprintf+0x2dc>
 cf8:	83 2f       	mov	r24, r19
 cfa:	86 78       	andi	r24, 0x86	; 134
 cfc:	09 f0       	breq	.+2      	; 0xd00 <vfprintf+0x2dc>
 cfe:	b3 94       	inc	r11
 d00:	33 fd       	sbrc	r19, 3
 d02:	13 c0       	rjmp	.+38     	; 0xd2a <vfprintf+0x306>
 d04:	30 ff       	sbrs	r19, 0
 d06:	06 c0       	rjmp	.+12     	; 0xd14 <vfprintf+0x2f0>
 d08:	5a 2c       	mov	r5, r10
 d0a:	b3 14       	cp	r11, r3
 d0c:	18 f4       	brcc	.+6      	; 0xd14 <vfprintf+0x2f0>
 d0e:	53 0c       	add	r5, r3
 d10:	5b 18       	sub	r5, r11
 d12:	b3 2c       	mov	r11, r3
 d14:	b3 14       	cp	r11, r3
 d16:	68 f4       	brcc	.+26     	; 0xd32 <vfprintf+0x30e>
 d18:	b7 01       	movw	r22, r14
 d1a:	80 e2       	ldi	r24, 0x20	; 32
 d1c:	90 e0       	ldi	r25, 0x00	; 0
 d1e:	3c 87       	std	Y+12, r19	; 0x0c
 d20:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <fputc>
 d24:	b3 94       	inc	r11
 d26:	3c 85       	ldd	r19, Y+12	; 0x0c
 d28:	f5 cf       	rjmp	.-22     	; 0xd14 <vfprintf+0x2f0>
 d2a:	b3 14       	cp	r11, r3
 d2c:	10 f4       	brcc	.+4      	; 0xd32 <vfprintf+0x30e>
 d2e:	3b 18       	sub	r3, r11
 d30:	01 c0       	rjmp	.+2      	; 0xd34 <vfprintf+0x310>
 d32:	31 2c       	mov	r3, r1
 d34:	34 ff       	sbrs	r19, 4
 d36:	12 c0       	rjmp	.+36     	; 0xd5c <vfprintf+0x338>
 d38:	b7 01       	movw	r22, r14
 d3a:	80 e3       	ldi	r24, 0x30	; 48
 d3c:	90 e0       	ldi	r25, 0x00	; 0
 d3e:	3c 87       	std	Y+12, r19	; 0x0c
 d40:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <fputc>
 d44:	3c 85       	ldd	r19, Y+12	; 0x0c
 d46:	32 ff       	sbrs	r19, 2
 d48:	17 c0       	rjmp	.+46     	; 0xd78 <vfprintf+0x354>
 d4a:	31 fd       	sbrc	r19, 1
 d4c:	03 c0       	rjmp	.+6      	; 0xd54 <vfprintf+0x330>
 d4e:	88 e7       	ldi	r24, 0x78	; 120
 d50:	90 e0       	ldi	r25, 0x00	; 0
 d52:	02 c0       	rjmp	.+4      	; 0xd58 <vfprintf+0x334>
 d54:	88 e5       	ldi	r24, 0x58	; 88
 d56:	90 e0       	ldi	r25, 0x00	; 0
 d58:	b7 01       	movw	r22, r14
 d5a:	0c c0       	rjmp	.+24     	; 0xd74 <vfprintf+0x350>
 d5c:	83 2f       	mov	r24, r19
 d5e:	86 78       	andi	r24, 0x86	; 134
 d60:	59 f0       	breq	.+22     	; 0xd78 <vfprintf+0x354>
 d62:	31 ff       	sbrs	r19, 1
 d64:	02 c0       	rjmp	.+4      	; 0xd6a <vfprintf+0x346>
 d66:	8b e2       	ldi	r24, 0x2B	; 43
 d68:	01 c0       	rjmp	.+2      	; 0xd6c <vfprintf+0x348>
 d6a:	80 e2       	ldi	r24, 0x20	; 32
 d6c:	37 fd       	sbrc	r19, 7
 d6e:	8d e2       	ldi	r24, 0x2D	; 45
 d70:	b7 01       	movw	r22, r14
 d72:	90 e0       	ldi	r25, 0x00	; 0
 d74:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <fputc>
 d78:	a5 14       	cp	r10, r5
 d7a:	38 f4       	brcc	.+14     	; 0xd8a <vfprintf+0x366>
 d7c:	b7 01       	movw	r22, r14
 d7e:	80 e3       	ldi	r24, 0x30	; 48
 d80:	90 e0       	ldi	r25, 0x00	; 0
 d82:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <fputc>
 d86:	5a 94       	dec	r5
 d88:	f7 cf       	rjmp	.-18     	; 0xd78 <vfprintf+0x354>
 d8a:	aa 94       	dec	r10
 d8c:	f4 01       	movw	r30, r8
 d8e:	ea 0d       	add	r30, r10
 d90:	f1 1d       	adc	r31, r1
 d92:	80 81       	ld	r24, Z
 d94:	b7 01       	movw	r22, r14
 d96:	90 e0       	ldi	r25, 0x00	; 0
 d98:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <fputc>
 d9c:	a1 10       	cpse	r10, r1
 d9e:	f5 cf       	rjmp	.-22     	; 0xd8a <vfprintf+0x366>
 da0:	33 20       	and	r3, r3
 da2:	09 f4       	brne	.+2      	; 0xda6 <vfprintf+0x382>
 da4:	51 ce       	rjmp	.-862    	; 0xa48 <vfprintf+0x24>
 da6:	b7 01       	movw	r22, r14
 da8:	80 e2       	ldi	r24, 0x20	; 32
 daa:	90 e0       	ldi	r25, 0x00	; 0
 dac:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <fputc>
 db0:	3a 94       	dec	r3
 db2:	f6 cf       	rjmp	.-20     	; 0xda0 <vfprintf+0x37c>
 db4:	f7 01       	movw	r30, r14
 db6:	86 81       	ldd	r24, Z+6	; 0x06
 db8:	97 81       	ldd	r25, Z+7	; 0x07
 dba:	02 c0       	rjmp	.+4      	; 0xdc0 <vfprintf+0x39c>
 dbc:	8f ef       	ldi	r24, 0xFF	; 255
 dbe:	9f ef       	ldi	r25, 0xFF	; 255
 dc0:	2c 96       	adiw	r28, 0x0c	; 12
 dc2:	e2 e1       	ldi	r30, 0x12	; 18
 dc4:	0c 94 ac 07 	jmp	0xf58	; 0xf58 <__epilogue_restores__>

00000dc8 <strnlen_P>:
 dc8:	fc 01       	movw	r30, r24
 dca:	05 90       	lpm	r0, Z+
 dcc:	61 50       	subi	r22, 0x01	; 1
 dce:	70 40       	sbci	r23, 0x00	; 0
 dd0:	01 10       	cpse	r0, r1
 dd2:	d8 f7       	brcc	.-10     	; 0xdca <strnlen_P+0x2>
 dd4:	80 95       	com	r24
 dd6:	90 95       	com	r25
 dd8:	8e 0f       	add	r24, r30
 dda:	9f 1f       	adc	r25, r31
 ddc:	08 95       	ret

00000dde <strnlen>:
 dde:	fc 01       	movw	r30, r24
 de0:	61 50       	subi	r22, 0x01	; 1
 de2:	70 40       	sbci	r23, 0x00	; 0
 de4:	01 90       	ld	r0, Z+
 de6:	01 10       	cpse	r0, r1
 de8:	d8 f7       	brcc	.-10     	; 0xde0 <strnlen+0x2>
 dea:	80 95       	com	r24
 dec:	90 95       	com	r25
 dee:	8e 0f       	add	r24, r30
 df0:	9f 1f       	adc	r25, r31
 df2:	08 95       	ret

00000df4 <fputc>:
 df4:	0f 93       	push	r16
 df6:	1f 93       	push	r17
 df8:	cf 93       	push	r28
 dfa:	df 93       	push	r29
 dfc:	fb 01       	movw	r30, r22
 dfe:	23 81       	ldd	r18, Z+3	; 0x03
 e00:	21 fd       	sbrc	r18, 1
 e02:	03 c0       	rjmp	.+6      	; 0xe0a <fputc+0x16>
 e04:	8f ef       	ldi	r24, 0xFF	; 255
 e06:	9f ef       	ldi	r25, 0xFF	; 255
 e08:	28 c0       	rjmp	.+80     	; 0xe5a <fputc+0x66>
 e0a:	22 ff       	sbrs	r18, 2
 e0c:	16 c0       	rjmp	.+44     	; 0xe3a <fputc+0x46>
 e0e:	46 81       	ldd	r20, Z+6	; 0x06
 e10:	57 81       	ldd	r21, Z+7	; 0x07
 e12:	24 81       	ldd	r18, Z+4	; 0x04
 e14:	35 81       	ldd	r19, Z+5	; 0x05
 e16:	42 17       	cp	r20, r18
 e18:	53 07       	cpc	r21, r19
 e1a:	44 f4       	brge	.+16     	; 0xe2c <fputc+0x38>
 e1c:	a0 81       	ld	r26, Z
 e1e:	b1 81       	ldd	r27, Z+1	; 0x01
 e20:	9d 01       	movw	r18, r26
 e22:	2f 5f       	subi	r18, 0xFF	; 255
 e24:	3f 4f       	sbci	r19, 0xFF	; 255
 e26:	31 83       	std	Z+1, r19	; 0x01
 e28:	20 83       	st	Z, r18
 e2a:	8c 93       	st	X, r24
 e2c:	26 81       	ldd	r18, Z+6	; 0x06
 e2e:	37 81       	ldd	r19, Z+7	; 0x07
 e30:	2f 5f       	subi	r18, 0xFF	; 255
 e32:	3f 4f       	sbci	r19, 0xFF	; 255
 e34:	37 83       	std	Z+7, r19	; 0x07
 e36:	26 83       	std	Z+6, r18	; 0x06
 e38:	10 c0       	rjmp	.+32     	; 0xe5a <fputc+0x66>
 e3a:	eb 01       	movw	r28, r22
 e3c:	09 2f       	mov	r16, r25
 e3e:	18 2f       	mov	r17, r24
 e40:	00 84       	ldd	r0, Z+8	; 0x08
 e42:	f1 85       	ldd	r31, Z+9	; 0x09
 e44:	e0 2d       	mov	r30, r0
 e46:	09 95       	icall
 e48:	89 2b       	or	r24, r25
 e4a:	e1 f6       	brne	.-72     	; 0xe04 <fputc+0x10>
 e4c:	8e 81       	ldd	r24, Y+6	; 0x06
 e4e:	9f 81       	ldd	r25, Y+7	; 0x07
 e50:	01 96       	adiw	r24, 0x01	; 1
 e52:	9f 83       	std	Y+7, r25	; 0x07
 e54:	8e 83       	std	Y+6, r24	; 0x06
 e56:	81 2f       	mov	r24, r17
 e58:	90 2f       	mov	r25, r16
 e5a:	df 91       	pop	r29
 e5c:	cf 91       	pop	r28
 e5e:	1f 91       	pop	r17
 e60:	0f 91       	pop	r16
 e62:	08 95       	ret

00000e64 <__ultoa_invert>:
 e64:	fa 01       	movw	r30, r20
 e66:	aa 27       	eor	r26, r26
 e68:	28 30       	cpi	r18, 0x08	; 8
 e6a:	51 f1       	breq	.+84     	; 0xec0 <__ultoa_invert+0x5c>
 e6c:	20 31       	cpi	r18, 0x10	; 16
 e6e:	81 f1       	breq	.+96     	; 0xed0 <__ultoa_invert+0x6c>
 e70:	e8 94       	clt
 e72:	6f 93       	push	r22
 e74:	6e 7f       	andi	r22, 0xFE	; 254
 e76:	6e 5f       	subi	r22, 0xFE	; 254
 e78:	7f 4f       	sbci	r23, 0xFF	; 255
 e7a:	8f 4f       	sbci	r24, 0xFF	; 255
 e7c:	9f 4f       	sbci	r25, 0xFF	; 255
 e7e:	af 4f       	sbci	r26, 0xFF	; 255
 e80:	b1 e0       	ldi	r27, 0x01	; 1
 e82:	3e d0       	rcall	.+124    	; 0xf00 <__ultoa_invert+0x9c>
 e84:	b4 e0       	ldi	r27, 0x04	; 4
 e86:	3c d0       	rcall	.+120    	; 0xf00 <__ultoa_invert+0x9c>
 e88:	67 0f       	add	r22, r23
 e8a:	78 1f       	adc	r23, r24
 e8c:	89 1f       	adc	r24, r25
 e8e:	9a 1f       	adc	r25, r26
 e90:	a1 1d       	adc	r26, r1
 e92:	68 0f       	add	r22, r24
 e94:	79 1f       	adc	r23, r25
 e96:	8a 1f       	adc	r24, r26
 e98:	91 1d       	adc	r25, r1
 e9a:	a1 1d       	adc	r26, r1
 e9c:	6a 0f       	add	r22, r26
 e9e:	71 1d       	adc	r23, r1
 ea0:	81 1d       	adc	r24, r1
 ea2:	91 1d       	adc	r25, r1
 ea4:	a1 1d       	adc	r26, r1
 ea6:	20 d0       	rcall	.+64     	; 0xee8 <__ultoa_invert+0x84>
 ea8:	09 f4       	brne	.+2      	; 0xeac <__ultoa_invert+0x48>
 eaa:	68 94       	set
 eac:	3f 91       	pop	r19
 eae:	2a e0       	ldi	r18, 0x0A	; 10
 eb0:	26 9f       	mul	r18, r22
 eb2:	11 24       	eor	r1, r1
 eb4:	30 19       	sub	r19, r0
 eb6:	30 5d       	subi	r19, 0xD0	; 208
 eb8:	31 93       	st	Z+, r19
 eba:	de f6       	brtc	.-74     	; 0xe72 <__ultoa_invert+0xe>
 ebc:	cf 01       	movw	r24, r30
 ebe:	08 95       	ret
 ec0:	46 2f       	mov	r20, r22
 ec2:	47 70       	andi	r20, 0x07	; 7
 ec4:	40 5d       	subi	r20, 0xD0	; 208
 ec6:	41 93       	st	Z+, r20
 ec8:	b3 e0       	ldi	r27, 0x03	; 3
 eca:	0f d0       	rcall	.+30     	; 0xeea <__ultoa_invert+0x86>
 ecc:	c9 f7       	brne	.-14     	; 0xec0 <__ultoa_invert+0x5c>
 ece:	f6 cf       	rjmp	.-20     	; 0xebc <__ultoa_invert+0x58>
 ed0:	46 2f       	mov	r20, r22
 ed2:	4f 70       	andi	r20, 0x0F	; 15
 ed4:	40 5d       	subi	r20, 0xD0	; 208
 ed6:	4a 33       	cpi	r20, 0x3A	; 58
 ed8:	18 f0       	brcs	.+6      	; 0xee0 <__ultoa_invert+0x7c>
 eda:	49 5d       	subi	r20, 0xD9	; 217
 edc:	31 fd       	sbrc	r19, 1
 ede:	40 52       	subi	r20, 0x20	; 32
 ee0:	41 93       	st	Z+, r20
 ee2:	02 d0       	rcall	.+4      	; 0xee8 <__ultoa_invert+0x84>
 ee4:	a9 f7       	brne	.-22     	; 0xed0 <__ultoa_invert+0x6c>
 ee6:	ea cf       	rjmp	.-44     	; 0xebc <__ultoa_invert+0x58>
 ee8:	b4 e0       	ldi	r27, 0x04	; 4
 eea:	a6 95       	lsr	r26
 eec:	97 95       	ror	r25
 eee:	87 95       	ror	r24
 ef0:	77 95       	ror	r23
 ef2:	67 95       	ror	r22
 ef4:	ba 95       	dec	r27
 ef6:	c9 f7       	brne	.-14     	; 0xeea <__ultoa_invert+0x86>
 ef8:	00 97       	sbiw	r24, 0x00	; 0
 efa:	61 05       	cpc	r22, r1
 efc:	71 05       	cpc	r23, r1
 efe:	08 95       	ret
 f00:	9b 01       	movw	r18, r22
 f02:	ac 01       	movw	r20, r24
 f04:	0a 2e       	mov	r0, r26
 f06:	06 94       	lsr	r0
 f08:	57 95       	ror	r21
 f0a:	47 95       	ror	r20
 f0c:	37 95       	ror	r19
 f0e:	27 95       	ror	r18
 f10:	ba 95       	dec	r27
 f12:	c9 f7       	brne	.-14     	; 0xf06 <__ultoa_invert+0xa2>
 f14:	62 0f       	add	r22, r18
 f16:	73 1f       	adc	r23, r19
 f18:	84 1f       	adc	r24, r20
 f1a:	95 1f       	adc	r25, r21
 f1c:	a0 1d       	adc	r26, r0
 f1e:	08 95       	ret

00000f20 <__prologue_saves__>:
 f20:	2f 92       	push	r2
 f22:	3f 92       	push	r3
 f24:	4f 92       	push	r4
 f26:	5f 92       	push	r5
 f28:	6f 92       	push	r6
 f2a:	7f 92       	push	r7
 f2c:	8f 92       	push	r8
 f2e:	9f 92       	push	r9
 f30:	af 92       	push	r10
 f32:	bf 92       	push	r11
 f34:	cf 92       	push	r12
 f36:	df 92       	push	r13
 f38:	ef 92       	push	r14
 f3a:	ff 92       	push	r15
 f3c:	0f 93       	push	r16
 f3e:	1f 93       	push	r17
 f40:	cf 93       	push	r28
 f42:	df 93       	push	r29
 f44:	cd b7       	in	r28, 0x3d	; 61
 f46:	de b7       	in	r29, 0x3e	; 62
 f48:	ca 1b       	sub	r28, r26
 f4a:	db 0b       	sbc	r29, r27
 f4c:	0f b6       	in	r0, 0x3f	; 63
 f4e:	f8 94       	cli
 f50:	de bf       	out	0x3e, r29	; 62
 f52:	0f be       	out	0x3f, r0	; 63
 f54:	cd bf       	out	0x3d, r28	; 61
 f56:	09 94       	ijmp

00000f58 <__epilogue_restores__>:
 f58:	2a 88       	ldd	r2, Y+18	; 0x12
 f5a:	39 88       	ldd	r3, Y+17	; 0x11
 f5c:	48 88       	ldd	r4, Y+16	; 0x10
 f5e:	5f 84       	ldd	r5, Y+15	; 0x0f
 f60:	6e 84       	ldd	r6, Y+14	; 0x0e
 f62:	7d 84       	ldd	r7, Y+13	; 0x0d
 f64:	8c 84       	ldd	r8, Y+12	; 0x0c
 f66:	9b 84       	ldd	r9, Y+11	; 0x0b
 f68:	aa 84       	ldd	r10, Y+10	; 0x0a
 f6a:	b9 84       	ldd	r11, Y+9	; 0x09
 f6c:	c8 84       	ldd	r12, Y+8	; 0x08
 f6e:	df 80       	ldd	r13, Y+7	; 0x07
 f70:	ee 80       	ldd	r14, Y+6	; 0x06
 f72:	fd 80       	ldd	r15, Y+5	; 0x05
 f74:	0c 81       	ldd	r16, Y+4	; 0x04
 f76:	1b 81       	ldd	r17, Y+3	; 0x03
 f78:	aa 81       	ldd	r26, Y+2	; 0x02
 f7a:	b9 81       	ldd	r27, Y+1	; 0x01
 f7c:	ce 0f       	add	r28, r30
 f7e:	d1 1d       	adc	r29, r1
 f80:	0f b6       	in	r0, 0x3f	; 63
 f82:	f8 94       	cli
 f84:	de bf       	out	0x3e, r29	; 62
 f86:	0f be       	out	0x3f, r0	; 63
 f88:	cd bf       	out	0x3d, r28	; 61
 f8a:	ed 01       	movw	r28, r26
 f8c:	08 95       	ret

00000f8e <_exit>:
 f8e:	f8 94       	cli

00000f90 <__stop_program>:
 f90:	ff cf       	rjmp	.-2      	; 0xf90 <__stop_program>
