<!doctype html>
<head>
<meta charset="utf-8">
<title>riscv_custom_csr</title>
<link rel="stylesheet" href="../simics.css">
<script src="../page-script.js"></script>
</head>
<div class="chain">
<a href="__rm_interface_riscv_coprocessor.html">riscv_coprocessor</a>
<a href="__rm_interface_riscv_imsic.html">riscv_imsic</a>
</div>
<div class="path">
<a href="index.html">API Reference Manual</a>
&nbsp;/&nbsp;
<a href="model-to-model-interfaces.html">4 Model-to-Model Interfaces</a>
&nbsp;/&nbsp;</div><h1 class="jdocu"><a class="not-numbered" name="__rm_interface_riscv_custom_csr">riscv_custom_csr</a></h1>
<p>

<a name="riscv_custom_csr"></a><a name="riscv_custom_csr_interface_t"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">The <code>riscv_custom_csr</code> interface lets other Simics objects
    implement custom CSR-registers and get callback for each access.
<p>
    For the methods below, <i>cpu</i> is the RISC-V CPU model that is
    extended and <i>ext_obj</i> is the extension object.
</p><p>
    The <b><i>register_csr</i></b> method registers a custom CSR at
    <i>csr_address</i>.
    The arguments <i>name</i> and <i>description</i> are for
    disassembly and int_register interface.
    The argument <i>access</i> is the function implementing the CSR access.
    Return true if CSR is successfully registered.
</p><p>
    
</p><pre class="jdocu_small">typedef enum {
        /* Access through csr/csri instruction */
        Riscv_CSR_Instruction_Access = Sim_Gen_Spr_Instruction_Access,

        /* Access through attribute */
        Riscv_Attribute_Access = Sim_Gen_Spr_Attribute_Access,

        /* Access through int_register_interface */
        Riscv_Int_Register_Access = Sim_Gen_Spr_Int_Register_Access,
} riscv_csr_access_type_t;</pre><p>

</p><p>
    
</p><pre class="jdocu_small">typedef uint64 (*riscv_csr_access_cb_t)(conf_object_t *obj,
                                        conf_object_t *cpu,
                                        uint32 csr_address,
                                        uint64 value,
                                        uint64 write_mask,
                                        riscv_csr_access_type_t type);</pre><p>

</p><p>
    The <b><i>register_reset</i></b> method registers a reset callback for the
    extension. The <i>reset_func</i> callback will be called in connection
    with the core CPU reset flow.
</p><p>
    
</p><pre class="jdocu_small">typedef uint64 (*riscv_reset_cb_t)(conf_object_t *obj,
                                   conf_object_t *cpu);</pre><p>

</p><p>
   </p><pre class="jdocu_small">
SIM_INTERFACE(riscv_custom_csr) {

        bool (*register_csr)(conf_object_t *cpu,
                             conf_object_t *ext_obj,
                             uint32 csr_address,
                             const char *name,
                             const char *description,
                             riscv_csr_access_cb_t access);

        void (*register_reset)(conf_object_t *cpu,
                               conf_object_t *csr_obj,
                               riscv_reset_cb_t reset_func);
};

#define RISCV_CUSTOM_CSR_INTERFACE "riscv_custom_csr"
</pre><p>
</p><p>
   
</p></dd>
<dt class="jdocu_descitem">Execution Context</dt><dd class="jdocu_descitem">Global Context for all methods.
   
</dd>
</dl><p></p>
<div class="chain">
<a href="__rm_interface_riscv_coprocessor.html">riscv_coprocessor</a>
<a href="__rm_interface_riscv_imsic.html">riscv_imsic</a>
</div>