Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jan 22 13:44:34 2024
| Host         : DESKTOP-7B2FBLM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.977        0.000                      0                 8434        0.022        0.000                      0                 8434        4.020        0.000                       0                  4936  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.977        0.000                      0                 8434        0.022        0.000                      0                 8434        4.020        0.000                       0                  4936  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_low_delay_r5_reg[11]_srl12/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.537     5.088    reset_debouncer/inst/clk
    SLICE_X11Y76         FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=333, routed)         5.528    11.073    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X59Y33         LUT1 (Prop_lut1_I0_O)        0.124    11.197 r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay[0]_i_1/O
                         net (fo=117, routed)         1.266    12.462    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/p_9_in
    SLICE_X42Y31         SRL16E                                       r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_low_delay_r5_reg[11]_srl12/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.440    14.812    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X42Y31         SRL16E                                       r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_low_delay_r5_reg[11]_srl12/CLK
                         clock pessimism              0.180    14.992    
                         clock uncertainty           -0.035    14.956    
    SLICE_X42Y31         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    14.439    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_low_delay_r5_reg[11]_srl12
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_low_delay_reg[10]_srl10/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.537     5.088    reset_debouncer/inst/clk
    SLICE_X11Y76         FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=333, routed)         5.528    11.073    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X59Y33         LUT1 (Prop_lut1_I0_O)        0.124    11.197 r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay[0]_i_1/O
                         net (fo=117, routed)         1.266    12.462    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/p_9_in
    SLICE_X42Y31         SRL16E                                       r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_low_delay_reg[10]_srl10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.440    14.812    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X42Y31         SRL16E                                       r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_low_delay_reg[10]_srl10/CLK
                         clock pessimism              0.180    14.992    
                         clock uncertainty           -0.035    14.956    
    SLICE_X42Y31         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    14.439    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_low_delay_reg[10]_srl10
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_high_delay_reg[29]_srl30/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 0.580ns (8.031%)  route 6.642ns (91.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.537     5.088    reset_debouncer/inst/clk
    SLICE_X11Y76         FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=333, routed)         5.528    11.073    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X59Y33         LUT1 (Prop_lut1_I0_O)        0.124    11.197 r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay[0]_i_1/O
                         net (fo=117, routed)         1.114    12.310    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/p_9_in
    SLICE_X46Y31         SRLC32E                                      r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_high_delay_reg[29]_srl30/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.441    14.813    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X46Y31         SRLC32E                                      r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_high_delay_reg[29]_srl30/CLK
                         clock pessimism              0.180    14.993    
                         clock uncertainty           -0.035    14.957    
    SLICE_X46Y31         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    14.440    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_high_delay_reg[29]_srl30
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -12.310    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 0.610ns (8.690%)  route 6.409ns (91.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.537     5.088    reset_debouncer/inst/clk
    SLICE_X11Y76         FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=333, routed)         5.785    11.329    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X59Y33         LUT2 (Prop_lut2_I0_O)        0.154    11.483 r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt[3]_i_1/O
                         net (fo=4, routed)           0.625    12.108    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt[3]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.516    14.888    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X59Y35         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt_reg[0]/C
                         clock pessimism              0.180    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X59Y35         FDRE (Setup_fdre_C_R)       -0.632    14.400    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -12.108    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 0.610ns (8.690%)  route 6.409ns (91.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.537     5.088    reset_debouncer/inst/clk
    SLICE_X11Y76         FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=333, routed)         5.785    11.329    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X59Y33         LUT2 (Prop_lut2_I0_O)        0.154    11.483 r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt[3]_i_1/O
                         net (fo=4, routed)           0.625    12.108    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt[3]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.516    14.888    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X59Y35         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt_reg[1]/C
                         clock pessimism              0.180    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X59Y35         FDRE (Setup_fdre_C_R)       -0.632    14.400    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -12.108    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 0.610ns (8.690%)  route 6.409ns (91.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.537     5.088    reset_debouncer/inst/clk
    SLICE_X11Y76         FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=333, routed)         5.785    11.329    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X59Y33         LUT2 (Prop_lut2_I0_O)        0.154    11.483 r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt[3]_i_1/O
                         net (fo=4, routed)           0.625    12.108    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt[3]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.516    14.888    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X59Y35         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt_reg[2]/C
                         clock pessimism              0.180    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X59Y35         FDRE (Setup_fdre_C_R)       -0.632    14.400    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -12.108    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 0.610ns (8.690%)  route 6.409ns (91.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.537     5.088    reset_debouncer/inst/clk
    SLICE_X11Y76         FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=333, routed)         5.785    11.329    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X59Y33         LUT2 (Prop_lut2_I0_O)        0.154    11.483 r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt[3]_i_1/O
                         net (fo=4, routed)           0.625    12.108    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt[3]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.516    14.888    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X59Y35         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt_reg[3]/C
                         clock pessimism              0.180    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X59Y35         FDRE (Setup_fdre_C_R)       -0.632    14.400    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                         -12.108    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_low_delay_r5_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.537     5.088    reset_debouncer/inst/clk
    SLICE_X11Y76         FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=333, routed)         5.528    11.073    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X59Y33         LUT1 (Prop_lut1_I0_O)        0.124    11.197 r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay[0]_i_1/O
                         net (fo=117, routed)         1.266    12.462    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/p_9_in
    SLICE_X42Y31         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_low_delay_r5_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.440    14.812    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X42Y31         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_low_delay_r5_reg[12]/C
                         clock pessimism              0.180    14.992    
                         clock uncertainty           -0.035    14.956    
    SLICE_X42Y31         FDRE (Setup_fdre_C_CE)      -0.169    14.787    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_low_delay_r5_reg[12]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_low_delay_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.537     5.088    reset_debouncer/inst/clk
    SLICE_X11Y76         FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=333, routed)         5.528    11.073    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X59Y33         LUT1 (Prop_lut1_I0_O)        0.124    11.197 r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay[0]_i_1/O
                         net (fo=117, routed)         1.266    12.462    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/p_9_in
    SLICE_X42Y31         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_low_delay_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.440    14.812    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X42Y31         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_low_delay_reg[11]/C
                         clock pessimism              0.180    14.992    
                         clock uncertainty           -0.035    14.956    
    SLICE_X42Y31         FDRE (Setup_fdre_C_CE)      -0.169    14.787    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/data_valid_low_delay_reg[11]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 reset_debouncer/inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/control_u/we_r5_delay_reg[28][1]_srl28/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 0.580ns (8.270%)  route 6.433ns (91.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.537     5.088    reset_debouncer/inst/clk
    SLICE_X11Y76         FDRE                                         r  reset_debouncer/inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  reset_debouncer/inst/btn_out_reg/Q
                         net (fo=333, routed)         5.528    11.073    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/SCLR
    SLICE_X59Y33         LUT1 (Prop_lut1_I0_O)        0.124    11.197 r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/addr_start_delay[0]_i_1/O
                         net (fo=117, routed)         0.905    12.102    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/p_9_in
    SLICE_X56Y40         SRLC32E                                      r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/we_r5_delay_reg[28][1]_srl28/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.454    14.826    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/CLK
    SLICE_X56Y40         SRLC32E                                      r  FSM_DFT_UART/DFT/U0/i_synth/i/control_u/we_r5_delay_reg[28][1]_srl28/CLK
                         clock pessimism              0.180    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X56Y40         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    14.453    FSM_DFT_UART/DFT/U0/i_synth/i/control_u/we_r5_delay_reg[28][1]_srl28
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                         -12.102    
  -------------------------------------------------------------------
                         slack                                  2.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.506%)  route 0.216ns (60.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.554     1.467    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X35Y27         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[4][5]/Q
                         net (fo=1, routed)           0.216     1.824    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[4]_200[5]
    SLICE_X36Y28         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.822     1.980    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X36Y28         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[4][5]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.072     1.802    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.834%)  route 0.213ns (60.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.552     1.465    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X35Y26         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[4][3]/Q
                         net (fo=1, routed)           0.213     1.819    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[4]_200[3]
    SLICE_X36Y28         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.822     1.980    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X36Y28         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[4][3]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.066     1.796    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s10s11_reg.s11_muxed_data_reg[3][re][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s11o_reg.data_i_reg[3][re][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.212ns (50.680%)  route 0.206ns (49.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.559     1.472    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X42Y32         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s10s11_reg.s11_muxed_data_reg[3][re][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s10s11_reg.s11_muxed_data_reg[3][re][11]/Q
                         net (fo=2, routed)           0.206     1.843    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s10s11_reg.s11_muxed_data_reg[3][re][11]
    SLICE_X34Y32         LUT3 (Prop_lut3_I2_O)        0.048     1.891 r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s11o_reg.data_i[3][re][11]_i_1/O
                         net (fo=1, routed)           0.000     1.891    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s11_dout[3][re][11]
    SLICE_X34Y32         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s11o_reg.data_i_reg[3][re][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.825     1.983    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X34Y32         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s11o_reg.data_i_reg[3][re][11]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.131     1.864    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s11o_reg.data_i_reg[3][re][11]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_3_A2_DEL/RE/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/OP_3_DEL/RE/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.814%)  route 0.222ns (61.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.566     1.479    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_3_A2_DEL/RE/DEL/CLK
    SLICE_X43Y49         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_3_A2_DEL/RE/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_3_A2_DEL/RE/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][0]/Q
                         net (fo=2, routed)           0.222     1.843    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/OP_3_DEL/RE/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][0]_0
    SLICE_X47Y50         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/OP_3_DEL/RE/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.831     1.989    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/OP_3_DEL/RE/DEL/CLK
    SLICE_X47Y50         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/OP_3_DEL/RE/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][0]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.071     1.815    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/OP_3_DEL/RE/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.321%)  route 0.198ns (54.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.554     1.467    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X34Y27         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[3][4]/Q
                         net (fo=1, routed)           0.198     1.829    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[3]_194[4]
    SLICE_X39Y27         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.821     1.979    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X39Y27         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[3][4]/C
                         clock pessimism             -0.250     1.729    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.070     1.799    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.855%)  route 0.194ns (54.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.557     1.470    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X34Y18         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[2][2]/Q
                         net (fo=1, routed)           0.194     1.828    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[2]_188[2]
    SLICE_X38Y18         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.825     1.983    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X38Y18         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[2][2]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.063     1.796    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_3_A2_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/OP_3_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.163%)  route 0.228ns (61.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.560     1.473    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_3_A2_DEL/IM/DEL/CLK
    SLICE_X41Y50         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_3_A2_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_3_A2_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][4]/Q
                         net (fo=2, routed)           0.228     1.843    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/OP_3_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][4]_0
    SLICE_X35Y50         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/OP_3_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.827     1.986    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/OP_3_DEL/IM/DEL/CLK
    SLICE_X35Y50         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/OP_3_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][4]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.075     1.811    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/OP_3_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_3_A2_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/OP_3_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.163%)  route 0.228ns (61.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.559     1.472    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_3_A2_DEL/IM/DEL/CLK
    SLICE_X41Y53         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_3_A2_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/DATA_3_A2_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][16]/Q
                         net (fo=2, routed)           0.228     1.842    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/OP_3_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][16]_0
    SLICE_X35Y53         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/OP_3_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.826     1.985    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/OP_3_DEL/IM/DEL/CLK
    SLICE_X35Y53         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/OP_3_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][16]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X35Y53         FDRE (Hold_fdre_C_D)         0.075     1.810    FSM_DFT_UART/DFT/U0/i_synth/i/butterfly_u/R3_MULT_LAY/OP_3_DEL/IM/DEL/SR_ALLOWED.RTL.delay_sig_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s10s11_reg.s11_muxed_data_reg[3][re][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s11o_reg.data_i_reg[3][im][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.324%)  route 0.206ns (49.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.559     1.472    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X42Y32         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s10s11_reg.s11_muxed_data_reg[3][re][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s10s11_reg.s11_muxed_data_reg[3][re][11]/Q
                         net (fo=2, routed)           0.206     1.843    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s10s11_reg.s11_muxed_data_reg[3][re][11]
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.045     1.888 r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s11o_reg.data_i[3][im][11]_i_1/O
                         net (fo=1, routed)           0.000     1.888    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s11_dout[3][im][11]
    SLICE_X34Y32         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s11o_reg.data_i_reg[3][im][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.825     1.983    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X34Y32         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s11o_reg.data_i_reg[3][im][11]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.120     1.853    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s11o_reg.data_i_reg[3][im][11]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.208%)  route 0.228ns (61.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.554     1.467    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X35Y27         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[4][4]/Q
                         net (fo=1, routed)           0.228     1.836    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s6s7_reg.s7_addr_reg[4]_200[4]
    SLICE_X36Y28         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.822     1.980    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/CLK
    SLICE_X36Y28         FDRE                                         r  FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[4][4]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.070     1.800    FSM_DFT_UART/DFT/U0/i_synth/i/coef_gen.coef_mem_u/s7s8_reg.s8_addr_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     FSM_ADC/ADC/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16  FSM_DFT_UART/DFT/U0/i_synth/i/data_mem_u/mem_units[0].v5_mem.mem/data_mem_no5g.RAMB18_inst0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16  FSM_DFT_UART/DFT/U0/i_synth/i/data_mem_u/mem_units[0].v5_mem.mem/data_mem_no5g.RAMB18_inst0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16  FSM_DFT_UART/DFT/U0/i_synth/i/data_mem_u/mem_units[1].v5_mem.mem/data_mem_no5g.RAMB18_inst0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16  FSM_DFT_UART/DFT/U0/i_synth/i/data_mem_u/mem_units[1].v5_mem.mem/data_mem_no5g.RAMB18_inst0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y18  FSM_DFT_UART/DFT/U0/i_synth/i/data_mem_u/mem_units[2].v5_mem.mem/data_mem_no5g.RAMB18_inst0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y18  FSM_DFT_UART/DFT/U0/i_synth/i/data_mem_u/mem_units[2].v5_mem.mem/data_mem_no5g.RAMB18_inst0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y17  FSM_DFT_UART/DFT/U0/i_synth/i/data_mem_u/mem_units[3].v5_mem.mem/data_mem_no5g.RAMB18_inst0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y17  FSM_DFT_UART/DFT/U0/i_synth/i/data_mem_u/mem_units[3].v5_mem.mem/data_mem_no5g.RAMB18_inst0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3   FSM_DFT_UART/RWM/mem_im_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y45  FSM_DFT_UART/DFT/U0/i_synth/i/input_run_mux_sel_queue_reg[11]_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y45  FSM_DFT_UART/DFT/U0/i_synth/i/input_run_mux_sel_queue_reg[11]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y42  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][0][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y42  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][0][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y42  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][0][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y42  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][0][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y42  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][1][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y42  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][1][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y42  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][1][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y42  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][1][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y45  FSM_DFT_UART/DFT/U0/i_synth/i/input_run_mux_sel_queue_reg[11]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y45  FSM_DFT_UART/DFT/U0/i_synth/i/input_run_mux_sel_queue_reg[11]_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y42  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][0][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y42  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][0][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y42  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][0][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y42  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][0][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y42  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][1][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y42  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][1][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y42  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][1][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y42  FSM_DFT_UART/DFT/U0/i_synth/i/busmux_b_to_m/delayed_r423_muxsel_reg[15][1][1]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_DFT_UART/UART_TX/txBit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.258ns  (logic 4.039ns (43.628%)  route 5.219ns (56.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.554     5.106    FSM_DFT_UART/UART_TX/clk_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  FSM_DFT_UART/UART_TX/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  FSM_DFT_UART/UART_TX/txBit_reg/Q
                         net (fo=1, routed)           5.219    10.843    uart_rxd_out_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.364 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    14.364    uart_rxd_out
    D10                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_DFT_UART/UART_TX/txBit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.313ns  (logic 1.386ns (41.839%)  route 1.927ns (58.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.558     1.471    FSM_DFT_UART/UART_TX/clk_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  FSM_DFT_UART/UART_TX/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  FSM_DFT_UART/UART_TX/txBit_reg/Q
                         net (fo=1, routed)           1.927     3.563    uart_rxd_out_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.785 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.785    uart_rxd_out
    D10                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.289ns  (logic 1.646ns (22.584%)  route 5.643ns (77.416%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           4.210     5.737    start_debouncer/inst/btn_in
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.119     5.856 r  start_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.433     7.289    start_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X11Y28         FDRE                                         r  start_debouncer/inst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.442     4.814    start_debouncer/inst/clk
    SLICE_X11Y28         FDRE                                         r  start_debouncer/inst/counter_reg[24]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.289ns  (logic 1.646ns (22.584%)  route 5.643ns (77.416%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           4.210     5.737    start_debouncer/inst/btn_in
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.119     5.856 r  start_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.433     7.289    start_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X11Y28         FDRE                                         r  start_debouncer/inst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.442     4.814    start_debouncer/inst/clk
    SLICE_X11Y28         FDRE                                         r  start_debouncer/inst/counter_reg[25]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.289ns  (logic 1.646ns (22.584%)  route 5.643ns (77.416%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           4.210     5.737    start_debouncer/inst/btn_in
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.119     5.856 r  start_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.433     7.289    start_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X11Y28         FDRE                                         r  start_debouncer/inst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.442     4.814    start_debouncer/inst/clk
    SLICE_X11Y28         FDRE                                         r  start_debouncer/inst/counter_reg[26]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.289ns  (logic 1.646ns (22.584%)  route 5.643ns (77.416%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           4.210     5.737    start_debouncer/inst/btn_in
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.119     5.856 r  start_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.433     7.289    start_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X11Y28         FDRE                                         r  start_debouncer/inst/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.442     4.814    start_debouncer/inst/clk
    SLICE_X11Y28         FDRE                                         r  start_debouncer/inst/counter_reg[27]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.241ns  (logic 1.839ns (25.394%)  route 5.402ns (74.606%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           3.706     5.173    reset_debouncer/inst/btn_in
    SLICE_X11Y76         LUT2 (Prop_lut2_I1_O)        0.124     5.297 r  reset_debouncer/inst/btn_out_i_8/O
                         net (fo=1, routed)           0.591     5.888    reset_debouncer/inst/btn_out_i_8_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.012 r  reset_debouncer/inst/btn_out_i_4/O
                         net (fo=1, routed)           0.603     6.615    reset_debouncer/inst/btn_out_i_4_n_0
    SLICE_X11Y76         LUT5 (Prop_lut5_I3_O)        0.124     6.739 r  reset_debouncer/inst/btn_out_i_1/O
                         net (fo=1, routed)           0.502     7.241    reset_debouncer/inst/btn_out_i_1_n_0
    SLICE_X11Y76         FDRE                                         r  reset_debouncer/inst/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.423     4.794    reset_debouncer/inst/clk
    SLICE_X11Y76         FDRE                                         r  reset_debouncer/inst/btn_out_reg/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.065ns  (logic 1.899ns (26.879%)  route 5.166ns (73.121%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           4.210     5.737    start_debouncer/inst/btn_in
    SLICE_X13Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.861 r  start_debouncer/inst/btn_out_i_8/O
                         net (fo=1, routed)           0.661     6.522    start_debouncer/inst/btn_out_i_8_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.646 r  start_debouncer/inst/btn_out_i_4/O
                         net (fo=1, routed)           0.295     6.941    start_debouncer/inst/btn_out_i_4_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I3_O)        0.124     7.065 r  start_debouncer/inst/btn_out_i_1/O
                         net (fo=1, routed)           0.000     7.065    start_debouncer/inst/btn_out_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  start_debouncer/inst/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.436     4.808    start_debouncer/inst/clk
    SLICE_X13Y25         FDRE                                         r  start_debouncer/inst/btn_out_reg/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.015ns  (logic 1.646ns (23.463%)  route 5.369ns (76.537%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           4.210     5.737    start_debouncer/inst/btn_in
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.119     5.856 r  start_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.160     7.015    start_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  start_debouncer/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.440     4.812    start_debouncer/inst/clk
    SLICE_X11Y22         FDRE                                         r  start_debouncer/inst/counter_reg[0]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.015ns  (logic 1.646ns (23.463%)  route 5.369ns (76.537%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           4.210     5.737    start_debouncer/inst/btn_in
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.119     5.856 r  start_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.160     7.015    start_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  start_debouncer/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.440     4.812    start_debouncer/inst/clk
    SLICE_X11Y22         FDRE                                         r  start_debouncer/inst/counter_reg[1]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.015ns  (logic 1.646ns (23.463%)  route 5.369ns (76.537%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           4.210     5.737    start_debouncer/inst/btn_in
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.119     5.856 r  start_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.160     7.015    start_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  start_debouncer/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.440     4.812    start_debouncer/inst/clk
    SLICE_X11Y22         FDRE                                         r  start_debouncer/inst/counter_reg[2]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.015ns  (logic 1.646ns (23.463%)  route 5.369ns (76.537%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           4.210     5.737    start_debouncer/inst/btn_in
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.119     5.856 r  start_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.160     7.015    start_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  start_debouncer/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        1.440     4.812    start_debouncer/inst/clk
    SLICE_X11Y22         FDRE                                         r  start_debouncer/inst/counter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/btn_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.645ns  (logic 0.235ns (14.275%)  route 1.410ns (85.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.410     1.645    reset_debouncer/inst/btn_in
    SLICE_X11Y76         FDRE                                         r  reset_debouncer/inst/btn_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.817     1.975    reset_debouncer/inst/clk
    SLICE_X11Y76         FDRE                                         r  reset_debouncer/inst/btn_state_reg/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.991ns  (logic 0.279ns (14.004%)  route 1.712ns (85.996%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.573     1.808    reset_debouncer/inst/btn_in
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.044     1.852 r  reset_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.139     1.991    reset_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X10Y77         FDRE                                         r  reset_debouncer/inst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.818     1.977    reset_debouncer/inst/clk
    SLICE_X10Y77         FDRE                                         r  reset_debouncer/inst/counter_reg[24]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.991ns  (logic 0.279ns (14.004%)  route 1.712ns (85.996%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.573     1.808    reset_debouncer/inst/btn_in
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.044     1.852 r  reset_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.139     1.991    reset_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X10Y77         FDRE                                         r  reset_debouncer/inst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.818     1.977    reset_debouncer/inst/clk
    SLICE_X10Y77         FDRE                                         r  reset_debouncer/inst/counter_reg[25]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.991ns  (logic 0.279ns (14.004%)  route 1.712ns (85.996%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.573     1.808    reset_debouncer/inst/btn_in
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.044     1.852 r  reset_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.139     1.991    reset_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X10Y77         FDRE                                         r  reset_debouncer/inst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.818     1.977    reset_debouncer/inst/clk
    SLICE_X10Y77         FDRE                                         r  reset_debouncer/inst/counter_reg[26]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.991ns  (logic 0.279ns (14.004%)  route 1.712ns (85.996%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.573     1.808    reset_debouncer/inst/btn_in
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.044     1.852 r  reset_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.139     1.991    reset_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X10Y77         FDRE                                         r  reset_debouncer/inst/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.818     1.977    reset_debouncer/inst/clk
    SLICE_X10Y77         FDRE                                         r  reset_debouncer/inst/counter_reg[27]/C

Slack:                    inf
  Source:                 start_btn
                            (input port)
  Destination:            start_debouncer/inst/btn_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.031ns  (logic 0.294ns (14.495%)  route 1.737ns (85.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  start_btn (IN)
                         net (fo=0)                   0.000     0.000    start_btn
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  start_btn_IBUF_inst/O
                         net (fo=3, routed)           1.737     2.031    start_debouncer/inst/btn_in
    SLICE_X13Y25         FDRE                                         r  start_debouncer/inst/btn_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.822     1.980    start_debouncer/inst/clk
    SLICE_X13Y25         FDRE                                         r  start_debouncer/inst/btn_state_reg/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.044ns  (logic 0.279ns (13.639%)  route 1.765ns (86.361%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.573     1.808    reset_debouncer/inst/btn_in
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.044     1.852 r  reset_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.192     2.044    reset_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  reset_debouncer/inst/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.820     1.978    reset_debouncer/inst/clk
    SLICE_X10Y78         FDRE                                         r  reset_debouncer/inst/counter_reg[28]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.044ns  (logic 0.279ns (13.639%)  route 1.765ns (86.361%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.573     1.808    reset_debouncer/inst/btn_in
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.044     1.852 r  reset_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.192     2.044    reset_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  reset_debouncer/inst/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.820     1.978    reset_debouncer/inst/clk
    SLICE_X10Y78         FDRE                                         r  reset_debouncer/inst/counter_reg[29]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.044ns  (logic 0.279ns (13.639%)  route 1.765ns (86.361%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.573     1.808    reset_debouncer/inst/btn_in
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.044     1.852 r  reset_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.192     2.044    reset_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  reset_debouncer/inst/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.820     1.978    reset_debouncer/inst/clk
    SLICE_X10Y78         FDRE                                         r  reset_debouncer/inst/counter_reg[30]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            reset_debouncer/inst/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.044ns  (logic 0.279ns (13.639%)  route 1.765ns (86.361%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           1.573     1.808    reset_debouncer/inst/btn_in
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.044     1.852 r  reset_debouncer/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.192     2.044    reset_debouncer/inst/counter[0]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  reset_debouncer/inst/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4935, routed)        0.820     1.978    reset_debouncer/inst/clk
    SLICE_X10Y78         FDRE                                         r  reset_debouncer/inst/counter_reg[31]/C





