// Seed: 389027364
module module_0 (
    output supply0 id_0,
    input wand id_1,
    output tri1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output wand id_5,
    input uwire id_6
    , id_13,
    input tri id_7,
    input uwire id_8,
    input wor id_9,
    output wand id_10,
    input wire module_0
);
  wire id_14;
  wire id_15;
  assign module_1.id_2 = 0;
  always @(*) {id_3, id_0++} = id_2++;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output wand id_2
    , id_7,
    output tri1 id_3,
    output wor id_4,
    input wand id_5
);
  logic id_8;
  ;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_0,
      id_0,
      id_4,
      id_5,
      id_5,
      id_0,
      id_0,
      id_3,
      id_5
  );
endmodule
