\hypertarget{group___r_c_c___p_l_l3___v_c_i___range}{}\doxysection{RCC PLL3 VCI Range}
\label{group___r_c_c___p_l_l3___v_c_i___range}\index{RCC PLL3 VCI Range@{RCC PLL3 VCI Range}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l3___v_c_i___range_ga14521fc6d51aa54cb10fb52cd367dc47}{RCC\+\_\+\+PLL3\+VCIRANGE\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7487553018c704a0a4b0c28b7a1d3c3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l3___v_c_i___range_gaa3b6d5fd3eee7fbc2b4d48cee8396d4d}{RCC\+\_\+\+PLL3\+VCIRANGE\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb01d15ad48bbb79ee7f26f0ca4b5fe}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l3___v_c_i___range_gaa565b568622f558d518adbed7c9a7777}{RCC\+\_\+\+PLL3\+VCIRANGE\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebf059ec4b4a804a5dc38035e1b36d50}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l3___v_c_i___range_gae438af331e892098d7086270a500ab83}{RCC\+\_\+\+PLL3\+VCIRANGE\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460bb2cdd4006fddb37449f097094ad9}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+3}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___p_l_l3___v_c_i___range_ga14521fc6d51aa54cb10fb52cd367dc47}\label{group___r_c_c___p_l_l3___v_c_i___range_ga14521fc6d51aa54cb10fb52cd367dc47}} 
\index{RCC PLL3 VCI Range@{RCC PLL3 VCI Range}!RCC\_PLL3VCIRANGE\_0@{RCC\_PLL3VCIRANGE\_0}}
\index{RCC\_PLL3VCIRANGE\_0@{RCC\_PLL3VCIRANGE\_0}!RCC PLL3 VCI Range@{RCC PLL3 VCI Range}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL3VCIRANGE\_0}{RCC\_PLL3VCIRANGE\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL3\+VCIRANGE\+\_\+0~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7487553018c704a0a4b0c28b7a1d3c3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+0}}}

Clock range frequency between 1 and 2 MHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00511}{511}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l3___v_c_i___range_gaa3b6d5fd3eee7fbc2b4d48cee8396d4d}\label{group___r_c_c___p_l_l3___v_c_i___range_gaa3b6d5fd3eee7fbc2b4d48cee8396d4d}} 
\index{RCC PLL3 VCI Range@{RCC PLL3 VCI Range}!RCC\_PLL3VCIRANGE\_1@{RCC\_PLL3VCIRANGE\_1}}
\index{RCC\_PLL3VCIRANGE\_1@{RCC\_PLL3VCIRANGE\_1}!RCC PLL3 VCI Range@{RCC PLL3 VCI Range}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL3VCIRANGE\_1}{RCC\_PLL3VCIRANGE\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL3\+VCIRANGE\+\_\+1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb01d15ad48bbb79ee7f26f0ca4b5fe}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+1}}}

Clock range frequency between 2 and 4 MHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00512}{512}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l3___v_c_i___range_gaa565b568622f558d518adbed7c9a7777}\label{group___r_c_c___p_l_l3___v_c_i___range_gaa565b568622f558d518adbed7c9a7777}} 
\index{RCC PLL3 VCI Range@{RCC PLL3 VCI Range}!RCC\_PLL3VCIRANGE\_2@{RCC\_PLL3VCIRANGE\_2}}
\index{RCC\_PLL3VCIRANGE\_2@{RCC\_PLL3VCIRANGE\_2}!RCC PLL3 VCI Range@{RCC PLL3 VCI Range}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL3VCIRANGE\_2}{RCC\_PLL3VCIRANGE\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL3\+VCIRANGE\+\_\+2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebf059ec4b4a804a5dc38035e1b36d50}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+2}}}

Clock range frequency between 4 and 8 MHz ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00513}{513}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l3___v_c_i___range_gae438af331e892098d7086270a500ab83}\label{group___r_c_c___p_l_l3___v_c_i___range_gae438af331e892098d7086270a500ab83}} 
\index{RCC PLL3 VCI Range@{RCC PLL3 VCI Range}!RCC\_PLL3VCIRANGE\_3@{RCC\_PLL3VCIRANGE\_3}}
\index{RCC\_PLL3VCIRANGE\_3@{RCC\_PLL3VCIRANGE\_3}!RCC PLL3 VCI Range@{RCC PLL3 VCI Range}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL3VCIRANGE\_3}{RCC\_PLL3VCIRANGE\_3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL3\+VCIRANGE\+\_\+3~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460bb2cdd4006fddb37449f097094ad9}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL3\+RGE\+\_\+3}}}

Clock range frequency between 8 and 16 MHz 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00514}{514}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

