// Seed: 2030861056
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_7 = 1;
  wire id_13;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input wire id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output wire id_6
    , id_9,
    input uwire id_7
);
  always_latch id_6 = id_2;
  module_0(
      id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9
  );
endmodule
