// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="convolution_convolution,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu11p-flga2577-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.618000,HLS_SYN_LAT=3390,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=265,HLS_SYN_LUT=818,HLS_VERSION=2023_2}" *)

module convolution (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        img_in_address0,
        img_in_ce0,
        img_in_q0,
        img_in_address1,
        img_in_ce1,
        img_in_q1,
        kernel_address0,
        kernel_ce0,
        kernel_q0,
        kernel_address1,
        kernel_ce1,
        kernel_q1,
        img_out_address0,
        img_out_ce0,
        img_out_we0,
        img_out_d0
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] img_in_address0;
output   img_in_ce0;
input  [31:0] img_in_q0;
output  [9:0] img_in_address1;
output   img_in_ce1;
input  [31:0] img_in_q1;
output  [3:0] kernel_address0;
output   kernel_ce0;
input  [31:0] kernel_q0;
output  [3:0] kernel_address1;
output   kernel_ce1;
input  [31:0] kernel_q1;
output  [9:0] img_out_address0;
output   img_out_ce0;
output   img_out_we0;
output  [31:0] img_out_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] kernel_address0;
reg kernel_ce0;
reg[3:0] kernel_address1;
reg kernel_ce1;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire   [7:0] empty_fu_149_p1;
reg   [7:0] empty_reg_202;
wire    ap_CS_fsm_state3;
wire   [7:0] empty_14_fu_153_p1;
reg   [7:0] empty_14_reg_217;
wire   [7:0] empty_15_fu_157_p1;
reg   [7:0] empty_15_reg_222;
wire    ap_CS_fsm_state4;
wire   [7:0] empty_16_fu_161_p1;
reg   [7:0] empty_16_reg_237;
wire   [7:0] empty_17_fu_165_p1;
reg   [7:0] empty_17_reg_242;
wire    ap_CS_fsm_state5;
wire   [7:0] empty_18_fu_169_p1;
reg   [7:0] empty_18_reg_257;
wire   [7:0] empty_19_fu_173_p1;
reg   [7:0] empty_19_reg_262;
wire   [7:0] empty_20_fu_177_p1;
reg   [7:0] empty_20_reg_267;
wire    ap_CS_fsm_state6;
wire   [7:0] trunc_ln9_fu_182_p1;
reg   [7:0] trunc_ln9_reg_272;
wire    grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_start;
wire    grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_done;
wire    grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_idle;
wire    grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_ready;
wire   [9:0] grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_in_address0;
wire    grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_in_ce0;
wire   [9:0] grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_in_address1;
wire    grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_in_ce1;
wire   [9:0] grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_out_address0;
wire    grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_out_ce0;
wire    grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_out_we0;
wire   [31:0] grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_out_d0;
reg    grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_start_reg;
wire    ap_CS_fsm_state7;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_start_reg = 1'b0;
end

convolution_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2 grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_start),
    .ap_done(grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_done),
    .ap_idle(grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_idle),
    .ap_ready(grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_ready),
    .img_in_address0(grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_in_address0),
    .img_in_ce0(grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_in_ce0),
    .img_in_q0(img_in_q0),
    .img_in_address1(grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_in_address1),
    .img_in_ce1(grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_in_ce1),
    .img_in_q1(img_in_q1),
    .img_out_address0(grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_out_address0),
    .img_out_ce0(grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_out_ce0),
    .img_out_we0(grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_out_we0),
    .img_out_d0(grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_out_d0),
    .empty_5(empty_reg_202),
    .empty_6(empty_14_reg_217),
    .empty_7(empty_15_reg_222),
    .empty_8(empty_16_reg_237),
    .empty_9(empty_17_reg_242),
    .empty_10(empty_18_reg_257),
    .empty_11(empty_19_reg_262),
    .empty_12(empty_20_reg_267),
    .empty(trunc_ln9_reg_272)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_start_reg <= 1'b1;
        end else if ((grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_ready == 1'b1)) begin
            grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        empty_14_reg_217 <= empty_14_fu_153_p1;
        empty_15_reg_222 <= empty_15_fu_157_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_16_reg_237 <= empty_16_fu_161_p1;
        empty_17_reg_242 <= empty_17_fu_165_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        empty_18_reg_257 <= empty_18_fu_169_p1;
        empty_19_reg_262 <= empty_19_fu_173_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        empty_20_reg_267 <= empty_20_fu_177_p1;
        trunc_ln9_reg_272 <= trunc_ln9_fu_182_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        empty_reg_202 <= empty_fu_149_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        kernel_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        kernel_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        kernel_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        kernel_address0 = 64'd0;
    end else begin
        kernel_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        kernel_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        kernel_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        kernel_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_address1 = 64'd1;
    end else begin
        kernel_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        kernel_ce0 = 1'b1;
    end else begin
        kernel_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        kernel_ce1 = 1'b1;
    end else begin
        kernel_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign empty_14_fu_153_p1 = kernel_q1[7:0];

assign empty_15_fu_157_p1 = kernel_q0[7:0];

assign empty_16_fu_161_p1 = kernel_q0[7:0];

assign empty_17_fu_165_p1 = kernel_q1[7:0];

assign empty_18_fu_169_p1 = kernel_q0[7:0];

assign empty_19_fu_173_p1 = kernel_q1[7:0];

assign empty_20_fu_177_p1 = kernel_q0[7:0];

assign empty_fu_149_p1 = kernel_q0[7:0];

assign grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_start = grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_ap_start_reg;

assign img_in_address0 = grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_in_address0;

assign img_in_address1 = grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_in_address1;

assign img_in_ce0 = grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_in_ce0;

assign img_in_ce1 = grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_in_ce1;

assign img_out_address0 = grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_out_address0;

assign img_out_ce0 = grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_out_ce0;

assign img_out_d0 = grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_out_d0;

assign img_out_we0 = grp_convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_132_img_out_we0;

assign trunc_ln9_fu_182_p1 = kernel_q1[7:0];

endmodule //convolution
