#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2405da0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2405f30 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x23f0fb0 .functor NOT 1, L_0x2433d20, C4<0>, C4<0>, C4<0>;
L_0x2433a80 .functor XOR 4, L_0x2433940, L_0x24339e0, C4<0000>, C4<0000>;
L_0x2433c10 .functor XOR 4, L_0x2433a80, L_0x2433b40, C4<0000>, C4<0000>;
v0x2431560_0 .net *"_ivl_10", 3 0, L_0x2433b40;  1 drivers
v0x2431660_0 .net *"_ivl_12", 3 0, L_0x2433c10;  1 drivers
v0x2431740_0 .net *"_ivl_2", 3 0, L_0x24338a0;  1 drivers
v0x2431800_0 .net *"_ivl_4", 3 0, L_0x2433940;  1 drivers
v0x24318e0_0 .net *"_ivl_6", 3 0, L_0x24339e0;  1 drivers
v0x2431a10_0 .net *"_ivl_8", 3 0, L_0x2433a80;  1 drivers
v0x2431af0_0 .net "c", 0 0, v0x242fab0_0;  1 drivers
v0x2431b90_0 .var "clk", 0 0;
v0x2431c30_0 .net "d", 0 0, v0x242fbf0_0;  1 drivers
v0x2431cd0_0 .net "mux_in_dut", 3 0, L_0x2433130;  1 drivers
v0x2431d70_0 .net "mux_in_ref", 3 0, L_0x2432560;  1 drivers
v0x2431e10_0 .var/2u "stats1", 159 0;
v0x2431ed0_0 .var/2u "strobe", 0 0;
v0x2431f90_0 .net "tb_match", 0 0, L_0x2433d20;  1 drivers
v0x2432050_0 .net "tb_mismatch", 0 0, L_0x23f0fb0;  1 drivers
v0x2432110_0 .net "wavedrom_enable", 0 0, v0x242fc90_0;  1 drivers
v0x24321e0_0 .net "wavedrom_title", 511 0, v0x242fd30_0;  1 drivers
L_0x24338a0 .concat [ 4 0 0 0], L_0x2432560;
L_0x2433940 .concat [ 4 0 0 0], L_0x2432560;
L_0x24339e0 .concat [ 4 0 0 0], L_0x2433130;
L_0x2433b40 .concat [ 4 0 0 0], L_0x2432560;
L_0x2433d20 .cmp/eeq 4, L_0x24338a0, L_0x2433c10;
S_0x24060c0 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x2405f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x23f12b0 .functor OR 1, v0x242fab0_0, v0x242fbf0_0, C4<0>, C4<0>;
L_0x23f15f0 .functor NOT 1, v0x242fbf0_0, C4<0>, C4<0>, C4<0>;
L_0x2406830 .functor AND 1, v0x242fab0_0, v0x242fbf0_0, C4<1>, C4<1>;
v0x23fb9e0_0 .net *"_ivl_10", 0 0, L_0x23f15f0;  1 drivers
v0x23fba80_0 .net *"_ivl_15", 0 0, L_0x2406830;  1 drivers
v0x23f0d70_0 .net *"_ivl_2", 0 0, L_0x23f12b0;  1 drivers
L_0x7f87665d6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x23f1080_0 .net/2s *"_ivl_6", 0 0, L_0x7f87665d6018;  1 drivers
v0x23f13c0_0 .net "c", 0 0, v0x242fab0_0;  alias, 1 drivers
v0x23f1700_0 .net "d", 0 0, v0x242fbf0_0;  alias, 1 drivers
v0x242f160_0 .net "mux_in", 3 0, L_0x2432560;  alias, 1 drivers
L_0x2432560 .concat8 [ 1 1 1 1], L_0x23f12b0, L_0x7f87665d6018, L_0x23f15f0, L_0x2406830;
S_0x242f2c0 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x2405f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x242fab0_0 .var "c", 0 0;
v0x242fb50_0 .net "clk", 0 0, v0x2431b90_0;  1 drivers
v0x242fbf0_0 .var "d", 0 0;
v0x242fc90_0 .var "wavedrom_enable", 0 0;
v0x242fd30_0 .var "wavedrom_title", 511 0;
E_0x24002e0/0 .event negedge, v0x242fb50_0;
E_0x24002e0/1 .event posedge, v0x242fb50_0;
E_0x24002e0 .event/or E_0x24002e0/0, E_0x24002e0/1;
E_0x2400550 .event negedge, v0x242fb50_0;
E_0x24008f0 .event posedge, v0x242fb50_0;
S_0x242f5b0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x242f2c0;
 .timescale -12 -12;
v0x242f7b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x242f8b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x242f2c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x242fee0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x2405f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x23fb7e0 .functor NOT 1, v0x242fab0_0, C4<0>, C4<0>, C4<0>;
L_0x24326f0 .functor NOT 1, v0x242fbf0_0, C4<0>, C4<0>, C4<0>;
L_0x2432780 .functor AND 1, L_0x23fb7e0, L_0x24326f0, C4<1>, C4<1>;
L_0x2432890 .functor AND 1, v0x242fab0_0, v0x242fbf0_0, C4<1>, C4<1>;
L_0x2432a40 .functor NOT 1, v0x242fab0_0, C4<0>, C4<0>, C4<0>;
L_0x2432bc0 .functor AND 1, L_0x2432a40, v0x242fbf0_0, C4<1>, C4<1>;
L_0x2432cc0 .functor NOT 1, v0x242fbf0_0, C4<0>, C4<0>, C4<0>;
L_0x2432d30 .functor AND 1, v0x242fab0_0, L_0x2432cc0, C4<1>, C4<1>;
L_0x2432e40 .functor OR 1, L_0x2432bc0, L_0x2432d30, C4<0>, C4<0>;
L_0x2432f50 .functor BUFZ 1, L_0x2432780, C4<0>, C4<0>, C4<0>;
L_0x2433070 .functor OR 1, L_0x2432890, L_0x2432e40, C4<0>, C4<0>;
L_0x2433310 .functor NOT 1, v0x242fab0_0, C4<0>, C4<0>, C4<0>;
L_0x24333f0 .functor AND 1, L_0x2433310, v0x242fbf0_0, C4<1>, C4<1>;
L_0x24334b0 .functor OR 1, L_0x2432890, L_0x24333f0, C4<0>, C4<0>;
L_0x2433380 .functor NOT 1, v0x242fbf0_0, C4<0>, C4<0>, C4<0>;
L_0x24335f0 .functor AND 1, v0x242fab0_0, L_0x2433380, C4<1>, C4<1>;
L_0x2433740 .functor OR 1, L_0x24334b0, L_0x24335f0, C4<0>, C4<0>;
v0x24300c0_0 .net *"_ivl_0", 0 0, L_0x23fb7e0;  1 drivers
v0x24301c0_0 .net *"_ivl_10", 0 0, L_0x2432bc0;  1 drivers
v0x24302a0_0 .net *"_ivl_12", 0 0, L_0x2432cc0;  1 drivers
v0x2430360_0 .net *"_ivl_14", 0 0, L_0x2432d30;  1 drivers
v0x2430440_0 .net *"_ivl_2", 0 0, L_0x24326f0;  1 drivers
v0x2430570_0 .net *"_ivl_21", 0 0, L_0x2432f50;  1 drivers
L_0x7f87665d6060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2430650_0 .net/2u *"_ivl_24", 0 0, L_0x7f87665d6060;  1 drivers
v0x2430730_0 .net *"_ivl_28", 0 0, L_0x2433070;  1 drivers
v0x2430810_0 .net *"_ivl_33", 0 0, L_0x2433310;  1 drivers
v0x24308f0_0 .net *"_ivl_35", 0 0, L_0x24333f0;  1 drivers
v0x24309d0_0 .net *"_ivl_37", 0 0, L_0x24334b0;  1 drivers
v0x2430ab0_0 .net *"_ivl_39", 0 0, L_0x2433380;  1 drivers
v0x2430b90_0 .net *"_ivl_41", 0 0, L_0x24335f0;  1 drivers
v0x2430c70_0 .net *"_ivl_43", 0 0, L_0x2433740;  1 drivers
v0x2430d50_0 .net *"_ivl_8", 0 0, L_0x2432a40;  1 drivers
v0x2430e30_0 .net "and1", 0 0, L_0x2432780;  1 drivers
v0x2430ef0_0 .net "and2", 0 0, L_0x2432890;  1 drivers
v0x2430fb0_0 .net "c", 0 0, v0x242fab0_0;  alias, 1 drivers
v0x2431050_0 .net "d", 0 0, v0x242fbf0_0;  alias, 1 drivers
v0x2431140_0 .net "mux_in", 3 0, L_0x2433130;  alias, 1 drivers
v0x2431220_0 .net "or1", 0 0, L_0x2432e40;  1 drivers
L_0x2433130 .concat8 [ 1 1 1 1], L_0x2432f50, L_0x7f87665d6060, L_0x2433070, L_0x2433740;
S_0x2431360 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x2405f30;
 .timescale -12 -12;
E_0x23ea9f0 .event anyedge, v0x2431ed0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2431ed0_0;
    %nor/r;
    %assign/vec4 v0x2431ed0_0, 0;
    %wait E_0x23ea9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x242f2c0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x242fbf0_0, 0;
    %assign/vec4 v0x242fab0_0, 0;
    %wait E_0x2400550;
    %wait E_0x24008f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x242fbf0_0, 0;
    %assign/vec4 v0x242fab0_0, 0;
    %wait E_0x24008f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x242fbf0_0, 0;
    %assign/vec4 v0x242fab0_0, 0;
    %wait E_0x24008f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x242fbf0_0, 0;
    %assign/vec4 v0x242fab0_0, 0;
    %wait E_0x24008f0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x242fbf0_0, 0;
    %assign/vec4 v0x242fab0_0, 0;
    %wait E_0x2400550;
    %fork TD_tb.stim1.wavedrom_stop, S_0x242f8b0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24002e0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x242fbf0_0, 0;
    %assign/vec4 v0x242fab0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2405f30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2431b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2431ed0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2405f30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2431b90_0;
    %inv;
    %store/vec4 v0x2431b90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2405f30;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x242fb50_0, v0x2432050_0, v0x2431af0_0, v0x2431c30_0, v0x2431d70_0, v0x2431cd0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2405f30;
T_7 ;
    %load/vec4 v0x2431e10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2431e10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2431e10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2431e10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2431e10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2431e10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2431e10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2405f30;
T_8 ;
    %wait E_0x24002e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2431e10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2431e10_0, 4, 32;
    %load/vec4 v0x2431f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2431e10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2431e10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2431e10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2431e10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2431d70_0;
    %load/vec4 v0x2431d70_0;
    %load/vec4 v0x2431cd0_0;
    %xor;
    %load/vec4 v0x2431d70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2431e10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2431e10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2431e10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2431e10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2014_q3/iter0/response40/top_module.sv";
