-- generated by newgenasym Sat Nov 16 21:48:07 2013

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ad9628_sp is
    port (    
	AVDD1:     INOUT  STD_LOGIC;    
	AVDD2:     INOUT  STD_LOGIC;    
	AVDD3:     INOUT  STD_LOGIC;    
	AVDD4:     INOUT  STD_LOGIC;    
	AVDD5:     INOUT  STD_LOGIC;    
	AVDD6:     INOUT  STD_LOGIC;    
	AVDD7:     INOUT  STD_LOGIC;    
	AVDD8:     INOUT  STD_LOGIC;    
	CLK_N:     INOUT  STD_LOGIC;    
	CLK_P:     INOUT  STD_LOGIC;    
	CSB:       INOUT  STD_LOGIC;    
	D0A:       INOUT  STD_LOGIC;    
	D0B:       INOUT  STD_LOGIC;    
	D10A:      INOUT  STD_LOGIC;    
	D10B:      INOUT  STD_LOGIC;    
	D11A:      INOUT  STD_LOGIC;    
	D11B:      INOUT  STD_LOGIC;    
	D1A:       INOUT  STD_LOGIC;    
	D1B:       INOUT  STD_LOGIC;    
	D2A:       INOUT  STD_LOGIC;    
	D2B:       INOUT  STD_LOGIC;    
	D3A:       INOUT  STD_LOGIC;    
	D3B:       INOUT  STD_LOGIC;    
	D4A:       INOUT  STD_LOGIC;    
	D4B:       INOUT  STD_LOGIC;    
	D5A:       INOUT  STD_LOGIC;    
	D5B:       INOUT  STD_LOGIC;    
	D6A:       INOUT  STD_LOGIC;    
	D6B:       INOUT  STD_LOGIC;    
	D7A:       INOUT  STD_LOGIC;    
	D7B:       INOUT  STD_LOGIC;    
	D8A:       INOUT  STD_LOGIC;    
	D8B:       INOUT  STD_LOGIC;    
	D9A:       INOUT  STD_LOGIC;    
	D9B:       INOUT  STD_LOGIC;    
	DCOA:      INOUT  STD_LOGIC;    
	DCOB:      INOUT  STD_LOGIC;    
	DRVDD1:    INOUT  STD_LOGIC;    
	DRVDD2:    INOUT  STD_LOGIC;    
	DRVDD3:    INOUT  STD_LOGIC;    
	DRVDD4:    INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	NC3:       INOUT  STD_LOGIC;    
	NC4:       INOUT  STD_LOGIC;    
	NC5:       INOUT  STD_LOGIC;    
	NC6:       INOUT  STD_LOGIC;    
	NC7:       INOUT  STD_LOGIC;    
	NC8:       INOUT  STD_LOGIC;    
	NC9:       INOUT  STD_LOGIC;    
	ORA:       INOUT  STD_LOGIC;    
	ORB:       INOUT  STD_LOGIC;    
	PDWN:      INOUT  STD_LOGIC;    
	RBIAS:     INOUT  STD_LOGIC;    
	\sclk/dfs\: INOUT  STD_LOGIC;    
	\sdio/dcs\: INOUT  STD_LOGIC;    
	SENSE:     INOUT  STD_LOGIC;    
	SYNC:      INOUT  STD_LOGIC;    
	VCM:       INOUT  STD_LOGIC;    
	\vin+a\:   INOUT  STD_LOGIC;    
	\vin+b\:   INOUT  STD_LOGIC;    
	\vin-a\:   INOUT  STD_LOGIC;    
	\vin-b\:   INOUT  STD_LOGIC;    
	VREF:      INOUT  STD_LOGIC);
end ad9628_sp;
