[{"commit":{"message":"Dispose of trailing whitespace"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"d06c15ca85e37fecf1f861ed05107393d89c07c5"},{"commit":{"message":"Vectorize intrinsic"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"8cef929325f4552b92d2eb6ec1f26698a97a59e8"},{"commit":{"message":"Use zext.h instructions when possible"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"6b2fe27cf23542a909f7815dcfe228f6b2f1781e"},{"commit":{"message":"Dispose of some unneeded instructions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"6c5ddd5964c5c7debc10d1cb5afc640b026f1e8e"},{"commit":{"message":"Move buf_end up"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"290964ff5ae1cb3ce60e79dbecff51c67d492f16"},{"commit":{"message":"Add missing instructions for accum function split"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"f5949adcae9e4021fcfd946018ed9affafa6db70"},{"commit":{"message":"Prettify labels and accum function"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"9c1083d8cab93f587fb315871c57f2de198bcd6d"},{"commit":{"message":"Split accum function"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"8c4322278d1c04970392b1d908ba6f9ee8966a5a"},{"commit":{"message":"Eliminate L_nmax loop counter"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"46631b60f584a9fccb4ab5033936c9eee0be05d1"},{"commit":{"message":"Move repeating code under function"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"06b5542101393b7a569a198985c203d2633bf4c8"},{"commit":{"message":"Add `enter` and `leave`"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"a8195a2d668de865300db8c5b507d2010046172e"},{"commit":{"message":"8317720: RISC-V: Implement Adler32 intrinsic"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"30d8bfa5b80ab6a2cbf45f5203d1b47d215ce0a1"}]