// Seed: 2695452494
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  ;
  localparam id_4 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd36
) (
    output logic id_0,
    output wor   id_1,
    input  wor   id_2,
    output uwire id_3,
    output uwire id_4,
    input  uwire _id_5,
    input  uwire id_6
    , id_8
);
  assign id_3 = 1;
  parameter id_9 = ~-1;
  assign id_0 = id_9;
  module_0 modCall_1 (
      id_9,
      id_8
  );
  always #1 begin : LABEL_0
    id_0 <= -1;
  end
  logic [1 : id_5] id_10;
  ;
endmodule
