# This is a complex Makefile that compiles and links multiple source code files

# Compiler variables
CC = gcc
CFLAGS = -Wall -g

# Target executable
TARGET = program

# Source code files
SOURCES = main.c math.c helper.c

# Object files
OBJECTS = main.o math.o helper.o

# Make all target
all: $(TARGET)

# Target to compile and link the source code files
$(TARGET): $(OBJECTS)
  	$(CC) $(CFLAGS) -o $@ $^

# Target to compile each individual object file
%.o: %.c
  	$(CC) $(CFLAGS) -c $<

# Clean target to remove object files and executable
clean:
  	rm -f $(TARGET) $(OBJECTS)

# PHONY targets to prevent conflicts with file names
.PHONY: all clean