INFO: [VRFC 10-163] Analyzing VHDL file "D:/Mac array 161120/jaccard_sim_crosssection_4_250321/project_2/project_2.srcs/sources_1/new/jaccard_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jaccard_sim'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Mac array 161120/jaccard_sim_crosssection_4_250321/project_2/project_2.srcs/sim_1/new/tb_jaccard_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_jaccard_sim'
