{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620658596394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620658596397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 16:56:36 2021 " "Processing started: Mon May 10 16:56:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620658596397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620658596397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_ip_demo_project -c fpga_ip_demo_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_ip_demo_project -c fpga_ip_demo_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620658596398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1620658596738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl22/git/ESL_lab/esl_demonstrator/esl_demonstrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/esl22/git/ESL_lab/esl_demonstrator/esl_demonstrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esl_demonstrator-encoder " "Found design unit 1: esl_demonstrator-encoder" {  } { { "../esl_demonstrator/esl_demonstrator.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/esl_demonstrator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597279 ""} { "Info" "ISGN_ENTITY_NAME" "1 esl_demonstrator " "Found entity 1: esl_demonstrator" {  } { { "../esl_demonstrator/esl_demonstrator.vhd" "" { Text "/home/esl22/git/ESL_lab/esl_demonstrator/esl_demonstrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/nios2_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system/synthesis/nios2_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_system-rtl " "Found design unit 1: nios2_system-rtl" {  } { { "nios2_system/synthesis/nios2_system.vhd" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597282 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_system " "Found entity 1: nios2_system" {  } { { "nios2_system/synthesis/nios2_system.vhd" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_irq_mapper " "Found entity 1: nios2_system_irq_mapper" {  } { { "nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0 " "Found entity 1: nios2_system_mm_interconnect_0" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597297 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: nios2_system_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: nios2_system_mm_interconnect_0_rsp_xbar_mux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: nios2_system_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: nios2_system_mm_interconnect_0_rsp_xbar_demux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: nios2_system_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: nios2_system_mm_interconnect_0_cmd_xbar_mux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: nios2_system_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: nios2_system_mm_interconnect_0_cmd_xbar_demux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597324 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1620658597330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1620658597330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_id_router_002_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597330 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_id_router_002 " "Found entity 2: nios2_system_mm_interconnect_0_id_router_002" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1620658597331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1620658597332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_id_router_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_id_router_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597332 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_id_router " "Found entity 2: nios2_system_mm_interconnect_0_id_router" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1620658597333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1620658597333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_addr_router_001_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597334 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_addr_router_001 " "Found entity 2: nios2_system_mm_interconnect_0_addr_router_001" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1620658597335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1620658597335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_addr_router_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_addr_router_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597336 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_addr_router " "Found entity 2: nios2_system_mm_interconnect_0_addr_router" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/encoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system/synthesis/submodules/encoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-behavioural " "Found design unit 1: encoder-behavioural" {  } { { "nios2_system/synthesis/submodules/encoder.vhdl" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/encoder.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597347 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "nios2_system/synthesis/submodules/encoder.vhdl" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/encoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/encoder_avalon_bus.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system/synthesis/submodules/encoder_avalon_bus.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_avalon_bus-behavior " "Found design unit 1: encoder_avalon_bus-behavior" {  } { { "nios2_system/synthesis/submodules/encoder_avalon_bus.vhdl" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/encoder_avalon_bus.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597349 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_avalon_bus " "Found entity 1: encoder_avalon_bus" {  } { { "nios2_system/synthesis/submodules/encoder_avalon_bus.vhdl" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/encoder_avalon_bus.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_sysid " "Found entity 1: nios2_system_sysid" {  } { { "nios2_system/synthesis/submodules/nios2_system_sysid.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_sys_clk_timer " "Found entity 1: nios2_system_sys_clk_timer" {  } { { "nios2_system/synthesis/submodules/nios2_system_sys_clk_timer.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_jtag_uart_sim_scfifo_w " "Found entity 1: nios2_system_jtag_uart_sim_scfifo_w" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597355 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_jtag_uart_scfifo_w " "Found entity 2: nios2_system_jtag_uart_scfifo_w" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597355 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_jtag_uart_sim_scfifo_r " "Found entity 3: nios2_system_jtag_uart_sim_scfifo_r" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597355 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_jtag_uart_scfifo_r " "Found entity 4: nios2_system_jtag_uart_scfifo_r" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597355 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_jtag_uart " "Found entity 5: nios2_system_jtag_uart" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_jtag_debug_module_wrapper " "Found entity 1: nios2_system_cpu_jtag_debug_module_wrapper" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_jtag_debug_module_tck " "Found entity 1: nios2_system_cpu_jtag_debug_module_tck" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_tck.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_oci_test_bench " "Found entity 1: nios2_system_cpu_oci_test_bench" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_oci_test_bench.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658597360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658597360 ""}
{ "Warning" "WCPT_LICENSE_HAS_EXPIRED" "Nios II Processor (6AF7_00A2) 2009.04 " "License for core Nios II Processor (6AF7_00A2), version 2009.04 is expired" {  } {  } 0 292015 "License for core %1!s!, version %2!s! is expired" 0 0 "Quartus II" 0 -1 1620658597535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_ic_data_module " "Found entity 1: nios2_system_cpu_ic_data_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_cpu_ic_tag_module " "Found entity 2: nios2_system_cpu_ic_tag_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_cpu_register_bank_a_module " "Found entity 3: nios2_system_cpu_register_bank_a_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_cpu_register_bank_b_module " "Found entity 4: nios2_system_cpu_register_bank_b_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_cpu_nios2_oci_debug " "Found entity 5: nios2_system_cpu_nios2_oci_debug" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_system_cpu_ociram_sp_ram_module " "Found entity 6: nios2_system_cpu_ociram_sp_ram_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_system_cpu_nios2_ocimem " "Found entity 7: nios2_system_cpu_nios2_ocimem" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_system_cpu_nios2_avalon_reg " "Found entity 8: nios2_system_cpu_nios2_avalon_reg" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_system_cpu_nios2_oci_break " "Found entity 9: nios2_system_cpu_nios2_oci_break" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_system_cpu_nios2_oci_xbrk " "Found entity 10: nios2_system_cpu_nios2_oci_xbrk" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_system_cpu_nios2_oci_dbrk " "Found entity 11: nios2_system_cpu_nios2_oci_dbrk" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_system_cpu_nios2_oci_itrace " "Found entity 12: nios2_system_cpu_nios2_oci_itrace" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_system_cpu_nios2_oci_td_mode " "Found entity 13: nios2_system_cpu_nios2_oci_td_mode" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_system_cpu_nios2_oci_dtrace " "Found entity 14: nios2_system_cpu_nios2_oci_dtrace" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_system_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: nios2_system_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_system_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: nios2_system_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_system_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: nios2_system_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_system_cpu_nios2_oci_fifo " "Found entity 18: nios2_system_cpu_nios2_oci_fifo" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_system_cpu_nios2_oci_pib " "Found entity 19: nios2_system_cpu_nios2_oci_pib" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_system_cpu_nios2_oci_im " "Found entity 20: nios2_system_cpu_nios2_oci_im" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_system_cpu_nios2_performance_monitors " "Found entity 21: nios2_system_cpu_nios2_performance_monitors" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2_system_cpu_nios2_oci " "Found entity 22: nios2_system_cpu_nios2_oci" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2_system_cpu " "Found entity 23: nios2_system_cpu" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658598376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_test_bench " "Found entity 1: nios2_system_cpu_test_bench" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_test_bench.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658598385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_jtag_debug_module_sysclk " "Found entity 1: nios2_system_cpu_jtag_debug_module_sysclk" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_sysclk.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658598408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_onchip_mem " "Found entity 1: nios2_system_onchip_mem" {  } { { "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658598426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_quartus2_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nios2_quartus2_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_quartus2_project " "Found entity 1: nios2_quartus2_project" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658598427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GPIO_slice.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GPIO_slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPIO_slice-A " "Found design unit 1: GPIO_slice-A" {  } { { "GPIO_slice.vhd" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/GPIO_slice.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598428 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPIO_slice " "Found entity 1: GPIO_slice" {  } { { "GPIO_slice.vhd" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/GPIO_slice.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658598428 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_cpu.v(1798) " "Verilog HDL or VHDL warning at nios2_system_cpu.v(1798): conditional expression evaluates to a constant" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1620658598466 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_cpu.v(1800) " "Verilog HDL or VHDL warning at nios2_system_cpu.v(1800): conditional expression evaluates to a constant" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1620658598466 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_cpu.v(1956) " "Verilog HDL or VHDL warning at nios2_system_cpu.v(1956): conditional expression evaluates to a constant" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1620658598467 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_cpu.v(2780) " "Verilog HDL or VHDL warning at nios2_system_cpu.v(2780): conditional expression evaluates to a constant" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1620658598471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2_quartus2_project " "Elaborating entity \"nios2_quartus2_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1620658598596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO_slice GPIO_slice:inst1 " "Elaborating entity \"GPIO_slice\" for hierarchy \"GPIO_slice:inst1\"" {  } { { "nios2_quartus2_project.bdf" "inst1" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 288 72 232 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system nios2_system:inst " "Elaborating entity \"nios2_system\" for hierarchy \"nios2_system:inst\"" {  } { { "nios2_quartus2_project.bdf" "inst" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 144 480 1056 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_onchip_mem nios2_system:inst\|nios2_system_onchip_mem:onchip_mem " "Elaborating entity \"nios2_system_onchip_mem\" for hierarchy \"nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "onchip_mem" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "the_altsyncram" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620658598706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_system_onchip_mem.hex " "Parameter \"init_file\" = \"nios2_system_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598706 ""}  } { { "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1620658598706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p1d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p1d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p1d1 " "Found entity 1: altsyncram_p1d1" {  } { { "db/altsyncram_p1d1.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/altsyncram_p1d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658598773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p1d1 nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_p1d1:auto_generated " "Elaborating entity \"altsyncram_p1d1\" for hierarchy \"nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_p1d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu nios2_system:inst\|nios2_system_cpu:cpu " "Elaborating entity \"nios2_system_cpu\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "cpu" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_test_bench nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_test_bench:the_nios2_system_cpu_test_bench " "Elaborating entity \"nios2_system_cpu_test_bench\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_test_bench:the_nios2_system_cpu_test_bench\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_test_bench" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_ic_data_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_data_module:nios2_system_cpu_ic_data " "Elaborating entity \"nios2_system_cpu_ic_data_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_data_module:nios2_system_cpu_ic_data\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "nios2_system_cpu_ic_data" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 5708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_data_module:nios2_system_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_data_module:nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_altsyncram" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udd1 " "Found entity 1: altsyncram_udd1" {  } { { "db/altsyncram_udd1.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/altsyncram_udd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658598912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udd1 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_data_module:nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated " "Elaborating entity \"altsyncram_udd1\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_data_module:nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_udd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_ic_tag_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_tag_module:nios2_system_cpu_ic_tag " "Elaborating entity \"nios2_system_cpu_ic_tag_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_tag_module:nios2_system_cpu_ic_tag\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "nios2_system_cpu_ic_tag" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 5774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_tag_module:nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_tag_module:nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_altsyncram" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uch1 " "Found entity 1: altsyncram_uch1" {  } { { "db/altsyncram_uch1.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/altsyncram_uch1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658598988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658598988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uch1 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_tag_module:nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_uch1:auto_generated " "Elaborating entity \"altsyncram_uch1\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_ic_tag_module:nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_uch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_register_bank_a_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_a_module:nios2_system_cpu_register_bank_a " "Elaborating entity \"nios2_system_cpu_register_bank_a_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_a_module:nios2_system_cpu_register_bank_a\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "nios2_system_cpu_register_bank_a" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 6317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658598997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_a_module:nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_a_module:nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_altsyncram" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_36h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_36h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_36h1 " "Found entity 1: altsyncram_36h1" {  } { { "db/altsyncram_36h1.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/altsyncram_36h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658599073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658599073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_36h1 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_a_module:nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_36h1:auto_generated " "Elaborating entity \"altsyncram_36h1\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_a_module:nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_36h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_register_bank_b_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_b_module:nios2_system_cpu_register_bank_b " "Elaborating entity \"nios2_system_cpu_register_bank_b_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_b_module:nios2_system_cpu_register_bank_b\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "nios2_system_cpu_register_bank_b" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 6339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_b_module:nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_b_module:nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_altsyncram" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46h1 " "Found entity 1: altsyncram_46h1" {  } { { "db/altsyncram_46h1.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/altsyncram_46h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658599166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658599166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46h1 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_b_module:nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_46h1:auto_generated " "Elaborating entity \"altsyncram_46h1\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_register_bank_b_module:nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_46h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci " "Elaborating entity \"nios2_system_cpu_nios2_oci\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 6871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_debug nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_debug:the_nios2_system_cpu_nios2_oci_debug " "Elaborating entity \"nios2_system_cpu_nios2_oci_debug\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_debug:the_nios2_system_cpu_nios2_oci_debug\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_debug" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_debug:the_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_debug:the_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_altera_std_synchronizer" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_ocimem nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem " "Elaborating entity \"nios2_system_cpu_nios2_ocimem\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_ocimem" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_ociram_sp_ram_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\|nios2_system_cpu_ociram_sp_ram_module:nios2_system_cpu_ociram_sp_ram " "Elaborating entity \"nios2_system_cpu_ociram_sp_ram_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\|nios2_system_cpu_ociram_sp_ram_module:nios2_system_cpu_ociram_sp_ram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "nios2_system_cpu_ociram_sp_ram" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\|nios2_system_cpu_ociram_sp_ram_module:nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\|nios2_system_cpu_ociram_sp_ram_module:nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_altsyncram" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3s81 " "Found entity 1: altsyncram_3s81" {  } { { "db/altsyncram_3s81.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/altsyncram_3s81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658599279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658599279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3s81 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\|nios2_system_cpu_ociram_sp_ram_module:nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3s81:auto_generated " "Elaborating entity \"altsyncram_3s81\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_ocimem:the_nios2_system_cpu_nios2_ocimem\|nios2_system_cpu_ociram_sp_ram_module:nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3s81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_avalon_reg nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_avalon_reg:the_nios2_system_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_system_cpu_nios2_avalon_reg\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_avalon_reg:the_nios2_system_cpu_nios2_avalon_reg\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_avalon_reg" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_break nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_break:the_nios2_system_cpu_nios2_oci_break " "Elaborating entity \"nios2_system_cpu_nios2_oci_break\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_break:the_nios2_system_cpu_nios2_oci_break\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_break" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_xbrk nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_xbrk:the_nios2_system_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_system_cpu_nios2_oci_xbrk\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_xbrk:the_nios2_system_cpu_nios2_oci_xbrk\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_xbrk" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_dbrk nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_dbrk:the_nios2_system_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_system_cpu_nios2_oci_dbrk\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_dbrk:the_nios2_system_cpu_nios2_oci_dbrk\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_dbrk" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_itrace nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_itrace:the_nios2_system_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_system_cpu_nios2_oci_itrace\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_itrace:the_nios2_system_cpu_nios2_oci_itrace\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_itrace" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_dtrace nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_dtrace:the_nios2_system_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_system_cpu_nios2_oci_dtrace\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_dtrace:the_nios2_system_cpu_nios2_oci_dtrace\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_dtrace" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_td_mode nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_dtrace:the_nios2_system_cpu_nios2_oci_dtrace\|nios2_system_cpu_nios2_oci_td_mode:nios2_system_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_system_cpu_nios2_oci_td_mode\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_dtrace:the_nios2_system_cpu_nios2_oci_dtrace\|nios2_system_cpu_nios2_oci_td_mode:nios2_system_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "nios2_system_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_fifo nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_system_cpu_nios2_oci_fifo\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_fifo" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_compute_input_tm_cnt nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_system_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_system_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_system_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_fifo_wrptr_inc nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_system_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_system_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_system_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_fifo_cnt_inc nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_nios2_oci_fifo_cnt_inc:the_nios2_system_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_system_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_nios2_oci_fifo_cnt_inc:the_nios2_system_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_oci_test_bench nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_oci_test_bench:the_nios2_system_cpu_oci_test_bench " "Elaborating entity \"nios2_system_cpu_oci_test_bench\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_fifo:the_nios2_system_cpu_nios2_oci_fifo\|nios2_system_cpu_oci_test_bench:the_nios2_system_cpu_oci_test_bench\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_oci_test_bench" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_pib nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_pib:the_nios2_system_cpu_nios2_oci_pib " "Elaborating entity \"nios2_system_cpu_nios2_oci_pib\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_pib:the_nios2_system_cpu_nios2_oci_pib\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_pib" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_nios2_oci_im nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_im:the_nios2_system_cpu_nios2_oci_im " "Elaborating entity \"nios2_system_cpu_nios2_oci_im\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_im:the_nios2_system_cpu_nios2_oci_im\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_im" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_jtag_debug_module_wrapper nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper " "Elaborating entity \"nios2_system_cpu_jtag_debug_module_wrapper\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_jtag_debug_module_wrapper" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_jtag_debug_module_tck nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|nios2_system_cpu_jtag_debug_module_tck:the_nios2_system_cpu_jtag_debug_module_tck " "Elaborating entity \"nios2_system_cpu_jtag_debug_module_tck\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|nios2_system_cpu_jtag_debug_module_tck:the_nios2_system_cpu_jtag_debug_module_tck\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" "the_nios2_system_cpu_jtag_debug_module_tck" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_jtag_debug_module_sysclk nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|nios2_system_cpu_jtag_debug_module_sysclk:the_nios2_system_cpu_jtag_debug_module_sysclk " "Elaborating entity \"nios2_system_cpu_jtag_debug_module_sysclk\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|nios2_system_cpu_jtag_debug_module_sysclk:the_nios2_system_cpu_jtag_debug_module_sysclk\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" "the_nios2_system_cpu_jtag_debug_module_sysclk" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_jtag_debug_module_phy\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" "nios2_system_cpu_jtag_debug_module_phy" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_jtag_debug_module_wrapper:the_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_jtag_uart nios2_system:inst\|nios2_system_jtag_uart:jtag_uart " "Elaborating entity \"nios2_system_jtag_uart\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "jtag_uart" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_jtag_uart_scfifo_w nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w " "Elaborating entity \"nios2_system_jtag_uart_scfifo_w\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "the_nios2_system_jtag_uart_scfifo_w" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "wfifo" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620658599414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599414 ""}  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1620658599414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658599470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658599470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658599476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658599476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658599483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658599483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658599539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658599539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658599597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658599597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658599656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658599656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658599714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658599714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_jtag_uart_scfifo_r nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r " "Elaborating entity \"nios2_system_jtag_uart_scfifo_r\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "the_nios2_system_jtag_uart_scfifo_r" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "nios2_system_jtag_uart_alt_jtag_atlantic" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620658599853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599853 ""}  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1620658599853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_sys_clk_timer nios2_system:inst\|nios2_system_sys_clk_timer:sys_clk_timer " "Elaborating entity \"nios2_system_sys_clk_timer\" for hierarchy \"nios2_system:inst\|nios2_system_sys_clk_timer:sys_clk_timer\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "sys_clk_timer" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_sysid nios2_system:inst\|nios2_system_sysid:sysid " "Elaborating entity \"nios2_system_sysid\" for hierarchy \"nios2_system:inst\|nios2_system_sysid:sysid\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "sysid" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_avalon_bus nios2_system:inst\|encoder_avalon_bus:esl_encoder_0 " "Elaborating entity \"encoder_avalon_bus\" for hierarchy \"nios2_system:inst\|encoder_avalon_bus:esl_encoder_0\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "esl_encoder_0" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder nios2_system:inst\|encoder_avalon_bus:esl_encoder_0\|encoder:my_ip " "Elaborating entity \"encoder\" for hierarchy \"nios2_system:inst\|encoder_avalon_bus:esl_encoder_0\|encoder:my_ip\"" {  } { { "nios2_system/synthesis/submodules/encoder_avalon_bus.vhdl" "my_ip" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/encoder_avalon_bus.vhdl" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_system_mm_interconnect_0\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "mm_interconnect_0" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esl_encoder_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esl_encoder_0_s0_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "esl_encoder_0_s0_translator" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:esl_encoder_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:esl_encoder_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "esl_encoder_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_addr_router nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"nios2_system_mm_interconnect_0_addr_router\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_addr_router:addr_router\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "addr_router" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_addr_router_default_decode nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_addr_router:addr_router\|nios2_system_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_addr_router:addr_router\|nios2_system_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658599998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_addr_router_001 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"nios2_system_mm_interconnect_0_addr_router_001\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "addr_router_001" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_addr_router_001_default_decode nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_addr_router_001:addr_router_001\|nios2_system_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_addr_router_001:addr_router_001\|nios2_system_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_addr_router_001.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_id_router nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_id_router:id_router " "Elaborating entity \"nios2_system_mm_interconnect_0_id_router\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_id_router:id_router\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "id_router" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_id_router_default_decode nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_id_router:id_router\|nios2_system_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_id_router_default_decode\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_id_router:id_router\|nios2_system_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_id_router_002 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"nios2_system_mm_interconnect_0_id_router_002\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "id_router_002" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_id_router_002_default_decode nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_id_router_002:id_router_002\|nios2_system_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_id_router_002:id_router_002\|nios2_system_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "limiter" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_xbar_demux nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_xbar_demux" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_xbar_demux_001 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_xbar_mux nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_xbar_mux" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_xbar_mux_002 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_xbar_demux nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_xbar_demux" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_xbar_demux_002 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_xbar_mux nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_xbar_mux" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_xbar_mux_001 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_irq_mapper nios2_system:inst\|nios2_system_irq_mapper:irq_mapper " "Elaborating entity \"nios2_system_irq_mapper\" for hierarchy \"nios2_system:inst\|nios2_system_irq_mapper:irq_mapper\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "irq_mapper" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_system:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_system:inst\|altera_reset_controller:rst_controller\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "rst_controller" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios2_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658600081 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios2_system_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios2_system_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "the_nios2_system_cpu_nios2_oci_itrace" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 3228 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1620658601274 "|nios2_quartus2_project|nios2_system:inst|nios2_system_cpu:cpu|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci|nios2_system_cpu_nios2_oci_itrace:the_nios2_system_cpu_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "nios2_system:inst\|nios2_system_cpu:cpu\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"nios2_system:inst\|nios2_system_cpu:cpu\|Add8\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "Add8" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 6465 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620658604968 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1620658604968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_cpu:cpu\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|lpm_add_sub:Add8\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 6465 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620658605004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_cpu:cpu\|lpm_add_sub:Add8 " "Instantiated megafunction \"nios2_system:inst\|nios2_system_cpu:cpu\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658605004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658605004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658605004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620658605004 ""}  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 6465 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1620658605004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620658605060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620658605060 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1620658606097 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1620658606097 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1620658606211 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1620658606211 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1620658606211 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1620658606211 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1620658606211 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1620658606221 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0 " "Bidir \"GPIO_0\" has no driver" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0\[32..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1620658606360 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1620658606360 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 348 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 4477 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 4764 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 4504 -1 0 } } { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 393 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 752 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 4796 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 6222 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_sys_clk_timer.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_sys_clk_timer.v" 166 -1 0 } } { "nios2_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/nios2_system_cpu.v" 4755 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1620658606390 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1620658606391 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620658608344 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1620658610709 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620658611054 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1620658611268 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1620658611268 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620658611386 "|nios2_quartus2_project|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1620658611386 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620658611567 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/esl22/git/ESL_lab/fpga_ip_demo/output_files/fpga_ip_demo_project.map.smsg " "Generated suppressed messages file /home/esl22/git/ESL_lab/fpga_ip_demo/output_files/fpga_ip_demo_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1620658612078 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1620658613152 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620658613152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3067 " "Implemented 3067 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1620658613867 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1620658613867 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1620658613867 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2829 " "Implemented 2829 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1620658613867 ""} { "Info" "ICUT_CUT_TM_RAMS" "190 " "Implemented 190 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1620658613867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1620658613867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620658613917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 16:56:53 2021 " "Processing ended: Mon May 10 16:56:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620658613917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620658613917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620658613917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620658613917 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620658616489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620658616490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 16:56:55 2021 " "Processing started: Mon May 10 16:56:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620658616490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1620658616490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga_ip_demo_project -c fpga_ip_demo_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga_ip_demo_project -c fpga_ip_demo_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1620658616491 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1620658616531 ""}
{ "Info" "0" "" "Project  = fpga_ip_demo_project" {  } {  } 0 0 "Project  = fpga_ip_demo_project" 0 0 "Fitter" 0 0 1620658616532 ""}
{ "Info" "0" "" "Revision = fpga_ip_demo_project" {  } {  } 0 0 "Revision = fpga_ip_demo_project" 0 0 "Fitter" 0 0 1620658616533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1620658616735 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga_ip_demo_project EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"fpga_ip_demo_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620658616836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620658616902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620658616903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620658616903 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620658617250 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1620658617618 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1620658617618 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1620658617618 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1620658617618 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 9764 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620658617635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 9766 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620658617635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 9768 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620658617635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 9770 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620658617635 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 9772 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620658617635 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1620658617635 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620658617641 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1620658617664 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1620658619557 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1620658619557 ""}
{ "Info" "ISTA_SDC_FOUND" "../niosII_hw_dev_tutorial/hw_dev_tutorial.sdc " "Reading SDC File: '../niosII_hw_dev_tutorial/hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620658619656 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1620658619657 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios2_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620658619657 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system/synthesis/submodules/nios2_system_cpu.sdc " "Reading SDC File: 'nios2_system/synthesis/submodules/nios2_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620658619671 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658619769 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658619769 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658619769 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658619769 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_clk (Rise) sopc_clk (Rise) setup and hold " "From sopc_clk (Rise) to sopc_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658619769 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1620658619769 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1620658619769 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     sopc_clk " "  20.000     sopc_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1620658619770 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1620658619770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620658620169 ""}  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 208 248 424 224 "CLOCK_50" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 9752 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620658620169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620658620169 ""}  } { { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 9032 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620658620169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620658620169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 9277 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1620658620169 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1620658620169 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 9115 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620658620169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620658620170 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 0 0 } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|ZNXJ5711_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 9137 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620658620170 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2_system:inst\|nios2_system_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node nios2_system:inst\|nios2_system_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620658620170 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_debug:the_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_debug:the_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci\|nios2_system_cpu_nios2_oci_debug:the_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios2_system:inst|nios2_system_cpu:cpu|nios2_system_cpu_nios2_oci:the_nios2_system_cpu_nios2_oci|nios2_system_cpu_nios2_oci_debug:the_nios2_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 1866 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1620658620170 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1620658620170 ""}  } { { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios2_system:inst|nios2_system_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 3660 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620658620170 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620658620171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_system:inst\|encoder_avalon_bus:esl_encoder_0\|encoder:my_ip\|old_a " "Destination node nios2_system:inst\|encoder_avalon_bus:esl_encoder_0\|encoder:my_ip\|old_a" {  } { { "nios2_system/synthesis/submodules/encoder.vhdl" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/encoder.vhdl" 32 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios2_system:inst|encoder_avalon_bus:esl_encoder_0|encoder:my_ip|old_a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 694 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1620658620171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_system:inst\|encoder_avalon_bus:esl_encoder_0\|encoder:my_ip\|old_b " "Destination node nios2_system:inst\|encoder_avalon_bus:esl_encoder_0\|encoder:my_ip\|old_b" {  } { { "nios2_system/synthesis/submodules/encoder.vhdl" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/encoder.vhdl" 32 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios2_system:inst|encoder_avalon_bus:esl_encoder_0|encoder:my_ip|old_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 695 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1620658620171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_system:inst\|nios2_system_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node nios2_system:inst\|nios2_system_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios2_system:inst|nios2_system_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 3660 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1620658620171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_system:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios2_system:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios2_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios2_system:inst|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 4135 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1620658620171 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2_system:inst\|encoder_avalon_bus:esl_encoder_0\|slave_readdata\[7\]~2 " "Destination node nios2_system:inst\|encoder_avalon_bus:esl_encoder_0\|slave_readdata\[7\]~2" {  } { { "nios2_system/synthesis/submodules/encoder_avalon_bus.vhdl" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/encoder_avalon_bus.vhdl" 59 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios2_system:inst|encoder_avalon_bus:esl_encoder_0|slave_readdata[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 5872 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1620658620171 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1620658620171 ""}  } { { "nios2_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 397 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620658620171 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620658621483 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620658621495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620658621495 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620658621509 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620658621525 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620658621536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620658621536 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620658621547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620658621781 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1620658621793 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620658621793 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SADDR " "Node \"ADC_SADDR\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDAT " "Node \"ADC_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\]) " "Node \"DRAM_ADDR\[7\])\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\])" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_IN\[0\] " "Node \"GPIO_0_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_IN\[1\] " "Node \"GPIO_0_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_IN\[0\] " "Node \"GPIO_1_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_IN\[1\] " "Node \"GPIO_1_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[0\] " "Node \"GPIO_2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[10\] " "Node \"GPIO_2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[11\] " "Node \"GPIO_2\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[12\] " "Node \"GPIO_2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[1\] " "Node \"GPIO_2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[2\] " "Node \"GPIO_2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[3\] " "Node \"GPIO_2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[4\] " "Node \"GPIO_2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[5\] " "Node \"GPIO_2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[6\] " "Node \"GPIO_2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[7\] " "Node \"GPIO_2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[8\] " "Node \"GPIO_2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[9\]) " "Node \"GPIO_2\[9\])\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\])" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[0\] " "Node \"GPIO_2_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[1\] " "Node \"GPIO_2_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[2\]) " "Node \"GPIO_2_IN\[2\])\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\])" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1620658622156 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1620658622156 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620658622164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620658624101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620658625347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620658625391 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620658627734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620658627734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620658629187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1620658633142 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620658633142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620658634512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1620658634513 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1620658634513 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620658634513 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.26 " "Total time spent on timing analysis during the Fitter is 3.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1620658634684 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620658634775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620658635599 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620658635690 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620658636666 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620658638540 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1620658639438 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "35 Cyclone IV E " "35 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 208 248 424 224 "CLOCK_50" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { KEY[0] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 248 256 432 264 "KEY" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1620658639464 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1620658639464 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "33 " "Following 33 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_quartus2_project.bdf" { { 312 248 424 328 "GPIO_0" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl22/git/ESL_lab/fpga_ip_demo/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1620658639468 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1620658639468 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/esl22/git/ESL_lab/fpga_ip_demo/output_files/fpga_ip_demo_project.fit.smsg " "Generated suppressed messages file /home/esl22/git/ESL_lab/fpga_ip_demo/output_files/fpga_ip_demo_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620658639928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 123 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620658641142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 16:57:21 2021 " "Processing ended: Mon May 10 16:57:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620658641142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620658641142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620658641142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620658641142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1620658643878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620658643880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 16:57:23 2021 " "Processing started: Mon May 10 16:57:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620658643880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1620658643880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga_ip_demo_project -c fpga_ip_demo_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga_ip_demo_project -c fpga_ip_demo_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1620658643881 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1620658645828 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1620658645877 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1620658645877 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1620658646011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "375 " "Peak virtual memory: 375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620658646439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 16:57:26 2021 " "Processing ended: Mon May 10 16:57:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620658646439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620658646439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620658646439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1620658646439 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1620658646841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1620658649403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620658649404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 16:57:28 2021 " "Processing started: Mon May 10 16:57:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620658649404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620658649404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga_ip_demo_project -c fpga_ip_demo_project " "Command: quartus_sta fpga_ip_demo_project -c fpga_ip_demo_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620658649404 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1620658649448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1620658649782 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1620658649786 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1620658649859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1620658649859 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1620658650540 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1620658650540 ""}
{ "Info" "ISTA_SDC_FOUND" "../niosII_hw_dev_tutorial/hw_dev_tutorial.sdc " "Reading SDC File: '../niosII_hw_dev_tutorial/hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1620658650613 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1620658650613 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios2_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1620658650615 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system/synthesis/submodules/nios2_system_cpu.sdc " "Reading SDC File: 'nios2_system/synthesis/submodules/nios2_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1620658650629 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658650869 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658650869 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658650869 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658650869 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_clk (Rise) sopc_clk (Rise) setup and hold " "From sopc_clk (Rise) to sopc_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658650869 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1620658650869 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1620658650870 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1620658650891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.678 " "Worst-case setup slack is 8.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.678               0.000 sopc_clk  " "    8.678               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.587               0.000 altera_reserved_tck  " "   17.587               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620658651014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.236 " "Worst-case hold slack is 0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 sopc_clk  " "    0.236               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620658651041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.385 " "Worst-case recovery slack is 15.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.385               0.000 sopc_clk  " "   15.385               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.102               0.000 altera_reserved_tck  " "   47.102               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620658651049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.178 " "Worst-case removal slack is 1.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.178               0.000 altera_reserved_tck  " "    1.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.600               0.000 sopc_clk  " "    2.600               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620658651056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.486 " "Worst-case minimum pulse width slack is 9.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.486               0.000 sopc_clk  " "    9.486               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.540               0.000 altera_reserved_tck  " "   49.540               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620658651059 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.516 ns " "Worst Case Available Settling Time: 38.516 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651325 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651325 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658651325 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1620658651332 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1620658651384 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1620658652509 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658652770 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658652770 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658652770 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658652770 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_clk (Rise) sopc_clk (Rise) setup and hold " "From sopc_clk (Rise) to sopc_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658652770 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1620658652770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.810 " "Worst-case setup slack is 9.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.810               0.000 sopc_clk  " "    9.810               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.544               0.000 altera_reserved_tck  " "   18.544               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620658652853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.233 " "Worst-case hold slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 sopc_clk  " "    0.233               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620658652879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.881 " "Worst-case recovery slack is 15.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.881               0.000 sopc_clk  " "   15.881               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.466               0.000 altera_reserved_tck  " "   47.466               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620658652893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.056 " "Worst-case removal slack is 1.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.056               0.000 altera_reserved_tck  " "    1.056               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.324               0.000 sopc_clk  " "    2.324               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620658652907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.489 " "Worst-case minimum pulse width slack is 9.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.489               0.000 sopc_clk  " "    9.489               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.500               0.000 altera_reserved_tck  " "   49.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658652913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620658652913 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653202 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653202 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653202 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653202 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.680 ns " "Worst Case Available Settling Time: 38.680 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653202 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653202 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653202 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653202 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653202 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1620658653213 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658653602 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658653602 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658653602 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658653602 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_clk (Rise) sopc_clk (Rise) setup and hold " "From sopc_clk (Rise) to sopc_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1620658653602 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1620658653602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.403 " "Worst-case setup slack is 13.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.403               0.000 sopc_clk  " "   13.403               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.580               0.000 altera_reserved_tck  " "   22.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620658653631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.105 " "Worst-case hold slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 sopc_clk  " "    0.105               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 altera_reserved_tck  " "    0.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620658653660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.237 " "Worst-case recovery slack is 17.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.237               0.000 sopc_clk  " "   17.237               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.583               0.000 altera_reserved_tck  " "   48.583               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620658653675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.648 " "Worst-case removal slack is 0.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.648               0.000 altera_reserved_tck  " "    0.648               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513               0.000 sopc_clk  " "    1.513               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620658653690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.208 " "Worst-case minimum pulse width slack is 9.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.208               0.000 sopc_clk  " "    9.208               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.311               0.000 altera_reserved_tck  " "   49.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620658653700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620658653700 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658654028 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658654028 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658654028 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658654028 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.190 ns " "Worst Case Available Settling Time: 39.190 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658654028 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658654028 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658654028 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658654028 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1620658654028 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1620658654592 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1620658654592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 19 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620658654810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 16:57:34 2021 " "Processing ended: Mon May 10 16:57:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620658654810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620658654810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620658654810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620658654810 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 192 s " "Quartus II Full Compilation was successful. 0 errors, 192 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620658655109 ""}
