0.7
2020.1
May 27 2020
20:09:33
C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.sim/sim_1/behav/xsim/glbl.v,1607538970,verilog,,,,glbl,,,,,,,,
C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv,1607785062,systemVerilog,,C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv,,simple_transmitter,,,,,,,,
C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv,1607881756,systemVerilog,,,,tb,,,,,,,,
C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/ip/axi_uartlite_0/sim/axi_uartlite_0.vhd,1606415284,vhdl,,,,axi_uartlite_0,,,,,,,,
C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/dac_generator.sv,1607874860,systemVerilog,,C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv,,dac_generator,,,,,,,,
C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/master_axi_r.sv,1607792644,systemVerilog,,C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/simple_transmitter.sv,,master_axi_r,,,,,,,,
C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/spidac.sv,1607538970,systemVerilog,,C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv,,spidac,,,,,,,,
C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/top.sv,1607874931,systemVerilog,,C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv,,top,,,,,,,,
C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/uart_decoder.sv,1607794099,systemVerilog,,C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv,,uart_decoder,,,,,,,,
C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sources_1/new/wave_samples_memory.sv,1607878867,systemVerilog,,C:/Users/Klaudia/Desktop/projekt/fpga_oscillator/projekt.srcs/sim_1/new/tb.sv,,wave_samples_memory,,,,,,,,
