R. Ahlswede , Ning Cai , S. -Y.R. Li , R. W. Yeung, Network information flow, IEEE Transactions on Information Theory, v.46 n.4, p.1204-1216, July 2000[doi>10.1109/18.850663]
Szymon Chachulski , Michael Jennings , Sachin Katti , Dina Katabi, Trading structure for randomness in wireless opportunistic routing, Proceedings of the 2007 conference on Applications, technologies, architectures, and protocols for computer communications, August 27-31, 2007, Kyoto, Japan[doi>10.1145/1282380.1282400]
R. Ahlswede , Ning Cai , S. -Y.R. Li , R. W. Yeung, Network information flow, IEEE Transactions on Information Theory, v.46 n.4, p.1204-1216, July 2000[doi>10.1109/18.850663]
Szymon Chachulski , Michael Jennings , Sachin Katti , Dina Katabi, Trading structure for randomness in wireless opportunistic routing, Proceedings of the 2007 conference on Applications, technologies, architectures, and protocols for computer communications, August 27-31, 2007, Kyoto, Japan[doi>10.1145/1282380.1282400]
William N. Chelton , Mohammed Benaissa, Fast elliptic curve cryptography on FPGA, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.2, p.198-205, February 2008[doi>10.1109/TVLSI.2007.912228]
Chou, P. A., Wu, Y., and Jain, K. 2003. Practical network coding. In Proceedings of the 41st Allerton Conference of Communication, Control and Computing (Allerton'03).
Chou, P. A. and Wu, Y. 2007. Network coding for the Internet and wireless networks. IEEE Signal Process. Mag. 24, 5, 77--85.
Deschamps, J.-P. and Sutter, G. 2006. Hardware implementation of finite-field division. Acta Applicandae Mathematicae 93, 1--3, 119--147.
Kanupriya Gulati , Sunil P. Khatri, Improving FPGA routability using network coding, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366147]
T. Ho , M. Medard , R. Koetter , D. R. Karger , M. Effros , Jun Shi , B. Leong, A Random Linear Network Coding Approach to Multicast, IEEE Transactions on Information Theory, v.52 n.10, p.4413-4430, October 2006[doi>10.1109/TIT.2006.881746]
Toshiya Itoh , Shigeo Tsujii, A fast algorithm for computing multiplicative inverses in GF(2m) using normal bases, Information and Computation, v.78 n.3, p.171-177, Sept. 1988[doi>10.1016/0890-5401(88)90024-7]
Sachin Katti , Dina Katabi , Hari Balakrishnan , Muriel Medard, Symbol-level network coding for wireless mesh networks, ACM SIGCOMM Computer Communication Review, v.38 n.4, October 2008[doi>10.1145/1402946.1403004]
Kim, C. H. and Hong, C. P. 2002. High-speed division architecture for GF(2<sup>m</sup>). Electron. Lett. 38, 15, 835--836.
Kim, D., Park, K., and Ro, W. W. 2011. Network coding on heterogeneous multi-core processors for wireless sensor networks. Sensors. 11, 8, 7908--7933.
Deokho Kim , Karam Park , Won W. Ro, Exploiting SIMD parallelism on dynamically partitioned parallel network coding for P2P systems, Computers and Electrical Engineering, v.39 n.1, p.55-66, January, 2013[doi>10.1016/j.compeleceng.2012.02.009]
Kim, S. and Ro, W. W. 2012. Reconfigurable and parallelized network coding decoder for VANETs. Mobile Inf. Syst. 8, 1, 45--59.
Sunwoo Kim , Won W. Ro, FPGA implementation of highly parallelized decoder logic for network coding (abstract only), Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays, February 21-23, 2010, Monterey, California, USA[doi>10.1145/1723112.1723163]
Ralf Koetter , Muriel Médard, An algebraic approach to network coding, IEEE/ACM Transactions on Networking (TON), v.11 n.5, p.782-795, October 2003[doi>10.1109/TNET.2003.818197]
Sangpil Lee , Won W. Ro, Accelerated Network Coding with Dynamic Stream Decomposition on Graphics Processing Unit, The Computer Journal, v.55 n.1, p.21-34, January 2012[doi>10.1093/comjnl/bxq087]
S. -Y.R. Li , R. W. Yeung , Ning Cai, Linear network coding, IEEE Transactions on Information Theory, v.49 n.2, p.371-381, February 2003[doi>10.1109/TIT.2002.807285]
Lin, S. and Costello Jr., D. 1983. Error Control Coding: Fundamentals and Applications. Prentice Hall, Englewood Cliffs, NJ.
F. Macé , F.-X. Standaert , J.-J. Quisquater, FPGA implementation(s) of a scalable encryption algorithm, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.2, p.212-216, February 2008[doi>10.1109/TVLSI.2007.904139]
Mastrovito, E. 1991. VLSI architectures for computation in Galois fields. Ph.D. Dissertation, Department of Electrical Engineering, Linkoping University, Sweden.
Pronita Mehrotra , Mrugendra Singhai , Mike Pratt , Mark Cassada , Patrick Hamilton, FPGA implementation of a high speed network interface card for optical burst switched networks, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968344]
Aishwarya Nagarajan , Michael J. Schulte , Parameswaran Ramanathan, Galois field hardware architectures for network coding, Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, October 25-26, 2010, La Jolla, California[doi>10.1145/1872007.1872051]
Karam Park , Joon-Sang Park , Won W. Ro, Efficient Parallelized Network Coding for P2P File Sharing Applications, Proceedings of the 4th International Conference on Advances in Grid and Pervasive Computing, May 04-08, 2009, Geneva, Switzerland[doi>10.1007/978-3-642-01671-4_32]
Karam Park , Joon-Sang Park , Won W. Ro, On Improving Parallelized Network Coding with Dynamic Partitioning, IEEE Transactions on Parallel and Distributed Systems, v.21 n.11, p.1547-1560, November 2010[doi>10.1109/TPDS.2010.40]
Pedersen, M. V. F., Fitzek, H. P., and Larsen, T. 2008. Implementation and performance evaluation of network coding for cooperative mobile devices. In Proceedings of the IEEE International Conference on Communications Workshops (ICC'08).
Shojania, H. and Li, B. 2007. Parallelized progressive network coding with hardware acceleration. In Proceedings of the IEEE International Workshop on Quality of Service. 47--55.
Shojania, H., Li, B., and Wang, X. 2009a. Nuclei: GPU-accelerated many-core network coding. In Proceedings of the IEEE International Conference on Computer Communications (INFOCOM'09). 459--467.
Hassan Shojania , Baochun Li, Pushing the Envelope: Extreme Network Coding on the GPU, Proceedings of the 2009 29th IEEE International Conference on Distributed Computing Systems, p.490-499, June 22-26, 2009[doi>10.1109/ICDCS.2009.68]
Hassan Shojania , Baochun Li, Random network coding on the iPhone: fact or fiction?, Proceedings of the 18th international workshop on Network and operating systems support for digital audio and video, June 03-05, 2009, Williamsburg, VA, USA[doi>10.1145/1542245.1542255]
Xilinx. 2009a. Block memory generator v.4.3 product specification. http://www.xilinx.com/support/documentation/ip_documentation/blk_mem_gen_ds512.pdf.
Xilinx. 2009b. Virtex-5 family overview. http://direct.xilinx.com/bvdocs/publications/ds100.pdf.
Xilinx. 2010. ISE design suite software manuals and help. http://www.xilinx.com/support/documentation/sw_manuals/xilinx12_3/manuals.pdf.
Zhiyuan Yan , Dilip V. Sarwate, New Systolic Architectures for Inversion and Division in GF(2^m), IEEE Transactions on Computers, v.52 n.11, p.1514-1519, November 2003[doi>10.1109/TC.2003.1244950]
R. W. Yeung , Zhen Zhang, Distributed source coding for satellite communications, IEEE Transactions on Information Theory, v.45 n.4, p.1111-1120, May 1999[doi>10.1109/18.761254]
Yoon, T. and Park, J. 2010. FPGA implementation of network coding decoder. Int. J. Comput. Sci. Netw. Secur. 10, 12, 34--39.
