{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738852590693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738852590693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 06 09:36:30 2025 " "Processing started: Thu Feb 06 09:36:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738852590693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1738852590693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1738852590693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1738852591310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1738852591310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738852600265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738852600265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738852600269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738852600269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738852600275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738852600275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738852600279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738852600279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb " "Found entity 1: DataPath_tb" {  } { { "DataPath_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/DataPath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738852600284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738852600284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738852600288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738852600288 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "register_transfer_tb.v(80) " "Verilog HDL Module Instantiation warning at register_transfer_tb.v(80): ignored dangling comma in List of Port Connections" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 80 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1738852600293 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_transfer_tb.v(99) " "Verilog HDL information at register_transfer_tb.v(99): always construct contains both blocking and non-blocking assignments" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 99 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1738852600293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_transfer_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file register_transfer_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_tb " "Found entity 1: Bus_tb" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738852600294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738852600294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.v 1 1 " "Found 1 design units, including 1 entities, in source file and32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "and32.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/and32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738852600300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738852600300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.v 1 1 " "Found 1 design units, including 1 entities, in source file or32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/or32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738852600304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738852600304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32.v 1 1 " "Found 1 design units, including 1 entities, in source file not32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not32 " "Found entity 1: not32" {  } { { "not32.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/not32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738852600309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738852600309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.v 3 3 " "Found 3 design units, including 3 entities, in source file add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA4 " "Found entity 1: CLA4" {  } { { "add32.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/add32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738852600315 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLA16 " "Found entity 2: CLA16" {  } { { "add32.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/add32.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738852600315 ""} { "Info" "ISGN_ENTITY_NAME" "3 add32 " "Found entity 3: add32" {  } { { "add32.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/add32.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738852600315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738852600315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul32.v 1 1 " "Found 1 design units, including 1 entities, in source file mul32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul32 " "Found entity 1: mul32" {  } { { "mul32.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/mul32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738852600319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1738852600319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MARoutput DataPath.v(87) " "Verilog HDL Implicit Net warning at DataPath.v(87): created implicit net for \"MARoutput\"" {  } { { "DataPath.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/DataPath.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxIn_InPort DataPath.v(126) " "Verilog HDL Implicit Net warning at DataPath.v(126): created implicit net for \"BusMuxIn_InPort\"" {  } { { "DataPath.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/DataPath.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPortout DataPath.v(154) " "Verilog HDL Implicit Net warning at DataPath.v(154): created implicit net for \"InPortout\"" {  } { { "DataPath.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/DataPath.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout DataPath.v(155) " "Verilog HDL Implicit Net warning at DataPath.v(155): created implicit net for \"Cout\"" {  } { { "DataPath.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/DataPath.v" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0out register_transfer_tb.v(31) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(31): created implicit net for \"R0out\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1out register_transfer_tb.v(32) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(32): created implicit net for \"R1out\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2out register_transfer_tb.v(33) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(33): created implicit net for \"R2out\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4out register_transfer_tb.v(35) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(35): created implicit net for \"R4out\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5out register_transfer_tb.v(36) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(36): created implicit net for \"R5out\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6out register_transfer_tb.v(37) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(37): created implicit net for \"R6out\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8out register_transfer_tb.v(39) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(39): created implicit net for \"R8out\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9out register_transfer_tb.v(40) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(40): created implicit net for \"R9out\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10out register_transfer_tb.v(41) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(41): created implicit net for \"R10out\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11out register_transfer_tb.v(42) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(42): created implicit net for \"R11out\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12out register_transfer_tb.v(43) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(43): created implicit net for \"R12out\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13out register_transfer_tb.v(44) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(44): created implicit net for \"R13out\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14out register_transfer_tb.v(45) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(45): created implicit net for \"R14out\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15out register_transfer_tb.v(46) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(46): created implicit net for \"R15out\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in register_transfer_tb.v(49) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(49): created implicit net for \"R0in\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in register_transfer_tb.v(50) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(50): created implicit net for \"R1in\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in register_transfer_tb.v(54) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(54): created implicit net for \"R5in\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in register_transfer_tb.v(55) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(55): created implicit net for \"R6in\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in register_transfer_tb.v(57) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(57): created implicit net for \"R8in\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in register_transfer_tb.v(58) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(58): created implicit net for \"R9in\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in register_transfer_tb.v(59) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(59): created implicit net for \"R10in\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in register_transfer_tb.v(60) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(60): created implicit net for \"R11in\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in register_transfer_tb.v(61) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(61): created implicit net for \"R12in\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in register_transfer_tb.v(62) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(62): created implicit net for \"R13in\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in register_transfer_tb.v(63) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(63): created implicit net for \"R14in\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in register_transfer_tb.v(64) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(64): created implicit net for \"R15in\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRin register_transfer_tb.v(68) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(68): created implicit net for \"MDRin\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zhighout register_transfer_tb.v(69) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(69): created implicit net for \"Zhighout\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zlowout register_transfer_tb.v(70) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(70): created implicit net for \"Zlowout\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCout register_transfer_tb.v(71) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(71): created implicit net for \"PCout\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Zin register_transfer_tb.v(72) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(72): created implicit net for \"Zin\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCin register_transfer_tb.v(73) " "Verilog HDL Implicit Net warning at register_transfer_tb.v(73): created implicit net for \"PCin\"" {  } { { "register_transfer_tb.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/register_transfer_tb.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_neg mul32.v(11) " "Verilog HDL Implicit Net warning at mul32.v(11): created implicit net for \"M_neg\"" {  } { { "mul32.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/mul32.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1738852600321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1738852600356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R0 " "Elaborating entity \"register\" for hierarchy \"register:R0\"" {  } { { "DataPath.v" "R0" { Text "C:/Users/20js32/Desktop/CPU_Project-main/DataPath.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738852600361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:MDR_Mux " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:MDR_Mux\"" {  } { { "DataPath.v" "MDR_Mux" { Text "C:/Users/20js32/Desktop/CPU_Project-main/DataPath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738852600374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"Bus:bus\"" {  } { { "DataPath.v" "bus" { Text "C:/Users/20js32/Desktop/CPU_Project-main/DataPath.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1738852600390 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Bus.v(63) " "Verilog HDL Always Construct warning at Bus.v(63): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1738852600395 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Bus.v(86) " "Inferred latch for \"q\[0\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600396 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Bus.v(86) " "Inferred latch for \"q\[1\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600396 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Bus.v(86) " "Inferred latch for \"q\[2\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600396 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Bus.v(86) " "Inferred latch for \"q\[3\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600396 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Bus.v(86) " "Inferred latch for \"q\[4\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600396 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Bus.v(86) " "Inferred latch for \"q\[5\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600396 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Bus.v(86) " "Inferred latch for \"q\[6\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600396 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Bus.v(86) " "Inferred latch for \"q\[7\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600396 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Bus.v(86) " "Inferred latch for \"q\[8\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600396 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Bus.v(86) " "Inferred latch for \"q\[9\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600396 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Bus.v(86) " "Inferred latch for \"q\[10\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600396 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Bus.v(86) " "Inferred latch for \"q\[11\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600396 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Bus.v(86) " "Inferred latch for \"q\[12\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600396 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Bus.v(86) " "Inferred latch for \"q\[13\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600396 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Bus.v(86) " "Inferred latch for \"q\[14\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600396 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Bus.v(86) " "Inferred latch for \"q\[15\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600396 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Bus.v(86) " "Inferred latch for \"q\[16\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600396 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Bus.v(86) " "Inferred latch for \"q\[17\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600397 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Bus.v(86) " "Inferred latch for \"q\[18\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600397 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Bus.v(86) " "Inferred latch for \"q\[19\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600397 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Bus.v(86) " "Inferred latch for \"q\[20\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600397 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Bus.v(86) " "Inferred latch for \"q\[21\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600397 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Bus.v(86) " "Inferred latch for \"q\[22\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600397 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Bus.v(86) " "Inferred latch for \"q\[23\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600397 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Bus.v(86) " "Inferred latch for \"q\[24\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600397 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Bus.v(86) " "Inferred latch for \"q\[25\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600397 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Bus.v(86) " "Inferred latch for \"q\[26\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600397 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Bus.v(86) " "Inferred latch for \"q\[27\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600397 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Bus.v(86) " "Inferred latch for \"q\[28\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600397 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Bus.v(86) " "Inferred latch for \"q\[29\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600397 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Bus.v(86) " "Inferred latch for \"q\[30\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600397 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Bus.v(86) " "Inferred latch for \"q\[31\]\" at Bus.v(86)" {  } { { "Bus.v" "" { Text "C:/Users/20js32/Desktop/CPU_Project-main/Bus.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1738852600397 "|DataPath|Bus:bus"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1738852600527 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/20js32/Desktop/CPU_Project-main/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/20js32/Desktop/CPU_Project-main/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1738852600553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738852600568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 06 09:36:40 2025 " "Processing ended: Thu Feb 06 09:36:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738852600568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738852600568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738852600568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1738852600568 ""}
