--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml logipi_test.twx logipi_test.ncd -o logipi_test.twr
logipi_test.pcf

Design file:              logipi_test.ncd
Physical constraint file: logipi_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll0/dcm_sp_inst/CLK2X
  Logical resource: pll0/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll0/clk2x
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll0/dcm_sp_inst/CLKIN
  Logical resource: pll0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll0/dcm_sp_inst/CLKIN
  Logical resource: pll0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK32 = PERIOD TIMEGRP "clk32_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1458 paths analyzed, 240 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.619ns.
--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_out_sr_12 (SLICE_X13Y51.C1), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_15 (FF)
  Destination:          mem_interface0/data_out_sr_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.630ns (Levels of Logic = 6)
  Clock Path Skew:      0.046ns (0.659 - 0.613)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_15 to mem_interface0/data_out_sr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.BQ      Tcko                  0.476   mem_interface0/addr_bus_latched<15>
                                                       mem_interface0/addr_bus_latched_15
    SLICE_X17Y40.B2      net (fanout=5)        1.152   mem_interface0/addr_bus_latched<15>
    SLICE_X17Y40.B       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X17Y40.A5      net (fanout=1)        0.230   N532
    SLICE_X17Y40.A       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>1
    SLICE_X17Y40.D3      net (fanout=19)       0.415   intercon0/cs_vector<0><15>1
    SLICE_X17Y40.D       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>21
    SLICE_X13Y52.A6      net (fanout=22)       2.256   intercon0/cs_vector<0><15>2
    SLICE_X13Y52.A       Tilo                  0.259   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT3
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT31
    SLICE_X13Y51.D4      net (fanout=1)        0.474   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT3
    SLICE_X13Y51.D       Tilo                  0.259   mem_interface0/data_out_sr<12>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT32
    SLICE_X13Y51.C1      net (fanout=1)        0.959   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT31
    SLICE_X13Y51.CLK     Tas                   0.373   mem_interface0/data_out_sr<12>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT33
                                                       mem_interface0/data_out_sr_12
    -------------------------------------------------  ---------------------------
    Total                                      7.630ns (2.144ns logic, 5.486ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_8 (FF)
  Destination:          mem_interface0/data_out_sr_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.477ns (Levels of Logic = 5)
  Clock Path Skew:      0.045ns (0.659 - 0.614)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_8 to mem_interface0/data_out_sr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.CQ      Tcko                  0.430   mem_interface0/addr_bus_latched<9>
                                                       mem_interface0/addr_bus_latched_8
    SLICE_X17Y40.A1      net (fanout=75)       1.534   mem_interface0/addr_bus_latched<8>
    SLICE_X17Y40.A       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>1
    SLICE_X17Y40.D3      net (fanout=19)       0.415   intercon0/cs_vector<0><15>1
    SLICE_X17Y40.D       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>21
    SLICE_X13Y52.A6      net (fanout=22)       2.256   intercon0/cs_vector<0><15>2
    SLICE_X13Y52.A       Tilo                  0.259   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT3
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT31
    SLICE_X13Y51.D4      net (fanout=1)        0.474   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT3
    SLICE_X13Y51.D       Tilo                  0.259   mem_interface0/data_out_sr<12>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT32
    SLICE_X13Y51.C1      net (fanout=1)        0.959   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT31
    SLICE_X13Y51.CLK     Tas                   0.373   mem_interface0/data_out_sr<12>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT33
                                                       mem_interface0/data_out_sr_12
    -------------------------------------------------  ---------------------------
    Total                                      7.477ns (1.839ns logic, 5.638ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_11 (FF)
  Destination:          mem_interface0/data_out_sr_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.442ns (Levels of Logic = 6)
  Clock Path Skew:      0.044ns (0.659 - 0.615)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_11 to mem_interface0/data_out_sr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y38.BQ      Tcko                  0.430   mem_interface0/addr_bus_latched<13>
                                                       mem_interface0/addr_bus_latched_11
    SLICE_X17Y40.B1      net (fanout=3)        1.010   mem_interface0/addr_bus_latched<11>
    SLICE_X17Y40.B       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X17Y40.A5      net (fanout=1)        0.230   N532
    SLICE_X17Y40.A       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>1
    SLICE_X17Y40.D3      net (fanout=19)       0.415   intercon0/cs_vector<0><15>1
    SLICE_X17Y40.D       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>21
    SLICE_X13Y52.A6      net (fanout=22)       2.256   intercon0/cs_vector<0><15>2
    SLICE_X13Y52.A       Tilo                  0.259   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT3
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT31
    SLICE_X13Y51.D4      net (fanout=1)        0.474   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT3
    SLICE_X13Y51.D       Tilo                  0.259   mem_interface0/data_out_sr<12>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT32
    SLICE_X13Y51.C1      net (fanout=1)        0.959   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT31
    SLICE_X13Y51.CLK     Tas                   0.373   mem_interface0/data_out_sr<12>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT33
                                                       mem_interface0/data_out_sr_12
    -------------------------------------------------  ---------------------------
    Total                                      7.442ns (2.098ns logic, 5.344ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_out_sr_14 (SLICE_X14Y46.C4), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_15 (FF)
  Destination:          mem_interface0/data_out_sr_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.358ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.296 - 0.302)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_15 to mem_interface0/data_out_sr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.BQ      Tcko                  0.476   mem_interface0/addr_bus_latched<15>
                                                       mem_interface0/addr_bus_latched_15
    SLICE_X17Y40.B2      net (fanout=5)        1.152   mem_interface0/addr_bus_latched<15>
    SLICE_X17Y40.B       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X17Y40.A5      net (fanout=1)        0.230   N532
    SLICE_X17Y40.A       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>1
    SLICE_X17Y40.D3      net (fanout=19)       0.415   intercon0/cs_vector<0><15>1
    SLICE_X17Y40.D       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>21
    SLICE_X14Y51.A6      net (fanout=22)       2.013   intercon0/cs_vector<0><15>2
    SLICE_X14Y51.A       Tilo                  0.235   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT5
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT51
    SLICE_X14Y46.D1      net (fanout=1)        0.987   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT5
    SLICE_X14Y46.D       Tilo                  0.235   mem_interface0/data_out_sr<14>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT52
    SLICE_X14Y46.C4      net (fanout=1)        0.489   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT51
    SLICE_X14Y46.CLK     Tas                   0.349   mem_interface0/data_out_sr<14>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT53
                                                       mem_interface0/data_out_sr_14
    -------------------------------------------------  ---------------------------
    Total                                      7.358ns (2.072ns logic, 5.286ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_8 (FF)
  Destination:          mem_interface0/data_out_sr_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.205ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.296 - 0.303)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_8 to mem_interface0/data_out_sr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.CQ      Tcko                  0.430   mem_interface0/addr_bus_latched<9>
                                                       mem_interface0/addr_bus_latched_8
    SLICE_X17Y40.A1      net (fanout=75)       1.534   mem_interface0/addr_bus_latched<8>
    SLICE_X17Y40.A       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>1
    SLICE_X17Y40.D3      net (fanout=19)       0.415   intercon0/cs_vector<0><15>1
    SLICE_X17Y40.D       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>21
    SLICE_X14Y51.A6      net (fanout=22)       2.013   intercon0/cs_vector<0><15>2
    SLICE_X14Y51.A       Tilo                  0.235   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT5
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT51
    SLICE_X14Y46.D1      net (fanout=1)        0.987   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT5
    SLICE_X14Y46.D       Tilo                  0.235   mem_interface0/data_out_sr<14>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT52
    SLICE_X14Y46.C4      net (fanout=1)        0.489   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT51
    SLICE_X14Y46.CLK     Tas                   0.349   mem_interface0/data_out_sr<14>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT53
                                                       mem_interface0/data_out_sr_14
    -------------------------------------------------  ---------------------------
    Total                                      7.205ns (1.767ns logic, 5.438ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_11 (FF)
  Destination:          mem_interface0/data_out_sr_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.170ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.296 - 0.304)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_11 to mem_interface0/data_out_sr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y38.BQ      Tcko                  0.430   mem_interface0/addr_bus_latched<13>
                                                       mem_interface0/addr_bus_latched_11
    SLICE_X17Y40.B1      net (fanout=3)        1.010   mem_interface0/addr_bus_latched<11>
    SLICE_X17Y40.B       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X17Y40.A5      net (fanout=1)        0.230   N532
    SLICE_X17Y40.A       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>1
    SLICE_X17Y40.D3      net (fanout=19)       0.415   intercon0/cs_vector<0><15>1
    SLICE_X17Y40.D       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>21
    SLICE_X14Y51.A6      net (fanout=22)       2.013   intercon0/cs_vector<0><15>2
    SLICE_X14Y51.A       Tilo                  0.235   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT5
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT51
    SLICE_X14Y46.D1      net (fanout=1)        0.987   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT5
    SLICE_X14Y46.D       Tilo                  0.235   mem_interface0/data_out_sr<14>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT52
    SLICE_X14Y46.C4      net (fanout=1)        0.489   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT51
    SLICE_X14Y46.CLK     Tas                   0.349   mem_interface0/data_out_sr<14>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT53
                                                       mem_interface0/data_out_sr_14
    -------------------------------------------------  ---------------------------
    Total                                      7.170ns (2.026ns logic, 5.144ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_out_sr_11 (SLICE_X13Y51.A5), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_15 (FF)
  Destination:          mem_interface0/data_out_sr_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.179ns (Levels of Logic = 6)
  Clock Path Skew:      0.046ns (0.659 - 0.613)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_15 to mem_interface0/data_out_sr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.BQ      Tcko                  0.476   mem_interface0/addr_bus_latched<15>
                                                       mem_interface0/addr_bus_latched_15
    SLICE_X17Y40.B2      net (fanout=5)        1.152   mem_interface0/addr_bus_latched<15>
    SLICE_X17Y40.B       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X17Y40.A5      net (fanout=1)        0.230   N532
    SLICE_X17Y40.A       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>1
    SLICE_X17Y40.D3      net (fanout=19)       0.415   intercon0/cs_vector<0><15>1
    SLICE_X17Y40.D       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>21
    SLICE_X15Y51.D3      net (fanout=22)       2.261   intercon0/cs_vector<0><15>2
    SLICE_X15Y51.D       Tilo                  0.259   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT2
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT21
    SLICE_X13Y51.B2      net (fanout=1)        0.747   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT2
    SLICE_X13Y51.B       Tilo                  0.259   mem_interface0/data_out_sr<12>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT22
    SLICE_X13Y51.A5      net (fanout=1)        0.230   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT21
    SLICE_X13Y51.CLK     Tas                   0.373   mem_interface0/data_out_sr<12>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT23
                                                       mem_interface0/data_out_sr_11
    -------------------------------------------------  ---------------------------
    Total                                      7.179ns (2.144ns logic, 5.035ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_8 (FF)
  Destination:          mem_interface0/data_out_sr_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.026ns (Levels of Logic = 5)
  Clock Path Skew:      0.045ns (0.659 - 0.614)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_8 to mem_interface0/data_out_sr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.CQ      Tcko                  0.430   mem_interface0/addr_bus_latched<9>
                                                       mem_interface0/addr_bus_latched_8
    SLICE_X17Y40.A1      net (fanout=75)       1.534   mem_interface0/addr_bus_latched<8>
    SLICE_X17Y40.A       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>1
    SLICE_X17Y40.D3      net (fanout=19)       0.415   intercon0/cs_vector<0><15>1
    SLICE_X17Y40.D       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>21
    SLICE_X15Y51.D3      net (fanout=22)       2.261   intercon0/cs_vector<0><15>2
    SLICE_X15Y51.D       Tilo                  0.259   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT2
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT21
    SLICE_X13Y51.B2      net (fanout=1)        0.747   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT2
    SLICE_X13Y51.B       Tilo                  0.259   mem_interface0/data_out_sr<12>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT22
    SLICE_X13Y51.A5      net (fanout=1)        0.230   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT21
    SLICE_X13Y51.CLK     Tas                   0.373   mem_interface0/data_out_sr<12>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT23
                                                       mem_interface0/data_out_sr_11
    -------------------------------------------------  ---------------------------
    Total                                      7.026ns (1.839ns logic, 5.187ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_11 (FF)
  Destination:          mem_interface0/data_out_sr_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.991ns (Levels of Logic = 6)
  Clock Path Skew:      0.044ns (0.659 - 0.615)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_11 to mem_interface0/data_out_sr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y38.BQ      Tcko                  0.430   mem_interface0/addr_bus_latched<13>
                                                       mem_interface0/addr_bus_latched_11
    SLICE_X17Y40.B1      net (fanout=3)        1.010   mem_interface0/addr_bus_latched<11>
    SLICE_X17Y40.B       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X17Y40.A5      net (fanout=1)        0.230   N532
    SLICE_X17Y40.A       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>1
    SLICE_X17Y40.D3      net (fanout=19)       0.415   intercon0/cs_vector<0><15>1
    SLICE_X17Y40.D       Tilo                  0.259   mem_interface0/strobe
                                                       intercon0/cs_vector<0><15>21
    SLICE_X15Y51.D3      net (fanout=22)       2.261   intercon0/cs_vector<0><15>2
    SLICE_X15Y51.D       Tilo                  0.259   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT2
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT21
    SLICE_X13Y51.B2      net (fanout=1)        0.747   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT2
    SLICE_X13Y51.B       Tilo                  0.259   mem_interface0/data_out_sr<12>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT22
    SLICE_X13Y51.A5      net (fanout=1)        0.230   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT21
    SLICE_X13Y51.CLK     Tas                   0.373   mem_interface0/data_out_sr<12>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT23
                                                       mem_interface0/data_out_sr_11
    -------------------------------------------------  ---------------------------
    Total                                      6.991ns (2.098ns logic, 4.893ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_CLK32 = PERIOD TIMEGRP "clk32_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_in_sr_3 (SLICE_X19Y30.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_interface0/data_in_sr_2 (FF)
  Destination:          mem_interface0/data_in_sr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 20.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_interface0/data_in_sr_2 to mem_interface0/data_in_sr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.CQ      Tcko                  0.198   mem_interface0/data_in_sr<3>
                                                       mem_interface0/data_in_sr_2
    SLICE_X19Y30.DX      net (fanout=3)        0.158   mem_interface0/data_in_sr<2>
    SLICE_X19Y30.CLK     Tckdi       (-Th)    -0.059   mem_interface0/data_in_sr<3>
                                                       mem_interface0/data_in_sr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.257ns logic, 0.158ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/bit_count_0 (SLICE_X22Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_interface0/bit_count_0 (FF)
  Destination:          mem_interface0/bit_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 20.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_interface0/bit_count_0 to mem_interface0/bit_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y37.AQ      Tcko                  0.200   mem_interface0/wr_latched
                                                       mem_interface0/bit_count_0
    SLICE_X22Y37.A6      net (fanout=8)        0.047   mem_interface0/bit_count<0>
    SLICE_X22Y37.CLK     Tah         (-Th)    -0.190   mem_interface0/wr_latched
                                                       mem_interface0/Mcount_bit_count_xor<0>11_INV_0
                                                       mem_interface0/bit_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.390ns logic, 0.047ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_in_latched_15 (SLICE_X21Y37.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_interface0/data_in_sr_14 (FF)
  Destination:          mem_interface0/data_in_latched_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.037 - 0.032)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 20.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_interface0/data_in_sr_14 to mem_interface0/data_in_latched_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.CQ      Tcko                  0.198   mem_interface0/data_in_sr<14>
                                                       mem_interface0/data_in_sr_14
    SLICE_X21Y37.DX      net (fanout=2)        0.198   mem_interface0/data_in_sr<14>
    SLICE_X21Y37.CLK     Tckdi       (-Th)    -0.059   mem_interface0/data_in_latched<15>
                                                       mem_interface0/data_in_latched_15
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.257ns logic, 0.198ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK32 = PERIOD TIMEGRP "clk32_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SYS_SPI_SCK_BUFGP/BUFG/I0
  Logical resource: SYS_SPI_SCK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: SYS_SPI_SCK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mem_interface0/data_out_sr<4>/CLK
  Logical resource: mem_interface0/data_out_sr_3/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: SYS_SPI_SCK_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: mem_interface0/data_out_sr<4>/SR
  Logical resource: mem_interface0/data_out_sr_3/SR
  Location pin: SLICE_X16Y31.SR
  Clock network: RP_SPI_CE0N_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14384 paths analyzed, 3077 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.192ns.
--------------------------------------------------------------------------------

Paths for end point debug_long_register_120 (SLICE_X20Y24.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Memory_tester/debug_15 (FF)
  Destination:          debug_long_register_120 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.868ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (0.594 - 0.683)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Memory_tester/debug_15 to debug_long_register_120
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.CQ      Tcko                  0.430   Inst_Memory_tester/debug<15>
                                                       Inst_Memory_tester/debug_15
    SLICE_X7Y46.A4       net (fanout=118)      3.464   Inst_Memory_tester/debug<15>
    SLICE_X7Y46.A        Tilo                  0.259   _n0081_inv12
                                                       _n0081_inv1_3
    SLICE_X20Y24.CE      net (fanout=8)        3.402   _n0081_inv12
    SLICE_X20Y24.CLK     Tceck                 0.313   debug_long_register<123>
                                                       debug_long_register_120
    -------------------------------------------------  ---------------------------
    Total                                      7.868ns (1.002ns logic, 6.866ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debug_sent_counter_1 (FF)
  Destination:          debug_long_register_120 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.571ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.682 - 0.743)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debug_sent_counter_1 to debug_long_register_120
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.BQ      Tcko                  0.476   debug_sent_counter<2>
                                                       debug_sent_counter_1
    SLICE_X7Y46.A2       net (fanout=119)      1.121   debug_sent_counter<1>
    SLICE_X7Y46.A        Tilo                  0.259   _n0081_inv12
                                                       _n0081_inv1_3
    SLICE_X20Y24.CE      net (fanout=8)        3.402   _n0081_inv12
    SLICE_X20Y24.CLK     Tceck                 0.313   debug_long_register<123>
                                                       debug_long_register_120
    -------------------------------------------------  ---------------------------
    Total                                      5.571ns (1.048ns logic, 4.523ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debug_sent_counter_2 (FF)
  Destination:          debug_long_register_120 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.396ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.682 - 0.743)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debug_sent_counter_2 to debug_long_register_120
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.CQ      Tcko                  0.476   debug_sent_counter<2>
                                                       debug_sent_counter_2
    SLICE_X7Y46.A3       net (fanout=118)      0.946   debug_sent_counter<2>
    SLICE_X7Y46.A        Tilo                  0.259   _n0081_inv12
                                                       _n0081_inv1_3
    SLICE_X20Y24.CE      net (fanout=8)        3.402   _n0081_inv12
    SLICE_X20Y24.CLK     Tceck                 0.313   debug_long_register<123>
                                                       debug_long_register_120
    -------------------------------------------------  ---------------------------
    Total                                      5.396ns (1.048ns logic, 4.348ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point debug_long_register_122 (SLICE_X20Y24.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Memory_tester/debug_15 (FF)
  Destination:          debug_long_register_122 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.824ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (0.594 - 0.683)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Memory_tester/debug_15 to debug_long_register_122
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.CQ      Tcko                  0.430   Inst_Memory_tester/debug<15>
                                                       Inst_Memory_tester/debug_15
    SLICE_X7Y46.A4       net (fanout=118)      3.464   Inst_Memory_tester/debug<15>
    SLICE_X7Y46.A        Tilo                  0.259   _n0081_inv12
                                                       _n0081_inv1_3
    SLICE_X20Y24.CE      net (fanout=8)        3.402   _n0081_inv12
    SLICE_X20Y24.CLK     Tceck                 0.269   debug_long_register<123>
                                                       debug_long_register_122
    -------------------------------------------------  ---------------------------
    Total                                      7.824ns (0.958ns logic, 6.866ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debug_sent_counter_1 (FF)
  Destination:          debug_long_register_122 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.527ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.682 - 0.743)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debug_sent_counter_1 to debug_long_register_122
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.BQ      Tcko                  0.476   debug_sent_counter<2>
                                                       debug_sent_counter_1
    SLICE_X7Y46.A2       net (fanout=119)      1.121   debug_sent_counter<1>
    SLICE_X7Y46.A        Tilo                  0.259   _n0081_inv12
                                                       _n0081_inv1_3
    SLICE_X20Y24.CE      net (fanout=8)        3.402   _n0081_inv12
    SLICE_X20Y24.CLK     Tceck                 0.269   debug_long_register<123>
                                                       debug_long_register_122
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (1.004ns logic, 4.523ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debug_sent_counter_2 (FF)
  Destination:          debug_long_register_122 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.352ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.682 - 0.743)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debug_sent_counter_2 to debug_long_register_122
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.CQ      Tcko                  0.476   debug_sent_counter<2>
                                                       debug_sent_counter_2
    SLICE_X7Y46.A3       net (fanout=118)      0.946   debug_sent_counter<2>
    SLICE_X7Y46.A        Tilo                  0.259   _n0081_inv12
                                                       _n0081_inv1_3
    SLICE_X20Y24.CE      net (fanout=8)        3.402   _n0081_inv12
    SLICE_X20Y24.CLK     Tceck                 0.269   debug_long_register<123>
                                                       debug_long_register_122
    -------------------------------------------------  ---------------------------
    Total                                      5.352ns (1.004ns logic, 4.348ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point debug_long_register_123 (SLICE_X20Y24.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Memory_tester/debug_15 (FF)
  Destination:          debug_long_register_123 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.821ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (0.594 - 0.683)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Memory_tester/debug_15 to debug_long_register_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.CQ      Tcko                  0.430   Inst_Memory_tester/debug<15>
                                                       Inst_Memory_tester/debug_15
    SLICE_X7Y46.A4       net (fanout=118)      3.464   Inst_Memory_tester/debug<15>
    SLICE_X7Y46.A        Tilo                  0.259   _n0081_inv12
                                                       _n0081_inv1_3
    SLICE_X20Y24.CE      net (fanout=8)        3.402   _n0081_inv12
    SLICE_X20Y24.CLK     Tceck                 0.266   debug_long_register<123>
                                                       debug_long_register_123
    -------------------------------------------------  ---------------------------
    Total                                      7.821ns (0.955ns logic, 6.866ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debug_sent_counter_1 (FF)
  Destination:          debug_long_register_123 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.524ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.682 - 0.743)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debug_sent_counter_1 to debug_long_register_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.BQ      Tcko                  0.476   debug_sent_counter<2>
                                                       debug_sent_counter_1
    SLICE_X7Y46.A2       net (fanout=119)      1.121   debug_sent_counter<1>
    SLICE_X7Y46.A        Tilo                  0.259   _n0081_inv12
                                                       _n0081_inv1_3
    SLICE_X20Y24.CE      net (fanout=8)        3.402   _n0081_inv12
    SLICE_X20Y24.CLK     Tceck                 0.266   debug_long_register<123>
                                                       debug_long_register_123
    -------------------------------------------------  ---------------------------
    Total                                      5.524ns (1.001ns logic, 4.523ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debug_sent_counter_2 (FF)
  Destination:          debug_long_register_123 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.349ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.682 - 0.743)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debug_sent_counter_2 to debug_long_register_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.CQ      Tcko                  0.476   debug_sent_counter<2>
                                                       debug_sent_counter_2
    SLICE_X7Y46.A3       net (fanout=118)      0.946   debug_sent_counter<2>
    SLICE_X7Y46.A        Tilo                  0.259   _n0081_inv12
                                                       _n0081_inv1_3
    SLICE_X20Y24.CE      net (fanout=8)        3.402   _n0081_inv12
    SLICE_X20Y24.CLK     Tceck                 0.266   debug_long_register<123>
                                                       debug_long_register_123
    -------------------------------------------------  ---------------------------
    Total                                      5.349ns (1.001ns logic, 4.348ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SDRAM_Controller/iob_data_next_15 (SLICE_X8Y21.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SDRAM_Controller/save_data_in_31 (FF)
  Destination:          Inst_SDRAM_Controller/iob_data_next_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SDRAM_Controller/save_data_in_31 to Inst_SDRAM_Controller/iob_data_next_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y21.BMUX     Tshcko                0.244   Inst_SDRAM_Controller/save_data_in<30>
                                                       Inst_SDRAM_Controller/save_data_in_31
    SLICE_X8Y21.DX       net (fanout=1)        0.113   Inst_SDRAM_Controller/save_data_in<31>
    SLICE_X8Y21.CLK      Tckdi       (-Th)    -0.041   Inst_SDRAM_Controller/iob_data_next<15>
                                                       Inst_SDRAM_Controller/iob_data_next_15
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.285ns logic, 0.113ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point reg0/reg_in_d_3_0 (SLICE_X19Y58.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debug_long_register_112 (FF)
  Destination:          reg0/reg_in_d_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debug_long_register_112 to reg0/reg_in_d_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.AQ      Tcko                  0.200   debug_long_register<115>
                                                       debug_long_register_112
    SLICE_X19Y58.AX      net (fanout=1)        0.141   debug_long_register<112>
    SLICE_X19Y58.CLK     Tckdi       (-Th)    -0.059   reg0/reg_in_d_3<3>
                                                       reg0/reg_in_d_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point reg0/reg_in_d_3_2 (SLICE_X19Y58.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debug_long_register_114 (FF)
  Destination:          reg0/reg_in_d_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debug_long_register_114 to reg0/reg_in_d_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y58.CQ      Tcko                  0.200   debug_long_register<115>
                                                       debug_long_register_114
    SLICE_X19Y58.CX      net (fanout=1)        0.144   debug_long_register<114>
    SLICE_X19Y58.CLK     Tckdi       (-Th)    -0.059   reg0/reg_in_d_3<3>
                                                       reg0/reg_in_d_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll0/clkout1_buf/I0
  Logical resource: pll0/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: pll0/clk2x
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: Inst_SDRAM_Controller/iob_address<10>/CLK0
  Logical resource: Inst_SDRAM_Controller/iob_address_10/CK0
  Location pin: OLOGIC_X0Y18.CLK0
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: Inst_SDRAM_Controller/iob_address<11>/CLK0
  Logical resource: Inst_SDRAM_Controller/iob_address_11/CK0
  Location pin: OLOGIC_X3Y3.CLK0
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      8.000ns|     16.384ns|            0|            0|            0|        14384|
| TS_pll0_clk2x                 |     10.000ns|      8.192ns|          N/A|            0|            0|        14384|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    8.192|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYS_SPI_SCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYS_SPI_SCK    |    7.619|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15842 paths, 0 nets, and 4020 connections

Design statistics:
   Minimum period:   8.192ns{1}   (Maximum frequency: 122.070MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 10 09:57:45 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 245 MB



