INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol divstallE, assumed default net type wire [E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/datapath.v:112]
WARNING: [VRFC 10-2938] 'divstallE' is already implicitly declared on line 112 [E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/datapath.v:179]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/new/hiloreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/new/loaddec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loaddec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/new/loadmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadmux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/mips.v:45]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/mips.v:45]
INFO: [VRFC 10-2458] undeclared symbol memwriteM, assumed default net type wire [E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/mips.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/lab_4/lab_4.srcs/sources_1/new/storemux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module storemux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkPlaceVivado/test/HardwareDesign-master/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
