<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de pads_qspi.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp2350/hardware_regs/include/hardware/regs/pads_qspi.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : PADS_QSPI</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef _HARDWARE_REGS_PADS_QSPI_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define _HARDWARE_REGS_PADS_QSPI_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// Register    : PADS_QSPI_VOLTAGE_SELECT</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Description : Voltage select. Per bank control</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">//               0x0 -&gt; Set voltage to 3.3V (DVDD &gt;= 2V5)</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//               0x1 -&gt; Set voltage to 1.8V (DVDD &lt;= 1V8)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8fb4dcd07fd10b36e818a65ff7ae2f18">   20</a></span><span class="preprocessor">#define PADS_QSPI_VOLTAGE_SELECT_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3af4a8c85562b6e41a5c0b94b4711046">   21</a></span><span class="preprocessor">#define PADS_QSPI_VOLTAGE_SELECT_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#adac271e8a15ec68d8c1467d06e81e2a5">   22</a></span><span class="preprocessor">#define PADS_QSPI_VOLTAGE_SELECT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a1fe5c9efbb4d58db6c2b5f534e41e322">   23</a></span><span class="preprocessor">#define PADS_QSPI_VOLTAGE_SELECT_MSB    _u(0)</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a83b0901cb4d5f1a4ee1ed8bb5cc55997">   24</a></span><span class="preprocessor">#define PADS_QSPI_VOLTAGE_SELECT_LSB    _u(0)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a35c6c52caf0f877ae75720093ee125a5">   25</a></span><span class="preprocessor">#define PADS_QSPI_VOLTAGE_SELECT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2235fd6ab44da46c68ac17d74a7dc3ca">   26</a></span><span class="preprocessor">#define PADS_QSPI_VOLTAGE_SELECT_VALUE_3V3 _u(0x0)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab5af2258291d51087f3dbb27cf2eaca2">   27</a></span><span class="preprocessor">#define PADS_QSPI_VOLTAGE_SELECT_VALUE_1V8 _u(0x1)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// Register    : PADS_QSPI_GPIO_QSPI_SCLK</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a86cea4bbf9bbc0456c3d2b504fc7c756">   30</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a1410c1ffba38a05516c79f99334c43ae">   31</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_BITS   _u(0x000001ff)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5974b38b92460b3eecc636f28a8fdc1c">   32</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_RESET  _u(0x00000156)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SCLK_ISO</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">// Description : Pad isolation control. Remove this once the pad is configured</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">//               by software.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a59a06042d144da9d1e4877979e47b377">   37</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_ISO_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2dba18b03adab958a08521f2ff746be3">   38</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_ISO_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a60441ea02631bcbf9b6a8c66fa13e7fe">   39</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_ISO_MSB    _u(8)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a58cf25ebeb007d1780a5a8dd1c0b8c2d">   40</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_ISO_LSB    _u(8)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a0d9d76cee0d1b842400cbde707a1660a">   41</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_ISO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SCLK_OD</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">// Description : Output disable. Has priority over output enable from</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">//               peripherals</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4ff33776ac2ba51f533044e38cbfd68b">   46</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_OD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8295d90b79200181d6110476adc93683">   47</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_OD_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4e4bdc3137ad88cda78d94dfcbfe46cc">   48</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_OD_MSB    _u(7)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8a9ef53659389f6313b3fa712c5e63c1">   49</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_OD_LSB    _u(7)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#abe90d06bf69a1237b79fcb3ecef2248a">   50</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_OD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SCLK_IE</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">// Description : Input enable</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a44a8b31359ae024263b56250378b3796">   54</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_IE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae329a79d1dc76641a720a812e0417b88">   55</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_IE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#abda597f585be429987f79077e151f593">   56</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_IE_MSB    _u(6)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae8bbddc2160252071c80ddbfa3e6ec1f">   57</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_IE_LSB    _u(6)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab1ecfff8d5cf701012e7d2e5dc9c35f3">   58</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_IE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SCLK_DRIVE</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">// Description : Drive strength.</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">//               0x0 -&gt; 2mA</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">//               0x1 -&gt; 4mA</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">//               0x2 -&gt; 8mA</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">//               0x3 -&gt; 12mA</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2e3dbe03a22212826388d1cdc80f2234">   66</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a0cb3dfdd9cf301af8a6b61faaedf019d">   67</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_BITS   _u(0x00000030)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af3f86876e20412c8b68353a2dd82c16a">   68</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_MSB    _u(5)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a9180826006bba0747146351c5b56ba87">   69</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_LSB    _u(4)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab561d06d590b4032277e49b2c7ded07e">   70</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a10dd6eb5bc0811a8664b15feb3ef5d8f">   71</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_VALUE_2MA _u(0x0)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3a552f5361e599088d00c67498532fbc">   72</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_VALUE_4MA _u(0x1)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a9e0f34f42107a3cb591bcc6132d059f7">   73</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_VALUE_8MA _u(0x2)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3a55a612d2185631dd713c15c5770c48">   74</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_DRIVE_VALUE_12MA _u(0x3)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SCLK_PUE</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">// Description : Pull up enable</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a1555df5d6174385952921c5e91f625ad">   78</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_PUE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7f599eaa3fc64cfa8775d37a83f6ea71">   79</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_PUE_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a71c77ed8a1feb6b4bb336da9607d97cd">   80</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_PUE_MSB    _u(3)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aa5fc7a17eb20c60d1ca8f29fffc562f0">   81</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_PUE_LSB    _u(3)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2302df76bad018cfb6997c95ed5aa40b">   82</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_PUE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SCLK_PDE</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">// Description : Pull down enable</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aa02cba116c2f696c55016eb83eec6047">   86</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_PDE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4fbdd9ea9d5742a20f11decf0c348d84">   87</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_PDE_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a37951d91e0ada4e3823da4da1f1c521b">   88</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_PDE_MSB    _u(2)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4cac1423bd4f11286174619e0ba88cc7">   89</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_PDE_LSB    _u(2)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a0b344f238fe85d8ba5fff868fee09c74">   90</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_PDE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">// Description : Enable schmitt trigger</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a824961230f637f6c4ad18ca000349961">   94</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#acfdc57b6dc0ba7511c90476a7fde6ee1">   95</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af1e10c332c6ab9ec4f14de3682aa9fe4">   96</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_MSB    _u(1)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a88dc77fde3687932b5a229039ad43d45">   97</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_LSB    _u(1)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af71736f1d0ea2a388b4f99e9f5d126dd">   98</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_SCHMITT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">// Description : Slew rate control. 1 = Fast, 0 = Slow</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a98c36a247fea8b90f65d740ad8c86bc6">  102</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aaf1eb83a0c6ac13c486e41c03f8ce414">  103</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3a25e066cbc41631b63a4cd1d97e2f0d">  104</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_MSB    _u(0)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac2bcff0a14709e167d4468ab6a537bed">  105</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_LSB    _u(0)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5b9c2a139dbfadfcef539530e3e5fa52">  106</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SCLK_SLEWFAST_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">// Register    : PADS_QSPI_GPIO_QSPI_SD0</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a52055db30eaca49ccb18c701c3b38a6d">  109</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab7bfbac8cf24bbe8f0b2be4a0a0bfac9">  110</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_BITS   _u(0x000001ff)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac47430955bce3ce5a0eda6496fcfc337">  111</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_RESET  _u(0x00000156)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD0_ISO</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">// Description : Pad isolation control. Remove this once the pad is configured</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">//               by software.</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3f9be7caf4e3691da67acfd86eddd0d0">  116</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_ISO_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae69ca8925e098a859096effd6c18181b">  117</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_ISO_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a619c5b1707d50a9126af5f1ae0d3c6f1">  118</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_ISO_MSB    _u(8)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac22ca7c299ce887ab8bcc4934aa9f223">  119</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_ISO_LSB    _u(8)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#adf3643ab381aa6de12b45733669490e6">  120</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_ISO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD0_OD</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">// Description : Output disable. Has priority over output enable from</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">//               peripherals</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af263ee23cb4bcbb3d90dae4d10020f60">  125</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_OD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aed04a37d80711964469d4a9a034531a9">  126</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_OD_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a30087ba22ccacfd60dde74c581bd4d65">  127</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_OD_MSB    _u(7)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#afbcee84e89024ac4a4a246347e661393">  128</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_OD_LSB    _u(7)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a81f4fb9fd611b76541df0891d4d72c90">  129</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_OD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD0_IE</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">// Description : Input enable</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a1d8611800c6134a11c79fc25e8c0a9e6">  133</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_IE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a421168fe567061e71008196f21049e29">  134</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_IE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab53a404aa1636124495a7e884ecffe49">  135</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_IE_MSB    _u(6)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#acd8b47fc49da9cef2e9ecca09adbe822">  136</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_IE_LSB    _u(6)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a17469582558bd51ca1506a76371d96f2">  137</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_IE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD0_DRIVE</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">// Description : Drive strength.</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">//               0x0 -&gt; 2mA</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">//               0x1 -&gt; 4mA</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">//               0x2 -&gt; 8mA</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">//               0x3 -&gt; 12mA</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a79714425aafe572003c91350818fa0eb">  145</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_DRIVE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a467c7c14c69f4953c2d017103a3f83d9">  146</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_DRIVE_BITS   _u(0x00000030)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#abbe0664f6034d5972b2b9decefdaa48d">  147</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_DRIVE_MSB    _u(5)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#afd9a92d8a8fb5880f806f5a18cf78c91">  148</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_DRIVE_LSB    _u(4)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac0e3cb107b7bd8e09e437db08908e7ff">  149</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_DRIVE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a526e264041a61cfaa8ccaa8d36e1164a">  150</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_DRIVE_VALUE_2MA _u(0x0)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2011bddeefd44aa96572d0c6610223a7">  151</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_DRIVE_VALUE_4MA _u(0x1)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac046117096c561771934eba2401f2d56">  152</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_DRIVE_VALUE_8MA _u(0x2)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8681fb6958e47b3daa6eed2330529565">  153</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_DRIVE_VALUE_12MA _u(0x3)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD0_PUE</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">// Description : Pull up enable</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3e3ca69b57620e4d435740bb878ec4a4">  157</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_PUE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac7f55996ce8342a87d9d389948238150">  158</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_PUE_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aab2d7d5ed4ba54b4d544c79333d15bd9">  159</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_PUE_MSB    _u(3)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a31b8168a3a0445a836fa988dbfc5803d">  160</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_PUE_LSB    _u(3)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a39e694e39583e68f0e5ddfd7156e94e0">  161</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_PUE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD0_PDE</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">// Description : Pull down enable</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aedb897bda48f0b3829ca5805003220aa">  165</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_PDE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a569f9018dbb9cf533f1049607293ffb2">  166</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_PDE_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac53084d6d39564fa10097262ee743467">  167</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_PDE_MSB    _u(2)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a63608ad7c8b6f19a09c01c38f6421f23">  168</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_PDE_LSB    _u(2)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7444c763bd0b34f76733d839bf50965c">  169</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_PDE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD0_SCHMITT</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">// Description : Enable schmitt trigger</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5122263a3f388ea40ff7cefb3f7b80fe">  173</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a25c3cd383eb99f48b3806ac4ddf0a1ec">  174</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aa3c9c8732c5b9e3140d875d8c1931c75">  175</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_MSB    _u(1)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a19a8229769a209b75a294661c4529bb6">  176</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_LSB    _u(1)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a14e7a0cc02521852bce68e40c5b34c28">  177</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_SCHMITT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">// Description : Slew rate control. 1 = Fast, 0 = Slow</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a56039531bbfd9d511b7600dc736205a2">  181</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a22ea837ee520449aa86c5b896215a065">  182</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2986ebceef1e2af9e317b8bb2997758c">  183</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_MSB    _u(0)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a578ac1130128bd46f6d03de6d1485ad1">  184</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_LSB    _u(0)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a1c91b544b5ed543c7683c1331f3adbf3">  185</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD0_SLEWFAST_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">// Register    : PADS_QSPI_GPIO_QSPI_SD1</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5a6bdcb4dc8a48d62f253d20963528ca">  188</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_OFFSET _u(0x0000000c)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab851a18997309738d80dbfc76e577a63">  189</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_BITS   _u(0x000001ff)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae711580edacdfcbbe9d56bddb36b70e1">  190</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_RESET  _u(0x00000156)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD1_ISO</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">// Description : Pad isolation control. Remove this once the pad is configured</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">//               by software.</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab11f91a133322311bdc4dc7a7ac43014">  195</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_ISO_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a955331262f105dcebcac5e8bc61acc97">  196</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_ISO_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2cbb63c51d6724f4f2776019827e588d">  197</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_ISO_MSB    _u(8)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5d618915f764502f4e969b6929b7aeb7">  198</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_ISO_LSB    _u(8)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a600f51ce5bbea3692b9c1d7d2937c280">  199</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_ISO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD1_OD</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">// Description : Output disable. Has priority over output enable from</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">//               peripherals</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a30c63f1f8710ef9688f0348cee76103d">  204</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_OD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af32666997dafd9a17d18e9040ab9f6bd">  205</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_OD_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae61d5c95ad256350301f32a4f44c7e7e">  206</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_OD_MSB    _u(7)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a11b4873b7f87a62346e57c85b1cbc55e">  207</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_OD_LSB    _u(7)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a351814ae075ff7da517ce6fd0c0c406d">  208</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_OD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD1_IE</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">// Description : Input enable</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a907739486a8e75b4a5b2ed00dfe4ab83">  212</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_IE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a82ef8b3646dbbe250d735be6878ab414">  213</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_IE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a9f03c55b6c33a3bb8093d6351e81e007">  214</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_IE_MSB    _u(6)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae12c29b5b8a7c74e011fcc61c74cadc8">  215</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_IE_LSB    _u(6)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a09b4b81d289afa51f53e0cd33fb84383">  216</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_IE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD1_DRIVE</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">// Description : Drive strength.</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">//               0x0 -&gt; 2mA</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">//               0x1 -&gt; 4mA</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">//               0x2 -&gt; 8mA</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">//               0x3 -&gt; 12mA</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a529ae4b3acb993c44596372fbe2f875b">  224</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_DRIVE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4f80a31650822c263fee37d356c0303c">  225</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_DRIVE_BITS   _u(0x00000030)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a58cb752633bd4a1ef9407b310cfad81f">  226</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_DRIVE_MSB    _u(5)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a31b04d2a2712cf6545d8310ecc36ce77">  227</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_DRIVE_LSB    _u(4)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af174538404ced8974c2a6a3a7cc6e27b">  228</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_DRIVE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7a7d8c9deaec34721097bbd733d3f981">  229</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_DRIVE_VALUE_2MA _u(0x0)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8e5f2f0a26e0afd485f4a4454bd64a2f">  230</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_DRIVE_VALUE_4MA _u(0x1)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2c12826eba565561a742dfbb8dc6db4f">  231</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_DRIVE_VALUE_8MA _u(0x2)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a0e469313b64df9599f8c84d5a8eecfcf">  232</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_DRIVE_VALUE_12MA _u(0x3)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD1_PUE</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">// Description : Pull up enable</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#abeab4603fea1582ded9a8e9608ae1da0">  236</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_PUE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a398ae57aea08bd575bd1b1b020b03d86">  237</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_PUE_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aaf33eca8ebe65f731000efd4e2674ac3">  238</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_PUE_MSB    _u(3)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a9ada06904345325e2f7f7f9c8c0f366e">  239</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_PUE_LSB    _u(3)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a44c13db390a41b45ae336a767559be0c">  240</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_PUE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD1_PDE</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">// Description : Pull down enable</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a6ba9e438481322c94d2ddd07a3f013fa">  244</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_PDE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a6a22c3e34ed82cd1f64c1b5c76e5c916">  245</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_PDE_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a74913595667f2ae8e421058f835b956f">  246</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_PDE_MSB    _u(2)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab08c448d97aeb9397295f8260730ba74">  247</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_PDE_LSB    _u(2)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#abf95e5169daa223e11d56674bce4dee6">  248</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_PDE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD1_SCHMITT</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">// Description : Enable schmitt trigger</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2f6f8c3366e81624ca030f21ec0875fc">  252</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a103a6d54c6fcaca716d01ed69179abe8">  253</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aa1af423ab184811e41e3296b251925ee">  254</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_MSB    _u(1)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2c3364e3791dc25041d509afa1ae3b9c">  255</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_LSB    _u(1)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a79df3e69203548a9220426159fe37729">  256</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_SCHMITT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">// Description : Slew rate control. 1 = Fast, 0 = Slow</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#adb0164165ce375ab8f9dedd8487d38ab">  260</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac0ec5a64bd194d09442f1788f91e80a9">  261</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aade829dfee211e19298d1b69c6387822">  262</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_MSB    _u(0)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7817b802a920998dac7ff00e42f2edf5">  263</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_LSB    _u(0)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a64eb48f96eb5ceda39936f715d4005b6">  264</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD1_SLEWFAST_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">// Register    : PADS_QSPI_GPIO_QSPI_SD2</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af94de171d5dd5c569aa7258e07645106">  267</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a27ecfd1227cf1ecb9703d043fd26d03c">  268</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_BITS   _u(0x000001ff)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a1591d09927edad77b11f74cc4991f441">  269</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_RESET  _u(0x0000015a)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD2_ISO</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">// Description : Pad isolation control. Remove this once the pad is configured</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">//               by software.</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac45c56a036a0a9f9c9f510678b8da14a">  274</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_ISO_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a39a70ee01f9a7687f1a331f3862ecea8">  275</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_ISO_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#add63eac23a208a937e47b7091ed9dbe7">  276</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_ISO_MSB    _u(8)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a10cd53045980fa9d99c05da2c83599aa">  277</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_ISO_LSB    _u(8)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ad1ed787e40dadaf03c6b2ff623276e1c">  278</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_ISO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD2_OD</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">// Description : Output disable. Has priority over output enable from</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">//               peripherals</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a6cacf5237eb74fc9b0b546ca3e8bb4d2">  283</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_OD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#adfef92c43ae407fd531dd90b9184ebe7">  284</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_OD_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a91f7020e636da1ca5d163a395341a4fd">  285</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_OD_MSB    _u(7)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a49b99ab4137f6901ef25b0769317fae3">  286</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_OD_LSB    _u(7)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a9fa09cf9b52642aa621d35e9d660b4f3">  287</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_OD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD2_IE</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">// Description : Input enable</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab4cdfa8391b379d400bfb3ebf3389b08">  291</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_IE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab3c36d3e3728112e5fa662316d893055">  292</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_IE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac4239959f655a630f539fd0664e93558">  293</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_IE_MSB    _u(6)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#adbd0ba4dcf774ea28ffd0b880b6a9173">  294</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_IE_LSB    _u(6)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae7b3db4bd7b5023da844e92012767688">  295</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_IE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD2_DRIVE</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">// Description : Drive strength.</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">//               0x0 -&gt; 2mA</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">//               0x1 -&gt; 4mA</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">//               0x2 -&gt; 8mA</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">//               0x3 -&gt; 12mA</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7994df36bded415c7c42d796d3dab527">  303</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_DRIVE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8972d002a458be6ace6657f0489540e5">  304</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_DRIVE_BITS   _u(0x00000030)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3fc967573036fe464ffd0d260b32c5db">  305</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_DRIVE_MSB    _u(5)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a1fe5f2c78a1666f9e3521320a0648ecd">  306</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_DRIVE_LSB    _u(4)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ad1a894243d8cb693513cd8053fb68784">  307</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_DRIVE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#afac51dfd6c2a0ccb3e7707b9996a35d3">  308</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_DRIVE_VALUE_2MA _u(0x0)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab145f1170a6be84694a44b2838cafa80">  309</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_DRIVE_VALUE_4MA _u(0x1)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4a32ef53ebbd3d7adcd56f9d567ddfda">  310</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_DRIVE_VALUE_8MA _u(0x2)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae54dbfc19e6d23907f0ed85631fd7553">  311</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_DRIVE_VALUE_12MA _u(0x3)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD2_PUE</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">// Description : Pull up enable</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2cb698294d782bc768efe1e127772255">  315</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_PUE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a83ebc01a3fbeb9b70c3c8347e185cce2">  316</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_PUE_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a29cdbe63e9a547493dcfd7e2ad002693">  317</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_PUE_MSB    _u(3)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af69abc47a70159d4b560a62dbc998e35">  318</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_PUE_LSB    _u(3)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae4739db108a5a378cc67b3c22e9bd7af">  319</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_PUE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD2_PDE</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">// Description : Pull down enable</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac2e0bb74037ea769e64d108e97bc261e">  323</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_PDE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a90b555de254823fe57d5e3e549c76e45">  324</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_PDE_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aa17b97a0e034197a22681ab300e7568e">  325</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_PDE_MSB    _u(2)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a365be0144e7b702fea068086dc0da6b4">  326</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_PDE_LSB    _u(2)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae7fec9fbd33089e544a78c17251f3341">  327</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_PDE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD2_SCHMITT</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">// Description : Enable schmitt trigger</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3b825f36cf0d56b0e98dc51f3f4f915b">  331</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a0308962ed2fc76960651d32b80bf8d0b">  332</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a26d52b7af444a0f882d87aba80dee34b">  333</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_MSB    _u(1)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aff625353be876ca0a790b11c8c2478b8">  334</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_LSB    _u(1)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aa0476860a6f5fecde55019169c80e4da">  335</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_SCHMITT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">// Description : Slew rate control. 1 = Fast, 0 = Slow</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a58756bf7afb2f8ec2f25e68e8ebeed58">  339</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab4e9c27a01a26aab215f23fe652d9af0">  340</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3a63fa32727a82912b9880554447bc90">  341</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_MSB    _u(0)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af261b6aa7054b8b58b1d1a86a078cedb">  342</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_LSB    _u(0)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#abef2f600334e25711e903e1874eb0618">  343</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD2_SLEWFAST_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">// Register    : PADS_QSPI_GPIO_QSPI_SD3</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a1d8b342e98874bb68bf29d8835b94461">  346</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7ebd587ff4c4e8ba4ee4296d20ce9760">  347</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_BITS   _u(0x000001ff)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#afcfb03a70f8cf90e4e10d1fdece85ca9">  348</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_RESET  _u(0x0000015a)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD3_ISO</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">// Description : Pad isolation control. Remove this once the pad is configured</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">//               by software.</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7ed899d8825f340e17898076da34a9c7">  353</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_ISO_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af39602ecfcaaa81b98bf987d3eb5e589">  354</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_ISO_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac22b29f480bc4f6989e9ce6f7037dc11">  355</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_ISO_MSB    _u(8)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#abb6be2d5dc601f4afc36f8ba50c359ff">  356</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_ISO_LSB    _u(8)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4a24d67be80cdf52eba6211cc1d35369">  357</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_ISO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD3_OD</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">// Description : Output disable. Has priority over output enable from</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">//               peripherals</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a0de1fbc92bba9cf45a710d46491a00f9">  362</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_OD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2bfefe6422ce6cab4c3d43afceef30d3">  363</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_OD_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5aeccfdd0e67091c48451649d4420e21">  364</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_OD_MSB    _u(7)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac8daef3dca6cdc3cec69056e4538f484">  365</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_OD_LSB    _u(7)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aaa44f2ccb8dbf8944a448bff9dbddddd">  366</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_OD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD3_IE</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">// Description : Input enable</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5ed3e0dbf3b4d95ab6bc4bb592b7b296">  370</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_IE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aedfc35c422d3fabb713b10993edaa8e3">  371</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_IE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a6398fd7e2af99bec46b4eafea44fdf8d">  372</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_IE_MSB    _u(6)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8ec91940837a1b9080b04dda37c5b99a">  373</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_IE_LSB    _u(6)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a93ea05ceec6a6075b88bfe09f878b0f9">  374</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_IE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD3_DRIVE</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">// Description : Drive strength.</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">//               0x0 -&gt; 2mA</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">//               0x1 -&gt; 4mA</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">//               0x2 -&gt; 8mA</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">//               0x3 -&gt; 12mA</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8c85f1cbb7294e2d51f4f5735a6855a7">  382</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_DRIVE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aca9bc87db994758c05db1df7a96f4a97">  383</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_DRIVE_BITS   _u(0x00000030)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a01b7ca316e623c33c497ceff4adf3c84">  384</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_DRIVE_MSB    _u(5)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aef0a91762d835198b9e646809c7d6fcd">  385</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_DRIVE_LSB    _u(4)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a41eed39f5542ae85eb1069b81ec4c547">  386</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_DRIVE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a38f41eec1d3452a70e71b53ad88d4797">  387</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_DRIVE_VALUE_2MA _u(0x0)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a352e98e3bbf9ced87bb8225794662d9f">  388</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_DRIVE_VALUE_4MA _u(0x1)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae7b11bbc9c4a950b263332f77f81353c">  389</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_DRIVE_VALUE_8MA _u(0x2)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a181f760b0946078b8583bd0fbebcecac">  390</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_DRIVE_VALUE_12MA _u(0x3)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD3_PUE</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">// Description : Pull up enable</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7de5de71199bfd1ef61d86bf047ed3c9">  394</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_PUE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4886efea83c75ba59ba2bbfe9388a114">  395</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_PUE_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#afbbc86721db77335af1e1f6acc264379">  396</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_PUE_MSB    _u(3)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8a159ba5fdec35eca903e239bbc0d562">  397</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_PUE_LSB    _u(3)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a358792cdb9e755d561930ece75ab6aed">  398</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_PUE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD3_PDE</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">// Description : Pull down enable</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aabc5ea12fd5aae7a8fc094067f4e373a">  402</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_PDE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4314fa2d788e8d68c189f013cba85891">  403</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_PDE_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a79ee48b9f4149d83905cc7521bbae369">  404</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_PDE_MSB    _u(2)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a104d58ecc45ab6e84ad238ab6497a433">  405</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_PDE_LSB    _u(2)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a1b8f33bd94290e02ecb0d19145e4e63a">  406</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_PDE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD3_SCHMITT</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">// Description : Enable schmitt trigger</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5b5e6165291a29bdfc495c3727ac530d">  410</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aae9e19d45056eeed08b2aa88c6537f7d">  411</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2edfe065997bcb69eeb54fd2a15b10f4">  412</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_MSB    _u(1)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#afabb6e1404487b288cde12bd7c65918e">  413</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_LSB    _u(1)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8bf8467c2d88fbb366670de093fa91a0">  414</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_SCHMITT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">// Description : Slew rate control. 1 = Fast, 0 = Slow</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aca462e17040c345d252dbca3568c2178">  418</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a67ae44ad5e312df97f216d90f0c3750d">  419</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a70f90a92bf874f5d72cab8c0341f8074">  420</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_MSB    _u(0)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5c1d0797ae49a9a897108482ac1e9c9f">  421</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_LSB    _u(0)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ae409e68aeca4f1b7f7b8832e9d07d0d8">  422</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SD3_SLEWFAST_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">// Register    : PADS_QSPI_GPIO_QSPI_SS</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a783ea4829e56db4a407585b6cddc06a1">  425</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a3c74acf4a5bd481834b553f85d1577ad">  426</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_BITS   _u(0x000001ff)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a19840dadeabd5624772af400725e432c">  427</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_RESET  _u(0x0000015a)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SS_ISO</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">// Description : Pad isolation control. Remove this once the pad is configured</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">//               by software.</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a42d24936b68397ac84fb991a83efca80">  432</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_ISO_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#acb8fbd35923f28555d9c321ea82c7bd8">  433</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_ISO_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7288ca649053e96bdc4584933f425c73">  434</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_ISO_MSB    _u(8)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ac08d9e4d5f9bf7381ed9703cee3f93eb">  435</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_ISO_LSB    _u(8)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#adfd1a30592ee146b0709d3ddefa55038">  436</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_ISO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SS_OD</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">// Description : Output disable. Has priority over output enable from</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">//               peripherals</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7960d233b17e37e211d2ca2658d50cd2">  441</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_OD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab9fcc7d8d90ae33a259a46dc9e6039a2">  442</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_OD_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a117ef4bcb6f75083592fdf0f018f3034">  443</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_OD_MSB    _u(7)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4dd02fc6ff319af52e6a185464c75b1e">  444</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_OD_LSB    _u(7)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2c192b59add546c020ca2d2912f9eac2">  445</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_OD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SS_IE</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">// Description : Input enable</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ad01a73b6f8a0f301952d10666fec9f9b">  449</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_IE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a969ad49c991b35cb2b27992cc1d2e19a">  450</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_IE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aa4b2ff93685d8acf4ff7cf7c8a4a2a86">  451</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_IE_MSB    _u(6)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7675e6043791cbda9169b19d0ad793e2">  452</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_IE_LSB    _u(6)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#acc62c4d1044f85e61a7543f635f7e570">  453</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_IE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SS_DRIVE</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">// Description : Drive strength.</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">//               0x0 -&gt; 2mA</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">//               0x1 -&gt; 4mA</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">//               0x2 -&gt; 8mA</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">//               0x3 -&gt; 12mA</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab023eb9c625d9a40212b56851fa829a1">  461</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_DRIVE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af2d1ce53b2d35099daf9ac1083444941">  462</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_DRIVE_BITS   _u(0x00000030)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5b06b3d08c29c51273ad3b2bdcb0cceb">  463</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_DRIVE_MSB    _u(5)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a07209750fe1d1d52440d889ef2e0d27e">  464</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_DRIVE_LSB    _u(4)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aaf4a26a6e13b66dd6ce944e5ba2b4f3d">  465</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_DRIVE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a6ca72ca58c9d6628804922724bb35976">  466</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_DRIVE_VALUE_2MA _u(0x0)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a61656b19a04fd51b9a95ff33382b6049">  467</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_DRIVE_VALUE_4MA _u(0x1)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7515d1a3015aa09cf0a258ae3cde3544">  468</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_DRIVE_VALUE_8MA _u(0x2)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab820de705fd6e8c124e5913081b29c25">  469</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_DRIVE_VALUE_12MA _u(0x3)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SS_PUE</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">// Description : Pull up enable</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#afd9f6ba87d8bc64298110a26e9246308">  473</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_PUE_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#af11e2ed30a9d855bda444bc441eac1a6">  474</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_PUE_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a2d8cef2147b2f1b784ccb3c5999dbbdb">  475</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_PUE_MSB    _u(3)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5eea0e5c2a6f2405cb3e59af1b74baee">  476</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_PUE_LSB    _u(3)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a0684efcba0037821268d9bd842edc181">  477</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_PUE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SS_PDE</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">// Description : Pull down enable</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a125b1e7820442eafa80755f102734e19">  481</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_PDE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a7a956a32fba6a3cecbfc7675b424ddd8">  482</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_PDE_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a9e9d4a1f854295b737c982533a457465">  483</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_PDE_MSB    _u(2)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5b1ed2fdbb2fdaa2b46052f1ef137af8">  484</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_PDE_LSB    _u(2)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a68126db660693133288584194972143b">  485</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_PDE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SS_SCHMITT</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">// Description : Enable schmitt trigger</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a84d97689f63b531db13ef82950d9178e">  489</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_SCHMITT_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#ab84844348d9d27f0830a698b6f9129d9">  490</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_SCHMITT_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a6ae3ecd882081d9fa0b2eb8ae128f964">  491</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_SCHMITT_MSB    _u(1)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a49560063c59e74ad60c40d66c854970a">  492</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_SCHMITT_LSB    _u(1)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a63c140788801191fd9cd00eadd0572e6">  493</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_SCHMITT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">// Field       : PADS_QSPI_GPIO_QSPI_SS_SLEWFAST</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">// Description : Slew rate control. 1 = Fast, 0 = Slow</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a4365aeac23f87715703ede970770a15c">  497</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a5f2790da8f07be0b8d7fe33e1788d9e1">  498</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#aebf7fb37bf5831c9640a21270a8e22d3">  499</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_MSB    _u(0)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a8e11a64a4197a28bbbf99a1dc86cc815">  500</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_LSB    _u(0)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html#a64b3b964b5aadb4feafacfa864be328e">  501</a></span><span class="preprocessor">#define PADS_QSPI_GPIO_QSPI_SS_SLEWFAST_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_PADS_QSPI_H</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2pads__qspi_8h.html">pads_qspi.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
