<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP2_G1: SCB_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TP2_G1
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_s_c_b___type.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SCB_Type Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___s_c_b.html">System Control Block (SCB)</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure type to access the System Control Block (SCB).  
 <a href="struct_s_c_b___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="core__armv8mbl_8h_source.html">core_armv8mbl.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:adbf8292503748ba6421a523bdee6819d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#adbf8292503748ba6421a523bdee6819d">CPUID</a></td></tr>
<tr class="separator:adbf8292503748ba6421a523bdee6819d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aced895d6aba03d72b0d865fcc5ce44ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aced895d6aba03d72b0d865fcc5ce44ee">ICSR</a></td></tr>
<tr class="separator:aced895d6aba03d72b0d865fcc5ce44ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86c61a5d38a4fc9cef942a12744486b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a></td></tr>
<tr class="separator:af86c61a5d38a4fc9cef942a12744486b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b6ccd9c0c0865f8facad77ea37240b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a9b6ccd9c0c0865f8facad77ea37240b0">AIRCR</a></td></tr>
<tr class="separator:a9b6ccd9c0c0865f8facad77ea37240b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac65f229cb3fcb5369a0a9e0393b8c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#acac65f229cb3fcb5369a0a9e0393b8c0">SCR</a></td></tr>
<tr class="separator:acac65f229cb3fcb5369a0a9e0393b8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68b5c1f2d9845ef4247cf2d9b041336"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ad68b5c1f2d9845ef4247cf2d9b041336">CCR</a></td></tr>
<tr class="separator:ad68b5c1f2d9845ef4247cf2d9b041336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:ac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67fd6058e3196a723d64df2d22ae6daa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a67fd6058e3196a723d64df2d22ae6daa">SHPR</a> [2U]</td></tr>
<tr class="separator:a67fd6058e3196a723d64df2d22ae6daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ad5c292dbd77e72f310902375a8a06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a44ad5c292dbd77e72f310902375a8a06">SHCSR</a></td></tr>
<tr class="separator:a44ad5c292dbd77e72f310902375a8a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae457d2615e203c3d5904a43a1bc9df71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ae457d2615e203c3d5904a43a1bc9df71">VTOR</a></td></tr>
<tr class="separator:ae457d2615e203c3d5904a43a1bc9df71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49f5a554705aebf542765b3a38f4feb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a49f5a554705aebf542765b3a38f4feb9">SHPR</a> [12U]</td></tr>
<tr class="separator:a49f5a554705aebf542765b3a38f4feb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f9e27357254e6e953a94f95bda040b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a0f9e27357254e6e953a94f95bda040b1">CFSR</a></td></tr>
<tr class="separator:a0f9e27357254e6e953a94f95bda040b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab974e7ceb2e52a3fbcaa84e06e52922d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ab974e7ceb2e52a3fbcaa84e06e52922d">HFSR</a></td></tr>
<tr class="separator:ab974e7ceb2e52a3fbcaa84e06e52922d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b590075aa07880ce686d5cfb4e61c5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a3b590075aa07880ce686d5cfb4e61c5c">DFSR</a></td></tr>
<tr class="separator:a3b590075aa07880ce686d5cfb4e61c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9d94d186615d57d38c9253cb842d244"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ae9d94d186615d57d38c9253cb842d244">MMFAR</a></td></tr>
<tr class="separator:ae9d94d186615d57d38c9253cb842d244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fde073744418e2fe476333cb4d55d0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a3fde073744418e2fe476333cb4d55d0d">BFAR</a></td></tr>
<tr class="separator:a3fde073744418e2fe476333cb4d55d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef0057e48fdef798f2ee12125a80d9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a3ef0057e48fdef798f2ee12125a80d9f">AFSR</a></td></tr>
<tr class="separator:a3ef0057e48fdef798f2ee12125a80d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37569b15cd2c9a50691e8b5e15a1d129"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a37569b15cd2c9a50691e8b5e15a1d129">ID_PFR</a> [2U]</td></tr>
<tr class="separator:a37569b15cd2c9a50691e8b5e15a1d129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883f7e28417c51d3a3bf03185baf448f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a883f7e28417c51d3a3bf03185baf448f">ID_DFR</a></td></tr>
<tr class="separator:a883f7e28417c51d3a3bf03185baf448f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a394a63fd0c3f9d7a52d7b220e31a2ef4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a394a63fd0c3f9d7a52d7b220e31a2ef4">ID_ADR</a></td></tr>
<tr class="separator:a394a63fd0c3f9d7a52d7b220e31a2ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a3474c4944f3e007cc3a9dc28b76650"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a6a3474c4944f3e007cc3a9dc28b76650">ID_MMFR</a> [4U]</td></tr>
<tr class="separator:a6a3474c4944f3e007cc3a9dc28b76650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b10a73ce177ee4ea65cf88f8538017e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a7b10a73ce177ee4ea65cf88f8538017e">ID_ISAR</a> [6U]</td></tr>
<tr class="separator:a7b10a73ce177ee4ea65cf88f8538017e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b4dc749a25d1c95c2125e88683a591"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a40b4dc749a25d1c95c2125e88683a591">CLIDR</a></td></tr>
<tr class="separator:a40b4dc749a25d1c95c2125e88683a591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad937861e203bb05ae22c4369c458561"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aad937861e203bb05ae22c4369c458561">CTR</a></td></tr>
<tr class="separator:aad937861e203bb05ae22c4369c458561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90c793639fc9470e50e4f4fc4b3464da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a90c793639fc9470e50e4f4fc4b3464da">CCSIDR</a></td></tr>
<tr class="separator:a90c793639fc9470e50e4f4fc4b3464da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae627674bc3ccfc2d67caccfc1f4ea4ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ae627674bc3ccfc2d67caccfc1f4ea4ed">CSSELR</a></td></tr>
<tr class="separator:ae627674bc3ccfc2d67caccfc1f4ea4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8e9dd6ca5f31244ea352ed0c19155d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ab8e9dd6ca5f31244ea352ed0c19155d8">CPACR</a></td></tr>
<tr class="separator:ab8e9dd6ca5f31244ea352ed0c19155d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7fa817ab498ce63563c73ae316c9b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a3b7fa817ab498ce63563c73ae316c9b6">NSACR</a></td></tr>
<tr class="separator:a3b7fa817ab498ce63563c73ae316c9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4127589f72d736e30df2dd53f665e93"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ae4127589f72d736e30df2dd53f665e93">RESERVED3</a> [92U]</td></tr>
<tr class="separator:ae4127589f72d736e30df2dd53f665e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada9cbba14ab1cc3fddd585f870932db8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ada9cbba14ab1cc3fddd585f870932db8">STIR</a></td></tr>
<tr class="separator:ada9cbba14ab1cc3fddd585f870932db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af348cb636c453ec2e83974c0b38fe9d7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#af348cb636c453ec2e83974c0b38fe9d7">RESERVED4</a> [15U]</td></tr>
<tr class="separator:af348cb636c453ec2e83974c0b38fe9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b0103b438c8922eaea5624f71afbbc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a9b0103b438c8922eaea5624f71afbbc8">MVFR0</a></td></tr>
<tr class="separator:a9b0103b438c8922eaea5624f71afbbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a610dc4212de3ce1ad62e9afa76c728"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a0a610dc4212de3ce1ad62e9afa76c728">MVFR1</a></td></tr>
<tr class="separator:a0a610dc4212de3ce1ad62e9afa76c728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8353348c9336aa1aadcbf86b6f0f18c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a8353348c9336aa1aadcbf86b6f0f18c9">MVFR2</a></td></tr>
<tr class="separator:a8353348c9336aa1aadcbf86b6f0f18c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942b5bad37ebf529ebb15a33522ae475"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a942b5bad37ebf529ebb15a33522ae475">RESERVED5</a> [1U]</td></tr>
<tr class="separator:a942b5bad37ebf529ebb15a33522ae475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a011024c365e7c5bd13a63830af60b10c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a011024c365e7c5bd13a63830af60b10c">ICIALLU</a></td></tr>
<tr class="separator:a011024c365e7c5bd13a63830af60b10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecf1563d46d998532d9a9fdb0a9affff"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aecf1563d46d998532d9a9fdb0a9affff">RESERVED6</a> [1U]</td></tr>
<tr class="separator:aecf1563d46d998532d9a9fdb0a9affff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a8ecda7b1e4a1100dd82fc694bb4eb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a1a8ecda7b1e4a1100dd82fc694bb4eb5">ICIMVAU</a></td></tr>
<tr class="separator:a1a8ecda7b1e4a1100dd82fc694bb4eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72402d657f9e448afce57bbd8577864d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a72402d657f9e448afce57bbd8577864d">DCIMVAC</a></td></tr>
<tr class="separator:a72402d657f9e448afce57bbd8577864d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca1ec746911b0934dd11c31d93a369be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aca1ec746911b0934dd11c31d93a369be">DCISW</a></td></tr>
<tr class="separator:aca1ec746911b0934dd11c31d93a369be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d4029e220311690756d836948e71393"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a9d4029e220311690756d836948e71393">DCCMVAU</a></td></tr>
<tr class="separator:a9d4029e220311690756d836948e71393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc23dc74d8f0378d81bc72302e325e50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#acc23dc74d8f0378d81bc72302e325e50">DCCMVAC</a></td></tr>
<tr class="separator:acc23dc74d8f0378d81bc72302e325e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bf149d6d8f4fa59e25aee340512cb79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a2bf149d6d8f4fa59e25aee340512cb79">DCCSW</a></td></tr>
<tr class="separator:a2bf149d6d8f4fa59e25aee340512cb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18ef4bf4fbbb205544985598b1bb64f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a18ef4bf4fbbb205544985598b1bb64f4">DCCIMVAC</a></td></tr>
<tr class="separator:a18ef4bf4fbbb205544985598b1bb64f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e447723358e736a9f69ffc88a97ba1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ab6e447723358e736a9f69ffc88a97ba1">DCCISW</a></td></tr>
<tr class="separator:ab6e447723358e736a9f69ffc88a97ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a673086408889531c2e8220a306411a43"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a673086408889531c2e8220a306411a43">RESERVED7</a> [6U]</td></tr>
<tr class="separator:a673086408889531c2e8220a306411a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d1734811b40e7edf6e5213bf336ca8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a18d1734811b40e7edf6e5213bf336ca8">ITCMCR</a></td></tr>
<tr class="separator:a18d1734811b40e7edf6e5213bf336ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a9c8098433fa3ac108487e0ccd9cfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ad5a9c8098433fa3ac108487e0ccd9cfc">DTCMCR</a></td></tr>
<tr class="separator:ad5a9c8098433fa3ac108487e0ccd9cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209b4026c2994d0e18e883aa9af5c3cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a209b4026c2994d0e18e883aa9af5c3cc">AHBPCR</a></td></tr>
<tr class="separator:a209b4026c2994d0e18e883aa9af5c3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39711bf09810b078ac81b2c76c6908f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a39711bf09810b078ac81b2c76c6908f6">CACR</a></td></tr>
<tr class="separator:a39711bf09810b078ac81b2c76c6908f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25bb4ac449a4122217e2ca74b9ad4e3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a25bb4ac449a4122217e2ca74b9ad4e3e">AHBSCR</a></td></tr>
<tr class="separator:a25bb4ac449a4122217e2ca74b9ad4e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac51834a471d74e0522dd2734079d57cb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ac51834a471d74e0522dd2734079d57cb">RESERVED8</a> [1U]</td></tr>
<tr class="separator:ac51834a471d74e0522dd2734079d57cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa104b9e01b129abe3de43c439916f655"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aa104b9e01b129abe3de43c439916f655">ABFSR</a></td></tr>
<tr class="separator:aa104b9e01b129abe3de43c439916f655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a293826a2c44f754e80af03d62f62f9e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a293826a2c44f754e80af03d62f62f9e6">SHP</a> [12U]</td></tr>
<tr class="separator:a293826a2c44f754e80af03d62f62f9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602fa5eae6a772dbb09970d304e75690"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a602fa5eae6a772dbb09970d304e75690">PFR</a> [2U]</td></tr>
<tr class="separator:a602fa5eae6a772dbb09970d304e75690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2b3d4530d1b0c05593b634dc46348bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ae2b3d4530d1b0c05593b634dc46348bd">DFR</a></td></tr>
<tr class="separator:ae2b3d4530d1b0c05593b634dc46348bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72572af6d5dece4947453aeabd52575f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a72572af6d5dece4947453aeabd52575f">ADR</a></td></tr>
<tr class="separator:a72572af6d5dece4947453aeabd52575f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c914b579d22d7eb86d0e3d9a5fde71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ab6c914b579d22d7eb86d0e3d9a5fde71">MMFR</a> [4U]</td></tr>
<tr class="separator:ab6c914b579d22d7eb86d0e3d9a5fde71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2950df748750d535d5d65ac1c209563"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#af2950df748750d535d5d65ac1c209563">ISAR</a> [5U]</td></tr>
<tr class="separator:af2950df748750d535d5d65ac1c209563"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure type to access the System Control Block (SCB). </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aa104b9e01b129abe3de43c439916f655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa104b9e01b129abe3de43c439916f655">&#9670;&nbsp;</a></span>ABFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ABFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register </p>

</div>
</div>
<a id="a72572af6d5dece4947453aeabd52575f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72572af6d5dece4947453aeabd52575f">&#9670;&nbsp;</a></span>ADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04C (R/ ) Auxiliary Feature Register </p>

</div>
</div>
<a id="a3ef0057e48fdef798f2ee12125a80d9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef0057e48fdef798f2ee12125a80d9f">&#9670;&nbsp;</a></span>AFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x03C (R/W) Auxiliary Fault Status Register </p>

</div>
</div>
<a id="a209b4026c2994d0e18e883aa9af5c3cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a209b4026c2994d0e18e883aa9af5c3cc">&#9670;&nbsp;</a></span>AHBPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AHBPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x298 (R/W) AHBP Control Register </p>

</div>
</div>
<a id="a25bb4ac449a4122217e2ca74b9ad4e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25bb4ac449a4122217e2ca74b9ad4e3e">&#9670;&nbsp;</a></span>AHBSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AHBSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x2A0 (R/W) AHB Slave Control Register </p>

</div>
</div>
<a id="a9b6ccd9c0c0865f8facad77ea37240b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b6ccd9c0c0865f8facad77ea37240b0">&#9670;&nbsp;</a></span>AIRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AIRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C (R/W) Application Interrupt and Reset Control Register </p>

</div>
</div>
<a id="a3fde073744418e2fe476333cb4d55d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fde073744418e2fe476333cb4d55d0d">&#9670;&nbsp;</a></span>BFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x038 (R/W) BusFault Address Register </p>

</div>
</div>
<a id="a39711bf09810b078ac81b2c76c6908f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39711bf09810b078ac81b2c76c6908f6">&#9670;&nbsp;</a></span>CACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x29C (R/W) L1 Cache Control Register </p>

</div>
</div>
<a id="ad68b5c1f2d9845ef4247cf2d9b041336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad68b5c1f2d9845ef4247cf2d9b041336">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 (R/W) Configuration Control Register </p>

</div>
</div>
<a id="a90c793639fc9470e50e4f4fc4b3464da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90c793639fc9470e50e4f4fc4b3464da">&#9670;&nbsp;</a></span>CCSIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t CCSIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x080 (R/ ) Cache Size ID Register </p>

</div>
</div>
<a id="a0f9e27357254e6e953a94f95bda040b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f9e27357254e6e953a94f95bda040b1">&#9670;&nbsp;</a></span>CFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x028 (R/W) Configurable Fault Status Register </p>

</div>
</div>
<a id="a40b4dc749a25d1c95c2125e88683a591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40b4dc749a25d1c95c2125e88683a591">&#9670;&nbsp;</a></span>CLIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t CLIDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x078 (R/ ) Cache Level ID register </p>

</div>
</div>
<a id="ab8e9dd6ca5f31244ea352ed0c19155d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8e9dd6ca5f31244ea352ed0c19155d8">&#9670;&nbsp;</a></span>CPACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CPACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x088 (R/W) Coprocessor Access Control Register </p>

</div>
</div>
<a id="adbf8292503748ba6421a523bdee6819d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf8292503748ba6421a523bdee6819d">&#9670;&nbsp;</a></span>CPUID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t CPUID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/ ) CPUID Base Register </p>

</div>
</div>
<a id="ae627674bc3ccfc2d67caccfc1f4ea4ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae627674bc3ccfc2d67caccfc1f4ea4ed">&#9670;&nbsp;</a></span>CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CSSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x084 (R/W) Cache Size Selection Register </p>

</div>
</div>
<a id="aad937861e203bb05ae22c4369c458561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad937861e203bb05ae22c4369c458561">&#9670;&nbsp;</a></span>CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t CTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x07C (R/ ) Cache Type register </p>

</div>
</div>
<a id="a18ef4bf4fbbb205544985598b1bb64f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18ef4bf4fbbb205544985598b1bb64f4">&#9670;&nbsp;</a></span>DCCIMVAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCCIMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC </p>

</div>
</div>
<a id="ab6e447723358e736a9f69ffc88a97ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6e447723358e736a9f69ffc88a97ba1">&#9670;&nbsp;</a></span>DCCISW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCCISW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way </p>

</div>
</div>
<a id="acc23dc74d8f0378d81bc72302e325e50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc23dc74d8f0378d81bc72302e325e50">&#9670;&nbsp;</a></span>DCCMVAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCCMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC </p>

</div>
</div>
<a id="a9d4029e220311690756d836948e71393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d4029e220311690756d836948e71393">&#9670;&nbsp;</a></span>DCCMVAU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCCMVAU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU </p>

</div>
</div>
<a id="a2bf149d6d8f4fa59e25aee340512cb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bf149d6d8f4fa59e25aee340512cb79">&#9670;&nbsp;</a></span>DCCSW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCCSW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x26C ( /W) D-Cache Clean by Set-way </p>

</div>
</div>
<a id="a72402d657f9e448afce57bbd8577864d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72402d657f9e448afce57bbd8577864d">&#9670;&nbsp;</a></span>DCIMVAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCIMVAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC </p>

</div>
</div>
<a id="aca1ec746911b0934dd11c31d93a369be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca1ec746911b0934dd11c31d93a369be">&#9670;&nbsp;</a></span>DCISW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t DCISW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x260 ( /W) D-Cache Invalidate by Set-way </p>

</div>
</div>
<a id="ae2b3d4530d1b0c05593b634dc46348bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2b3d4530d1b0c05593b634dc46348bd">&#9670;&nbsp;</a></span>DFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t DFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x048 (R/ ) Debug Feature Register </p>

</div>
</div>
<a id="a3b590075aa07880ce686d5cfb4e61c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b590075aa07880ce686d5cfb4e61c5c">&#9670;&nbsp;</a></span>DFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x030 (R/W) Debug Fault Status Register </p>

</div>
</div>
<a id="ad5a9c8098433fa3ac108487e0ccd9cfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a9c8098433fa3ac108487e0ccd9cfc">&#9670;&nbsp;</a></span>DTCMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DTCMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers </p>

</div>
</div>
<a id="ab974e7ceb2e52a3fbcaa84e06e52922d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab974e7ceb2e52a3fbcaa84e06e52922d">&#9670;&nbsp;</a></span>HFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x02C (R/W) HardFault Status Register </p>

</div>
</div>
<a id="a011024c365e7c5bd13a63830af60b10c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a011024c365e7c5bd13a63830af60b10c">&#9670;&nbsp;</a></span>ICIALLU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t ICIALLU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x250 ( /W) I-Cache Invalidate All to PoU </p>

</div>
</div>
<a id="a1a8ecda7b1e4a1100dd82fc694bb4eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a8ecda7b1e4a1100dd82fc694bb4eb5">&#9670;&nbsp;</a></span>ICIMVAU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t ICIMVAU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU </p>

</div>
</div>
<a id="aced895d6aba03d72b0d865fcc5ce44ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aced895d6aba03d72b0d865fcc5ce44ee">&#9670;&nbsp;</a></span>ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 (R/W) Interrupt Control and State Register </p>

</div>
</div>
<a id="a394a63fd0c3f9d7a52d7b220e31a2ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a394a63fd0c3f9d7a52d7b220e31a2ef4">&#9670;&nbsp;</a></span>ID_ADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ID_ADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04C (R/ ) Auxiliary Feature Register </p>

</div>
</div>
<a id="a883f7e28417c51d3a3bf03185baf448f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a883f7e28417c51d3a3bf03185baf448f">&#9670;&nbsp;</a></span>ID_DFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ID_DFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x048 (R/ ) Debug Feature Register </p>

</div>
</div>
<a id="a7b10a73ce177ee4ea65cf88f8538017e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b10a73ce177ee4ea65cf88f8538017e">&#9670;&nbsp;</a></span>ID_ISAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ID_ISAR[6U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x060 (R/ ) Instruction Set Attributes Register </p>

</div>
</div>
<a id="a6a3474c4944f3e007cc3a9dc28b76650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a3474c4944f3e007cc3a9dc28b76650">&#9670;&nbsp;</a></span>ID_MMFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ID_MMFR[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x050 (R/ ) Memory Model Feature Register </p>

</div>
</div>
<a id="a37569b15cd2c9a50691e8b5e15a1d129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37569b15cd2c9a50691e8b5e15a1d129">&#9670;&nbsp;</a></span>ID_PFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ID_PFR[2U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x040 (R/ ) Processor Feature Register </p>

</div>
</div>
<a id="af2950df748750d535d5d65ac1c209563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2950df748750d535d5d65ac1c209563">&#9670;&nbsp;</a></span>ISAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t ISAR[5U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x060 (R/ ) Instruction Set Attributes Register </p>

</div>
</div>
<a id="a18d1734811b40e7edf6e5213bf336ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18d1734811b40e7edf6e5213bf336ca8">&#9670;&nbsp;</a></span>ITCMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITCMCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register </p>

</div>
</div>
<a id="ae9d94d186615d57d38c9253cb842d244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9d94d186615d57d38c9253cb842d244">&#9670;&nbsp;</a></span>MMFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MMFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x034 (R/W) MemManage Fault Address Register </p>

</div>
</div>
<a id="ab6c914b579d22d7eb86d0e3d9a5fde71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c914b579d22d7eb86d0e3d9a5fde71">&#9670;&nbsp;</a></span>MMFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t MMFR[4U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x050 (R/ ) Memory Model Feature Register </p>

</div>
</div>
<a id="a9b0103b438c8922eaea5624f71afbbc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b0103b438c8922eaea5624f71afbbc8">&#9670;&nbsp;</a></span>MVFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t MVFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x240 (R/ ) Media and VFP Feature Register 0 </p>

</div>
</div>
<a id="a0a610dc4212de3ce1ad62e9afa76c728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a610dc4212de3ce1ad62e9afa76c728">&#9670;&nbsp;</a></span>MVFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t MVFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x244 (R/ ) Media and VFP Feature Register 1 </p>

</div>
</div>
<a id="a8353348c9336aa1aadcbf86b6f0f18c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8353348c9336aa1aadcbf86b6f0f18c9">&#9670;&nbsp;</a></span>MVFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t MVFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x248 (R/ ) Media and VFP Feature Register 2 </p>

</div>
</div>
<a id="a3b7fa817ab498ce63563c73ae316c9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7fa817ab498ce63563c73ae316c9b6">&#9670;&nbsp;</a></span>NSACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NSACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x08C (R/W) Non-Secure Access Control Register </p>

</div>
</div>
<a id="a602fa5eae6a772dbb09970d304e75690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a602fa5eae6a772dbb09970d304e75690">&#9670;&nbsp;</a></span>PFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t PFR[2U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x040 (R/ ) Processor Feature Register </p>

</div>
</div>
<a id="af86c61a5d38a4fc9cef942a12744486b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af86c61a5d38a4fc9cef942a12744486b">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ac04e673b5b8320d53f7b0947db902">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4127589f72d736e30df2dd53f665e93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4127589f72d736e30df2dd53f665e93">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3[92U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af348cb636c453ec2e83974c0b38fe9d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af348cb636c453ec2e83974c0b38fe9d7">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4[15U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a942b5bad37ebf529ebb15a33522ae475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942b5bad37ebf529ebb15a33522ae475">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecf1563d46d998532d9a9fdb0a9affff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecf1563d46d998532d9a9fdb0a9affff">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a673086408889531c2e8220a306411a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a673086408889531c2e8220a306411a43">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED7[6U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac51834a471d74e0522dd2734079d57cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac51834a471d74e0522dd2734079d57cb">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED8[1U]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acac65f229cb3fcb5369a0a9e0393b8c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac65f229cb3fcb5369a0a9e0393b8c0">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 (R/W) System Control Register </p>

</div>
</div>
<a id="a44ad5c292dbd77e72f310902375a8a06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44ad5c292dbd77e72f310902375a8a06">&#9670;&nbsp;</a></span>SHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x024 (R/W) System Handler Control and State Register </p>

</div>
</div>
<a id="a293826a2c44f754e80af03d62f62f9e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a293826a2c44f754e80af03d62f62f9e6">&#9670;&nbsp;</a></span>SHP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t SHP[12U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

</div>
</div>
<a id="a67fd6058e3196a723d64df2d22ae6daa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67fd6058e3196a723d64df2d22ae6daa">&#9670;&nbsp;</a></span>SHPR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SHPR[2U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED </p>

</div>
</div>
<a id="a49f5a554705aebf542765b3a38f4feb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49f5a554705aebf542765b3a38f4feb9">&#9670;&nbsp;</a></span>SHPR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t SHPR[12U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

</div>
</div>
<a id="ada9cbba14ab1cc3fddd585f870932db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada9cbba14ab1cc3fddd585f870932db8">&#9670;&nbsp;</a></span>STIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> uint32_t STIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x200 ( /W) Software Triggered Interrupt Register </p>

</div>
</div>
<a id="ae457d2615e203c3d5904a43a1bc9df71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae457d2615e203c3d5904a43a1bc9df71">&#9670;&nbsp;</a></span>VTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 (R/W) Vector Table Offset Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>SDK/CMSIS/<a class="el" href="core__armv8mbl_8h_source.html">core_armv8mbl.h</a></li>
<li>SDK/CMSIS/<a class="el" href="core__armv8mml_8h_source.html">core_armv8mml.h</a></li>
<li>SDK/CMSIS/<a class="el" href="core__cm4_8h_source.html">core_cm4.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s_c_b___type.html">SCB_Type</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
