==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/accel_test_random.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from cpp/accel/accel_test_random.cpp:1:
In file included from cpp/accel/accel_test_random.cpp:6:
In file included from cpp/accel/AccelTest.h:6:
cpp/accel/AccelPrint.h:37:12: error: no member named 'cout' in namespace 'std'
      std::cout << std::setw(4) << in[r*S+c] << " ";
      ~~~~~^
cpp/accel/AccelPrint.h:37:25: error: no member named 'setw' in namespace 'std'
      std::cout << std::setw(4) << in[r*S+c] << " ";
                   ~~~~~^
cpp/accel/AccelPrint.h:56:12: error: no member named 'cout' in namespace 'std'
      std::cout << std::setw(2) << get_bit(in, bit_offset+r*S+c) << " ";
      ~~~~~^
cpp/accel/AccelPrint.h:56:25: error: no member named 'setw' in namespace 'std'
      std::cout << std::setw(2) << get_bit(in, bit_offset+r*S+c) << " ";
                   ~~~~~^
In file included from cpp/accel/accel_test_random.cpp:1:
cpp/accel/accel_test_random.cpp:44:16: error: variable length array of non-POD element type 'Word' (aka 'ap_int<WORD_SIZE>')
  Word conv_ref[S*S];
               ^
cpp/accel/accel_test_random.cpp:49:15: error: variable length array of non-POD element type 'Word' (aka 'ap_int<WORD_SIZE>')
  Word bin_ref[S*S];
              ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/accel_test_random.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from cpp/accel/accel_test_random.cpp:1:
In file included from cpp/accel/accel_test_random.cpp:6:
In file included from cpp/accel/AccelTest.h:6:
cpp/accel/AccelPrint.h:37:12: error: no member named 'cout' in namespace 'std'
      std::cout << std::setw(4) << in[r*S+c] << " ";
      ~~~~~^
cpp/accel/AccelPrint.h:37:25: error: no member named 'setw' in namespace 'std'
      std::cout << std::setw(4) << in[r*S+c] << " ";
                   ~~~~~^
cpp/accel/AccelPrint.h:56:12: error: no member named 'cout' in namespace 'std'
      std::cout << std::setw(2) << get_bit(in, bit_offset+r*S+c) << " ";
      ~~~~~^
cpp/accel/AccelPrint.h:56:25: error: no member named 'setw' in namespace 'std'
      std::cout << std::setw(2) << get_bit(in, bit_offset+r*S+c) << " ";
                   ~~~~~^
In file included from cpp/accel/accel_test_random.cpp:1:
cpp/accel/accel_test_random.cpp:44:16: error: variable length array of non-POD element type 'Word' (aka 'ap_int<WORD_SIZE>')
  Word conv_ref[S*S];
               ^
cpp/accel/accel_test_random.cpp:49:15: error: variable length array of non-POD element type 'Word' (aka 'ap_int<WORD_SIZE>')
  Word bin_ref[S*S];
              ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/accel_test_random.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from cpp/accel/accel_test_random.cpp:1:
cpp/accel/accel_test_random.cpp:45:16: error: variable length array of non-POD element type 'Word' (aka 'ap_int<WORD_SIZE>')
  Word conv_ref[S*S];
               ^
cpp/accel/accel_test_random.cpp:50:15: error: variable length array of non-POD element type 'Word' (aka 'ap_int<WORD_SIZE>')
  Word bin_ref[S*S];
              ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/accel_test_random.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from cpp/accel/InputConv.cpp:1:
In file included from cpp/accel/InputConv.cpp:2:
In file included from cpp/accel/AccelTest.h:6:
cpp/accel/AccelPrint.h:37:12: error: no member named 'cout' in namespace 'std'
      std::cout << std::setw(4) << in[r*S+c] << " ";
      ~~~~~^
cpp/accel/AccelPrint.h:37:25: error: no member named 'setw' in namespace 'std'
      std::cout << std::setw(4) << in[r*S+c] << " ";
                   ~~~~~^
cpp/accel/AccelPrint.h:56:12: error: no member named 'cout' in namespace 'std'
      std::cout << std::setw(2) << get_bit(in, bit_offset+r*S+c) << " ";
      ~~~~~^
cpp/accel/AccelPrint.h:56:25: error: no member named 'setw' in namespace 'std'
      std::cout << std::setw(2) << get_bit(in, bit_offset+r*S+c) << " ";
                   ~~~~~^
In file included from cpp/accel/InputConv.cpp:1:
cpp/accel/InputConv.cpp:16:8: error: no member named 'vector' in namespace 'std'
  std::vector<bool> w;
  ~~~~~^
cpp/accel/InputConv.cpp:16:19: error: expected '(' for function-style cast or type construction
  std::vector<bool> w;
              ~~~~^
cpp/accel/InputConv.cpp:16:21: error: use of undeclared identifier 'w'
  std::vector<bool> w;
                    ^
cpp/accel/InputConv.cpp:17:3: error: use of undeclared identifier 'w'
  w.reserve(M*N*K*K);
  ^
cpp/accel/InputConv.cpp:19:5: error: use of undeclared identifier 'w'
    w[i] = (w_data[i] >= 0) ? false : true;
    ^
cpp/accel/InputConv.cpp:68:26: error: use of undeclared identifier 'w'
          const bool b = w[w_n*K*K + (8-(kr*K+kc))];
                         ^
10 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/accel_test_random.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from cpp/accel/Common.cpp:1:
cpp/accel/Common.cpp:7:5: error: use of undeclared identifier 'fprintf'; did you mean 'fwprintf'?
    fprintf((&__iob_func()[2]), "Cannot find CRAFT_BNN_ROOT directory\n");
    ^~~~~~~
    fwprintf
D:/Installations/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\wchar.h:556:7: note: 'fwprintf' declared here
  int fwprintf(FILE * __restrict__ _File,const wchar_t * __restrict__ _Format,...);
      ^
In file included from cpp/accel/Common.cpp:1:
cpp/accel/Common.cpp:7:33: error: cannot initialize a parameter of type 'const wchar_t *' with an lvalue of type 'const char [38]'
    fprintf((&__iob_func()[2]), "Cannot find CRAFT_BNN_ROOT directory\n");
                                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
D:/Installations/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\wchar.h:556:71: note: passing argument to parameter '_Format' here
  int fwprintf(FILE * __restrict__ _File,const wchar_t * __restrict__ _Format,...);
                                                                      ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/accel_test_random.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:02:55 . Memory (MB): peak = 176.551 ; gain = 85.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:02:55 . Memory (MB): peak = 176.551 ; gain = 85.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:03:03 . Memory (MB): peak = 514.961 ; gain = 424.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:506) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:138) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:802) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:499: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:03:06 . Memory (MB): peak = 777.328 ; gain = 686.703
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:231) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (cpp/accel/Accel.cpp:372) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (cpp/accel/Accel.cpp:383) in function 'bin_conv' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum_m.V' (cpp/accel/Accel.cpp:597) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:268) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wtbuf.V' (cpp/accel/Accel.cpp:472) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:597) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wtbuf.V' (cpp/accel/Accel.cpp:472) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:506) automatically.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:802) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:799:46) to (cpp/accel/Accel.cpp:799:40) in function 'top'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:125:42) to (cpp/accel/Accel.cpp:124:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:120:49) to (cpp/accel/Accel.cpp:122:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:127:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:156:32) to (cpp/accel/Accel.cpp:155:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:151:39) to (cpp/accel/Accel.cpp:153:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:158:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:168:37) to (cpp/accel/Accel.cpp:142:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:535:32) to (cpp/accel/Accel.cpp:534:42) in function 'fp_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:511:58) to (cpp/accel/Accel.cpp:519:30) in function 'fp_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:506:26) to (cpp/accel/Accel.cpp:510:39) in function 'fp_conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:642:9) to (cpp/accel/Accel.cpp:605:38) in function 'bin_dense'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:321:41) to (cpp/accel/Accel.cpp:317:53) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:360:11) to (cpp/accel/Accel.cpp:265:74) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:583)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:03:11 . Memory (MB): peak = 1084.074 ; gain = 993.449
INFO: [HLS 200-472] Inferring partial write operation for 'outwords.V' (cpp/accel/Accel.cpp:565:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:03:19 . Memory (MB): peak = 1208.875 ; gain = 1118.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 199.623 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 1.092 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.231 seconds; current allocated memory: 1.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.877 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.025 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.624 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.918ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'top' consists of the following:
	'phi' operation ('p_0713_2', cpp/accel/Accel.cpp:849) with incoming values : ('select_ln849', cpp/accel/Accel.cpp:849) [254]  (0 ns)
	'mul' operation of DSP[269] ('mul_ln838', cpp/accel/Accel.cpp:838) [267]  (2.84 ns)
	'add' operation of DSP[269] ('add_ln838', cpp/accel/Accel.cpp:838) [269]  (2.95 ns)
	'add' operation ('add_ln180_5', cpp/accel/Accel.cpp:844) [273]  (1.46 ns)
	'getelementptr' operation ('dmem_V_addr_3', cpp/accel/Accel.cpp:844) [275]  (0 ns)
	'load' operation ('dmem_V_load', cpp/accel/Accel.cpp:844) on array 'dmem_V' [276]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.853 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_20s_16s_36_1_1' to 'top_mul_mul_20s_1bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_20s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.119 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 1.093 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wt_addr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wt_offset_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_pardEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_bueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_tefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_bufg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mac_muladd_10ns_5ns_8ns_14_1_1' to 'top_mac_muladd_10jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mac_muladd_10jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.662 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_mux_32_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fp_conv'.
INFO: [HLS 200-111]  Elapsed time: 3.872 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'top_mac_muladd_14s_5ns_10ns_14_1_1' to 'top_mac_muladd_14lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mac_muladd_14lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 1.587 seconds; current allocated memory: 1.122 GB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_pardEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_bueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_tefYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_bufg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outibs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_win_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_lbuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_outwords_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:03:44 . Memory (MB): peak = 1288.301 ; gain = 1197.676
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 224.286 seconds; peak allocated memory: 1.122 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/accel_test_random.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:05:53 . Memory (MB): peak = 176.621 ; gain = 86.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:05:53 . Memory (MB): peak = 176.621 ; gain = 86.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:06:09 . Memory (MB): peak = 515.031 ; gain = 424.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:506) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:138) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:802) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:499: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:06:13 . Memory (MB): peak = 661.363 ; gain = 570.750
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:231) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (cpp/accel/Accel.cpp:372) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (cpp/accel/Accel.cpp:383) in function 'bin_conv' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum_m.V' (cpp/accel/Accel.cpp:597) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:268) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wtbuf.V' (cpp/accel/Accel.cpp:472) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:597) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wtbuf.V' (cpp/accel/Accel.cpp:472) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:506) automatically.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:802) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:799:46) to (cpp/accel/Accel.cpp:799:40) in function 'top'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:125:42) to (cpp/accel/Accel.cpp:124:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:120:49) to (cpp/accel/Accel.cpp:122:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:127:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:156:32) to (cpp/accel/Accel.cpp:155:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:151:39) to (cpp/accel/Accel.cpp:153:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:158:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:168:37) to (cpp/accel/Accel.cpp:142:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:535:32) to (cpp/accel/Accel.cpp:534:42) in function 'fp_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:511:58) to (cpp/accel/Accel.cpp:519:30) in function 'fp_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:506:26) to (cpp/accel/Accel.cpp:510:39) in function 'fp_conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:642:9) to (cpp/accel/Accel.cpp:605:38) in function 'bin_dense'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:321:41) to (cpp/accel/Accel.cpp:317:53) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:360:11) to (cpp/accel/Accel.cpp:265:74) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:583)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:06:23 . Memory (MB): peak = 856.977 ; gain = 766.363
INFO: [HLS 200-472] Inferring partial write operation for 'outwords.V' (cpp/accel/Accel.cpp:565:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:06:40 . Memory (MB): peak = 926.441 ; gain = 835.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 401.178 seconds; current allocated memory: 844.727 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.403 seconds; current allocated memory: 845.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.225 seconds; current allocated memory: 846.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 846.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.942 seconds; current allocated memory: 847.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.177 seconds; current allocated memory: 847.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.92 seconds; current allocated memory: 851.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.554 seconds; current allocated memory: 854.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.815 seconds; current allocated memory: 855.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.377 seconds; current allocated memory: 857.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.918ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'top' consists of the following:
	'phi' operation ('p_0713_2', cpp/accel/Accel.cpp:849) with incoming values : ('select_ln849', cpp/accel/Accel.cpp:849) [254]  (0 ns)
	'mul' operation of DSP[269] ('mul_ln838', cpp/accel/Accel.cpp:838) [267]  (2.84 ns)
	'add' operation of DSP[269] ('add_ln838', cpp/accel/Accel.cpp:838) [269]  (2.95 ns)
	'add' operation ('add_ln180_5', cpp/accel/Accel.cpp:844) [273]  (1.46 ns)
	'getelementptr' operation ('dmem_V_addr_3', cpp/accel/Accel.cpp:844) [275]  (0 ns)
	'load' operation ('dmem_V_load', cpp/accel/Accel.cpp:844) on array 'dmem_V' [276]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.818 seconds; current allocated memory: 857.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.949 seconds; current allocated memory: 858.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_20s_16s_36_1_1' to 'top_mul_mul_20s_1bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_20s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 2.826 seconds; current allocated memory: 861.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 2.266 seconds; current allocated memory: 862.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 1.321 seconds; current allocated memory: 863.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wt_addr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wt_offset_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_pardEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_bueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_tefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_bufg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mac_muladd_10ns_5ns_8ns_14_1_1' to 'top_mac_muladd_10jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mac_muladd_10jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 4.491 seconds; current allocated memory: 870.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_mux_32_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fp_conv'.
INFO: [HLS 200-111]  Elapsed time: 9.576 seconds; current allocated memory: 874.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'top_mac_muladd_14s_5ns_10ns_14_1_1' to 'top_mac_muladd_14lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mac_muladd_14lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 4.117 seconds; current allocated memory: 876.477 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_pardEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_bueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_tefYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_bufg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outibs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_win_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_lbuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_outwords_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:36 ; elapsed = 00:07:40 . Memory (MB): peak = 1006.965 ; gain = 916.352
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 460.086 seconds; peak allocated memory: 876.477 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 12.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 12.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/accel_test_random.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:06:04 . Memory (MB): peak = 175.742 ; gain = 84.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:06:04 . Memory (MB): peak = 175.742 ; gain = 84.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:06:19 . Memory (MB): peak = 514.434 ; gain = 423.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:506) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:138) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:802) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:499: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:06:22 . Memory (MB): peak = 660.496 ; gain = 569.145
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:231) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (cpp/accel/Accel.cpp:372) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (cpp/accel/Accel.cpp:383) in function 'bin_conv' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum_m.V' (cpp/accel/Accel.cpp:597) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:268) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wtbuf.V' (cpp/accel/Accel.cpp:472) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:597) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wtbuf.V' (cpp/accel/Accel.cpp:472) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:506) automatically.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:802) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:799:46) to (cpp/accel/Accel.cpp:799:40) in function 'top'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:125:42) to (cpp/accel/Accel.cpp:124:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:120:49) to (cpp/accel/Accel.cpp:122:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:127:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:156:32) to (cpp/accel/Accel.cpp:155:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:151:39) to (cpp/accel/Accel.cpp:153:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:158:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:168:37) to (cpp/accel/Accel.cpp:142:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:535:32) to (cpp/accel/Accel.cpp:534:42) in function 'fp_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:511:58) to (cpp/accel/Accel.cpp:519:30) in function 'fp_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:506:26) to (cpp/accel/Accel.cpp:510:39) in function 'fp_conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:642:9) to (cpp/accel/Accel.cpp:605:38) in function 'bin_dense'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:321:41) to (cpp/accel/Accel.cpp:317:53) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:360:11) to (cpp/accel/Accel.cpp:265:74) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:583)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:06:31 . Memory (MB): peak = 858.758 ; gain = 767.406
INFO: [HLS 200-472] Inferring partial write operation for 'outwords.V' (cpp/accel/Accel.cpp:565:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:06:44 . Memory (MB): peak = 926.969 ; gain = 835.617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 405.346 seconds; current allocated memory: 844.848 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.199 seconds; current allocated memory: 845.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.892 seconds; current allocated memory: 846.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 846.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 847.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.965 seconds; current allocated memory: 847.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.315 seconds; current allocated memory: 851.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.197 seconds; current allocated memory: 854.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.398 seconds; current allocated memory: 856.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.053 seconds; current allocated memory: 857.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 857.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.365 seconds; current allocated memory: 858.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_20s_16s_36_1_1' to 'top_mul_mul_20s_1bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_20s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 2.496 seconds; current allocated memory: 861.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 1.756 seconds; current allocated memory: 862.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 1.068 seconds; current allocated memory: 863.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wt_addr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wt_offset_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_pardEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_bueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_tefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_bufg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mac_muladd_10ns_5ns_8ns_14_1_1' to 'top_mac_muladd_10jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mac_muladd_10jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 3.086 seconds; current allocated memory: 870.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_mux_32_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fp_conv'.
INFO: [HLS 200-111]  Elapsed time: 7.291 seconds; current allocated memory: 874.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'top_mac_muladd_14s_5ns_10ns_14_1_1' to 'top_mac_muladd_14lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mac_muladd_14lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 2.894 seconds; current allocated memory: 876.381 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_pardEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_bueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_tefYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_bufg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outibs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_win_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_lbuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_outwords_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:22 ; elapsed = 00:07:31 . Memory (MB): peak = 1005.754 ; gain = 914.402
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 451.729 seconds; peak allocated memory: 876.381 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 12.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 12.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 12.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:37 . Memory (MB): peak = 155.992 ; gain = 66.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:37 . Memory (MB): peak = 155.992 ; gain = 66.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:44 . Memory (MB): peak = 477.609 ; gain = 387.668
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:506) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:138) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:802) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:499: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:02:47 . Memory (MB): peak = 700.492 ; gain = 610.551
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:231) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (cpp/accel/Accel.cpp:372) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (cpp/accel/Accel.cpp:383) in function 'bin_conv' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum_m.V' (cpp/accel/Accel.cpp:597) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:268) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wtbuf.V' (cpp/accel/Accel.cpp:472) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:597) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wtbuf.V' (cpp/accel/Accel.cpp:472) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:506) automatically.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:802) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:799:46) to (cpp/accel/Accel.cpp:799:40) in function 'top'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:125:42) to (cpp/accel/Accel.cpp:124:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:120:49) to (cpp/accel/Accel.cpp:122:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:127:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:156:32) to (cpp/accel/Accel.cpp:155:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:151:39) to (cpp/accel/Accel.cpp:153:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:158:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:168:37) to (cpp/accel/Accel.cpp:142:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:535:32) to (cpp/accel/Accel.cpp:534:42) in function 'fp_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:511:58) to (cpp/accel/Accel.cpp:519:30) in function 'fp_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:506:26) to (cpp/accel/Accel.cpp:510:39) in function 'fp_conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:642:9) to (cpp/accel/Accel.cpp:605:38) in function 'bin_dense'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:321:41) to (cpp/accel/Accel.cpp:317:53) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:360:11) to (cpp/accel/Accel.cpp:265:74) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:583)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:02:52 . Memory (MB): peak = 945.719 ; gain = 855.777
INFO: [HLS 200-472] Inferring partial write operation for 'outwords.V' (cpp/accel/Accel.cpp:565:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:03:00 . Memory (MB): peak = 1086.789 ; gain = 996.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 180.496 seconds; current allocated memory: 999.601 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 1000.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 1001.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 1001.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 1001.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1002.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.209 seconds; current allocated memory: 1005.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.845 seconds; current allocated memory: 1009.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.987 seconds; current allocated memory: 1010.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 1011.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.788 seconds; current allocated memory: 1012.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1013.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_20s_16s_36_1_1' to 'top_mul_mul_20s_1bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_20s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.079 seconds; current allocated memory: 1016.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 0.948 seconds; current allocated memory: 1016.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 1018.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wt_addr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wt_offset_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_pardEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_bueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_tefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_bufg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mac_muladd_10ns_5ns_8ns_14_1_1' to 'top_mac_muladd_10jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mac_muladd_10jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.587 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_mux_32_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fp_conv'.
INFO: [HLS 200-111]  Elapsed time: 4.451 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'top_mac_muladd_14s_5ns_10ns_14_1_1' to 'top_mac_muladd_14lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mac_muladd_14lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 1.693 seconds; current allocated memory: 1.007 GB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_pardEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_bueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_tefYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_bufg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outibs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_win_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_lbuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_outwords_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:42 ; elapsed = 00:03:25 . Memory (MB): peak = 1164.820 ; gain = 1074.879
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 205.345 seconds; peak allocated memory: 1.007 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '3'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:35 . Memory (MB): peak = 175.707 ; gain = 84.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:35 . Memory (MB): peak = 175.707 ; gain = 84.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:42 . Memory (MB): peak = 478.090 ; gain = 386.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:506) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:138) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:802) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:499: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:02:45 . Memory (MB): peak = 700.984 ; gain = 609.742
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:231) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (cpp/accel/Accel.cpp:372) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (cpp/accel/Accel.cpp:383) in function 'bin_conv' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum_m.V' (cpp/accel/Accel.cpp:597) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:268) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wtbuf.V' (cpp/accel/Accel.cpp:472) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:597) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wtbuf.V' (cpp/accel/Accel.cpp:472) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:506) automatically.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:802) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:799:46) to (cpp/accel/Accel.cpp:799:40) in function 'top'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:125:42) to (cpp/accel/Accel.cpp:124:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:120:49) to (cpp/accel/Accel.cpp:122:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:127:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:156:32) to (cpp/accel/Accel.cpp:155:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:151:39) to (cpp/accel/Accel.cpp:153:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:158:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:168:37) to (cpp/accel/Accel.cpp:142:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:535:32) to (cpp/accel/Accel.cpp:534:42) in function 'fp_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:511:58) to (cpp/accel/Accel.cpp:519:30) in function 'fp_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:506:26) to (cpp/accel/Accel.cpp:510:39) in function 'fp_conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:642:9) to (cpp/accel/Accel.cpp:605:38) in function 'bin_dense'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:321:41) to (cpp/accel/Accel.cpp:317:53) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:360:11) to (cpp/accel/Accel.cpp:265:74) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:583)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:02:49 . Memory (MB): peak = 946.660 ; gain = 855.418
INFO: [HLS 200-472] Inferring partial write operation for 'outwords.V' (cpp/accel/Accel.cpp:565:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:02:57 . Memory (MB): peak = 1086.988 ; gain = 995.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 177.49 seconds; current allocated memory: 999.616 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 1000.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 1001.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 1001.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 1001.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 1002.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.313 seconds; current allocated memory: 1005.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.881 seconds; current allocated memory: 1009.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.935 seconds; current allocated memory: 1010.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 1011.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 1012.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 1013.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_20s_16s_36_1_1' to 'top_mul_mul_20s_1bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_20s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.142 seconds; current allocated memory: 1016.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 1.009 seconds; current allocated memory: 1017.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 1018.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wt_addr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wt_offset_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_pardEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_bueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_tefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_bufg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mac_muladd_10ns_5ns_8ns_14_1_1' to 'top_mac_muladd_10jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mac_muladd_10jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.601 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_mux_32_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fp_conv'.
INFO: [HLS 200-111]  Elapsed time: 3.805 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'top_mac_muladd_14s_5ns_10ns_14_1_1' to 'top_mac_muladd_14lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mac_muladd_14lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 1.577 seconds; current allocated memory: 1.007 GB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_pardEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_bueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_tefYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_bufg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outibs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_win_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_lbuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_outwords_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:03:21 . Memory (MB): peak = 1165.859 ; gain = 1074.617
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 201.243 seconds; peak allocated memory: 1.007 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:04:30 . Memory (MB): peak = 176.285 ; gain = 85.887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:04:30 . Memory (MB): peak = 176.285 ; gain = 85.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:04:43 . Memory (MB): peak = 477.488 ; gain = 387.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:506) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:138) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:802) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:499: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:04:47 . Memory (MB): peak = 702.770 ; gain = 612.371
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:838) in function 'top' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:838) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:231) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (cpp/accel/Accel.cpp:372) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.3' (cpp/accel/Accel.cpp:383) in function 'bin_conv' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum_m.V' (cpp/accel/Accel.cpp:597) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:268) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wtbuf.V' (cpp/accel/Accel.cpp:472) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:597) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wtbuf.V' (cpp/accel/Accel.cpp:472) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:506) automatically.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:802) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:831:5) to (cpp/accel/Accel.cpp:854:1) in function 'top'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:809:11) in function 'top'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:125:42) to (cpp/accel/Accel.cpp:124:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:120:49) to (cpp/accel/Accel.cpp:122:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:127:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:156:32) to (cpp/accel/Accel.cpp:155:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:151:39) to (cpp/accel/Accel.cpp:153:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:158:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:168:37) to (cpp/accel/Accel.cpp:142:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:535:32) to (cpp/accel/Accel.cpp:534:42) in function 'fp_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:511:58) to (cpp/accel/Accel.cpp:519:30) in function 'fp_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:506:26) to (cpp/accel/Accel.cpp:510:39) in function 'fp_conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:642:9) to (cpp/accel/Accel.cpp:605:38) in function 'bin_dense'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:321:41) to (cpp/accel/Accel.cpp:317:53) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:360:11) to (cpp/accel/Accel.cpp:265:74) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:583)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:04:55 . Memory (MB): peak = 946.227 ; gain = 855.828
INFO: [HLS 200-472] Inferring partial write operation for 'outwords.V' (cpp/accel/Accel.cpp:565:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:05:08 . Memory (MB): peak = 1087.598 ; gain = 997.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 309.038 seconds; current allocated memory: 999.746 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.174 seconds; current allocated memory: 1000.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.843 seconds; current allocated memory: 1001.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 1001.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.958 seconds; current allocated memory: 1002.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.961 seconds; current allocated memory: 1002.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 1006.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.224 seconds; current allocated memory: 1009.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.38 seconds; current allocated memory: 1010.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.201 seconds; current allocated memory: 1012.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.094 seconds; current allocated memory: 1012.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.435 seconds; current allocated memory: 1013.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_20s_16s_36_1_1' to 'top_mul_mul_20s_1bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_20s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 2.096 seconds; current allocated memory: 1015.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 2.102 seconds; current allocated memory: 1016.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 1.228 seconds; current allocated memory: 1018.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_pardEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_bueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_tefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_bufg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mac_muladd_10ns_5ns_8ns_14_1_1' to 'top_mac_muladd_10jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mac_muladd_10jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 2.969 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_mux_32_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fp_conv'.
INFO: [HLS 200-111]  Elapsed time: 6.767 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 2.928 seconds; current allocated memory: 1.006 GB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_pardEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_bueOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_tefYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_bufg8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outibs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_win_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_lbuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_outwords_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:13 ; elapsed = 00:05:52 . Memory (MB): peak = 1163.766 ; gain = 1073.367
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 352.128 seconds; peak allocated memory: 1.006 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:04:14 . Memory (MB): peak = 176.441 ; gain = 86.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:04:14 . Memory (MB): peak = 176.441 ; gain = 86.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:04:24 . Memory (MB): peak = 478.402 ; gain = 388.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:506) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:138) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:802) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:499: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:04:28 . Memory (MB): peak = 699.332 ; gain = 609.457
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:838) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:605) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:613) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:252) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:402) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:838) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:605) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:613) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:231) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:372) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:383) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:402) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum_m.V' (cpp/accel/Accel.cpp:597) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:268) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wtbuf.V' (cpp/accel/Accel.cpp:472) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:597) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wtbuf.V' (cpp/accel/Accel.cpp:472) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:506) automatically.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:319) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:802) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:831:5) to (cpp/accel/Accel.cpp:854:1) in function 'top'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:799:38) in function 'top'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:125:42) to (cpp/accel/Accel.cpp:124:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:120:49) to (cpp/accel/Accel.cpp:122:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:127:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:156:32) to (cpp/accel/Accel.cpp:155:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:151:39) to (cpp/accel/Accel.cpp:153:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:158:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:168:37) to (cpp/accel/Accel.cpp:142:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:535:32) to (cpp/accel/Accel.cpp:534:42) in function 'fp_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:511:58) to (cpp/accel/Accel.cpp:519:30) in function 'fp_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:506:26) to (cpp/accel/Accel.cpp:510:39) in function 'fp_conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:638:5) to (cpp/accel/Accel.cpp:685:7) in function 'bin_dense'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:321:41) to (cpp/accel/Accel.cpp:317:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:360:11) to (cpp/accel/Accel.cpp:265:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:583)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:04:35 . Memory (MB): peak = 946.918 ; gain = 857.043
INFO: [HLS 200-472] Inferring partial write operation for 'outwords.V' (cpp/accel/Accel.cpp:565:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:04:45 . Memory (MB): peak = 1084.789 ; gain = 994.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 285.989 seconds; current allocated memory: 996.675 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 997.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 997.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 998.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 998.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.925 seconds; current allocated memory: 999.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.114 seconds; current allocated memory: 1002.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.531 seconds; current allocated memory: 1005.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.699 seconds; current allocated memory: 1006.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 1007.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.286 seconds; current allocated memory: 1008.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.277 seconds; current allocated memory: 1008.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 2.152 seconds; current allocated memory: 1010.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 1011.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 1.368 seconds; current allocated memory: 1012.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 2.931 seconds; current allocated memory: 1019.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_mux_32_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fp_conv'.
INFO: [HLS 200-111]  Elapsed time: 5.908 seconds; current allocated memory: 1022.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 3.08 seconds; current allocated memory: 1023.886 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_win_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_lbuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_outwords_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:04 ; elapsed = 00:05:25 . Memory (MB): peak = 1152.059 ; gain = 1062.184
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 325.975 seconds; peak allocated memory: 1023.886 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:37 . Memory (MB): peak = 175.961 ; gain = 84.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:37 . Memory (MB): peak = 175.961 ; gain = 84.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:44 . Memory (MB): peak = 477.965 ; gain = 386.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:529) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:829) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:522: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:02:46 . Memory (MB): peak = 606.734 ; gain = 515.598
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:866) in function 'top'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'top' (cpp/accel/Accel.cpp:720).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_WT_I' (cpp/accel/Accel.cpp:791) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_KH_I' (cpp/accel/Accel.cpp:798) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bin_dense' (cpp/accel/Accel.cpp:606).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bin_conv' (cpp/accel/Accel.cpp:194).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (cpp/accel/Accel.cpp:241) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_WT_WORDS' (cpp/accel/Accel.cpp:288) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3.1.2.1.1' (cpp/accel/Accel.cpp:313) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3.1.3.1.1' (cpp/accel/Accel.cpp:333) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_CONVOLVERS' (cpp/accel/Accel.cpp:347) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3.1.5.1.1' (cpp/accel/Accel.cpp:356) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3.1.6.1' (cpp/accel/Accel.cpp:369) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-4' (cpp/accel/Accel.cpp:392) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-5.1' (cpp/accel/Accel.cpp:400) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-6' (cpp/accel/Accel.cpp:405) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fp_conv' (cpp/accel/Accel.cpp:479).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:99).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (cpp/accel/Accel.cpp:122) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2' (cpp/accel/Accel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1' (cpp/accel/Accel.cpp:155) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.2' (cpp/accel/Accel.cpp:163) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.3' (cpp/accel/Accel.cpp:173) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:82).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (cpp/accel/Accel.cpp:87) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:60).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (cpp/accel/Accel.cpp:67) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_I' (cpp/accel/Accel.cpp:772) in function 'top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_WT_I' (cpp/accel/Accel.cpp:791) in function 'top' completely with a factor of 4682.
INFO: [HLS 200-489] Unrolling loop 'LOOP_KH_I' (cpp/accel/Accel.cpp:798) in function 'top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:865) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (cpp/accel/Accel.cpp:639) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (cpp/accel/Accel.cpp:659) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:251) in function 'bin_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' completely with a factor of 1.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:40 . Memory (MB): peak = 176.070 ; gain = 85.148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:40 . Memory (MB): peak = 176.070 ; gain = 85.148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:47 . Memory (MB): peak = 476.262 ; gain = 385.340
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:529) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:829) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:522: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:02:49 . Memory (MB): peak = 605.566 ; gain = 514.645
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:866) in function 'top'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'top' (cpp/accel/Accel.cpp:720).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_WT_I' (cpp/accel/Accel.cpp:791) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_KH_I' (cpp/accel/Accel.cpp:798) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bin_dense' (cpp/accel/Accel.cpp:606).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bin_conv' (cpp/accel/Accel.cpp:194).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (cpp/accel/Accel.cpp:241) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-4' (cpp/accel/Accel.cpp:392) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-5.1' (cpp/accel/Accel.cpp:400) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-6' (cpp/accel/Accel.cpp:405) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fp_conv' (cpp/accel/Accel.cpp:479).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:99).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (cpp/accel/Accel.cpp:122) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2' (cpp/accel/Accel.cpp:130) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1' (cpp/accel/Accel.cpp:155) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.2' (cpp/accel/Accel.cpp:163) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.3' (cpp/accel/Accel.cpp:173) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:82).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (cpp/accel/Accel.cpp:87) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:60).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (cpp/accel/Accel.cpp:67) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_I' (cpp/accel/Accel.cpp:772) in function 'top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_WT_I' (cpp/accel/Accel.cpp:791) in function 'top' completely with a factor of 4682.
INFO: [HLS 200-489] Unrolling loop 'LOOP_KH_I' (cpp/accel/Accel.cpp:798) in function 'top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:865) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (cpp/accel/Accel.cpp:639) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (cpp/accel/Accel.cpp:659) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:251) in function 'bin_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' completely with a factor of 1.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:37 . Memory (MB): peak = 175.820 ; gain = 84.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:37 . Memory (MB): peak = 175.820 ; gain = 84.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:44 . Memory (MB): peak = 476.094 ; gain = 385.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:529) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:829) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:522: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:02:46 . Memory (MB): peak = 605.680 ; gain = 514.715
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:866) in function 'top'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'top' (cpp/accel/Accel.cpp:720).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_WT_I' (cpp/accel/Accel.cpp:791) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_KH_I' (cpp/accel/Accel.cpp:798) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bin_dense' (cpp/accel/Accel.cpp:606).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bin_conv' (cpp/accel/Accel.cpp:194).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (cpp/accel/Accel.cpp:241) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-4' (cpp/accel/Accel.cpp:392) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-5.1' (cpp/accel/Accel.cpp:400) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-6' (cpp/accel/Accel.cpp:405) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fp_conv' (cpp/accel/Accel.cpp:479).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:99).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:82).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (cpp/accel/Accel.cpp:87) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:60).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (cpp/accel/Accel.cpp:67) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_I' (cpp/accel/Accel.cpp:772) in function 'top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_WT_I' (cpp/accel/Accel.cpp:791) in function 'top' completely with a factor of 4682.
INFO: [HLS 200-489] Unrolling loop 'LOOP_KH_I' (cpp/accel/Accel.cpp:798) in function 'top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:865) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (cpp/accel/Accel.cpp:639) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (cpp/accel/Accel.cpp:659) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:251) in function 'bin_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' completely with a factor of 1.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:35 . Memory (MB): peak = 176.148 ; gain = 84.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:35 . Memory (MB): peak = 176.148 ; gain = 84.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:02:44 . Memory (MB): peak = 476.602 ; gain = 385.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:529) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:829) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:522: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:02:46 . Memory (MB): peak = 606.414 ; gain = 515.086
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:866) in function 'top'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'top' (cpp/accel/Accel.cpp:720).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_WT_I' (cpp/accel/Accel.cpp:791) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_KH_I' (cpp/accel/Accel.cpp:798) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bin_dense' (cpp/accel/Accel.cpp:606).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bin_conv' (cpp/accel/Accel.cpp:194).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (cpp/accel/Accel.cpp:241) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-4' (cpp/accel/Accel.cpp:392) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-5.1' (cpp/accel/Accel.cpp:400) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-6' (cpp/accel/Accel.cpp:405) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fp_conv' (cpp/accel/Accel.cpp:479).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:99).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:82).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:60).
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_I' (cpp/accel/Accel.cpp:772) in function 'top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_WT_I' (cpp/accel/Accel.cpp:791) in function 'top' completely with a factor of 4682.
INFO: [HLS 200-489] Unrolling loop 'LOOP_KH_I' (cpp/accel/Accel.cpp:798) in function 'top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:865) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (cpp/accel/Accel.cpp:639) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (cpp/accel/Accel.cpp:659) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:251) in function 'bin_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' completely with a factor of 1.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:36 . Memory (MB): peak = 176.223 ; gain = 86.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:36 . Memory (MB): peak = 176.223 ; gain = 86.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:43 . Memory (MB): peak = 477.613 ; gain = 387.543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:529) automatically.
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:830) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:522: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:45 . Memory (MB): peak = 606.715 ; gain = 516.645
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:867) in function 'top'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:866) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:866) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:392) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:405) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum_m.V' (cpp/accel/Accel.cpp:620) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wtbuf.V' (cpp/accel/Accel.cpp:495) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:620) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wtbuf.V' (cpp/accel/Accel.cpp:495) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (cpp/accel/Accel.cpp:529) automatically.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:830) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:859:5) to (cpp/accel/Accel.cpp:883:1) in function 'top'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:826:38) in function 'top'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:42) to (cpp/accel/Accel.cpp:130:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:126:49) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:134:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:32) to (cpp/accel/Accel.cpp:163:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:159:39) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:167:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:178:37) to (cpp/accel/Accel.cpp:149:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:558:32) to (cpp/accel/Accel.cpp:557:42) in function 'fp_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:534:58) to (cpp/accel/Accel.cpp:542:30) in function 'fp_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:529:26) to (cpp/accel/Accel.cpp:533:39) in function 'fp_conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:661:5) to (cpp/accel/Accel.cpp:708:7) in function 'bin_dense'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:337:41) to (cpp/accel/Accel.cpp:332:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:380:11) to (cpp/accel/Accel.cpp:277:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:606)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:02:49 . Memory (MB): peak = 785.488 ; gain = 695.418
INFO: [HLS 200-472] Inferring partial write operation for 'outwords.V' (cpp/accel/Accel.cpp:588:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:02:54 . Memory (MB): peak = 854.641 ; gain = 764.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 174.944 seconds; current allocated memory: 773.650 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 774.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 774.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 774.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 775.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 776.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.142 seconds; current allocated memory: 779.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.638 seconds; current allocated memory: 782.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 783.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 784.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 785.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 785.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.926 seconds; current allocated memory: 788.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 788.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 789.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.506 seconds; current allocated memory: 796.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'top_mux_32_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fp_conv'.
INFO: [HLS 200-111]  Elapsed time: 3.275 seconds; current allocated memory: 799.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 1.501 seconds; current allocated memory: 801.140 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_win_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_lbuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_outwords_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:03:16 . Memory (MB): peak = 922.863 ; gain = 832.793
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 196.04 seconds; peak allocated memory: 801.140 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:05:50 . Memory (MB): peak = 175.672 ; gain = 84.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:05:50 . Memory (MB): peak = 175.672 ; gain = 84.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:06:03 . Memory (MB): peak = 472.816 ; gain = 381.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:830) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:680: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:06:09 . Memory (MB): peak = 697.641 ; gain = 606.734
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:867) in function 'top'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:866) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:866) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:392) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:405) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum_m.V' (cpp/accel/Accel.cpp:620) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:620) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:830) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:859:5) to (cpp/accel/Accel.cpp:883:1) in function 'top'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:826:38) in function 'top'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:42) to (cpp/accel/Accel.cpp:130:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:126:49) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:134:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:32) to (cpp/accel/Accel.cpp:163:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:159:39) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:167:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:178:37) to (cpp/accel/Accel.cpp:149:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:661:5) to (cpp/accel/Accel.cpp:708:7) in function 'bin_dense'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:337:41) to (cpp/accel/Accel.cpp:332:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:380:11) to (cpp/accel/Accel.cpp:277:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:606)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:06:16 . Memory (MB): peak = 940.988 ; gain = 850.082
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:06:29 . Memory (MB): peak = 1066.574 ; gain = 975.668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 389.781 seconds; current allocated memory: 979.646 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.164 seconds; current allocated memory: 980.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 980.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 980.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 981.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.083 seconds; current allocated memory: 982.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.732 seconds; current allocated memory: 985.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.884 seconds; current allocated memory: 988.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.894 seconds; current allocated memory: 989.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 989.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 1.897 seconds; current allocated memory: 991.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 1.495 seconds; current allocated memory: 992.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 1.086 seconds; current allocated memory: 993.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 3.565 seconds; current allocated memory: 999.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 7.744 seconds; current allocated memory: 1002.211 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:12 ; elapsed = 00:07:09 . Memory (MB): peak = 1122.984 ; gain = 1032.078
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 429.718 seconds; peak allocated memory: 1002.211 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Installations/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:03:24 . Memory (MB): peak = 176.520 ; gain = 85.148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:03:24 . Memory (MB): peak = 176.520 ; gain = 85.148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:03:32 . Memory (MB): peak = 472.438 ; gain = 381.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:830) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:680: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:03:34 . Memory (MB): peak = 601.930 ; gain = 510.559
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:867) in function 'top'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:866) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:866) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:392) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:405) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum_m.V' (cpp/accel/Accel.cpp:620) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:620) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:830) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:859:5) to (cpp/accel/Accel.cpp:883:1) in function 'top'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:826:38) in function 'top'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:42) to (cpp/accel/Accel.cpp:130:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:126:49) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:134:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:32) to (cpp/accel/Accel.cpp:163:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:159:39) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:167:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:178:37) to (cpp/accel/Accel.cpp:149:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:661:5) to (cpp/accel/Accel.cpp:708:7) in function 'bin_dense'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:337:41) to (cpp/accel/Accel.cpp:332:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:380:11) to (cpp/accel/Accel.cpp:277:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:606)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:03:38 . Memory (MB): peak = 782.387 ; gain = 691.016
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:03:44 . Memory (MB): peak = 838.453 ; gain = 747.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 223.938 seconds; current allocated memory: 757.655 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 758.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 758.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 758.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 759.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 760.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.146 seconds; current allocated memory: 763.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 766.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.516 seconds; current allocated memory: 766.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 767.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 769.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 770.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 771.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.549 seconds; current allocated memory: 777.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 3.372 seconds; current allocated memory: 780.210 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:04:00 . Memory (MB): peak = 894.207 ; gain = 802.836
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 240.232 seconds; peak allocated memory: 780.210 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:22 . Memory (MB): peak = 175.520 ; gain = 84.191
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:22 . Memory (MB): peak = 175.520 ; gain = 84.191
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:28 . Memory (MB): peak = 471.430 ; gain = 380.102
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:832) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:682: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:29 . Memory (MB): peak = 601.812 ; gain = 510.484
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:868) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:868) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:392) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:405) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum_m.V' (cpp/accel/Accel.cpp:620) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:620) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:832) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:861:5) to (cpp/accel/Accel.cpp:885:1) in function 'top'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:828:38) in function 'top'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:42) to (cpp/accel/Accel.cpp:130:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:126:49) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:134:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:32) to (cpp/accel/Accel.cpp:163:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:159:39) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:167:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:178:37) to (cpp/accel/Accel.cpp:149:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:663:5) to (cpp/accel/Accel.cpp:710:7) in function 'bin_dense'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:337:41) to (cpp/accel/Accel.cpp:332:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:380:11) to (cpp/accel/Accel.cpp:277:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:606)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:02:32 . Memory (MB): peak = 782.977 ; gain = 691.648
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:02:37 . Memory (MB): peak = 837.508 ; gain = 746.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 157.362 seconds; current allocated memory: 757.598 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 758.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 758.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 758.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 759.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 760.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.104 seconds; current allocated memory: 763.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.647 seconds; current allocated memory: 766.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.705 seconds; current allocated memory: 766.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 767.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 769.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 769.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 771.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 777.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 3.29 seconds; current allocated memory: 779.889 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:02:53 . Memory (MB): peak = 894.566 ; gain = 803.238
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 173.553 seconds; peak allocated memory: 779.889 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:18 . Memory (MB): peak = 175.738 ; gain = 84.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:18 . Memory (MB): peak = 175.738 ; gain = 84.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:24 . Memory (MB): peak = 472.012 ; gain = 380.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:832) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:682: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:26 . Memory (MB): peak = 601.938 ; gain = 510.566
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:868) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:868) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:392) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:405) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum_m.V' (cpp/accel/Accel.cpp:620) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:620) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:832) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:861:5) to (cpp/accel/Accel.cpp:885:1) in function 'top'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:828:38) in function 'top'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:42) to (cpp/accel/Accel.cpp:130:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:126:49) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:134:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:32) to (cpp/accel/Accel.cpp:163:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:159:39) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:167:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:178:37) to (cpp/accel/Accel.cpp:149:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:663:5) to (cpp/accel/Accel.cpp:710:7) in function 'bin_dense'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:337:41) to (cpp/accel/Accel.cpp:332:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:380:11) to (cpp/accel/Accel.cpp:277:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:606)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:02:28 . Memory (MB): peak = 781.398 ; gain = 690.027
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:02:33 . Memory (MB): peak = 838.238 ; gain = 746.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 153.511 seconds; current allocated memory: 757.583 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 758.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 758.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 758.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 759.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 760.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.033 seconds; current allocated memory: 763.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.444 seconds; current allocated memory: 766.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.435 seconds; current allocated memory: 766.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 767.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 769.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 0.627 seconds; current allocated memory: 769.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 771.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.527 seconds; current allocated memory: 777.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 3.309 seconds; current allocated memory: 779.858 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:02:49 . Memory (MB): peak = 894.266 ; gain = 802.895
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 168.807 seconds; peak allocated memory: 779.858 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:19 . Memory (MB): peak = 175.984 ; gain = 84.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:19 . Memory (MB): peak = 175.984 ; gain = 84.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:25 . Memory (MB): peak = 472.062 ; gain = 380.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:832) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:682: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:26 . Memory (MB): peak = 603.109 ; gain = 511.773
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:869) in function 'top'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'top' (cpp/accel/Accel.cpp:722).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_DMEM_I' (cpp/accel/Accel.cpp:774) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_WT_I' (cpp/accel/Accel.cpp:794) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_KH_I' (cpp/accel/Accel.cpp:801) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bin_dense' (cpp/accel/Accel.cpp:606).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bin_conv' (cpp/accel/Accel.cpp:194).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:99).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:82).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:60).
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_I' (cpp/accel/Accel.cpp:774) in function 'top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_WT_I' (cpp/accel/Accel.cpp:794) in function 'top' completely with a factor of 4682.
INFO: [HLS 200-489] Unrolling loop 'LOOP_KH_I' (cpp/accel/Accel.cpp:801) in function 'top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:868) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (cpp/accel/Accel.cpp:639) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (cpp/accel/Accel.cpp:660) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:251) in function 'bin_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' completely with a factor of 1.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:19 . Memory (MB): peak = 176.039 ; gain = 84.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:19 . Memory (MB): peak = 176.039 ; gain = 84.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:24 . Memory (MB): peak = 472.223 ; gain = 380.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:832) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:682: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:26 . Memory (MB): peak = 603.840 ; gain = 512.477
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:869) in function 'top'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'top' (cpp/accel/Accel.cpp:722).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_DMEM_I' (cpp/accel/Accel.cpp:774) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_WT_I' (cpp/accel/Accel.cpp:794) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_KH_I' (cpp/accel/Accel.cpp:801) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bin_dense' (cpp/accel/Accel.cpp:606).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bin_conv' (cpp/accel/Accel.cpp:194).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:99).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:82).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:60).
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_I' (cpp/accel/Accel.cpp:774) in function 'top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_WT_I' (cpp/accel/Accel.cpp:794) in function 'top' completely with a factor of 4682.
INFO: [HLS 200-489] Unrolling loop 'LOOP_KH_I' (cpp/accel/Accel.cpp:801) in function 'top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:868) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (cpp/accel/Accel.cpp:639) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (cpp/accel/Accel.cpp:660) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:251) in function 'bin_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' completely with a factor of 1.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:19 . Memory (MB): peak = 175.988 ; gain = 84.668
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:19 . Memory (MB): peak = 175.988 ; gain = 84.668
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:25 . Memory (MB): peak = 472.605 ; gain = 381.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:832) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:682: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:26 . Memory (MB): peak = 603.949 ; gain = 512.629
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:868) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:868) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:392) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:405) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum_m.V' (cpp/accel/Accel.cpp:620) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:620) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:832) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:861:5) to (cpp/accel/Accel.cpp:885:1) in function 'top'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:828:38) in function 'top'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:42) to (cpp/accel/Accel.cpp:130:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:126:49) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:134:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:32) to (cpp/accel/Accel.cpp:163:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:159:39) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:167:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:178:37) to (cpp/accel/Accel.cpp:149:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:663:5) to (cpp/accel/Accel.cpp:710:7) in function 'bin_dense'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:337:41) to (cpp/accel/Accel.cpp:332:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:380:11) to (cpp/accel/Accel.cpp:277:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:606)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:02:29 . Memory (MB): peak = 783.469 ; gain = 692.148
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:02:34 . Memory (MB): peak = 838.520 ; gain = 747.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 154.503 seconds; current allocated memory: 757.598 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 758.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 758.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 758.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 759.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 760.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.062 seconds; current allocated memory: 763.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.478 seconds; current allocated memory: 766.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.442 seconds; current allocated memory: 766.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 767.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 769.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 769.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 771.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.524 seconds; current allocated memory: 777.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 3.296 seconds; current allocated memory: 779.889 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:02:50 . Memory (MB): peak = 893.980 ; gain = 802.660
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 169.927 seconds; peak allocated memory: 779.889 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:19 . Memory (MB): peak = 176.430 ; gain = 85.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:19 . Memory (MB): peak = 176.430 ; gain = 85.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:25 . Memory (MB): peak = 472.656 ; gain = 381.254
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:832) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:682: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:27 . Memory (MB): peak = 601.957 ; gain = 510.555
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:869) in function 'top'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'top' (cpp/accel/Accel.cpp:722).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_DMEM_I' (cpp/accel/Accel.cpp:774) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_WT_I' (cpp/accel/Accel.cpp:794) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_KH_I' (cpp/accel/Accel.cpp:801) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bin_dense' (cpp/accel/Accel.cpp:606).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bin_conv' (cpp/accel/Accel.cpp:194).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:99).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:82).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:60).
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_I' (cpp/accel/Accel.cpp:774) in function 'top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_WT_I' (cpp/accel/Accel.cpp:794) in function 'top' completely with a factor of 4682.
INFO: [HLS 200-489] Unrolling loop 'LOOP_KH_I' (cpp/accel/Accel.cpp:801) in function 'top' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:868) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (cpp/accel/Accel.cpp:639) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (cpp/accel/Accel.cpp:660) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:251) in function 'bin_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' completely with a factor of 1.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:19 . Memory (MB): peak = 176.031 ; gain = 84.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:19 . Memory (MB): peak = 176.031 ; gain = 84.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:25 . Memory (MB): peak = 471.711 ; gain = 380.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:832) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:682: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:27 . Memory (MB): peak = 601.941 ; gain = 510.605
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:869) in function 'top'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:868) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:868) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:392) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:405) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum_m.V' (cpp/accel/Accel.cpp:620) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:620) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:832) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:861:5) to (cpp/accel/Accel.cpp:885:1) in function 'top'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:828:38) in function 'top'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:42) to (cpp/accel/Accel.cpp:130:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:126:49) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:134:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:32) to (cpp/accel/Accel.cpp:163:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:159:39) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:167:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:178:37) to (cpp/accel/Accel.cpp:149:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:663:5) to (cpp/accel/Accel.cpp:710:7) in function 'bin_dense'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:337:41) to (cpp/accel/Accel.cpp:332:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:380:11) to (cpp/accel/Accel.cpp:277:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:606)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:02:29 . Memory (MB): peak = 782.934 ; gain = 691.598
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:02:34 . Memory (MB): peak = 838.488 ; gain = 747.152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 154.511 seconds; current allocated memory: 757.649 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 758.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 758.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 758.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 759.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 760.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 763.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 766.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.501 seconds; current allocated memory: 766.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 767.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.664 seconds; current allocated memory: 769.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 770.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 771.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.542 seconds; current allocated memory: 777.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 3.325 seconds; current allocated memory: 780.204 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:02:50 . Memory (MB): peak = 895.027 ; gain = 803.691
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 170.013 seconds; peak allocated memory: 780.204 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:21 . Memory (MB): peak = 175.777 ; gain = 84.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:21 . Memory (MB): peak = 175.777 ; gain = 84.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:26 . Memory (MB): peak = 472.352 ; gain = 380.965
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:832) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:682: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:28 . Memory (MB): peak = 602.633 ; gain = 511.246
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:869) in function 'top'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:868) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:868) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (cpp/accel/Accel.cpp:639) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (cpp/accel/Accel.cpp:660) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:392) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:405) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:620) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:832) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:861:5) to (cpp/accel/Accel.cpp:885:1) in function 'top'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:828:38) in function 'top'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:42) to (cpp/accel/Accel.cpp:130:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:126:49) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:134:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:32) to (cpp/accel/Accel.cpp:163:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:159:39) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:167:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:178:37) to (cpp/accel/Accel.cpp:149:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/accel/Accel.cpp:710:7) in function 'bin_dense'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:337:41) to (cpp/accel/Accel.cpp:332:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:380:11) to (cpp/accel/Accel.cpp:277:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:606)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:02:31 . Memory (MB): peak = 781.613 ; gain = 690.227
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:02:36 . Memory (MB): peak = 838.402 ; gain = 747.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 155.982 seconds; current allocated memory: 758.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 760.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 760.232 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 760.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 761.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 761.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.059 seconds; current allocated memory: 764.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.455 seconds; current allocated memory: 767.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.503 seconds; current allocated memory: 768.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 769.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.736 seconds; current allocated memory: 772.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 772.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 774.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 780.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 3.322 seconds; current allocated memory: 782.837 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:02:52 . Memory (MB): peak = 899.520 ; gain = 808.133
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 172.111 seconds; peak allocated memory: 782.837 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:02:39 . Memory (MB): peak = 176.656 ; gain = 85.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:02:39 . Memory (MB): peak = 176.656 ; gain = 85.254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:346).
INFO: [XFORM 203-603] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:344).
INFO: [XFORM 203-603] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:341).
INFO: [XFORM 203-603] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:95).
INFO: [XFORM 203-603] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:151).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:02:45 . Memory (MB): peak = 471.449 ; gain = 380.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:836) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:686: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:02:47 . Memory (MB): peak = 602.348 ; gain = 510.945
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:872) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:634) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:642) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:270) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:431) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:872) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:634) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:642) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:247) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:258) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:270) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:398) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:411) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:431) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum_m.V' (cpp/accel/Accel.cpp:626) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:286) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:626) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:286) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:836) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:865:5) to (cpp/accel/Accel.cpp:889:1) in function 'top'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:832:38) in function 'top'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:138:42) to (cpp/accel/Accel.cpp:136:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:49) to (cpp/accel/Accel.cpp:134:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:140:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:171:32) to (cpp/accel/Accel.cpp:169:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:39) to (cpp/accel/Accel.cpp:167:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:173:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:184:37) to (cpp/accel/Accel.cpp:155:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:667:5) to (cpp/accel/Accel.cpp:714:7) in function 'bin_dense'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:343:41) to (cpp/accel/Accel.cpp:338:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:386:11) to (cpp/accel/Accel.cpp:283:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:612)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:02:50 . Memory (MB): peak = 783.219 ; gain = 691.816
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:02:55 . Memory (MB): peak = 828.121 ; gain = 736.719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 175.383 seconds; current allocated memory: 748.098 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 748.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 749.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 750.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.232 seconds; current allocated memory: 753.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.618 seconds; current allocated memory: 756.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 757.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 757.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.721 seconds; current allocated memory: 759.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 761.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.968 seconds; current allocated memory: 767.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 3.836 seconds; current allocated memory: 770.081 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:03:13 . Memory (MB): peak = 884.559 ; gain = 793.156
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 192.753 seconds; peak allocated memory: 770.081 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:19 . Memory (MB): peak = 176.438 ; gain = 85.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:19 . Memory (MB): peak = 176.438 ; gain = 85.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:24 . Memory (MB): peak = 471.715 ; gain = 380.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:832) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:682: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:26 . Memory (MB): peak = 603.504 ; gain = 512.172
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:869) in function 'top'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:868) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:868) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:628) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:636) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (cpp/accel/Accel.cpp:639) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (cpp/accel/Accel.cpp:660) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:392) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:405) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:620) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:832) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:861:5) to (cpp/accel/Accel.cpp:885:1) in function 'top'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:828:38) in function 'top'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:42) to (cpp/accel/Accel.cpp:130:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:126:49) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:134:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:32) to (cpp/accel/Accel.cpp:163:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:159:39) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:167:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:178:37) to (cpp/accel/Accel.cpp:149:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/accel/Accel.cpp:710:7) in function 'bin_dense'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:337:41) to (cpp/accel/Accel.cpp:332:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:380:11) to (cpp/accel/Accel.cpp:277:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:606)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:02:29 . Memory (MB): peak = 781.824 ; gain = 690.492
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:02:34 . Memory (MB): peak = 838.977 ; gain = 747.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 154.331 seconds; current allocated memory: 758.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 760.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 760.232 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 760.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 761.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 761.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.055 seconds; current allocated memory: 764.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.482 seconds; current allocated memory: 767.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 768.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 769.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 772.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 772.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 774.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.533 seconds; current allocated memory: 780.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 3.361 seconds; current allocated memory: 782.837 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:02:50 . Memory (MB): peak = 898.711 ; gain = 807.379
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 170.407 seconds; peak allocated memory: 782.837 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:28 . Memory (MB): peak = 175.867 ; gain = 84.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:28 . Memory (MB): peak = 175.867 ; gain = 84.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:346).
INFO: [XFORM 203-603] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:344).
INFO: [XFORM 203-603] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:341).
INFO: [XFORM 203-603] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:95).
INFO: [XFORM 203-603] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:151).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:34 . Memory (MB): peak = 471.480 ; gain = 380.148
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:836) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:686: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:36 . Memory (MB): peak = 603.359 ; gain = 512.027
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:872) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:634) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:642) in function 'bin_dense' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:270) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:431) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:872) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_O' (cpp/accel/Accel.cpp:634) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DENSE_I' (cpp/accel/Accel.cpp:642) in function 'bin_dense' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:247) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:258) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:270) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:398) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:411) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:431) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum_m.V' (cpp/accel/Accel.cpp:626) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:286) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum_m.V' (cpp/accel/Accel.cpp:626) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:286) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:836) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:865:5) to (cpp/accel/Accel.cpp:889:1) in function 'top'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:832:38) in function 'top'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:138:42) to (cpp/accel/Accel.cpp:136:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:49) to (cpp/accel/Accel.cpp:134:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:140:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:171:32) to (cpp/accel/Accel.cpp:169:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:39) to (cpp/accel/Accel.cpp:167:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:173:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:184:37) to (cpp/accel/Accel.cpp:155:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:667:5) to (cpp/accel/Accel.cpp:714:7) in function 'bin_dense'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:343:41) to (cpp/accel/Accel.cpp:338:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:386:11) to (cpp/accel/Accel.cpp:283:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (cpp/accel/Accel.cpp:612)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:02:39 . Memory (MB): peak = 783.191 ; gain = 691.859
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:02:44 . Memory (MB): peak = 828.910 ; gain = 737.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 163.941 seconds; current allocated memory: 748.098 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 748.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 749.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 750.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.305 seconds; current allocated memory: 753.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.874 seconds; current allocated memory: 756.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.902 seconds; current allocated memory: 757.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 757.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111]  Elapsed time: 0.924 seconds; current allocated memory: 759.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.905 seconds; current allocated memory: 761.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 2.228 seconds; current allocated memory: 767.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 4.718 seconds; current allocated memory: 770.081 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:03:03 . Memory (MB): peak = 883.625 ; gain = 792.293
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 182.772 seconds; peak allocated memory: 770.081 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:37 . Memory (MB): peak = 176.117 ; gain = 84.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:37 . Memory (MB): peak = 176.117 ; gain = 84.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:346).
INFO: [XFORM 203-603] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:344).
INFO: [XFORM 203-603] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:341).
INFO: [XFORM 203-603] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:95).
INFO: [XFORM 203-603] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:151).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:02:43 . Memory (MB): peak = 468.750 ; gain = 377.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:836) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:321: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:45 . Memory (MB): peak = 660.344 ; gain = 569.012
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:872) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:270) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:431) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:872) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:247) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:258) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:270) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:398) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:411) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:431) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:286) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:286) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:836) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:832:38) to (cpp/accel/Accel.cpp:889:1) in function 'top'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:138:42) to (cpp/accel/Accel.cpp:136:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:49) to (cpp/accel/Accel.cpp:134:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:140:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:171:32) to (cpp/accel/Accel.cpp:169:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:39) to (cpp/accel/Accel.cpp:167:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:173:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:184:37) to (cpp/accel/Accel.cpp:155:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:343:41) to (cpp/accel/Accel.cpp:338:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:386:11) to (cpp/accel/Accel.cpp:283:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:02:48 . Memory (MB): peak = 888.965 ; gain = 797.633
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:02:53 . Memory (MB): peak = 963.984 ; gain = 872.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 173.147 seconds; current allocated memory: 877.772 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 11 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 878.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.075 seconds; current allocated memory: 881.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.365 seconds; current allocated memory: 884.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.337 seconds; current allocated memory: 885.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 885.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 887.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.681 seconds; current allocated memory: 894.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/n_outputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 3.183 seconds; current allocated memory: 896.278 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:03:06 . Memory (MB): peak = 1011.695 ; gain = 920.363
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 186.117 seconds; peak allocated memory: 896.278 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:14 . Memory (MB): peak = 176.074 ; gain = 84.719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:14 . Memory (MB): peak = 176.074 ; gain = 84.719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:02:19 . Memory (MB): peak = 468.324 ; gain = 376.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:342) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:837) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:322: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:21 . Memory (MB): peak = 660.496 ; gain = 569.141
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:873) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:271) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:432) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:873) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:248) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:259) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:271) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:399) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:412) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:432) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:287) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:287) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:95) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:342) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:837) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:833:38) to (cpp/accel/Accel.cpp:890:1) in function 'top'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:42) to (cpp/accel/Accel.cpp:137:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:133:49) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:141:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:32) to (cpp/accel/Accel.cpp:170:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:166:39) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:174:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:185:37) to (cpp/accel/Accel.cpp:156:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:344:41) to (cpp/accel/Accel.cpp:339:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:387:11) to (cpp/accel/Accel.cpp:284:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:02:24 . Memory (MB): peak = 888.234 ; gain = 796.879
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:02:29 . Memory (MB): peak = 972.969 ; gain = 881.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 149.188 seconds; current allocated memory: 886.552 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 886.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 887.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 888.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.016 seconds; current allocated memory: 891.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.334 seconds; current allocated memory: 894.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.343 seconds; current allocated memory: 894.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 895.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 896.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 897.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.424 seconds; current allocated memory: 903.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/n_outputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 3.159 seconds; current allocated memory: 905.973 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:02:42 . Memory (MB): peak = 1021.402 ; gain = 930.047
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 162.458 seconds; peak allocated memory: 905.973 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:21 . Memory (MB): peak = 175.672 ; gain = 84.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:21 . Memory (MB): peak = 175.672 ; gain = 84.277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:347).
INFO: [XFORM 203-603] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:345).
INFO: [XFORM 203-603] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:342).
INFO: [XFORM 203-603] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:95).
INFO: [XFORM 203-603] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:152).
INFO: [XFORM 203-603] Inlining function 'process_word' into 'bin_conv' (cpp/accel/Accel.cpp:358).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:26 . Memory (MB): peak = 468.480 ; gain = 377.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:837) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:322: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:02:28 . Memory (MB): peak = 661.387 ; gain = 569.992
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:873) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:271) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:432) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:873) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:248) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:259) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:271) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:399) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:412) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:432) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:287) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:287) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:837) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:833:38) to (cpp/accel/Accel.cpp:890:1) in function 'top'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:344:41) to (cpp/accel/Accel.cpp:339:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:42) to (cpp/accel/Accel.cpp:137:49) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:133:49) to (cpp/accel/Accel.cpp:135:5) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:141:21) in function 'bin_conv'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:32) to (cpp/accel/Accel.cpp:170:49) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:166:39) to (cpp/accel/Accel.cpp:168:5) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:174:21) in function 'bin_conv'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:185:37) to (cpp/accel/Accel.cpp:156:48) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:387:11) to (cpp/accel/Accel.cpp:284:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:02:32 . Memory (MB): peak = 890.262 ; gain = 798.867
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:02:38 . Memory (MB): peak = 957.375 ; gain = 865.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 159.844 seconds; current allocated memory: 871.698 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 31 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.651 seconds; current allocated memory: 875.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.576 seconds; current allocated memory: 876.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 877.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.096 seconds; current allocated memory: 884.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/n_outputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 3.966 seconds; current allocated memory: 887.060 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:02:51 . Memory (MB): peak = 1002.230 ; gain = 910.836
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 170.968 seconds; peak allocated memory: 887.060 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:16 . Memory (MB): peak = 175.648 ; gain = 84.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:16 . Memory (MB): peak = 175.648 ; gain = 84.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:02:22 . Memory (MB): peak = 468.492 ; gain = 377.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:832) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:315: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:23 . Memory (MB): peak = 658.988 ; gain = 567.562
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:869) in function 'top'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:868) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:868) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:241) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:252) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:264) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:392) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:405) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:425) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:335) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:832) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:828:38) to (cpp/accel/Accel.cpp:885:1) in function 'top'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:42) to (cpp/accel/Accel.cpp:130:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:126:49) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:134:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:32) to (cpp/accel/Accel.cpp:163:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:159:39) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:167:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:178:37) to (cpp/accel/Accel.cpp:149:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:337:41) to (cpp/accel/Accel.cpp:332:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:380:11) to (cpp/accel/Accel.cpp:277:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:02:27 . Memory (MB): peak = 887.910 ; gain = 796.484
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:02:32 . Memory (MB): peak = 973.105 ; gain = 881.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 152.721 seconds; current allocated memory: 886.599 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 886.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 887.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 888.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.064 seconds; current allocated memory: 891.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 894.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.492 seconds; current allocated memory: 894.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 895.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 896.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 897.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.479 seconds; current allocated memory: 903.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/n_outputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 3.71 seconds; current allocated memory: 906.218 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:02:47 . Memory (MB): peak = 1021.629 ; gain = 930.203
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 166.878 seconds; peak allocated memory: 906.218 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:18 . Memory (MB): peak = 175.844 ; gain = 84.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:18 . Memory (MB): peak = 175.844 ; gain = 84.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:02:24 . Memory (MB): peak = 468.707 ; gain = 377.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:342) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:837) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:322: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:26 . Memory (MB): peak = 659.906 ; gain = 568.543
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:873) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:271) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:432) in function 'bin_conv' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:873) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:271) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:432) in function 'bin_conv' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:287) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:287) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'conv3x3b' into 'conv_word' (cpp/accel/Accel.cpp:95) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:342) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:837) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:833:38) to (cpp/accel/Accel.cpp:890:1) in function 'top'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:42) to (cpp/accel/Accel.cpp:137:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:133:49) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:141:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:32) to (cpp/accel/Accel.cpp:170:49) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:166:39) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:174:21) in function 'process_word'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:185:37) to (cpp/accel/Accel.cpp:156:48) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:344:41) to (cpp/accel/Accel.cpp:339:44) in function 'bin_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:387:11) to (cpp/accel/Accel.cpp:284:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:02:28 . Memory (MB): peak = 886.352 ; gain = 794.988
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:02:30 . Memory (MB): peak = 962.469 ; gain = 871.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 150.318 seconds; current allocated memory: 882.142 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 882.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 883.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 883.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 885.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 886.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 887.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 887.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 888.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 889.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_params_V' to 'bin_conv_conv_parcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_buffYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_conv_out_buffer_V' to 'bin_conv_conv_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 1.103 seconds; current allocated memory: 892.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/n_outputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 1.687 seconds; current allocated memory: 894.527 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_parcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_budEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_teeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_buffYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordg8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_conv_outhbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_lb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:02:40 . Memory (MB): peak = 1000.047 ; gain = 908.684
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 159.868 seconds; peak allocated memory: 894.527 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:28 . Memory (MB): peak = 176.383 ; gain = 85.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:28 . Memory (MB): peak = 176.383 ; gain = 85.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:34 . Memory (MB): peak = 468.273 ; gain = 376.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:339) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:836) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:319: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:02:36 . Memory (MB): peak = 660.441 ; gain = 569.082
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:873) in function 'top'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:872) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'bin_conv' (cpp/accel/Accel.cpp:194).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:99).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:82).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:60).
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:872) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:245) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:255) in function 'bin_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:256) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:268) in function 'bin_conv' completely with a factor of 1.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:268) in function 'bin_conv' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:20 . Memory (MB): peak = 175.906 ; gain = 84.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:20 . Memory (MB): peak = 175.906 ; gain = 84.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:02:26 . Memory (MB): peak = 468.824 ; gain = 377.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:835) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:318: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:28 . Memory (MB): peak = 660.023 ; gain = 568.582
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:872) in function 'top'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:871) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:266) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_WORDS_IN_PHASE' (cpp/accel/Accel.cpp:279) in function 'bin_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:428) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:99).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:82).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:60).
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:871) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:245) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:255) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:266) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_WT_WORDS' (cpp/accel/Accel.cpp:291) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'LOOP_LOAD_WTS' (cpp/accel/Accel.cpp:314) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1' (cpp/accel/Accel.cpp:315) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1.1' (cpp/accel/Accel.cpp:316) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVER_LOAD' (cpp/accel/Accel.cpp:333) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1' (cpp/accel/Accel.cpp:335) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1.1' (cpp/accel/Accel.cpp:336) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVERS' (cpp/accel/Accel.cpp:350) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (cpp/accel/Accel.cpp:357) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1' (cpp/accel/Accel.cpp:358) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1.1' (cpp/accel/Accel.cpp:359) in function 'bin_conv' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' (cpp/accel/Accel.cpp:368) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' (cpp/accel/Accel.cpp:372) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:395) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:408) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:428) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:118) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:122) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (cpp/accel/Accel.cpp:130) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:149) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:155) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (cpp/accel/Accel.cpp:163) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (cpp/accel/Accel.cpp:173) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:86) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:87) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:66) in function 'conv3x3b' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:67) in function 'conv3x3b' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'lb' (cpp/accel/Accel.cpp:231) automatically.
INFO: [XFORM 203-102] Partitioning array 'rb' (cpp/accel/Accel.cpp:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:283) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V' (cpp/accel/Accel.cpp:223) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'old_word_buffer.V' (cpp/accel/Accel.cpp:228) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buffer.V' (cpp/accel/Accel.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.0' (cpp/accel/Accel.cpp:223) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.1' (cpp/accel/Accel.cpp:223) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.2' (cpp/accel/Accel.cpp:223) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:835) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:831:38) to (cpp/accel/Accel.cpp:888:1) in function 'top'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:186:1) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/accel/Accel.cpp:75:3) in function 'conv3x3b'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:383:11) to (cpp/accel/Accel.cpp:279:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3x3b' (cpp/accel/Accel.cpp:60)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:02:41 . Memory (MB): peak = 897.504 ; gain = 806.062
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:03:00 . Memory (MB): peak = 1088.199 ; gain = 996.758
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv3x3b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('line_buffer_m_V_load_2', cpp/accel/Accel.cpp:69) on array 'line_buffer_m_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buffer_m_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 180.893 seconds; current allocated memory: 988.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 989.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_word'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 132, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_22_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 194, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_32_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_37_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_40_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_41_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.844 seconds; current allocated memory: 990.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.114 seconds; current allocated memory: 996.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'conv_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.023 seconds; current allocated memory: 1004.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.745 seconds; current allocated memory: 1014.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'process_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.985 seconds; current allocated memory: 1022.320 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.046 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.071 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3b'.
INFO: [HLS 200-111]  Elapsed time: 1.723 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 3.31 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 6.374 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_bucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_tedEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_bufeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_0_V' to 'bin_conv_old_wordfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_1_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_2_V' to 'bin_conv_old_wordhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_3_V' to 'bin_conv_old_wordibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_4_V' to 'bin_conv_old_wordjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_5_V' to 'bin_conv_old_wordkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_6_V' to 'bin_conv_old_wordlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_7_V' to 'bin_conv_old_wordmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_8_V' to 'bin_conv_old_wordncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_9_V' to 'bin_conv_old_wordocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 12.703 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/n_outputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 10.428 seconds; current allocated memory: 1.122 GB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_bucud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_tedEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_bufeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordfYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:38 ; elapsed = 00:04:10 . Memory (MB): peak = 1390.070 ; gain = 1298.629
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 250.512 seconds; peak allocated memory: 1.122 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:02:16 . Memory (MB): peak = 176.332 ; gain = 84.902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:02:16 . Memory (MB): peak = 176.332 ; gain = 84.902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:02:22 . Memory (MB): peak = 468.582 ; gain = 377.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:835) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:318: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:24 . Memory (MB): peak = 660.500 ; gain = 569.070
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:872) in function 'top'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:871) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:266) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_WORDS_IN_PHASE' (cpp/accel/Accel.cpp:279) in function 'bin_conv' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3.1.2.1.1' (cpp/accel/Accel.cpp:316) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3.1.3.1.1' (cpp/accel/Accel.cpp:336) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:428) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:99).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:82).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:60).
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:871) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:245) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:255) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:266) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_WT_WORDS' (cpp/accel/Accel.cpp:291) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'LOOP_LOAD_WTS' (cpp/accel/Accel.cpp:314) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1' (cpp/accel/Accel.cpp:315) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1.1' (cpp/accel/Accel.cpp:316) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVER_LOAD' (cpp/accel/Accel.cpp:333) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1' (cpp/accel/Accel.cpp:335) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1.1' (cpp/accel/Accel.cpp:336) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVERS' (cpp/accel/Accel.cpp:350) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (cpp/accel/Accel.cpp:357) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1' (cpp/accel/Accel.cpp:358) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1.1' (cpp/accel/Accel.cpp:359) in function 'bin_conv' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' (cpp/accel/Accel.cpp:368) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' (cpp/accel/Accel.cpp:372) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:395) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:408) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:428) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:118) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:122) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (cpp/accel/Accel.cpp:130) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:149) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:155) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (cpp/accel/Accel.cpp:163) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (cpp/accel/Accel.cpp:173) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:86) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:87) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:66) in function 'conv3x3b' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:67) in function 'conv3x3b' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'lb' (cpp/accel/Accel.cpp:231) automatically.
INFO: [XFORM 203-102] Partitioning array 'rb' (cpp/accel/Accel.cpp:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:283) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V' (cpp/accel/Accel.cpp:223) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'old_word_buffer.V' (cpp/accel/Accel.cpp:228) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buffer.V' (cpp/accel/Accel.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.0' (cpp/accel/Accel.cpp:223) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.1' (cpp/accel/Accel.cpp:223) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.2' (cpp/accel/Accel.cpp:223) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:835) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:831:38) to (cpp/accel/Accel.cpp:888:1) in function 'top'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:186:1) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/accel/Accel.cpp:75:3) in function 'conv3x3b'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:383:11) to (cpp/accel/Accel.cpp:279:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3x3b' (cpp/accel/Accel.cpp:60)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:02:36 . Memory (MB): peak = 896.332 ; gain = 804.902
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:02:54 . Memory (MB): peak = 1092.238 ; gain = 1000.809
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv3x3b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('line_buffer_m_V_load_2', cpp/accel/Accel.cpp:69) on array 'line_buffer_m_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buffer_m_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 175.564 seconds; current allocated memory: 988.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 989.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_word'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 132, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_22_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 194, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_32_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_37_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_40_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_41_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.812 seconds; current allocated memory: 991.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.058 seconds; current allocated memory: 996.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'conv_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.919 seconds; current allocated memory: 1004.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.76 seconds; current allocated memory: 1014.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'process_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.934 seconds; current allocated memory: 1022.326 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.824 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.885 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.859 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3b'.
INFO: [HLS 200-111]  Elapsed time: 1.698 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 2.908 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 6.232 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_bucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_temp_V' to 'bin_conv_fixed_tedEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_bufeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_0_V' to 'bin_conv_old_wordfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_1_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_2_V' to 'bin_conv_old_wordhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_3_V' to 'bin_conv_old_wordibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_4_V' to 'bin_conv_old_wordjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_5_V' to 'bin_conv_old_wordkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_6_V' to 'bin_conv_old_wordlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_7_V' to 'bin_conv_old_wordmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_8_V' to 'bin_conv_old_wordncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_9_V' to 'bin_conv_old_wordocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_pcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 12.475 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/n_outputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 10.736 seconds; current allocated memory: 1.122 GB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_bucud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_tedEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_bufeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordfYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:38 ; elapsed = 00:04:04 . Memory (MB): peak = 1391.715 ; gain = 1300.285
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 244.553 seconds; peak allocated memory: 1.122 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:15 . Memory (MB): peak = 175.723 ; gain = 84.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:15 . Memory (MB): peak = 175.723 ; gain = 84.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:02:21 . Memory (MB): peak = 468.902 ; gain = 377.488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:835) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:318: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:23 . Memory (MB): peak = 660.273 ; gain = 568.859
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:872) in function 'top'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:871) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:266) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_WORDS_IN_PHASE' (cpp/accel/Accel.cpp:279) in function 'bin_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:428) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:99).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:82).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:60).
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:871) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:245) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:255) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:266) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_WT_WORDS' (cpp/accel/Accel.cpp:291) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'LOOP_LOAD_WTS' (cpp/accel/Accel.cpp:314) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1' (cpp/accel/Accel.cpp:315) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1.1' (cpp/accel/Accel.cpp:316) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVER_LOAD' (cpp/accel/Accel.cpp:333) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1' (cpp/accel/Accel.cpp:335) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1.1' (cpp/accel/Accel.cpp:336) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVERS' (cpp/accel/Accel.cpp:350) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (cpp/accel/Accel.cpp:357) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1' (cpp/accel/Accel.cpp:358) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1.1' (cpp/accel/Accel.cpp:359) in function 'bin_conv' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' (cpp/accel/Accel.cpp:368) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' (cpp/accel/Accel.cpp:372) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:395) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (cpp/accel/Accel.cpp:403) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:408) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:428) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:118) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:122) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (cpp/accel/Accel.cpp:130) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:149) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:155) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (cpp/accel/Accel.cpp:163) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (cpp/accel/Accel.cpp:173) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:86) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:87) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:66) in function 'conv3x3b' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:67) in function 'conv3x3b' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'fixed_temp.V' (cpp/accel/Accel.cpp:225) automatically.
INFO: [XFORM 203-102] Partitioning array 'lb' (cpp/accel/Accel.cpp:231) automatically.
INFO: [XFORM 203-102] Partitioning array 'rb' (cpp/accel/Accel.cpp:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:283) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V' (cpp/accel/Accel.cpp:223) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'old_word_buffer.V' (cpp/accel/Accel.cpp:228) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buffer.V' (cpp/accel/Accel.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.0' (cpp/accel/Accel.cpp:223) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.1' (cpp/accel/Accel.cpp:223) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.2' (cpp/accel/Accel.cpp:223) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:835) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:831:38) to (cpp/accel/Accel.cpp:888:1) in function 'top'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:186:1) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/accel/Accel.cpp:75:3) in function 'conv3x3b'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:383:11) to (cpp/accel/Accel.cpp:279:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3x3b' (cpp/accel/Accel.cpp:60)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:02:36 . Memory (MB): peak = 896.121 ; gain = 804.707
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:02:55 . Memory (MB): peak = 1094.406 ; gain = 1002.992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv3x3b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('line_buffer_m_V_load_2', cpp/accel/Accel.cpp:69) on array 'line_buffer_m_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buffer_m_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 176.112 seconds; current allocated memory: 990.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 991.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_word'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 132, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_22_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 194, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_32_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_37_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_40_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_41_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.827 seconds; current allocated memory: 992.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.068 seconds; current allocated memory: 998.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'conv_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.341 seconds; current allocated memory: 1006.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.697 seconds; current allocated memory: 1015.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'process_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.148 seconds; current allocated memory: 1.000 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.328 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.218 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3b'.
INFO: [HLS 200-111]  Elapsed time: 1.766 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 2.917 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 6.213 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_bucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_bufdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_0_V' to 'bin_conv_old_wordeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_1_V' to 'bin_conv_old_wordfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_2_V' to 'bin_conv_old_wordg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_3_V' to 'bin_conv_old_wordhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_4_V' to 'bin_conv_old_wordibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_5_V' to 'bin_conv_old_wordjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_6_V' to 'bin_conv_old_wordkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_7_V' to 'bin_conv_old_wordlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_8_V' to 'bin_conv_old_wordmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_9_V' to 'bin_conv_old_wordncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 12.409 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/n_outputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 11.448 seconds; current allocated memory: 1.127 GB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_bucud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_bufdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:41 ; elapsed = 00:04:07 . Memory (MB): peak = 1399.527 ; gain = 1308.113
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 247.12 seconds; peak allocated memory: 1.127 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:16 . Memory (MB): peak = 175.504 ; gain = 84.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:16 . Memory (MB): peak = 175.504 ; gain = 84.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:02:21 . Memory (MB): peak = 468.375 ; gain = 377.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:839) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:318: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:23 . Memory (MB): peak = 660.121 ; gain = 568.785
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:876) in function 'top'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:429) in function 'bin_conv'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:875) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:266) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_WORDS_IN_PHASE' (cpp/accel/Accel.cpp:279) in function 'bin_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:428) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:99).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:82).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:60).
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:875) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:245) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:255) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:266) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_WT_WORDS' (cpp/accel/Accel.cpp:291) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'LOOP_LOAD_WTS' (cpp/accel/Accel.cpp:314) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1' (cpp/accel/Accel.cpp:315) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1.1' (cpp/accel/Accel.cpp:316) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVER_LOAD' (cpp/accel/Accel.cpp:333) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1' (cpp/accel/Accel.cpp:335) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1.1' (cpp/accel/Accel.cpp:336) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVERS' (cpp/accel/Accel.cpp:350) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (cpp/accel/Accel.cpp:357) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1' (cpp/accel/Accel.cpp:358) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1.1' (cpp/accel/Accel.cpp:359) in function 'bin_conv' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' (cpp/accel/Accel.cpp:368) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' (cpp/accel/Accel.cpp:372) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:395) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (cpp/accel/Accel.cpp:403) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:408) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:428) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (cpp/accel/Accel.cpp:435) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.2' (cpp/accel/Accel.cpp:446) in function 'bin_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.3' (cpp/accel/Accel.cpp:452) in function 'bin_conv' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:118) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:122) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (cpp/accel/Accel.cpp:130) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:149) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:155) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (cpp/accel/Accel.cpp:163) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (cpp/accel/Accel.cpp:173) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:86) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:87) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:66) in function 'conv3x3b' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:67) in function 'conv3x3b' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'fixed_buffer.V' (cpp/accel/Accel.cpp:224) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'fixed_temp.V' (cpp/accel/Accel.cpp:225) automatically.
INFO: [XFORM 203-102] Partitioning array 'lb' (cpp/accel/Accel.cpp:231) automatically.
INFO: [XFORM 203-102] Partitioning array 'rb' (cpp/accel/Accel.cpp:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:283) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V' (cpp/accel/Accel.cpp:223) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'old_word_buffer.V' (cpp/accel/Accel.cpp:228) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buffer.V' (cpp/accel/Accel.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.0' (cpp/accel/Accel.cpp:223) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.1' (cpp/accel/Accel.cpp:223) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.2' (cpp/accel/Accel.cpp:223) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:338) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:839) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:223) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:835:38) to (cpp/accel/Accel.cpp:892:1) in function 'top'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:186:1) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/accel/Accel.cpp:75:3) in function 'conv3x3b'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:383:11) to (cpp/accel/Accel.cpp:279:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3x3b' (cpp/accel/Accel.cpp:60)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:02:38 . Memory (MB): peak = 898.598 ; gain = 807.262
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:02:54 . Memory (MB): peak = 1092.520 ; gain = 1001.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv3x3b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('line_buffer_m_V_load_2', cpp/accel/Accel.cpp:69) on array 'line_buffer_m_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buffer_m_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 175.335 seconds; current allocated memory: 990.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 990.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_word'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 132, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_22_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 194, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_32_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_37_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_40_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_41_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 992.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.062 seconds; current allocated memory: 998.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'conv_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.947 seconds; current allocated memory: 1006.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.768 seconds; current allocated memory: 1015.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'process_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.008 seconds; current allocated memory: 1.000 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.739 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.346 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.096 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3b'.
INFO: [HLS 200-111]  Elapsed time: 2.283 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 3.296 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 6.601 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_0_V' to 'bin_conv_fixed_bucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_1_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_2_V' to 'bin_conv_fixed_bueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_3_V' to 'bin_conv_fixed_bufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_4_V' to 'bin_conv_fixed_bug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_5_V' to 'bin_conv_fixed_buhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_6_V' to 'bin_conv_fixed_buibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_7_V' to 'bin_conv_fixed_bujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_8_V' to 'bin_conv_fixed_bukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_9_V' to 'bin_conv_fixed_bulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_10_V' to 'bin_conv_fixed_bumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_11_V' to 'bin_conv_fixed_buncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_12_V' to 'bin_conv_fixed_buocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_13_V' to 'bin_conv_fixed_bupcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_14_V' to 'bin_conv_fixed_buqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_15_V' to 'bin_conv_fixed_burcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_16_V' to 'bin_conv_fixed_busc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_17_V' to 'bin_conv_fixed_butde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_18_V' to 'bin_conv_fixed_buudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_19_V' to 'bin_conv_fixed_buvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_20_V' to 'bin_conv_fixed_buwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_21_V' to 'bin_conv_fixed_buxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_22_V' to 'bin_conv_fixed_buyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_23_V' to 'bin_conv_fixed_buzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_24_V' to 'bin_conv_fixed_buAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_25_V' to 'bin_conv_fixed_buBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_26_V' to 'bin_conv_fixed_buCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_27_V' to 'bin_conv_fixed_buDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_28_V' to 'bin_conv_fixed_buEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_29_V' to 'bin_conv_fixed_buFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_30_V' to 'bin_conv_fixed_buGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_31_V' to 'bin_conv_fixed_buHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_32_V' to 'bin_conv_fixed_buIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_33_V' to 'bin_conv_fixed_buJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_34_V' to 'bin_conv_fixed_buKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_35_V' to 'bin_conv_fixed_buLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_36_V' to 'bin_conv_fixed_buMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_37_V' to 'bin_conv_fixed_buNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_38_V' to 'bin_conv_fixed_buOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_39_V' to 'bin_conv_fixed_buPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_40_V' to 'bin_conv_fixed_buQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_41_V' to 'bin_conv_fixed_buRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_42_V' to 'bin_conv_fixed_buShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_43_V' to 'bin_conv_fixed_buThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_44_V' to 'bin_conv_fixed_buUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_45_V' to 'bin_conv_fixed_buVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_46_V' to 'bin_conv_fixed_buWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_47_V' to 'bin_conv_fixed_buXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_48_V' to 'bin_conv_fixed_buYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_49_V' to 'bin_conv_fixed_buZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_50_V' to 'bin_conv_fixed_bu0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_51_V' to 'bin_conv_fixed_bu1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_52_V' to 'bin_conv_fixed_bu2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_53_V' to 'bin_conv_fixed_bu3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_54_V' to 'bin_conv_fixed_bu4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_55_V' to 'bin_conv_fixed_bu5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_56_V' to 'bin_conv_fixed_bu6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_57_V' to 'bin_conv_fixed_bu7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_58_V' to 'bin_conv_fixed_bu8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_59_V' to 'bin_conv_fixed_bu9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_60_V' to 'bin_conv_fixed_bubak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_61_V' to 'bin_conv_fixed_bubbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_62_V' to 'bin_conv_fixed_bubck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_63_V' to 'bin_conv_fixed_bubdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_bufbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_0_V' to 'bin_conv_old_wordbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_1_V' to 'bin_conv_old_wordbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_2_V' to 'bin_conv_old_wordbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_3_V' to 'bin_conv_old_wordbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_4_V' to 'bin_conv_old_wordbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_5_V' to 'bin_conv_old_wordbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_6_V' to 'bin_conv_old_wordbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_7_V' to 'bin_conv_old_wordbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_8_V' to 'bin_conv_old_wordbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_9_V' to 'bin_conv_old_wordbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_bpm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_bpm': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 13.629 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/n_outputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 12.798 seconds; current allocated memory: 1.125 GB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_bucud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_bufbek_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordbfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:43 ; elapsed = 00:04:10 . Memory (MB): peak = 1394.246 ; gain = 1302.910
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 250.083 seconds; peak allocated memory: 1.125 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:18 . Memory (MB): peak = 176.176 ; gain = 84.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:18 . Memory (MB): peak = 176.176 ; gain = 84.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:02:24 . Memory (MB): peak = 469.016 ; gain = 377.574
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'conv_word' into 'process_word' (cpp/accel/Accel.cpp:145) automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:339) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:840) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:319: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:26 . Memory (MB): peak = 662.223 ; gain = 570.781
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:877) in function 'top'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:430) in function 'bin_conv'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:876) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:267) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_WORDS_IN_PHASE' (cpp/accel/Accel.cpp:280) in function 'bin_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:429) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:99).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:82).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:60).
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:876) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:246) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:256) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:267) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_WT_WORDS' (cpp/accel/Accel.cpp:292) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'LOOP_LOAD_WTS' (cpp/accel/Accel.cpp:315) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1' (cpp/accel/Accel.cpp:316) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1.1' (cpp/accel/Accel.cpp:317) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVER_LOAD' (cpp/accel/Accel.cpp:334) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1' (cpp/accel/Accel.cpp:336) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1.1' (cpp/accel/Accel.cpp:337) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVERS' (cpp/accel/Accel.cpp:351) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (cpp/accel/Accel.cpp:358) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1' (cpp/accel/Accel.cpp:359) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1.1' (cpp/accel/Accel.cpp:360) in function 'bin_conv' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' (cpp/accel/Accel.cpp:369) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' (cpp/accel/Accel.cpp:373) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:396) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (cpp/accel/Accel.cpp:404) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:409) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:429) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (cpp/accel/Accel.cpp:436) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.2' (cpp/accel/Accel.cpp:447) in function 'bin_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.3' (cpp/accel/Accel.cpp:453) in function 'bin_conv' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:118) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:122) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (cpp/accel/Accel.cpp:130) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:149) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:155) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (cpp/accel/Accel.cpp:163) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (cpp/accel/Accel.cpp:173) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:86) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:87) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:66) in function 'conv3x3b' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:67) in function 'conv3x3b' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'fixed_buffer.V' (cpp/accel/Accel.cpp:225) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'fixed_temp.V' (cpp/accel/Accel.cpp:226) automatically.
INFO: [XFORM 203-102] Partitioning array 'lb' (cpp/accel/Accel.cpp:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'rb' (cpp/accel/Accel.cpp:233) automatically.
INFO: [XFORM 203-102] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:284) automatically.
INFO: [XFORM 203-101] Partitioning array 'wt_mem.V'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'dmem.V'  in dimension 3 with a cyclic factor 4.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V' (cpp/accel/Accel.cpp:224) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'old_word_buffer.V' (cpp/accel/Accel.cpp:229) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buffer.V' (cpp/accel/Accel.cpp:230) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.0' (cpp/accel/Accel.cpp:224) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.1' (cpp/accel/Accel.cpp:224) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.2' (cpp/accel/Accel.cpp:224) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'encode_bit' into 'bin_conv' (cpp/accel/Accel.cpp:339) automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:840) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:224) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:224) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:224) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:224) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:224) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:224) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:224) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:224) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:224) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:230) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:836:38) to (cpp/accel/Accel.cpp:893:1) in function 'top'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:124:66) to (cpp/accel/Accel.cpp:128:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:132:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:153:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:157:52) to (cpp/accel/Accel.cpp:161:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:175:50) to (cpp/accel/Accel.cpp:186:1) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:165:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/accel/Accel.cpp:75:3) in function 'conv3x3b'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:299:64) in function 'bin_conv'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:384:11) to (cpp/accel/Accel.cpp:280:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3x3b' (cpp/accel/Accel.cpp:60)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:02:41 . Memory (MB): peak = 898.215 ; gain = 806.773
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:02:58 . Memory (MB): peak = 1093.523 ; gain = 1002.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv3x3b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('line_buffer_m_V_load_2', cpp/accel/Accel.cpp:69) on array 'line_buffer_m_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buffer_m_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 178.907 seconds; current allocated memory: 991.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 991.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_word'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 132, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_22_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 194, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_32_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_37_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_40_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_41_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:89) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:89) to 'conv3x3b'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 993.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.109 seconds; current allocated memory: 999.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'conv_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.046 seconds; current allocated memory: 1007.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.761 seconds; current allocated memory: 1016.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'process_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.361 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.88 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.494 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.059 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3b'.
INFO: [HLS 200-111]  Elapsed time: 2.143 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 2.937 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 6.281 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_0_V' to 'bin_conv_fixed_bucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_1_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_2_V' to 'bin_conv_fixed_bueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_3_V' to 'bin_conv_fixed_bufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_4_V' to 'bin_conv_fixed_bug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_5_V' to 'bin_conv_fixed_buhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_6_V' to 'bin_conv_fixed_buibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_7_V' to 'bin_conv_fixed_bujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_8_V' to 'bin_conv_fixed_bukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_9_V' to 'bin_conv_fixed_bulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_10_V' to 'bin_conv_fixed_bumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_11_V' to 'bin_conv_fixed_buncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_12_V' to 'bin_conv_fixed_buocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_13_V' to 'bin_conv_fixed_bupcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_14_V' to 'bin_conv_fixed_buqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_15_V' to 'bin_conv_fixed_burcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_16_V' to 'bin_conv_fixed_busc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_17_V' to 'bin_conv_fixed_butde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_18_V' to 'bin_conv_fixed_buudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_19_V' to 'bin_conv_fixed_buvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_20_V' to 'bin_conv_fixed_buwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_21_V' to 'bin_conv_fixed_buxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_22_V' to 'bin_conv_fixed_buyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_23_V' to 'bin_conv_fixed_buzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_24_V' to 'bin_conv_fixed_buAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_25_V' to 'bin_conv_fixed_buBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_26_V' to 'bin_conv_fixed_buCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_27_V' to 'bin_conv_fixed_buDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_28_V' to 'bin_conv_fixed_buEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_29_V' to 'bin_conv_fixed_buFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_30_V' to 'bin_conv_fixed_buGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_31_V' to 'bin_conv_fixed_buHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_32_V' to 'bin_conv_fixed_buIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_33_V' to 'bin_conv_fixed_buJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_34_V' to 'bin_conv_fixed_buKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_35_V' to 'bin_conv_fixed_buLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_36_V' to 'bin_conv_fixed_buMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_37_V' to 'bin_conv_fixed_buNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_38_V' to 'bin_conv_fixed_buOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_39_V' to 'bin_conv_fixed_buPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_40_V' to 'bin_conv_fixed_buQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_41_V' to 'bin_conv_fixed_buRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_42_V' to 'bin_conv_fixed_buShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_43_V' to 'bin_conv_fixed_buThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_44_V' to 'bin_conv_fixed_buUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_45_V' to 'bin_conv_fixed_buVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_46_V' to 'bin_conv_fixed_buWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_47_V' to 'bin_conv_fixed_buXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_48_V' to 'bin_conv_fixed_buYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_49_V' to 'bin_conv_fixed_buZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_50_V' to 'bin_conv_fixed_bu0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_51_V' to 'bin_conv_fixed_bu1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_52_V' to 'bin_conv_fixed_bu2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_53_V' to 'bin_conv_fixed_bu3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_54_V' to 'bin_conv_fixed_bu4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_55_V' to 'bin_conv_fixed_bu5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_56_V' to 'bin_conv_fixed_bu6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_57_V' to 'bin_conv_fixed_bu7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_58_V' to 'bin_conv_fixed_bu8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_59_V' to 'bin_conv_fixed_bu9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_60_V' to 'bin_conv_fixed_bubak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_61_V' to 'bin_conv_fixed_bubbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_62_V' to 'bin_conv_fixed_bubck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_63_V' to 'bin_conv_fixed_bubdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_bufbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_0_V' to 'bin_conv_old_wordbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_1_V' to 'bin_conv_old_wordbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_2_V' to 'bin_conv_old_wordbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_3_V' to 'bin_conv_old_wordbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_4_V' to 'bin_conv_old_wordbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_5_V' to 'bin_conv_old_wordbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_6_V' to 'bin_conv_old_wordbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_7_V' to 'bin_conv_old_wordbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_8_V' to 'bin_conv_old_wordbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_9_V' to 'bin_conv_old_wordbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_bpm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_bpm': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_mux_48_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 12.842 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/n_outputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 12.926 seconds; current allocated memory: 1.127 GB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_bucud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_bufbek_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordbfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:43 ; elapsed = 00:04:13 . Memory (MB): peak = 1404.121 ; gain = 1312.680
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 252.952 seconds; peak allocated memory: 1.127 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:18 . Memory (MB): peak = 175.746 ; gain = 84.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:18 . Memory (MB): peak = 175.746 ; gain = 84.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:02:24 . Memory (MB): peak = 468.270 ; gain = 376.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:849) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:328: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:26 . Memory (MB): peak = 660.180 ; gain = 568.812
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:886) in function 'top'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:439) in function 'bin_conv'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:885) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:276) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_WORDS_IN_PHASE' (cpp/accel/Accel.cpp:289) in function 'bin_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:438) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:105).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:87).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:64).
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:885) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:255) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:265) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:276) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_WT_WORDS' (cpp/accel/Accel.cpp:301) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'LOOP_LOAD_WTS' (cpp/accel/Accel.cpp:324) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1' (cpp/accel/Accel.cpp:325) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1.1' (cpp/accel/Accel.cpp:326) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVER_LOAD' (cpp/accel/Accel.cpp:343) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1' (cpp/accel/Accel.cpp:345) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1.1' (cpp/accel/Accel.cpp:346) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVERS' (cpp/accel/Accel.cpp:360) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (cpp/accel/Accel.cpp:367) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1' (cpp/accel/Accel.cpp:368) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1.1' (cpp/accel/Accel.cpp:369) in function 'bin_conv' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' (cpp/accel/Accel.cpp:378) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' (cpp/accel/Accel.cpp:382) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:405) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (cpp/accel/Accel.cpp:413) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:418) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:438) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (cpp/accel/Accel.cpp:445) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.2' (cpp/accel/Accel.cpp:456) in function 'bin_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.3' (cpp/accel/Accel.cpp:462) in function 'bin_conv' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:125) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:129) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (cpp/accel/Accel.cpp:137) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:156) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:162) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (cpp/accel/Accel.cpp:170) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (cpp/accel/Accel.cpp:180) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:92) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:93) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:71) in function 'conv3x3b' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:72) in function 'conv3x3b' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'fixed_buffer.V' (cpp/accel/Accel.cpp:230) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'fixed_temp.V' (cpp/accel/Accel.cpp:231) automatically.
INFO: [XFORM 203-102] Partitioning array 'lb' (cpp/accel/Accel.cpp:237) automatically.
INFO: [XFORM 203-102] Partitioning array 'rb' (cpp/accel/Accel.cpp:238) automatically.
INFO: [XFORM 203-102] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:293) automatically.
INFO: [XFORM 203-131] Reshaping array 'wt_mem.V'  in dimension 2 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'dmem.V'  in dimension 3 with a cyclic factor of 4.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V' (cpp/accel/Accel.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'old_word_buffer.V' (cpp/accel/Accel.cpp:234) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buffer.V' (cpp/accel/Accel.cpp:235) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.0' (cpp/accel/Accel.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.1' (cpp/accel/Accel.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.2' (cpp/accel/Accel.cpp:229) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:849) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:229) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:235) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:845:38) to (cpp/accel/Accel.cpp:902:1) in function 'top'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:193:1) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/accel/Accel.cpp:80:3) in function 'conv3x3b'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:393:11) to (cpp/accel/Accel.cpp:289:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3x3b' (cpp/accel/Accel.cpp:64)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:02:42 . Memory (MB): peak = 897.750 ; gain = 806.383
INFO: [HLS 200-472] Inferring partial write operation for 'dmem.V' (cpp/accel/Accel.cpp:796:78)
INFO: [HLS 200-472] Inferring partial write operation for 'dmem.V' (cpp/accel/Accel.cpp:799:62)
INFO: [HLS 200-472] Inferring partial write operation for 'dmem.V' (cpp/accel/Accel.cpp:801:58)
INFO: [HLS 200-472] Inferring partial write operation for 'wt_mem.V' (cpp/accel/Accel.cpp:813:44)
INFO: [HLS 200-472] Inferring partial write operation for 'dmem.V.2' (cpp/accel/Accel.cpp:488:10)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:03:00 . Memory (MB): peak = 1102.504 ; gain = 1011.137
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'encode_bit'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 181.524 seconds; current allocated memory: 1000.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 1000.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv3x3b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('line_buffer_m_V_load_2', cpp/accel/Accel.cpp:74) on array 'line_buffer_m_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buffer_m_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1001.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 1001.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_word'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 132, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_22_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 194, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_32_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_37_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_40_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_41_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.207 seconds; current allocated memory: 1003.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.134 seconds; current allocated memory: 1008.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'conv_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.43 seconds; current allocated memory: 1017.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.879 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'process_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.369 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.115 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.509 seconds; current allocated memory: 1.024 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.088 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_bit'.
INFO: [HLS 200-111]  Elapsed time: 2.139 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3b'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 2.935 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 6.398 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_0_V' to 'bin_conv_fixed_bucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_1_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_2_V' to 'bin_conv_fixed_bueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_3_V' to 'bin_conv_fixed_bufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_4_V' to 'bin_conv_fixed_bug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_5_V' to 'bin_conv_fixed_buhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_6_V' to 'bin_conv_fixed_buibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_7_V' to 'bin_conv_fixed_bujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_8_V' to 'bin_conv_fixed_bukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_9_V' to 'bin_conv_fixed_bulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_10_V' to 'bin_conv_fixed_bumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_11_V' to 'bin_conv_fixed_buncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_12_V' to 'bin_conv_fixed_buocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_13_V' to 'bin_conv_fixed_bupcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_14_V' to 'bin_conv_fixed_buqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_15_V' to 'bin_conv_fixed_burcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_16_V' to 'bin_conv_fixed_busc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_17_V' to 'bin_conv_fixed_butde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_18_V' to 'bin_conv_fixed_buudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_19_V' to 'bin_conv_fixed_buvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_20_V' to 'bin_conv_fixed_buwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_21_V' to 'bin_conv_fixed_buxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_22_V' to 'bin_conv_fixed_buyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_23_V' to 'bin_conv_fixed_buzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_24_V' to 'bin_conv_fixed_buAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_25_V' to 'bin_conv_fixed_buBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_26_V' to 'bin_conv_fixed_buCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_27_V' to 'bin_conv_fixed_buDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_28_V' to 'bin_conv_fixed_buEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_29_V' to 'bin_conv_fixed_buFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_30_V' to 'bin_conv_fixed_buGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_31_V' to 'bin_conv_fixed_buHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_32_V' to 'bin_conv_fixed_buIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_33_V' to 'bin_conv_fixed_buJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_34_V' to 'bin_conv_fixed_buKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_35_V' to 'bin_conv_fixed_buLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_36_V' to 'bin_conv_fixed_buMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_37_V' to 'bin_conv_fixed_buNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_38_V' to 'bin_conv_fixed_buOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_39_V' to 'bin_conv_fixed_buPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_40_V' to 'bin_conv_fixed_buQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_41_V' to 'bin_conv_fixed_buRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_42_V' to 'bin_conv_fixed_buShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_43_V' to 'bin_conv_fixed_buThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_44_V' to 'bin_conv_fixed_buUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_45_V' to 'bin_conv_fixed_buVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_46_V' to 'bin_conv_fixed_buWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_47_V' to 'bin_conv_fixed_buXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_48_V' to 'bin_conv_fixed_buYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_49_V' to 'bin_conv_fixed_buZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_50_V' to 'bin_conv_fixed_bu0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_51_V' to 'bin_conv_fixed_bu1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_52_V' to 'bin_conv_fixed_bu2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_53_V' to 'bin_conv_fixed_bu3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_54_V' to 'bin_conv_fixed_bu4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_55_V' to 'bin_conv_fixed_bu5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_56_V' to 'bin_conv_fixed_bu6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_57_V' to 'bin_conv_fixed_bu7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_58_V' to 'bin_conv_fixed_bu8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_59_V' to 'bin_conv_fixed_bu9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_60_V' to 'bin_conv_fixed_bubak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_61_V' to 'bin_conv_fixed_bubbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_62_V' to 'bin_conv_fixed_bubck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_63_V' to 'bin_conv_fixed_bubdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_bufbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_0_V' to 'bin_conv_old_wordbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_1_V' to 'bin_conv_old_wordbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_2_V' to 'bin_conv_old_wordbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_3_V' to 'bin_conv_old_wordbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_4_V' to 'bin_conv_old_wordbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_5_V' to 'bin_conv_old_wordbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_6_V' to 'bin_conv_old_wordbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_7_V' to 'bin_conv_old_wordbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_8_V' to 'bin_conv_old_wordbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_9_V' to 'bin_conv_old_wordbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_bpm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_bpm': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 13.109 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/n_outputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 12.045 seconds; current allocated memory: 1.137 GB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_bucud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_bufbek_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordbfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:48 ; elapsed = 00:04:19 . Memory (MB): peak = 1411.559 ; gain = 1320.191
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 259.157 seconds; peak allocated memory: 1.137 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:19 . Memory (MB): peak = 176.164 ; gain = 84.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:19 . Memory (MB): peak = 176.164 ; gain = 84.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:25 . Memory (MB): peak = 468.555 ; gain = 377.148
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:851) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:330: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:27 . Memory (MB): peak = 662.035 ; gain = 570.629
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:888) in function 'top'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:441) in function 'bin_conv'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:887) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:278) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_WORDS_IN_PHASE' (cpp/accel/Accel.cpp:291) in function 'bin_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:440) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:105).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:87).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:64).
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:887) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:257) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:267) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:278) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_WT_WORDS' (cpp/accel/Accel.cpp:303) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'LOOP_LOAD_WTS' (cpp/accel/Accel.cpp:326) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1' (cpp/accel/Accel.cpp:327) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1.1' (cpp/accel/Accel.cpp:328) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVER_LOAD' (cpp/accel/Accel.cpp:345) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1' (cpp/accel/Accel.cpp:347) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1.1' (cpp/accel/Accel.cpp:348) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVERS' (cpp/accel/Accel.cpp:362) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (cpp/accel/Accel.cpp:369) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1' (cpp/accel/Accel.cpp:370) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1.1' (cpp/accel/Accel.cpp:371) in function 'bin_conv' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' (cpp/accel/Accel.cpp:380) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' (cpp/accel/Accel.cpp:384) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:407) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (cpp/accel/Accel.cpp:415) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:420) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:440) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (cpp/accel/Accel.cpp:447) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.2' (cpp/accel/Accel.cpp:458) in function 'bin_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.3' (cpp/accel/Accel.cpp:464) in function 'bin_conv' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:125) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:129) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (cpp/accel/Accel.cpp:137) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:156) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:162) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (cpp/accel/Accel.cpp:170) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (cpp/accel/Accel.cpp:180) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:92) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:93) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:71) in function 'conv3x3b' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:72) in function 'conv3x3b' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'fixed_buffer.V' (cpp/accel/Accel.cpp:232) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'fixed_temp.V' (cpp/accel/Accel.cpp:233) automatically.
INFO: [XFORM 203-102] Partitioning array 'lb' (cpp/accel/Accel.cpp:239) automatically.
INFO: [XFORM 203-102] Partitioning array 'rb' (cpp/accel/Accel.cpp:240) automatically.
INFO: [XFORM 203-102] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:295) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V' (cpp/accel/Accel.cpp:231) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'old_word_buffer.V' (cpp/accel/Accel.cpp:236) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buffer.V' (cpp/accel/Accel.cpp:237) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.0' (cpp/accel/Accel.cpp:231) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.1' (cpp/accel/Accel.cpp:231) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.2' (cpp/accel/Accel.cpp:231) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:851) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:231) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:231) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:231) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:231) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:231) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:231) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:231) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:231) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:231) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:847:38) to (cpp/accel/Accel.cpp:904:1) in function 'top'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:193:1) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/accel/Accel.cpp:80:3) in function 'conv3x3b'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:395:11) to (cpp/accel/Accel.cpp:291:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3x3b' (cpp/accel/Accel.cpp:64)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:02:42 . Memory (MB): peak = 898.324 ; gain = 806.918
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'LUT' is missing or was optimized away (cpp/accel/Accel.cpp:213:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:03:00 . Memory (MB): peak = 1102.320 ; gain = 1010.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'encode_bit'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 180.897 seconds; current allocated memory: 999.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 999.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv3x3b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('line_buffer_m_V_load_2', cpp/accel/Accel.cpp:74) on array 'line_buffer_m_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buffer_m_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 999.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 1000.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_word'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 132, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_22_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 194, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_32_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_37_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_40_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_41_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.203 seconds; current allocated memory: 1002.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.169 seconds; current allocated memory: 1007.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'conv_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.501 seconds; current allocated memory: 1015.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.832 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'process_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.567 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.24 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.418 seconds; current allocated memory: 1.022 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_bit'.
INFO: [HLS 200-111]  Elapsed time: 2.023 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3b'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 2.971 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 6.479 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_0_V' to 'bin_conv_fixed_bucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_1_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_2_V' to 'bin_conv_fixed_bueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_3_V' to 'bin_conv_fixed_bufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_4_V' to 'bin_conv_fixed_bug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_5_V' to 'bin_conv_fixed_buhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_6_V' to 'bin_conv_fixed_buibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_7_V' to 'bin_conv_fixed_bujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_8_V' to 'bin_conv_fixed_bukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_9_V' to 'bin_conv_fixed_bulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_10_V' to 'bin_conv_fixed_bumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_11_V' to 'bin_conv_fixed_buncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_12_V' to 'bin_conv_fixed_buocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_13_V' to 'bin_conv_fixed_bupcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_14_V' to 'bin_conv_fixed_buqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_15_V' to 'bin_conv_fixed_burcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_16_V' to 'bin_conv_fixed_busc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_17_V' to 'bin_conv_fixed_butde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_18_V' to 'bin_conv_fixed_buudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_19_V' to 'bin_conv_fixed_buvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_20_V' to 'bin_conv_fixed_buwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_21_V' to 'bin_conv_fixed_buxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_22_V' to 'bin_conv_fixed_buyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_23_V' to 'bin_conv_fixed_buzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_24_V' to 'bin_conv_fixed_buAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_25_V' to 'bin_conv_fixed_buBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_26_V' to 'bin_conv_fixed_buCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_27_V' to 'bin_conv_fixed_buDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_28_V' to 'bin_conv_fixed_buEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_29_V' to 'bin_conv_fixed_buFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_30_V' to 'bin_conv_fixed_buGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_31_V' to 'bin_conv_fixed_buHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_32_V' to 'bin_conv_fixed_buIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_33_V' to 'bin_conv_fixed_buJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_34_V' to 'bin_conv_fixed_buKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_35_V' to 'bin_conv_fixed_buLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_36_V' to 'bin_conv_fixed_buMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_37_V' to 'bin_conv_fixed_buNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_38_V' to 'bin_conv_fixed_buOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_39_V' to 'bin_conv_fixed_buPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_40_V' to 'bin_conv_fixed_buQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_41_V' to 'bin_conv_fixed_buRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_42_V' to 'bin_conv_fixed_buShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_43_V' to 'bin_conv_fixed_buThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_44_V' to 'bin_conv_fixed_buUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_45_V' to 'bin_conv_fixed_buVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_46_V' to 'bin_conv_fixed_buWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_47_V' to 'bin_conv_fixed_buXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_48_V' to 'bin_conv_fixed_buYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_49_V' to 'bin_conv_fixed_buZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_50_V' to 'bin_conv_fixed_bu0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_51_V' to 'bin_conv_fixed_bu1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_52_V' to 'bin_conv_fixed_bu2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_53_V' to 'bin_conv_fixed_bu3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_54_V' to 'bin_conv_fixed_bu4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_55_V' to 'bin_conv_fixed_bu5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_56_V' to 'bin_conv_fixed_bu6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_57_V' to 'bin_conv_fixed_bu7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_58_V' to 'bin_conv_fixed_bu8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_59_V' to 'bin_conv_fixed_bu9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_60_V' to 'bin_conv_fixed_bubak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_61_V' to 'bin_conv_fixed_bubbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_62_V' to 'bin_conv_fixed_bubck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_63_V' to 'bin_conv_fixed_bubdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_bufbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_0_V' to 'bin_conv_old_wordbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_1_V' to 'bin_conv_old_wordbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_2_V' to 'bin_conv_old_wordbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_3_V' to 'bin_conv_old_wordbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_4_V' to 'bin_conv_old_wordbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_5_V' to 'bin_conv_old_wordbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_6_V' to 'bin_conv_old_wordbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_7_V' to 'bin_conv_old_wordbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_8_V' to 'bin_conv_old_wordbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_9_V' to 'bin_conv_old_wordbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_bpm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_bpm': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 13.069 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/n_outputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 11.815 seconds; current allocated memory: 1.133 GB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_bucud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_bufbek_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordbfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:48 ; elapsed = 00:04:18 . Memory (MB): peak = 1405.953 ; gain = 1314.547
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 258.06 seconds; peak allocated memory: 1.133 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:20 . Memory (MB): peak = 176.621 ; gain = 85.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:20 . Memory (MB): peak = 176.621 ; gain = 85.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:25 . Memory (MB): peak = 468.590 ; gain = 377.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:851) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:330: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:27 . Memory (MB): peak = 660.098 ; gain = 568.711
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:888) in function 'top'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:441) in function 'bin_conv'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:887) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:278) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_WORDS_IN_PHASE' (cpp/accel/Accel.cpp:291) in function 'bin_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:440) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:105).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:87).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:64).
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:887) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:257) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:267) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:278) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_WT_WORDS' (cpp/accel/Accel.cpp:303) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'LOOP_LOAD_WTS' (cpp/accel/Accel.cpp:326) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1' (cpp/accel/Accel.cpp:327) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1.1' (cpp/accel/Accel.cpp:328) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVER_LOAD' (cpp/accel/Accel.cpp:345) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1' (cpp/accel/Accel.cpp:347) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1.1' (cpp/accel/Accel.cpp:348) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVERS' (cpp/accel/Accel.cpp:362) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (cpp/accel/Accel.cpp:369) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1' (cpp/accel/Accel.cpp:370) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1.1' (cpp/accel/Accel.cpp:371) in function 'bin_conv' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' (cpp/accel/Accel.cpp:380) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' (cpp/accel/Accel.cpp:384) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:407) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (cpp/accel/Accel.cpp:415) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:420) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:440) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (cpp/accel/Accel.cpp:447) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.2' (cpp/accel/Accel.cpp:458) in function 'bin_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.3' (cpp/accel/Accel.cpp:464) in function 'bin_conv' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:125) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:129) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (cpp/accel/Accel.cpp:137) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:156) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:162) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (cpp/accel/Accel.cpp:170) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (cpp/accel/Accel.cpp:180) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:92) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:93) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:71) in function 'conv3x3b' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:72) in function 'conv3x3b' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'fixed_buffer.V' (cpp/accel/Accel.cpp:232) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'fixed_temp.V' (cpp/accel/Accel.cpp:233) automatically.
INFO: [XFORM 203-102] Partitioning array 'lb' (cpp/accel/Accel.cpp:239) automatically.
INFO: [XFORM 203-102] Partitioning array 'rb' (cpp/accel/Accel.cpp:240) automatically.
INFO: [XFORM 203-102] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:295) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V' (cpp/accel/Accel.cpp:231) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'old_word_buffer.V' (cpp/accel/Accel.cpp:236) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buffer.V' (cpp/accel/Accel.cpp:237) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.0' (cpp/accel/Accel.cpp:231) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.1' (cpp/accel/Accel.cpp:231) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.2' (cpp/accel/Accel.cpp:231) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:851) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:231) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:231) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:231) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:231) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:231) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:231) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:231) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:231) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:231) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:237) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:847:38) to (cpp/accel/Accel.cpp:904:1) in function 'top'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:193:1) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/accel/Accel.cpp:80:3) in function 'conv3x3b'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:395:11) to (cpp/accel/Accel.cpp:291:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3x3b' (cpp/accel/Accel.cpp:64)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:02:43 . Memory (MB): peak = 897.836 ; gain = 806.449
WARNING: [HLS 200-463] Ignoring allocation pragma because function 'LUT' is missing or was optimized away (cpp/accel/Accel.cpp:213:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:03:00 . Memory (MB): peak = 1101.281 ; gain = 1009.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'encode_bit'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 181.321 seconds; current allocated memory: 999.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 999.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv3x3b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('line_buffer_m_V_load_2', cpp/accel/Accel.cpp:74) on array 'line_buffer_m_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buffer_m_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 999.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 1000.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_word'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 132, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_22_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 194, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_32_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_37_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_40_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_41_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 1002.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.183 seconds; current allocated memory: 1007.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'conv_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.52 seconds; current allocated memory: 1015.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.008 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'process_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.308 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.689 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.597 seconds; current allocated memory: 1.022 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.048 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_bit'.
INFO: [HLS 200-111]  Elapsed time: 2.169 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3b'.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 3.065 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 6.741 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_0_V' to 'bin_conv_fixed_bucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_1_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_2_V' to 'bin_conv_fixed_bueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_3_V' to 'bin_conv_fixed_bufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_4_V' to 'bin_conv_fixed_bug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_5_V' to 'bin_conv_fixed_buhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_6_V' to 'bin_conv_fixed_buibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_7_V' to 'bin_conv_fixed_bujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_8_V' to 'bin_conv_fixed_bukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_9_V' to 'bin_conv_fixed_bulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_10_V' to 'bin_conv_fixed_bumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_11_V' to 'bin_conv_fixed_buncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_12_V' to 'bin_conv_fixed_buocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_13_V' to 'bin_conv_fixed_bupcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_14_V' to 'bin_conv_fixed_buqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_15_V' to 'bin_conv_fixed_burcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_16_V' to 'bin_conv_fixed_busc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_17_V' to 'bin_conv_fixed_butde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_18_V' to 'bin_conv_fixed_buudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_19_V' to 'bin_conv_fixed_buvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_20_V' to 'bin_conv_fixed_buwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_21_V' to 'bin_conv_fixed_buxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_22_V' to 'bin_conv_fixed_buyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_23_V' to 'bin_conv_fixed_buzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_24_V' to 'bin_conv_fixed_buAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_25_V' to 'bin_conv_fixed_buBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_26_V' to 'bin_conv_fixed_buCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_27_V' to 'bin_conv_fixed_buDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_28_V' to 'bin_conv_fixed_buEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_29_V' to 'bin_conv_fixed_buFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_30_V' to 'bin_conv_fixed_buGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_31_V' to 'bin_conv_fixed_buHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_32_V' to 'bin_conv_fixed_buIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_33_V' to 'bin_conv_fixed_buJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_34_V' to 'bin_conv_fixed_buKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_35_V' to 'bin_conv_fixed_buLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_36_V' to 'bin_conv_fixed_buMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_37_V' to 'bin_conv_fixed_buNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_38_V' to 'bin_conv_fixed_buOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_39_V' to 'bin_conv_fixed_buPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_40_V' to 'bin_conv_fixed_buQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_41_V' to 'bin_conv_fixed_buRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_42_V' to 'bin_conv_fixed_buShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_43_V' to 'bin_conv_fixed_buThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_44_V' to 'bin_conv_fixed_buUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_45_V' to 'bin_conv_fixed_buVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_46_V' to 'bin_conv_fixed_buWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_47_V' to 'bin_conv_fixed_buXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_48_V' to 'bin_conv_fixed_buYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_49_V' to 'bin_conv_fixed_buZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_50_V' to 'bin_conv_fixed_bu0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_51_V' to 'bin_conv_fixed_bu1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_52_V' to 'bin_conv_fixed_bu2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_53_V' to 'bin_conv_fixed_bu3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_54_V' to 'bin_conv_fixed_bu4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_55_V' to 'bin_conv_fixed_bu5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_56_V' to 'bin_conv_fixed_bu6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_57_V' to 'bin_conv_fixed_bu7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_58_V' to 'bin_conv_fixed_bu8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_59_V' to 'bin_conv_fixed_bu9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_60_V' to 'bin_conv_fixed_bubak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_61_V' to 'bin_conv_fixed_bubbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_62_V' to 'bin_conv_fixed_bubck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_63_V' to 'bin_conv_fixed_bubdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_bufbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_0_V' to 'bin_conv_old_wordbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_1_V' to 'bin_conv_old_wordbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_2_V' to 'bin_conv_old_wordbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_3_V' to 'bin_conv_old_wordbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_4_V' to 'bin_conv_old_wordbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_5_V' to 'bin_conv_old_wordbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_6_V' to 'bin_conv_old_wordbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_7_V' to 'bin_conv_old_wordbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_8_V' to 'bin_conv_old_wordbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_9_V' to 'bin_conv_old_wordbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_bpm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_bpm': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 13.737 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/n_outputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 13.221 seconds; current allocated memory: 1.133 GB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_bucud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_bufbek_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordbfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:50 ; elapsed = 00:04:22 . Memory (MB): peak = 1404.402 ; gain = 1313.016
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 262.129 seconds; peak allocated memory: 1.133 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:21 . Memory (MB): peak = 175.750 ; gain = 84.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:21 . Memory (MB): peak = 175.750 ; gain = 84.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:02:27 . Memory (MB): peak = 468.496 ; gain = 377.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:852) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:331: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:29 . Memory (MB): peak = 661.871 ; gain = 570.500
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:889) in function 'top'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:442) in function 'bin_conv'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:888) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:279) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_WORDS_IN_PHASE' (cpp/accel/Accel.cpp:292) in function 'bin_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:441) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:105).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:87).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:64).
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:888) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:258) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:268) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:279) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_WT_WORDS' (cpp/accel/Accel.cpp:304) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'LOOP_LOAD_WTS' (cpp/accel/Accel.cpp:327) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1' (cpp/accel/Accel.cpp:328) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1.1' (cpp/accel/Accel.cpp:329) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVER_LOAD' (cpp/accel/Accel.cpp:346) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1' (cpp/accel/Accel.cpp:348) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1.1' (cpp/accel/Accel.cpp:349) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVERS' (cpp/accel/Accel.cpp:363) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (cpp/accel/Accel.cpp:370) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1' (cpp/accel/Accel.cpp:371) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1.1' (cpp/accel/Accel.cpp:372) in function 'bin_conv' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' (cpp/accel/Accel.cpp:381) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' (cpp/accel/Accel.cpp:385) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:408) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (cpp/accel/Accel.cpp:416) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:421) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:441) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (cpp/accel/Accel.cpp:448) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.2' (cpp/accel/Accel.cpp:459) in function 'bin_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.3' (cpp/accel/Accel.cpp:465) in function 'bin_conv' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:125) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:129) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (cpp/accel/Accel.cpp:137) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:156) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:162) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (cpp/accel/Accel.cpp:170) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (cpp/accel/Accel.cpp:180) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:92) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:93) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:71) in function 'conv3x3b' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:72) in function 'conv3x3b' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'fixed_buffer.V' (cpp/accel/Accel.cpp:233) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'fixed_temp.V' (cpp/accel/Accel.cpp:234) automatically.
INFO: [XFORM 203-102] Partitioning array 'lb' (cpp/accel/Accel.cpp:240) automatically.
INFO: [XFORM 203-102] Partitioning array 'rb' (cpp/accel/Accel.cpp:241) automatically.
INFO: [XFORM 203-102] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:296) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V' (cpp/accel/Accel.cpp:232) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'old_word_buffer.V' (cpp/accel/Accel.cpp:237) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buffer.V' (cpp/accel/Accel.cpp:238) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.0' (cpp/accel/Accel.cpp:232) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.1' (cpp/accel/Accel.cpp:232) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.2' (cpp/accel/Accel.cpp:232) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:852) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:848:38) to (cpp/accel/Accel.cpp:905:1) in function 'top'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:193:1) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/accel/Accel.cpp:80:3) in function 'conv3x3b'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:396:11) to (cpp/accel/Accel.cpp:292:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3x3b' (cpp/accel/Accel.cpp:64)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:02:44 . Memory (MB): peak = 897.664 ; gain = 806.293
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:03:02 . Memory (MB): peak = 1102.117 ; gain = 1010.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'encode_bit'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 182.683 seconds; current allocated memory: 999.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 999.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv3x3b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('line_buffer_m_V_load_2', cpp/accel/Accel.cpp:74) on array 'line_buffer_m_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buffer_m_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 999.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 1000.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_word'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 132, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_22_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 194, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_32_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_37_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_40_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_41_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.192 seconds; current allocated memory: 1002.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 1007.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'conv_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.499 seconds; current allocated memory: 1015.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.785 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'process_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.32 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.43 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.359 seconds; current allocated memory: 1.022 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_bit'.
INFO: [HLS 200-111]  Elapsed time: 1.987 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3b'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 3.024 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 6.526 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_0_V' to 'bin_conv_fixed_bucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_1_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_2_V' to 'bin_conv_fixed_bueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_3_V' to 'bin_conv_fixed_bufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_4_V' to 'bin_conv_fixed_bug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_5_V' to 'bin_conv_fixed_buhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_6_V' to 'bin_conv_fixed_buibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_7_V' to 'bin_conv_fixed_bujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_8_V' to 'bin_conv_fixed_bukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_9_V' to 'bin_conv_fixed_bulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_10_V' to 'bin_conv_fixed_bumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_11_V' to 'bin_conv_fixed_buncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_12_V' to 'bin_conv_fixed_buocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_13_V' to 'bin_conv_fixed_bupcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_14_V' to 'bin_conv_fixed_buqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_15_V' to 'bin_conv_fixed_burcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_16_V' to 'bin_conv_fixed_busc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_17_V' to 'bin_conv_fixed_butde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_18_V' to 'bin_conv_fixed_buudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_19_V' to 'bin_conv_fixed_buvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_20_V' to 'bin_conv_fixed_buwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_21_V' to 'bin_conv_fixed_buxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_22_V' to 'bin_conv_fixed_buyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_23_V' to 'bin_conv_fixed_buzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_24_V' to 'bin_conv_fixed_buAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_25_V' to 'bin_conv_fixed_buBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_26_V' to 'bin_conv_fixed_buCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_27_V' to 'bin_conv_fixed_buDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_28_V' to 'bin_conv_fixed_buEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_29_V' to 'bin_conv_fixed_buFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_30_V' to 'bin_conv_fixed_buGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_31_V' to 'bin_conv_fixed_buHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_32_V' to 'bin_conv_fixed_buIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_33_V' to 'bin_conv_fixed_buJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_34_V' to 'bin_conv_fixed_buKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_35_V' to 'bin_conv_fixed_buLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_36_V' to 'bin_conv_fixed_buMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_37_V' to 'bin_conv_fixed_buNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_38_V' to 'bin_conv_fixed_buOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_39_V' to 'bin_conv_fixed_buPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_40_V' to 'bin_conv_fixed_buQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_41_V' to 'bin_conv_fixed_buRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_42_V' to 'bin_conv_fixed_buShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_43_V' to 'bin_conv_fixed_buThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_44_V' to 'bin_conv_fixed_buUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_45_V' to 'bin_conv_fixed_buVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_46_V' to 'bin_conv_fixed_buWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_47_V' to 'bin_conv_fixed_buXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_48_V' to 'bin_conv_fixed_buYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_49_V' to 'bin_conv_fixed_buZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_50_V' to 'bin_conv_fixed_bu0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_51_V' to 'bin_conv_fixed_bu1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_52_V' to 'bin_conv_fixed_bu2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_53_V' to 'bin_conv_fixed_bu3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_54_V' to 'bin_conv_fixed_bu4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_55_V' to 'bin_conv_fixed_bu5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_56_V' to 'bin_conv_fixed_bu6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_57_V' to 'bin_conv_fixed_bu7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_58_V' to 'bin_conv_fixed_bu8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_59_V' to 'bin_conv_fixed_bu9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_60_V' to 'bin_conv_fixed_bubak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_61_V' to 'bin_conv_fixed_bubbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_62_V' to 'bin_conv_fixed_bubck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_63_V' to 'bin_conv_fixed_bubdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_bufbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_0_V' to 'bin_conv_old_wordbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_1_V' to 'bin_conv_old_wordbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_2_V' to 'bin_conv_old_wordbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_3_V' to 'bin_conv_old_wordbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_4_V' to 'bin_conv_old_wordbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_5_V' to 'bin_conv_old_wordbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_6_V' to 'bin_conv_old_wordbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_7_V' to 'bin_conv_old_wordbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_8_V' to 'bin_conv_old_wordbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_9_V' to 'bin_conv_old_wordbom' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 13.156 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/n_outputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 11.265 seconds; current allocated memory: 1.133 GB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_bucud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_bufbek_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordbfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:47 ; elapsed = 00:04:19 . Memory (MB): peak = 1403.027 ; gain = 1311.656
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 258.974 seconds; peak allocated memory: 1.133 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Accel.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelPrint.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelSchedule.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/AccelTest.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Common.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/InputConv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/accel/Timer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:02:14 . Memory (MB): peak = 175.824 ; gain = 84.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:02:14 . Memory (MB): peak = 175.824 ; gain = 84.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:02:19 . Memory (MB): peak = 467.648 ; gain = 376.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:852) automatically.
WARNING: [SYNCHK 200-23] cpp/accel/Accel.cpp:331: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:02:21 . Memory (MB): peak = 601.074 ; gain = 509.699
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:889) in function 'top'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (cpp/accel/Accel.cpp:442) in function 'bin_conv'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:888) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:279) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_WORDS_IN_PHASE' (cpp/accel/Accel.cpp:292) in function 'bin_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:441) in function 'bin_conv' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'process_word' (cpp/accel/Accel.cpp:105).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (cpp/accel/Accel.cpp:87).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv3x3b' (cpp/accel/Accel.cpp:64).
INFO: [HLS 200-489] Unrolling loop 'LOOP_DMEM_O' (cpp/accel/Accel.cpp:888) in function 'top' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:258) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:268) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PHASES' (cpp/accel/Accel.cpp:279) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LOOP_WT_WORDS' (cpp/accel/Accel.cpp:304) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'LOOP_LOAD_WTS' (cpp/accel/Accel.cpp:327) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1' (cpp/accel/Accel.cpp:328) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1.1' (cpp/accel/Accel.cpp:329) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVER_LOAD' (cpp/accel/Accel.cpp:346) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1' (cpp/accel/Accel.cpp:348) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1.1' (cpp/accel/Accel.cpp:349) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CONVOLVERS' (cpp/accel/Accel.cpp:363) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (cpp/accel/Accel.cpp:370) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1' (cpp/accel/Accel.cpp:371) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5.1.1' (cpp/accel/Accel.cpp:372) in function 'bin_conv' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' (cpp/accel/Accel.cpp:381) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' (cpp/accel/Accel.cpp:385) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (cpp/accel/Accel.cpp:408) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (cpp/accel/Accel.cpp:416) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (cpp/accel/Accel.cpp:421) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LOOP_BATCH_NORM' (cpp/accel/Accel.cpp:441) in function 'bin_conv' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1' (cpp/accel/Accel.cpp:448) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.2' (cpp/accel/Accel.cpp:459) in function 'bin_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.3' (cpp/accel/Accel.cpp:465) in function 'bin_conv' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:125) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:129) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (cpp/accel/Accel.cpp:137) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (cpp/accel/Accel.cpp:156) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cpp/accel/Accel.cpp:162) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (cpp/accel/Accel.cpp:170) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (cpp/accel/Accel.cpp:180) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:92) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:93) in function 'conv_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (cpp/accel/Accel.cpp:71) in function 'conv3x3b' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cpp/accel/Accel.cpp:72) in function 'conv3x3b' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'fixed_buffer.V' (cpp/accel/Accel.cpp:233) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'fixed_temp.V' (cpp/accel/Accel.cpp:234) automatically.
INFO: [XFORM 203-102] Partitioning array 'lb' (cpp/accel/Accel.cpp:240) automatically.
INFO: [XFORM 203-102] Partitioning array 'rb' (cpp/accel/Accel.cpp:241) automatically.
INFO: [XFORM 203-102] Partitioning array 'wt_word_buffer.V' (cpp/accel/Accel.cpp:296) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V' (cpp/accel/Accel.cpp:232) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'old_word_buffer.V' (cpp/accel/Accel.cpp:237) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_out_buffer.V' (cpp/accel/Accel.cpp:238) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.0' (cpp/accel/Accel.cpp:232) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.1' (cpp/accel/Accel.cpp:232) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.2' (cpp/accel/Accel.cpp:232) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_int<16> >' into 'top' (cpp/accel/Accel.cpp:852) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:232) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:238) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][0].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][1].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[0][2].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][0].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][1].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[1][2].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][0].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][1].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params[2][2].V' (cpp/accel/Accel.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[0].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[1].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[2].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[3].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[4].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[5].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[6].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[7].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[8].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[9].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[10].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[11].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[12].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[13].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[14].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[15].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[16].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[17].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[18].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[19].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[20].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[21].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[22].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[23].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[24].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[25].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[26].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[27].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[28].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[29].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[30].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[31].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[32].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[33].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[34].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[35].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[36].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[37].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[38].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[39].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[40].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[41].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[42].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[43].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[44].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[45].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[46].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[47].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[48].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[49].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[50].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[51].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[52].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[53].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[54].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[55].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[56].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[57].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[58].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[59].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[60].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[61].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[62].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer[63].V' (cpp/accel/Accel.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:848:38) to (cpp/accel/Accel.cpp:905:1) in function 'top'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:131:66) to (cpp/accel/Accel.cpp:135:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:139:87) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:160:9) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:164:52) to (cpp/accel/Accel.cpp:168:5) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:182:50) to (cpp/accel/Accel.cpp:193:1) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:172:82) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cpp/accel/Accel.cpp:80:3) in function 'conv3x3b'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/accel/Accel.cpp:396:11) to (cpp/accel/Accel.cpp:292:47) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3x3b' (cpp/accel/Accel.cpp:64)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:02:35 . Memory (MB): peak = 789.043 ; gain = 697.668
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:02:52 . Memory (MB): peak = 905.227 ; gain = 813.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'encode_bit'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 172.765 seconds; current allocated memory: 824.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 824.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv3x3b'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('line_buffer_m_V_load_2', cpp/accel/Accel.cpp:74) on array 'line_buffer_m_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buffer_m_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 825.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 825.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_word'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_1_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 132, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_22_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 194, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_32_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_37_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_40_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_41_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_word' (Function: conv_word): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('conv_out_buffer_m_42_5', cpp/accel/Accel.cpp:95) to 'conv3x3b' and 'call' operation ('conv_out_buffer_m_0_5', cpp/accel/Accel.cpp:95) to 'conv3x3b'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.187 seconds; current allocated memory: 827.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.095 seconds; current allocated memory: 832.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'conv_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.345 seconds; current allocated memory: 840.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.82 seconds; current allocated memory: 850.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'process_word' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.05 seconds; current allocated memory: 859.066 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.274 seconds; current allocated memory: 870.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.836 seconds; current allocated memory: 871.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.038 seconds; current allocated memory: 872.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode_bit'.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 873.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3b'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 874.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 3.434 seconds; current allocated memory: 920.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111]  Elapsed time: 7.355 seconds; current allocated memory: 941.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_conv_line_buffer' to 'bin_conv_line_bufbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_0_V' to 'bin_conv_fixed_bucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_1_V' to 'bin_conv_fixed_budEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_2_V' to 'bin_conv_fixed_bueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_3_V' to 'bin_conv_fixed_bufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_4_V' to 'bin_conv_fixed_bug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_5_V' to 'bin_conv_fixed_buhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_6_V' to 'bin_conv_fixed_buibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_7_V' to 'bin_conv_fixed_bujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_8_V' to 'bin_conv_fixed_bukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_9_V' to 'bin_conv_fixed_bulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_10_V' to 'bin_conv_fixed_bumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_11_V' to 'bin_conv_fixed_buncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_12_V' to 'bin_conv_fixed_buocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_13_V' to 'bin_conv_fixed_bupcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_14_V' to 'bin_conv_fixed_buqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_15_V' to 'bin_conv_fixed_burcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_16_V' to 'bin_conv_fixed_busc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_17_V' to 'bin_conv_fixed_butde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_18_V' to 'bin_conv_fixed_buudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_19_V' to 'bin_conv_fixed_buvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_20_V' to 'bin_conv_fixed_buwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_21_V' to 'bin_conv_fixed_buxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_22_V' to 'bin_conv_fixed_buyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_23_V' to 'bin_conv_fixed_buzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_24_V' to 'bin_conv_fixed_buAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_25_V' to 'bin_conv_fixed_buBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_26_V' to 'bin_conv_fixed_buCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_27_V' to 'bin_conv_fixed_buDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_28_V' to 'bin_conv_fixed_buEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_29_V' to 'bin_conv_fixed_buFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_30_V' to 'bin_conv_fixed_buGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_31_V' to 'bin_conv_fixed_buHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_32_V' to 'bin_conv_fixed_buIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_33_V' to 'bin_conv_fixed_buJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_34_V' to 'bin_conv_fixed_buKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_35_V' to 'bin_conv_fixed_buLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_36_V' to 'bin_conv_fixed_buMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_37_V' to 'bin_conv_fixed_buNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_38_V' to 'bin_conv_fixed_buOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_39_V' to 'bin_conv_fixed_buPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_40_V' to 'bin_conv_fixed_buQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_41_V' to 'bin_conv_fixed_buRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_42_V' to 'bin_conv_fixed_buShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_43_V' to 'bin_conv_fixed_buThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_44_V' to 'bin_conv_fixed_buUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_45_V' to 'bin_conv_fixed_buVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_46_V' to 'bin_conv_fixed_buWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_47_V' to 'bin_conv_fixed_buXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_48_V' to 'bin_conv_fixed_buYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_49_V' to 'bin_conv_fixed_buZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_50_V' to 'bin_conv_fixed_bu0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_51_V' to 'bin_conv_fixed_bu1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_52_V' to 'bin_conv_fixed_bu2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_53_V' to 'bin_conv_fixed_bu3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_54_V' to 'bin_conv_fixed_bu4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_55_V' to 'bin_conv_fixed_bu5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_56_V' to 'bin_conv_fixed_bu6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_57_V' to 'bin_conv_fixed_bu7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_58_V' to 'bin_conv_fixed_bu8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_59_V' to 'bin_conv_fixed_bu9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_60_V' to 'bin_conv_fixed_bubak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_61_V' to 'bin_conv_fixed_bubbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_62_V' to 'bin_conv_fixed_bubck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_63_V' to 'bin_conv_fixed_bubdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_word_buffer_V' to 'bin_conv_word_bufbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_0_V' to 'bin_conv_old_wordbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_1_V' to 'bin_conv_old_wordbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_2_V' to 'bin_conv_old_wordbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_3_V' to 'bin_conv_old_wordbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_4_V' to 'bin_conv_old_wordbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_5_V' to 'bin_conv_old_wordbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_6_V' to 'bin_conv_old_wordbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_7_V' to 'bin_conv_old_wordbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_8_V' to 'bin_conv_old_wordbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_old_word_buffer_9_V' to 'bin_conv_old_wordbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_mul_mul_15ns_5ns_16_1_1' to 'top_mul_mul_15ns_bpm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_mul_mul_15ns_bpm': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 14.851 seconds; current allocated memory: 980.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'top/n_inputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/n_outputs_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/input_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/output_words_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 14.917 seconds; current allocated memory: 984.947 MB.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_line_bufbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_bucud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_word_bufbek_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_old_wordbfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:55 ; elapsed = 00:04:23 . Memory (MB): peak = 1223.926 ; gain = 1132.551
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 263.04 seconds; peak allocated memory: 984.947 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
