0.6
2019.1
May 24 2019
14:51:52
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Lecture 8/register/register.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Lecture 8/register/register.srcs/sim_1/new/tb.v,1636353038,verilog,,,,tb,,,,,,,,
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Lecture 8/register/register.srcs/sources_1/new/register.v,1636424786,verilog,,/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Lecture 8/register/register.srcs/sim_1/new/tb.v,,register,,,,,,,,
