#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Mar 21 12:19:52 2025
# Process ID: 22388
# Current directory: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/ip
# Command line: vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/ip/vivado.log
# Journal file: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/ip\vivado.jou
# Running On        :LAPTOP-DP0OJSK0
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :AMD Ryzen 9 4900HS with Radeon Graphics         
# CPU Frequency     :2994 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16556 MB
# Swap memory       :16106 MB
# Total Virtual     :32662 MB
# Available Virtual :15064 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/hls_data.json outdir=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/ip srcdir=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/ip/misc
INFO: Copied 86 verilog file(s) to C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/ip/hdl/verilog
INFO: Copied 86 vhdl file(s) to C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/ip/hdl/vhdl
Generating 7 subcores in C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/ip/hdl/ip.tmp:
impl/misc/accelerator_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl
impl/misc/accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl
impl/misc/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl
impl/misc/accelerator_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl
impl/misc/accelerator_dexp_64ns_64ns_64_15_full_dsp_1_ip.tcl
impl/misc/accelerator_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl
impl/misc/accelerator_sitodp_32ns_64_4_no_dsp_1_ip.tcl
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/ip/hdl/ip.tmp'
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 631.559 ; gain = 201.520
INFO: Using COE_DIR=C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/ip/hdl/verilog
INFO: Generating accelerator_dadd_64ns_64ns_64_5_full_dsp_1_ip via file impl/misc/accelerator_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'accelerator_dadd_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'accelerator_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'accelerator_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: Done generating accelerator_dadd_64ns_64ns_64_5_full_dsp_1_ip via file impl/misc/accelerator_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl
INFO: Generating accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1_ip via file impl/misc/accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: Done generating accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1_ip via file impl/misc/accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl
INFO: Generating accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip via file impl/misc/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip'...
INFO: Done generating accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip via file impl/misc/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl
INFO: Generating accelerator_ddiv_64ns_64ns_64_22_no_dsp_1_ip via file impl/misc/accelerator_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'accelerator_ddiv_64ns_64ns_64_22_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'accelerator_ddiv_64ns_64ns_64_22_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'accelerator_ddiv_64ns_64ns_64_22_no_dsp_1_ip'...
INFO: Done generating accelerator_ddiv_64ns_64ns_64_22_no_dsp_1_ip via file impl/misc/accelerator_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl
INFO: Generating accelerator_dexp_64ns_64ns_64_15_full_dsp_1_ip via file impl/misc/accelerator_dexp_64ns_64ns_64_15_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'accelerator_dexp_64ns_64ns_64_15_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'accelerator_dexp_64ns_64ns_64_15_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'accelerator_dexp_64ns_64ns_64_15_full_dsp_1_ip'...
INFO: Done generating accelerator_dexp_64ns_64ns_64_15_full_dsp_1_ip via file impl/misc/accelerator_dexp_64ns_64ns_64_15_full_dsp_1_ip.tcl
INFO: Generating accelerator_dmul_64ns_64ns_64_6_max_dsp_1_ip via file impl/misc/accelerator_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'accelerator_dmul_64ns_64ns_64_6_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'accelerator_dmul_64ns_64ns_64_6_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'accelerator_dmul_64ns_64ns_64_6_max_dsp_1_ip'...
INFO: Done generating accelerator_dmul_64ns_64ns_64_6_max_dsp_1_ip via file impl/misc/accelerator_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl
INFO: Generating accelerator_sitodp_32ns_64_4_no_dsp_1_ip via file impl/misc/accelerator_sitodp_32ns_64_4_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'accelerator_sitodp_32ns_64_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'accelerator_sitodp_32ns_64_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'accelerator_sitodp_32ns_64_4_no_dsp_1_ip'...
INFO: Done generating accelerator_sitodp_32ns_64_4_no_dsp_1_ip via file impl/misc/accelerator_sitodp_32ns_64_4_no_dsp_1_ip.tcl
INFO: Import ports from HDL: C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/ip/hdl/vhdl/accelerator.vhd (accelerator)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface input_r_address0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add data interface input_r_q0
INFO: Add data interface y_true_address0
INFO: Add data interface y_true_q0
INFO: Add data interface weights_l0_address0
INFO: Add data interface weights_l0_d0
INFO: Add data interface weights_l0_q0
INFO: Add data interface weights_l1_address0
INFO: Add data interface weights_l1_d0
INFO: Add data interface weights_l1_q0
INFO: Add data interface weights_l2_i
INFO: Add data interface weights_l2_o
INFO: Add data interface weights_l3_address0
INFO: Add data interface weights_l3_d0
INFO: Add data interface weights_l3_q0
INFO: Add data interface biases_l0_i
INFO: Add data interface biases_l0_o
INFO: Add data interface biases_l1_i
INFO: Add data interface biases_l1_o
INFO: Add data interface biases_l2_i
INFO: Add data interface biases_l2_o
INFO: Add data interface biases_l3_i
INFO: Add data interface biases_l3_o
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/ip/component.xml
INFO: Created IP archive C:/Users/Dawso/GIM_Diabetes/digits_vectorized_fixed/hls_component/accelerator/hls/impl/ip/xilinx_com_hls_accelerator_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Fri Mar 21 12:20:32 2025...
