#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jun  8 12:19:42 2025
# Process ID         : 8340
# Current directory  : C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2
# Command line       : vivado.exe -mode batch -source TEMPORARY_converters.tcl
# Log file           : C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/vivado.log
# Journal file       : C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2\vivado.jou
# Running On         : RudyAsus
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency      : 3072 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 33736 MB
# Swap memory        : 18253 MB
# Total Virtual      : 51989 MB
# Available Virtual  : 21732 MB
#-----------------------------------------------------------
source TEMPORARY_converters.tcl
# open_project ./src/hft_proj/hft_proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/fast_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/order_book_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/threshold_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/microblaze_to_switch_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/udp_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 644.102 ; gain = 214.449
# set bd_file [get_files -of_objects [get_filesets sources_1] -filter {NAME =~ *.bd}]
# open_bd_design C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.srcs/sources_1/bd/design_1/design_1.bd
Reading block design file <C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_hp0_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:fast_protocol:1.0 - fast_protocol_0
Adding component instance block -- xilinx.com:hls:order_book:1.0 - order_book_0
Adding component instance block -- xilinx.com:hls:simple_threshold:1.0 - simple_threshold_0
Adding component instance block -- xilinx.com:hls:MicroblazeToSwitch:1.0 - MicroblazeToSwitch_0
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - order_data_converter
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - top_bid_converter
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - top_ask_converter
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - meta_converter
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - time_converter_in
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - time_converter_out
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - order_fifo
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - meta_fifo
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - time_fifo
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_order
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_meta
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_time
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - tvalid_const
Successfully read diagram <design_1> from block design file <C:/Users/ruuud/spring2025/cse145/WORKINGPROJECTIDEA/HFT_PYNQZ1-Z2/src/hft_proj/hft_proj.srcs/sources_1/bd/design_1/design_1.bd>
# puts "\n=== All converters in design ==="

=== All converters in design ===
# puts [get_bd_cells *converter*]
/meta_converter /order_data_converter /time_converter_in /time_converter_out /top_ask_converter /top_bid_converter
# puts "\n=== order_data_converter pins ==="

=== order_data_converter pins ===
# if {[llength [get_bd_cells -quiet order_data_converter]] > 0} {
#     puts [get_bd_pins -of_objects [get_bd_cells order_data_converter]]
# } else {
#     puts "ERROR: order_data_converter not found in block design"
#     puts "Available cells:"
#     puts [get_bd_cells]
# }
/order_data_converter/aclk /order_data_converter/aresetn /order_data_converter/m_axis_tdata /order_data_converter/m_axis_tkeep /order_data_converter/m_axis_tlast /order_data_converter/m_axis_tready /order_data_converter/m_axis_tvalid /order_data_converter/s_axis_tdata /order_data_converter/s_axis_tlast /order_data_converter/s_axis_tready /order_data_converter/s_axis_tvalid
# puts "\n=== order_fifo pins ==="

=== order_fifo pins ===
# puts [get_bd_pins -of_objects [get_bd_cells order_fifo]]
/order_fifo/m_axis_tdata /order_fifo/m_axis_tlast /order_fifo/m_axis_tready /order_fifo/m_axis_tvalid /order_fifo/s_axis_aclk /order_fifo/s_axis_aresetn /order_fifo/s_axis_tdata /order_fifo/s_axis_tlast /order_fifo/s_axis_tready /order_fifo/s_axis_tvalid
# puts "\n=== Existing DMA cells ==="

=== Existing DMA cells ===
# puts [get_bd_cells *dma*]
/axi_dma_meta /axi_dma_order /axi_dma_time
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  8 12:19:54 2025...
