#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Sep 13 20:10:06 2021
# Process ID: 13652
# Current directory: F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.runs/synth_1
# Command line: vivado.exe -log uart_loopback_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_loopback_top.tcl
# Log file: F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.runs/synth_1/uart_loopback_top.vds
# Journal file: F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_loopback_top.tcl -notrace
Command: synth_design -top uart_loopback_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 429.199 ; gain = 103.590
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_loopback_top' [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loopback_top.v:23]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loopback_top.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loopback_top.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loopback_top.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loopback_top.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loopback_top.v:38]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loopback_top.v:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loopback_top.v:40]
INFO: [Synth 8-6157] synthesizing module 'uart_recv' [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_recv.v:23]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
	Parameter BPS_CNT bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_recv' (1#1) [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_recv.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_send' [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_send.v:23]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
	Parameter BPS_CNT bound to: 434 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_send' (2#1) [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_loop' [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_loop' (3#1) [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loop.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_uart_recv'. This will prevent further optimization [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loopback_top.v:50]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_uart_send'. This will prevent further optimization [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loopback_top.v:63]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_uart_loop'. This will prevent further optimization [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loopback_top.v:74]
INFO: [Synth 8-6155] done synthesizing module 'uart_loopback_top' (4#1) [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/sources_1/new/uart_loopback_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 480.320 ; gain = 154.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 480.320 ; gain = 154.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 480.320 ; gain = 154.711
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/constrs_1/new/uart_loopback_top.xdc]
Finished Parsing XDC File [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/constrs_1/new/uart_loopback_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.srcs/constrs_1/new/uart_loopback_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_loopback_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_loopback_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 822.605 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 822.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 822.605 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 822.605 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 822.605 ; gain = 496.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 822.605 ; gain = 496.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 822.605 ; gain = 496.996
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rx_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "uart_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tx_cnt" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 822.605 ; gain = 496.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_recv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module uart_send 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
Module uart_loop 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'u_uart_recv/clk_cnt_reg[14]' (FDC) to 'u_uart_recv/clk_cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_uart_recv/clk_cnt_reg[15]' (FDC) to 'u_uart_recv/clk_cnt_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_uart_recv/clk_cnt_reg[13]' (FDC) to 'u_uart_recv/clk_cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_uart_recv/clk_cnt_reg[12]' (FDC) to 'u_uart_recv/clk_cnt_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_uart_recv/clk_cnt_reg[11]' (FDC) to 'u_uart_recv/clk_cnt_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_uart_recv/clk_cnt_reg[10]' (FDC) to 'u_uart_recv/clk_cnt_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_uart_recv/\clk_cnt_reg[9] )
INFO: [Synth 8-3886] merging instance 'u_uart_send/clk_cnt_reg[14]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_uart_send/clk_cnt_reg[15]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_uart_send/clk_cnt_reg[13]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_uart_send/clk_cnt_reg[12]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_uart_send/clk_cnt_reg[11]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_uart_send/clk_cnt_reg[10]' (FDC) to 'u_uart_send/clk_cnt_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_uart_send/\clk_cnt_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 822.605 ; gain = 496.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 823.969 ; gain = 498.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 844.414 ; gain = 518.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 845.824 ; gain = 520.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 845.824 ; gain = 520.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 845.824 ; gain = 520.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 845.824 ; gain = 520.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 845.824 ; gain = 520.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 845.824 ; gain = 520.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 845.824 ; gain = 520.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     3|
|3     |LUT2 |    13|
|4     |LUT3 |    13|
|5     |LUT4 |    11|
|6     |LUT5 |    21|
|7     |LUT6 |    29|
|8     |FDCE |    69|
|9     |FDPE |     1|
|10    |IBUF |     3|
|11    |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |   165|
|2     |  u_uart_recv |uart_recv |    80|
|3     |  u_uart_send |uart_send |    64|
|4     |  u_uart_loop |uart_loop |    16|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 845.824 ; gain = 520.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 845.824 ; gain = 177.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 845.824 ; gain = 520.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 845.824 ; gain = 533.563
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/qimingxing/1_FPGA_Design/ZYNQ_7010_FPGA/9_uart_loopback_top/uart_loopback_top.runs/synth_1/uart_loopback_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_loopback_top_utilization_synth.rpt -pb uart_loopback_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 13 20:10:33 2021...
