
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ipcmk_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014a8 <.init>:
  4014a8:	stp	x29, x30, [sp, #-16]!
  4014ac:	mov	x29, sp
  4014b0:	bl	401910 <ferror@plt+0x60>
  4014b4:	ldp	x29, x30, [sp], #16
  4014b8:	ret

Disassembly of section .plt:

00000000004014c0 <memcpy@plt-0x20>:
  4014c0:	stp	x16, x30, [sp, #-16]!
  4014c4:	adrp	x16, 414000 <ferror@plt+0x12750>
  4014c8:	ldr	x17, [x16, #4088]
  4014cc:	add	x16, x16, #0xff8
  4014d0:	br	x17
  4014d4:	nop
  4014d8:	nop
  4014dc:	nop

00000000004014e0 <memcpy@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4014e4:	ldr	x17, [x16]
  4014e8:	add	x16, x16, #0x0
  4014ec:	br	x17

00000000004014f0 <_exit@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4014f4:	ldr	x17, [x16, #8]
  4014f8:	add	x16, x16, #0x8
  4014fc:	br	x17

0000000000401500 <strtoul@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x13750>
  401504:	ldr	x17, [x16, #16]
  401508:	add	x16, x16, #0x10
  40150c:	br	x17

0000000000401510 <strlen@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x13750>
  401514:	ldr	x17, [x16, #24]
  401518:	add	x16, x16, #0x18
  40151c:	br	x17

0000000000401520 <fputs@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x13750>
  401524:	ldr	x17, [x16, #32]
  401528:	add	x16, x16, #0x20
  40152c:	br	x17

0000000000401530 <exit@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x13750>
  401534:	ldr	x17, [x16, #40]
  401538:	add	x16, x16, #0x28
  40153c:	br	x17

0000000000401540 <dup@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x13750>
  401544:	ldr	x17, [x16, #48]
  401548:	add	x16, x16, #0x30
  40154c:	br	x17

0000000000401550 <strtoimax@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x13750>
  401554:	ldr	x17, [x16, #56]
  401558:	add	x16, x16, #0x38
  40155c:	br	x17

0000000000401560 <strtod@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x13750>
  401564:	ldr	x17, [x16, #64]
  401568:	add	x16, x16, #0x40
  40156c:	br	x17

0000000000401570 <semget@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x13750>
  401574:	ldr	x17, [x16, #72]
  401578:	add	x16, x16, #0x48
  40157c:	br	x17

0000000000401580 <getuid@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x13750>
  401584:	ldr	x17, [x16, #80]
  401588:	add	x16, x16, #0x50
  40158c:	br	x17

0000000000401590 <__cxa_atexit@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x13750>
  401594:	ldr	x17, [x16, #88]
  401598:	add	x16, x16, #0x58
  40159c:	br	x17

00000000004015a0 <snprintf@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4015a4:	ldr	x17, [x16, #96]
  4015a8:	add	x16, x16, #0x60
  4015ac:	br	x17

00000000004015b0 <localeconv@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4015b4:	ldr	x17, [x16, #104]
  4015b8:	add	x16, x16, #0x68
  4015bc:	br	x17

00000000004015c0 <fileno@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4015c4:	ldr	x17, [x16, #112]
  4015c8:	add	x16, x16, #0x70
  4015cc:	br	x17

00000000004015d0 <getpid@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4015d4:	ldr	x17, [x16, #120]
  4015d8:	add	x16, x16, #0x78
  4015dc:	br	x17

00000000004015e0 <malloc@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4015e4:	ldr	x17, [x16, #128]
  4015e8:	add	x16, x16, #0x80
  4015ec:	br	x17

00000000004015f0 <open@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4015f4:	ldr	x17, [x16, #136]
  4015f8:	add	x16, x16, #0x88
  4015fc:	br	x17

0000000000401600 <getppid@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x13750>
  401604:	ldr	x17, [x16, #144]
  401608:	add	x16, x16, #0x90
  40160c:	br	x17

0000000000401610 <strncmp@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x13750>
  401614:	ldr	x17, [x16, #152]
  401618:	add	x16, x16, #0x98
  40161c:	br	x17

0000000000401620 <bindtextdomain@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x13750>
  401624:	ldr	x17, [x16, #160]
  401628:	add	x16, x16, #0xa0
  40162c:	br	x17

0000000000401630 <__libc_start_main@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x13750>
  401634:	ldr	x17, [x16, #168]
  401638:	add	x16, x16, #0xa8
  40163c:	br	x17

0000000000401640 <fgetc@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x13750>
  401644:	ldr	x17, [x16, #176]
  401648:	add	x16, x16, #0xb0
  40164c:	br	x17

0000000000401650 <gettimeofday@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x13750>
  401654:	ldr	x17, [x16, #184]
  401658:	add	x16, x16, #0xb8
  40165c:	br	x17

0000000000401660 <random@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x13750>
  401664:	ldr	x17, [x16, #192]
  401668:	add	x16, x16, #0xc0
  40166c:	br	x17

0000000000401670 <strdup@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x13750>
  401674:	ldr	x17, [x16, #200]
  401678:	add	x16, x16, #0xc8
  40167c:	br	x17

0000000000401680 <close@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x13750>
  401684:	ldr	x17, [x16, #208]
  401688:	add	x16, x16, #0xd0
  40168c:	br	x17

0000000000401690 <__gmon_start__@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x13750>
  401694:	ldr	x17, [x16, #216]
  401698:	add	x16, x16, #0xd8
  40169c:	br	x17

00000000004016a0 <strtoumax@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4016a4:	ldr	x17, [x16, #224]
  4016a8:	add	x16, x16, #0xe0
  4016ac:	br	x17

00000000004016b0 <abort@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4016b4:	ldr	x17, [x16, #232]
  4016b8:	add	x16, x16, #0xe8
  4016bc:	br	x17

00000000004016c0 <textdomain@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4016c4:	ldr	x17, [x16, #240]
  4016c8:	add	x16, x16, #0xf0
  4016cc:	br	x17

00000000004016d0 <getopt_long@plt>:
  4016d0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4016d4:	ldr	x17, [x16, #248]
  4016d8:	add	x16, x16, #0xf8
  4016dc:	br	x17

00000000004016e0 <msgget@plt>:
  4016e0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4016e4:	ldr	x17, [x16, #256]
  4016e8:	add	x16, x16, #0x100
  4016ec:	br	x17

00000000004016f0 <strcmp@plt>:
  4016f0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4016f4:	ldr	x17, [x16, #264]
  4016f8:	add	x16, x16, #0x108
  4016fc:	br	x17

0000000000401700 <warn@plt>:
  401700:	adrp	x16, 415000 <ferror@plt+0x13750>
  401704:	ldr	x17, [x16, #272]
  401708:	add	x16, x16, #0x110
  40170c:	br	x17

0000000000401710 <__ctype_b_loc@plt>:
  401710:	adrp	x16, 415000 <ferror@plt+0x13750>
  401714:	ldr	x17, [x16, #280]
  401718:	add	x16, x16, #0x118
  40171c:	br	x17

0000000000401720 <strtol@plt>:
  401720:	adrp	x16, 415000 <ferror@plt+0x13750>
  401724:	ldr	x17, [x16, #288]
  401728:	add	x16, x16, #0x120
  40172c:	br	x17

0000000000401730 <free@plt>:
  401730:	adrp	x16, 415000 <ferror@plt+0x13750>
  401734:	ldr	x17, [x16, #296]
  401738:	add	x16, x16, #0x128
  40173c:	br	x17

0000000000401740 <shmget@plt>:
  401740:	adrp	x16, 415000 <ferror@plt+0x13750>
  401744:	ldr	x17, [x16, #304]
  401748:	add	x16, x16, #0x130
  40174c:	br	x17

0000000000401750 <nanosleep@plt>:
  401750:	adrp	x16, 415000 <ferror@plt+0x13750>
  401754:	ldr	x17, [x16, #312]
  401758:	add	x16, x16, #0x138
  40175c:	br	x17

0000000000401760 <vasprintf@plt>:
  401760:	adrp	x16, 415000 <ferror@plt+0x13750>
  401764:	ldr	x17, [x16, #320]
  401768:	add	x16, x16, #0x140
  40176c:	br	x17

0000000000401770 <strndup@plt>:
  401770:	adrp	x16, 415000 <ferror@plt+0x13750>
  401774:	ldr	x17, [x16, #328]
  401778:	add	x16, x16, #0x148
  40177c:	br	x17

0000000000401780 <strspn@plt>:
  401780:	adrp	x16, 415000 <ferror@plt+0x13750>
  401784:	ldr	x17, [x16, #336]
  401788:	add	x16, x16, #0x150
  40178c:	br	x17

0000000000401790 <strchr@plt>:
  401790:	adrp	x16, 415000 <ferror@plt+0x13750>
  401794:	ldr	x17, [x16, #344]
  401798:	add	x16, x16, #0x158
  40179c:	br	x17

00000000004017a0 <fcntl@plt>:
  4017a0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4017a4:	ldr	x17, [x16, #352]
  4017a8:	add	x16, x16, #0x160
  4017ac:	br	x17

00000000004017b0 <fflush@plt>:
  4017b0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4017b4:	ldr	x17, [x16, #360]
  4017b8:	add	x16, x16, #0x168
  4017bc:	br	x17

00000000004017c0 <warnx@plt>:
  4017c0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4017c4:	ldr	x17, [x16, #368]
  4017c8:	add	x16, x16, #0x170
  4017cc:	br	x17

00000000004017d0 <read@plt>:
  4017d0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4017d4:	ldr	x17, [x16, #376]
  4017d8:	add	x16, x16, #0x178
  4017dc:	br	x17

00000000004017e0 <memchr@plt>:
  4017e0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4017e4:	ldr	x17, [x16, #384]
  4017e8:	add	x16, x16, #0x180
  4017ec:	br	x17

00000000004017f0 <jrand48@plt>:
  4017f0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4017f4:	ldr	x17, [x16, #392]
  4017f8:	add	x16, x16, #0x188
  4017fc:	br	x17

0000000000401800 <dcgettext@plt>:
  401800:	adrp	x16, 415000 <ferror@plt+0x13750>
  401804:	ldr	x17, [x16, #400]
  401808:	add	x16, x16, #0x190
  40180c:	br	x17

0000000000401810 <srandom@plt>:
  401810:	adrp	x16, 415000 <ferror@plt+0x13750>
  401814:	ldr	x17, [x16, #408]
  401818:	add	x16, x16, #0x198
  40181c:	br	x17

0000000000401820 <errx@plt>:
  401820:	adrp	x16, 415000 <ferror@plt+0x13750>
  401824:	ldr	x17, [x16, #416]
  401828:	add	x16, x16, #0x1a0
  40182c:	br	x17

0000000000401830 <getrandom@plt>:
  401830:	adrp	x16, 415000 <ferror@plt+0x13750>
  401834:	ldr	x17, [x16, #424]
  401838:	add	x16, x16, #0x1a8
  40183c:	br	x17

0000000000401840 <strcspn@plt>:
  401840:	adrp	x16, 415000 <ferror@plt+0x13750>
  401844:	ldr	x17, [x16, #432]
  401848:	add	x16, x16, #0x1b0
  40184c:	br	x17

0000000000401850 <printf@plt>:
  401850:	adrp	x16, 415000 <ferror@plt+0x13750>
  401854:	ldr	x17, [x16, #440]
  401858:	add	x16, x16, #0x1b8
  40185c:	br	x17

0000000000401860 <__errno_location@plt>:
  401860:	adrp	x16, 415000 <ferror@plt+0x13750>
  401864:	ldr	x17, [x16, #448]
  401868:	add	x16, x16, #0x1c0
  40186c:	br	x17

0000000000401870 <syscall@plt>:
  401870:	adrp	x16, 415000 <ferror@plt+0x13750>
  401874:	ldr	x17, [x16, #456]
  401878:	add	x16, x16, #0x1c8
  40187c:	br	x17

0000000000401880 <fprintf@plt>:
  401880:	adrp	x16, 415000 <ferror@plt+0x13750>
  401884:	ldr	x17, [x16, #464]
  401888:	add	x16, x16, #0x1d0
  40188c:	br	x17

0000000000401890 <err@plt>:
  401890:	adrp	x16, 415000 <ferror@plt+0x13750>
  401894:	ldr	x17, [x16, #472]
  401898:	add	x16, x16, #0x1d8
  40189c:	br	x17

00000000004018a0 <setlocale@plt>:
  4018a0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4018a4:	ldr	x17, [x16, #480]
  4018a8:	add	x16, x16, #0x1e0
  4018ac:	br	x17

00000000004018b0 <ferror@plt>:
  4018b0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4018b4:	ldr	x17, [x16, #488]
  4018b8:	add	x16, x16, #0x1e8
  4018bc:	br	x17

Disassembly of section .text:

00000000004018c0 <.text>:
  4018c0:	mov	x29, #0x0                   	// #0
  4018c4:	mov	x30, #0x0                   	// #0
  4018c8:	mov	x5, x0
  4018cc:	ldr	x1, [sp]
  4018d0:	add	x2, sp, #0x8
  4018d4:	mov	x6, sp
  4018d8:	movz	x0, #0x0, lsl #48
  4018dc:	movk	x0, #0x0, lsl #32
  4018e0:	movk	x0, #0x40, lsl #16
  4018e4:	movk	x0, #0x19cc
  4018e8:	movz	x3, #0x0, lsl #48
  4018ec:	movk	x3, #0x0, lsl #32
  4018f0:	movk	x3, #0x40, lsl #16
  4018f4:	movk	x3, #0x3ae8
  4018f8:	movz	x4, #0x0, lsl #48
  4018fc:	movk	x4, #0x0, lsl #32
  401900:	movk	x4, #0x40, lsl #16
  401904:	movk	x4, #0x3b68
  401908:	bl	401630 <__libc_start_main@plt>
  40190c:	bl	4016b0 <abort@plt>
  401910:	adrp	x0, 414000 <ferror@plt+0x12750>
  401914:	ldr	x0, [x0, #4064]
  401918:	cbz	x0, 401920 <ferror@plt+0x70>
  40191c:	b	401690 <__gmon_start__@plt>
  401920:	ret
  401924:	nop
  401928:	adrp	x0, 415000 <ferror@plt+0x13750>
  40192c:	add	x0, x0, #0x208
  401930:	adrp	x1, 415000 <ferror@plt+0x13750>
  401934:	add	x1, x1, #0x208
  401938:	cmp	x1, x0
  40193c:	b.eq	401954 <ferror@plt+0xa4>  // b.none
  401940:	adrp	x1, 403000 <ferror@plt+0x1750>
  401944:	ldr	x1, [x1, #2968]
  401948:	cbz	x1, 401954 <ferror@plt+0xa4>
  40194c:	mov	x16, x1
  401950:	br	x16
  401954:	ret
  401958:	adrp	x0, 415000 <ferror@plt+0x13750>
  40195c:	add	x0, x0, #0x208
  401960:	adrp	x1, 415000 <ferror@plt+0x13750>
  401964:	add	x1, x1, #0x208
  401968:	sub	x1, x1, x0
  40196c:	lsr	x2, x1, #63
  401970:	add	x1, x2, x1, asr #3
  401974:	cmp	xzr, x1, asr #1
  401978:	asr	x1, x1, #1
  40197c:	b.eq	401994 <ferror@plt+0xe4>  // b.none
  401980:	adrp	x2, 403000 <ferror@plt+0x1750>
  401984:	ldr	x2, [x2, #2976]
  401988:	cbz	x2, 401994 <ferror@plt+0xe4>
  40198c:	mov	x16, x2
  401990:	br	x16
  401994:	ret
  401998:	stp	x29, x30, [sp, #-32]!
  40199c:	mov	x29, sp
  4019a0:	str	x19, [sp, #16]
  4019a4:	adrp	x19, 415000 <ferror@plt+0x13750>
  4019a8:	ldrb	w0, [x19, #552]
  4019ac:	cbnz	w0, 4019bc <ferror@plt+0x10c>
  4019b0:	bl	401928 <ferror@plt+0x78>
  4019b4:	mov	w0, #0x1                   	// #1
  4019b8:	strb	w0, [x19, #552]
  4019bc:	ldr	x19, [sp, #16]
  4019c0:	ldp	x29, x30, [sp], #32
  4019c4:	ret
  4019c8:	b	401958 <ferror@plt+0xa8>
  4019cc:	sub	sp, sp, #0x70
  4019d0:	stp	x22, x21, [sp, #80]
  4019d4:	mov	x21, x1
  4019d8:	adrp	x1, 403000 <ferror@plt+0x1750>
  4019dc:	mov	w22, w0
  4019e0:	add	x1, x1, #0xf3b
  4019e4:	mov	w0, #0x6                   	// #6
  4019e8:	stp	x29, x30, [sp, #16]
  4019ec:	stp	x28, x27, [sp, #32]
  4019f0:	stp	x26, x25, [sp, #48]
  4019f4:	stp	x24, x23, [sp, #64]
  4019f8:	stp	x20, x19, [sp, #96]
  4019fc:	add	x29, sp, #0x10
  401a00:	bl	4018a0 <setlocale@plt>
  401a04:	adrp	x19, 403000 <ferror@plt+0x1750>
  401a08:	add	x19, x19, #0xcb3
  401a0c:	adrp	x1, 403000 <ferror@plt+0x1750>
  401a10:	add	x1, x1, #0xcbe
  401a14:	mov	x0, x19
  401a18:	bl	401620 <bindtextdomain@plt>
  401a1c:	mov	x0, x19
  401a20:	bl	4016c0 <textdomain@plt>
  401a24:	adrp	x0, 401000 <memcpy@plt-0x4e0>
  401a28:	add	x0, x0, #0xe98
  401a2c:	bl	403b70 <ferror@plt+0x22c0>
  401a30:	adrp	x24, 403000 <ferror@plt+0x1750>
  401a34:	adrp	x25, 403000 <ferror@plt+0x1750>
  401a38:	mov	x23, xzr
  401a3c:	mov	w27, wzr
  401a40:	mov	w26, wzr
  401a44:	mov	w28, wzr
  401a48:	mov	w19, wzr
  401a4c:	mov	w20, #0x1a4                 	// #420
  401a50:	add	x24, x24, #0xcd0
  401a54:	add	x25, x25, #0xbb8
  401a58:	mov	w0, w22
  401a5c:	mov	x1, x21
  401a60:	mov	x2, x24
  401a64:	mov	x3, x25
  401a68:	mov	x4, xzr
  401a6c:	bl	4016d0 <getopt_long@plt>
  401a70:	cmp	w0, #0x67
  401a74:	b.gt	401ad0 <ferror@plt+0x220>
  401a78:	sub	w8, w0, #0x4d
  401a7c:	cmp	w8, #0x9
  401a80:	b.hi	401b30 <ferror@plt+0x280>  // b.pmore
  401a84:	adrp	x11, 403000 <ferror@plt+0x1750>
  401a88:	add	x11, x11, #0xba8
  401a8c:	adr	x9, 401a9c <ferror@plt+0x1ec>
  401a90:	ldrb	w10, [x11, x8]
  401a94:	add	x9, x9, x10, lsl #2
  401a98:	br	x9
  401a9c:	adrp	x8, 415000 <ferror@plt+0x13750>
  401aa0:	ldr	x23, [x8, #528]
  401aa4:	adrp	x1, 403000 <ferror@plt+0x1750>
  401aa8:	mov	w2, #0x5                   	// #5
  401aac:	mov	x0, xzr
  401ab0:	add	x1, x1, #0xcdb
  401ab4:	bl	401800 <dcgettext@plt>
  401ab8:	mov	x1, x0
  401abc:	mov	x0, x23
  401ac0:	bl	402e40 <ferror@plt+0x1590>
  401ac4:	mov	x23, x0
  401ac8:	mov	w27, #0x1                   	// #1
  401acc:	b	401a58 <ferror@plt+0x1a8>
  401ad0:	cmp	w0, #0x70
  401ad4:	b.ne	401c6c <ferror@plt+0x3bc>  // b.any
  401ad8:	adrp	x8, 415000 <ferror@plt+0x13750>
  401adc:	ldr	x0, [x8, #528]
  401ae0:	mov	w2, #0x8                   	// #8
  401ae4:	mov	x1, xzr
  401ae8:	bl	401500 <strtoul@plt>
  401aec:	mov	x20, x0
  401af0:	b	401a58 <ferror@plt+0x1a8>
  401af4:	mov	w26, #0x1                   	// #1
  401af8:	b	401a58 <ferror@plt+0x1a8>
  401afc:	adrp	x8, 415000 <ferror@plt+0x13750>
  401b00:	ldr	x19, [x8, #528]
  401b04:	adrp	x1, 403000 <ferror@plt+0x1750>
  401b08:	mov	w2, #0x5                   	// #5
  401b0c:	mov	x0, xzr
  401b10:	add	x1, x1, #0xcf0
  401b14:	bl	401800 <dcgettext@plt>
  401b18:	mov	x1, x0
  401b1c:	mov	x0, x19
  401b20:	bl	402988 <ferror@plt+0x10d8>
  401b24:	mov	w19, w0
  401b28:	mov	w28, #0x1                   	// #1
  401b2c:	b	401a58 <ferror@plt+0x1a8>
  401b30:	cmn	w0, #0x1
  401b34:	b.ne	401c90 <ferror@plt+0x3e0>  // b.any
  401b38:	orr	w8, w26, w27
  401b3c:	orr	w8, w8, w28
  401b40:	cbz	w8, 401c78 <ferror@plt+0x3c8>
  401b44:	cbz	w27, 401b8c <ferror@plt+0x2dc>
  401b48:	add	x0, sp, #0x4
  401b4c:	mov	w1, #0x4                   	// #4
  401b50:	bl	402120 <ferror@plt+0x870>
  401b54:	ldr	w0, [sp, #4]
  401b58:	orr	w2, w20, #0x200
  401b5c:	mov	x1, x23
  401b60:	bl	401740 <shmget@plt>
  401b64:	cmn	w0, #0x1
  401b68:	b.eq	401cc8 <ferror@plt+0x418>  // b.none
  401b6c:	adrp	x1, 403000 <ferror@plt+0x1750>
  401b70:	mov	w21, w0
  401b74:	add	x1, x1, #0xd73
  401b78:	mov	w2, #0x5                   	// #5
  401b7c:	mov	x0, xzr
  401b80:	bl	401800 <dcgettext@plt>
  401b84:	mov	w1, w21
  401b88:	bl	401850 <printf@plt>
  401b8c:	cbz	w26, 401bd0 <ferror@plt+0x320>
  401b90:	add	x0, sp, #0x8
  401b94:	mov	w1, #0x4                   	// #4
  401b98:	bl	402120 <ferror@plt+0x870>
  401b9c:	ldr	w0, [sp, #8]
  401ba0:	orr	w1, w20, #0x200
  401ba4:	bl	4016e0 <msgget@plt>
  401ba8:	cmn	w0, #0x1
  401bac:	b.eq	401cd4 <ferror@plt+0x424>  // b.none
  401bb0:	adrp	x1, 403000 <ferror@plt+0x1750>
  401bb4:	mov	w21, w0
  401bb8:	add	x1, x1, #0xda5
  401bbc:	mov	w2, #0x5                   	// #5
  401bc0:	mov	x0, xzr
  401bc4:	bl	401800 <dcgettext@plt>
  401bc8:	mov	w1, w21
  401bcc:	bl	401850 <printf@plt>
  401bd0:	cbz	w28, 401c18 <ferror@plt+0x368>
  401bd4:	sub	x0, x29, #0x4
  401bd8:	mov	w1, #0x4                   	// #4
  401bdc:	bl	402120 <ferror@plt+0x870>
  401be0:	ldur	w0, [x29, #-4]
  401be4:	orr	w2, w20, #0x200
  401be8:	mov	w1, w19
  401bec:	bl	401570 <semget@plt>
  401bf0:	cmn	w0, #0x1
  401bf4:	b.eq	401ce0 <ferror@plt+0x430>  // b.none
  401bf8:	adrp	x1, 403000 <ferror@plt+0x1750>
  401bfc:	mov	w19, w0
  401c00:	add	x1, x1, #0xdd3
  401c04:	mov	w2, #0x5                   	// #5
  401c08:	mov	x0, xzr
  401c0c:	bl	401800 <dcgettext@plt>
  401c10:	mov	w1, w19
  401c14:	bl	401850 <printf@plt>
  401c18:	ldp	x20, x19, [sp, #96]
  401c1c:	ldp	x22, x21, [sp, #80]
  401c20:	ldp	x24, x23, [sp, #64]
  401c24:	ldp	x26, x25, [sp, #48]
  401c28:	ldp	x28, x27, [sp, #32]
  401c2c:	ldp	x29, x30, [sp, #16]
  401c30:	mov	w0, wzr
  401c34:	add	sp, sp, #0x70
  401c38:	ret
  401c3c:	adrp	x1, 403000 <ferror@plt+0x1750>
  401c40:	add	x1, x1, #0xd09
  401c44:	mov	w2, #0x5                   	// #5
  401c48:	mov	x0, xzr
  401c4c:	bl	401800 <dcgettext@plt>
  401c50:	adrp	x8, 415000 <ferror@plt+0x13750>
  401c54:	ldr	x1, [x8, #544]
  401c58:	adrp	x2, 403000 <ferror@plt+0x1750>
  401c5c:	add	x2, x2, #0xd15
  401c60:	bl	401850 <printf@plt>
  401c64:	mov	w0, wzr
  401c68:	bl	401530 <exit@plt>
  401c6c:	cmp	w0, #0x68
  401c70:	b.ne	401c90 <ferror@plt+0x3e0>  // b.any
  401c74:	bl	401d00 <ferror@plt+0x450>
  401c78:	adrp	x1, 403000 <ferror@plt+0x1750>
  401c7c:	add	x1, x1, #0xd4e
  401c80:	mov	w2, #0x5                   	// #5
  401c84:	mov	x0, xzr
  401c88:	bl	401800 <dcgettext@plt>
  401c8c:	bl	4017c0 <warnx@plt>
  401c90:	adrp	x8, 415000 <ferror@plt+0x13750>
  401c94:	ldr	x19, [x8, #520]
  401c98:	adrp	x1, 403000 <ferror@plt+0x1750>
  401c9c:	add	x1, x1, #0xd27
  401ca0:	mov	w2, #0x5                   	// #5
  401ca4:	mov	x0, xzr
  401ca8:	bl	401800 <dcgettext@plt>
  401cac:	adrp	x8, 415000 <ferror@plt+0x13750>
  401cb0:	ldr	x2, [x8, #544]
  401cb4:	mov	x1, x0
  401cb8:	mov	x0, x19
  401cbc:	bl	401880 <fprintf@plt>
  401cc0:	mov	w0, #0x1                   	// #1
  401cc4:	bl	401530 <exit@plt>
  401cc8:	adrp	x1, 403000 <ferror@plt+0x1750>
  401ccc:	add	x1, x1, #0xd58
  401cd0:	b	401ce8 <ferror@plt+0x438>
  401cd4:	adrp	x1, 403000 <ferror@plt+0x1750>
  401cd8:	add	x1, x1, #0xd89
  401cdc:	b	401ce8 <ferror@plt+0x438>
  401ce0:	adrp	x1, 403000 <ferror@plt+0x1750>
  401ce4:	add	x1, x1, #0xdbb
  401ce8:	mov	w2, #0x5                   	// #5
  401cec:	mov	x0, xzr
  401cf0:	bl	401800 <dcgettext@plt>
  401cf4:	mov	x1, x0
  401cf8:	mov	w0, #0x1                   	// #1
  401cfc:	bl	401890 <err@plt>
  401d00:	stp	x29, x30, [sp, #-32]!
  401d04:	adrp	x8, 415000 <ferror@plt+0x13750>
  401d08:	stp	x20, x19, [sp, #16]
  401d0c:	ldr	x19, [x8, #536]
  401d10:	adrp	x1, 403000 <ferror@plt+0x1750>
  401d14:	add	x1, x1, #0xdf1
  401d18:	mov	w2, #0x5                   	// #5
  401d1c:	mov	x0, xzr
  401d20:	mov	x29, sp
  401d24:	bl	401800 <dcgettext@plt>
  401d28:	mov	x1, x19
  401d2c:	bl	401520 <fputs@plt>
  401d30:	adrp	x1, 403000 <ferror@plt+0x1750>
  401d34:	add	x1, x1, #0xdfa
  401d38:	mov	w2, #0x5                   	// #5
  401d3c:	mov	x0, xzr
  401d40:	bl	401800 <dcgettext@plt>
  401d44:	adrp	x8, 415000 <ferror@plt+0x13750>
  401d48:	ldr	x2, [x8, #544]
  401d4c:	mov	x1, x0
  401d50:	mov	x0, x19
  401d54:	bl	401880 <fprintf@plt>
  401d58:	adrp	x20, 403000 <ferror@plt+0x1750>
  401d5c:	add	x20, x20, #0xf3a
  401d60:	mov	x0, x20
  401d64:	mov	x1, x19
  401d68:	bl	401520 <fputs@plt>
  401d6c:	adrp	x1, 403000 <ferror@plt+0x1750>
  401d70:	add	x1, x1, #0xe09
  401d74:	mov	w2, #0x5                   	// #5
  401d78:	mov	x0, xzr
  401d7c:	bl	401800 <dcgettext@plt>
  401d80:	mov	x1, x19
  401d84:	bl	401520 <fputs@plt>
  401d88:	adrp	x1, 403000 <ferror@plt+0x1750>
  401d8c:	add	x1, x1, #0xe28
  401d90:	mov	w2, #0x5                   	// #5
  401d94:	mov	x0, xzr
  401d98:	bl	401800 <dcgettext@plt>
  401d9c:	mov	x1, x19
  401da0:	bl	401520 <fputs@plt>
  401da4:	adrp	x1, 403000 <ferror@plt+0x1750>
  401da8:	add	x1, x1, #0xe33
  401dac:	mov	w2, #0x5                   	// #5
  401db0:	mov	x0, xzr
  401db4:	bl	401800 <dcgettext@plt>
  401db8:	mov	x1, x19
  401dbc:	bl	401520 <fputs@plt>
  401dc0:	adrp	x1, 403000 <ferror@plt+0x1750>
  401dc4:	add	x1, x1, #0xe7a
  401dc8:	mov	w2, #0x5                   	// #5
  401dcc:	mov	x0, xzr
  401dd0:	bl	401800 <dcgettext@plt>
  401dd4:	mov	x1, x19
  401dd8:	bl	401520 <fputs@plt>
  401ddc:	adrp	x1, 403000 <ferror@plt+0x1750>
  401de0:	add	x1, x1, #0xec3
  401de4:	mov	w2, #0x5                   	// #5
  401de8:	mov	x0, xzr
  401dec:	bl	401800 <dcgettext@plt>
  401df0:	mov	x1, x19
  401df4:	bl	401520 <fputs@plt>
  401df8:	adrp	x1, 403000 <ferror@plt+0x1750>
  401dfc:	add	x1, x1, #0xef3
  401e00:	mov	w2, #0x5                   	// #5
  401e04:	mov	x0, xzr
  401e08:	bl	401800 <dcgettext@plt>
  401e0c:	mov	x1, x19
  401e10:	bl	401520 <fputs@plt>
  401e14:	mov	x0, x20
  401e18:	mov	x1, x19
  401e1c:	bl	401520 <fputs@plt>
  401e20:	adrp	x1, 403000 <ferror@plt+0x1750>
  401e24:	add	x1, x1, #0xf59
  401e28:	mov	w2, #0x5                   	// #5
  401e2c:	mov	x0, xzr
  401e30:	bl	401800 <dcgettext@plt>
  401e34:	adrp	x1, 403000 <ferror@plt+0x1750>
  401e38:	mov	x19, x0
  401e3c:	add	x1, x1, #0xf7a
  401e40:	mov	w2, #0x5                   	// #5
  401e44:	mov	x0, xzr
  401e48:	bl	401800 <dcgettext@plt>
  401e4c:	mov	x4, x0
  401e50:	adrp	x0, 403000 <ferror@plt+0x1750>
  401e54:	adrp	x1, 403000 <ferror@plt+0x1750>
  401e58:	adrp	x3, 403000 <ferror@plt+0x1750>
  401e5c:	add	x0, x0, #0xf3c
  401e60:	add	x1, x1, #0xf4d
  401e64:	add	x3, x3, #0xf6b
  401e68:	mov	x2, x19
  401e6c:	bl	401850 <printf@plt>
  401e70:	adrp	x1, 403000 <ferror@plt+0x1750>
  401e74:	add	x1, x1, #0xf8a
  401e78:	mov	w2, #0x5                   	// #5
  401e7c:	mov	x0, xzr
  401e80:	bl	401800 <dcgettext@plt>
  401e84:	adrp	x1, 403000 <ferror@plt+0x1750>
  401e88:	add	x1, x1, #0xfa5
  401e8c:	bl	401850 <printf@plt>
  401e90:	mov	w0, wzr
  401e94:	bl	401530 <exit@plt>
  401e98:	stp	x29, x30, [sp, #-32]!
  401e9c:	adrp	x8, 415000 <ferror@plt+0x13750>
  401ea0:	stp	x20, x19, [sp, #16]
  401ea4:	ldr	x20, [x8, #536]
  401ea8:	mov	x29, sp
  401eac:	bl	401860 <__errno_location@plt>
  401eb0:	mov	x19, x0
  401eb4:	str	wzr, [x0]
  401eb8:	mov	x0, x20
  401ebc:	bl	4018b0 <ferror@plt>
  401ec0:	cbnz	w0, 401f60 <ferror@plt+0x6b0>
  401ec4:	mov	x0, x20
  401ec8:	bl	4017b0 <fflush@plt>
  401ecc:	cbz	w0, 401f20 <ferror@plt+0x670>
  401ed0:	ldr	w20, [x19]
  401ed4:	cmp	w20, #0x9
  401ed8:	b.eq	401ee4 <ferror@plt+0x634>  // b.none
  401edc:	cmp	w20, #0x20
  401ee0:	b.ne	401f78 <ferror@plt+0x6c8>  // b.any
  401ee4:	adrp	x8, 415000 <ferror@plt+0x13750>
  401ee8:	ldr	x20, [x8, #520]
  401eec:	str	wzr, [x19]
  401ef0:	mov	x0, x20
  401ef4:	bl	4018b0 <ferror@plt>
  401ef8:	cbnz	w0, 401f9c <ferror@plt+0x6ec>
  401efc:	mov	x0, x20
  401f00:	bl	4017b0 <fflush@plt>
  401f04:	cbz	w0, 401f40 <ferror@plt+0x690>
  401f08:	ldr	w8, [x19]
  401f0c:	cmp	w8, #0x9
  401f10:	b.ne	401f9c <ferror@plt+0x6ec>  // b.any
  401f14:	ldp	x20, x19, [sp, #16]
  401f18:	ldp	x29, x30, [sp], #32
  401f1c:	ret
  401f20:	mov	x0, x20
  401f24:	bl	4015c0 <fileno@plt>
  401f28:	tbnz	w0, #31, 401ed0 <ferror@plt+0x620>
  401f2c:	bl	401540 <dup@plt>
  401f30:	tbnz	w0, #31, 401ed0 <ferror@plt+0x620>
  401f34:	bl	401680 <close@plt>
  401f38:	cbnz	w0, 401ed0 <ferror@plt+0x620>
  401f3c:	b	401ee4 <ferror@plt+0x634>
  401f40:	mov	x0, x20
  401f44:	bl	4015c0 <fileno@plt>
  401f48:	tbnz	w0, #31, 401f08 <ferror@plt+0x658>
  401f4c:	bl	401540 <dup@plt>
  401f50:	tbnz	w0, #31, 401f08 <ferror@plt+0x658>
  401f54:	bl	401680 <close@plt>
  401f58:	cbnz	w0, 401f08 <ferror@plt+0x658>
  401f5c:	b	401f14 <ferror@plt+0x664>
  401f60:	adrp	x1, 403000 <ferror@plt+0x1750>
  401f64:	add	x1, x1, #0xde5
  401f68:	mov	w2, #0x5                   	// #5
  401f6c:	mov	x0, xzr
  401f70:	bl	401800 <dcgettext@plt>
  401f74:	b	401f90 <ferror@plt+0x6e0>
  401f78:	adrp	x1, 403000 <ferror@plt+0x1750>
  401f7c:	add	x1, x1, #0xde5
  401f80:	mov	w2, #0x5                   	// #5
  401f84:	mov	x0, xzr
  401f88:	bl	401800 <dcgettext@plt>
  401f8c:	cbnz	w20, 401f98 <ferror@plt+0x6e8>
  401f90:	bl	4017c0 <warnx@plt>
  401f94:	b	401f9c <ferror@plt+0x6ec>
  401f98:	bl	401700 <warn@plt>
  401f9c:	mov	w0, #0x1                   	// #1
  401fa0:	bl	4014f0 <_exit@plt>
  401fa4:	stp	x29, x30, [sp, #-32]!
  401fa8:	stp	x20, x19, [sp, #16]
  401fac:	mov	x29, sp
  401fb0:	mov	w19, w1
  401fb4:	mov	w20, w0
  401fb8:	bl	401660 <random@plt>
  401fbc:	sub	w8, w19, w20
  401fc0:	add	w8, w8, #0x1
  401fc4:	sxtw	x9, w8
  401fc8:	sdiv	x9, x0, x9
  401fcc:	msub	w8, w9, w8, w0
  401fd0:	add	w0, w8, w20
  401fd4:	ldp	x20, x19, [sp, #16]
  401fd8:	ldp	x29, x30, [sp], #32
  401fdc:	ret
  401fe0:	stp	x29, x30, [sp, #-32]!
  401fe4:	adrp	x0, 403000 <ferror@plt+0x1750>
  401fe8:	add	x0, x0, #0xfc0
  401fec:	mov	w1, #0x80000               	// #524288
  401ff0:	str	x19, [sp, #16]
  401ff4:	mov	x29, sp
  401ff8:	bl	4015f0 <open@plt>
  401ffc:	mov	w19, w0
  402000:	cmn	w0, #0x1
  402004:	b.eq	402010 <ferror@plt+0x760>  // b.none
  402008:	tbz	w19, #31, 40202c <ferror@plt+0x77c>
  40200c:	b	40204c <ferror@plt+0x79c>
  402010:	adrp	x0, 403000 <ferror@plt+0x1750>
  402014:	mov	w1, #0x800                 	// #2048
  402018:	add	x0, x0, #0xfcd
  40201c:	movk	w1, #0x8, lsl #16
  402020:	bl	4015f0 <open@plt>
  402024:	mov	w19, w0
  402028:	tbnz	w19, #31, 40204c <ferror@plt+0x79c>
  40202c:	mov	w1, #0x1                   	// #1
  402030:	mov	w0, w19
  402034:	bl	4017a0 <fcntl@plt>
  402038:	tbnz	w0, #31, 40204c <ferror@plt+0x79c>
  40203c:	orr	w2, w0, #0x1
  402040:	mov	w1, #0x2                   	// #2
  402044:	mov	w0, w19
  402048:	bl	4017a0 <fcntl@plt>
  40204c:	bl	402060 <ferror@plt+0x7b0>
  402050:	mov	w0, w19
  402054:	ldr	x19, [sp, #16]
  402058:	ldp	x29, x30, [sp], #32
  40205c:	ret
  402060:	sub	sp, sp, #0x40
  402064:	mov	x0, sp
  402068:	mov	x1, xzr
  40206c:	stp	x29, x30, [sp, #16]
  402070:	str	x21, [sp, #32]
  402074:	stp	x20, x19, [sp, #48]
  402078:	add	x29, sp, #0x10
  40207c:	bl	401650 <gettimeofday@plt>
  402080:	bl	4015d0 <getpid@plt>
  402084:	mov	w19, w0
  402088:	bl	401580 <getuid@plt>
  40208c:	ldp	x20, x21, [sp]
  402090:	eor	w8, w0, w19, lsl #16
  402094:	eor	x19, x21, x20
  402098:	eor	w0, w8, w19
  40209c:	bl	401810 <srandom@plt>
  4020a0:	bl	4015d0 <getpid@plt>
  4020a4:	eor	w8, w20, w0
  4020a8:	movz	x0, #0x0, lsl #16
  4020ac:	movk	x0, #0x10
  4020b0:	nop
  4020b4:	nop
  4020b8:	mrs	x9, tpidr_el0
  4020bc:	add	x20, x9, x0
  4020c0:	strh	w8, [x20]
  4020c4:	bl	401600 <getppid@plt>
  4020c8:	eor	w8, w21, w0
  4020cc:	lsr	x9, x19, #16
  4020d0:	mov	x0, sp
  4020d4:	mov	x1, xzr
  4020d8:	strh	w8, [x20, #2]
  4020dc:	strh	w9, [x20, #4]
  4020e0:	bl	401650 <gettimeofday@plt>
  4020e4:	ldr	w8, [sp]
  4020e8:	ldr	w9, [sp, #8]
  4020ec:	eor	w8, w9, w8
  4020f0:	ands	w8, w8, #0x1f
  4020f4:	b.eq	40210c <ferror@plt+0x85c>  // b.none
  4020f8:	add	w19, w8, #0x1
  4020fc:	bl	401660 <random@plt>
  402100:	sub	w19, w19, #0x1
  402104:	cmp	w19, #0x1
  402108:	b.gt	4020fc <ferror@plt+0x84c>
  40210c:	ldp	x20, x19, [sp, #48]
  402110:	ldr	x21, [sp, #32]
  402114:	ldp	x29, x30, [sp, #16]
  402118:	add	sp, sp, #0x40
  40211c:	ret
  402120:	sub	sp, sp, #0x60
  402124:	stp	x29, x30, [sp, #32]
  402128:	stp	x24, x23, [sp, #48]
  40212c:	stp	x22, x21, [sp, #64]
  402130:	stp	x20, x19, [sp, #80]
  402134:	add	x29, sp, #0x20
  402138:	mov	x19, x1
  40213c:	mov	x20, x0
  402140:	bl	401860 <__errno_location@plt>
  402144:	mov	x23, x0
  402148:	cbz	x19, 4021d0 <ferror@plt+0x920>
  40214c:	adrp	x8, 403000 <ferror@plt+0x1750>
  402150:	ldr	q0, [x8, #4016]
  402154:	mov	w24, wzr
  402158:	mov	x21, x20
  40215c:	mov	x22, x19
  402160:	str	q0, [sp]
  402164:	mov	w2, #0x1                   	// #1
  402168:	mov	x0, x21
  40216c:	mov	x1, x22
  402170:	str	wzr, [x23]
  402174:	bl	401830 <getrandom@plt>
  402178:	cmp	w0, #0x1
  40217c:	b.lt	402194 <ferror@plt+0x8e4>  // b.tstop
  402180:	mov	w24, wzr
  402184:	sub	x22, x22, w0, sxtw
  402188:	add	x21, x21, w0, sxtw
  40218c:	cbnz	x22, 402164 <ferror@plt+0x8b4>
  402190:	b	4021d8 <ferror@plt+0x928>
  402194:	ldr	w8, [x23]
  402198:	cmp	w8, #0x26
  40219c:	b.eq	4021e4 <ferror@plt+0x934>  // b.none
  4021a0:	cmp	w24, #0x7
  4021a4:	b.gt	4021d8 <ferror@plt+0x928>
  4021a8:	cmp	w8, #0xb
  4021ac:	b.ne	4021d8 <ferror@plt+0x928>  // b.any
  4021b0:	ldr	q0, [sp]
  4021b4:	add	x0, sp, #0x10
  4021b8:	mov	x1, xzr
  4021bc:	str	q0, [sp, #16]
  4021c0:	bl	401750 <nanosleep@plt>
  4021c4:	add	w24, w24, #0x1
  4021c8:	cbnz	x22, 402164 <ferror@plt+0x8b4>
  4021cc:	b	4021d8 <ferror@plt+0x928>
  4021d0:	mov	x22, xzr
  4021d4:	mov	x21, x20
  4021d8:	ldr	w8, [x23]
  4021dc:	cmp	w8, #0x26
  4021e0:	b.ne	40225c <ferror@plt+0x9ac>  // b.any
  4021e4:	bl	401fe0 <ferror@plt+0x730>
  4021e8:	tbnz	w0, #31, 40225c <ferror@plt+0x9ac>
  4021ec:	mov	w23, w0
  4021f0:	cbz	x22, 402254 <ferror@plt+0x9a4>
  4021f4:	adrp	x8, 403000 <ferror@plt+0x1750>
  4021f8:	ldr	q0, [x8, #4016]
  4021fc:	mov	w24, wzr
  402200:	str	q0, [sp]
  402204:	mov	w0, w23
  402208:	mov	x1, x21
  40220c:	mov	x2, x22
  402210:	bl	4017d0 <read@plt>
  402214:	cmp	x0, #0x0
  402218:	b.le	402230 <ferror@plt+0x980>
  40221c:	mov	w24, wzr
  402220:	sub	x22, x22, x0
  402224:	add	x21, x21, x0
  402228:	cbnz	x22, 402204 <ferror@plt+0x954>
  40222c:	b	402254 <ferror@plt+0x9a4>
  402230:	cmp	w24, #0x8
  402234:	b.gt	402254 <ferror@plt+0x9a4>
  402238:	ldr	q0, [sp]
  40223c:	add	x0, sp, #0x10
  402240:	mov	x1, xzr
  402244:	add	w24, w24, #0x1
  402248:	str	q0, [sp, #16]
  40224c:	bl	401750 <nanosleep@plt>
  402250:	cbnz	x22, 402204 <ferror@plt+0x954>
  402254:	mov	w0, w23
  402258:	bl	401680 <close@plt>
  40225c:	bl	402060 <ferror@plt+0x7b0>
  402260:	cbz	x19, 402284 <ferror@plt+0x9d4>
  402264:	mov	x21, x19
  402268:	mov	x22, x20
  40226c:	bl	401660 <random@plt>
  402270:	ldrb	w8, [x22]
  402274:	subs	x21, x21, #0x1
  402278:	eor	w8, w8, w0, lsr #7
  40227c:	strb	w8, [x22], #1
  402280:	b.ne	40226c <ferror@plt+0x9bc>  // b.any
  402284:	movz	x0, #0x0, lsl #16
  402288:	movk	x0, #0x10
  40228c:	nop
  402290:	nop
  402294:	mrs	x21, tpidr_el0
  402298:	add	x22, x21, x0
  40229c:	ldr	w8, [x22]
  4022a0:	ldrh	w23, [x22, #4]
  4022a4:	mov	w0, #0xb2                  	// #178
  4022a8:	str	w8, [sp, #16]
  4022ac:	strh	w23, [sp, #20]
  4022b0:	bl	401870 <syscall@plt>
  4022b4:	eor	w8, w23, w0
  4022b8:	strh	w8, [x22, #4]
  4022bc:	cbz	x19, 4022dc <ferror@plt+0xa2c>
  4022c0:	add	x0, sp, #0x10
  4022c4:	bl	4017f0 <jrand48@plt>
  4022c8:	ldrb	w8, [x20]
  4022cc:	subs	x19, x19, #0x1
  4022d0:	eor	w8, w8, w0, lsr #7
  4022d4:	strb	w8, [x20], #1
  4022d8:	b.ne	4022c0 <ferror@plt+0xa10>  // b.any
  4022dc:	ldr	w8, [sp, #16]
  4022e0:	movz	x0, #0x0, lsl #16
  4022e4:	movk	x0, #0x10
  4022e8:	nop
  4022ec:	nop
  4022f0:	str	w8, [x21, x0]
  4022f4:	ldp	x20, x19, [sp, #80]
  4022f8:	ldp	x22, x21, [sp, #64]
  4022fc:	ldp	x24, x23, [sp, #48]
  402300:	ldp	x29, x30, [sp, #32]
  402304:	add	sp, sp, #0x60
  402308:	ret
  40230c:	adrp	x1, 403000 <ferror@plt+0x1750>
  402310:	add	x1, x1, #0xfd9
  402314:	mov	w2, #0x5                   	// #5
  402318:	mov	x0, xzr
  40231c:	b	401800 <dcgettext@plt>
  402320:	adrp	x8, 415000 <ferror@plt+0x13750>
  402324:	str	w0, [x8, #512]
  402328:	ret
  40232c:	sub	sp, sp, #0x70
  402330:	stp	x29, x30, [sp, #16]
  402334:	stp	x28, x27, [sp, #32]
  402338:	stp	x26, x25, [sp, #48]
  40233c:	stp	x24, x23, [sp, #64]
  402340:	stp	x22, x21, [sp, #80]
  402344:	stp	x20, x19, [sp, #96]
  402348:	add	x29, sp, #0x10
  40234c:	str	xzr, [x1]
  402350:	cbz	x0, 402394 <ferror@plt+0xae4>
  402354:	ldrb	w23, [x0]
  402358:	mov	x20, x0
  40235c:	cbz	x23, 402394 <ferror@plt+0xae4>
  402360:	mov	x21, x2
  402364:	mov	x19, x1
  402368:	bl	401710 <__ctype_b_loc@plt>
  40236c:	ldr	x8, [x0]
  402370:	mov	x22, x0
  402374:	ldrh	w9, [x8, x23, lsl #1]
  402378:	tbz	w9, #13, 40238c <ferror@plt+0xadc>
  40237c:	add	x9, x20, #0x1
  402380:	ldrb	w23, [x9], #1
  402384:	ldrh	w10, [x8, x23, lsl #1]
  402388:	tbnz	w10, #13, 402380 <ferror@plt+0xad0>
  40238c:	cmp	w23, #0x2d
  402390:	b.ne	4023c8 <ferror@plt+0xb18>  // b.any
  402394:	mov	w24, #0xffffffea            	// #-22
  402398:	neg	w19, w24
  40239c:	bl	401860 <__errno_location@plt>
  4023a0:	str	w19, [x0]
  4023a4:	mov	w0, w24
  4023a8:	ldp	x20, x19, [sp, #96]
  4023ac:	ldp	x22, x21, [sp, #80]
  4023b0:	ldp	x24, x23, [sp, #64]
  4023b4:	ldp	x26, x25, [sp, #48]
  4023b8:	ldp	x28, x27, [sp, #32]
  4023bc:	ldp	x29, x30, [sp, #16]
  4023c0:	add	sp, sp, #0x70
  4023c4:	ret
  4023c8:	bl	401860 <__errno_location@plt>
  4023cc:	mov	x23, x0
  4023d0:	str	wzr, [x0]
  4023d4:	add	x1, sp, #0x8
  4023d8:	mov	x0, x20
  4023dc:	mov	w2, wzr
  4023e0:	str	xzr, [sp, #8]
  4023e4:	bl	4016a0 <strtoumax@plt>
  4023e8:	ldr	x25, [sp, #8]
  4023ec:	ldr	w8, [x23]
  4023f0:	cmp	x25, x20
  4023f4:	b.eq	402574 <ferror@plt+0xcc4>  // b.none
  4023f8:	add	x9, x0, #0x1
  4023fc:	mov	x20, x0
  402400:	cmp	x9, #0x1
  402404:	b.hi	40240c <ferror@plt+0xb5c>  // b.pmore
  402408:	cbnz	w8, 402578 <ferror@plt+0xcc8>
  40240c:	cbz	x25, 402584 <ferror@plt+0xcd4>
  402410:	ldrb	w8, [x25]
  402414:	cbz	w8, 402584 <ferror@plt+0xcd4>
  402418:	mov	w27, wzr
  40241c:	mov	x28, xzr
  402420:	mov	w8, #0x400                 	// #1024
  402424:	str	x8, [sp]
  402428:	ldrb	w8, [x25, #1]
  40242c:	cmp	w8, #0x61
  402430:	b.le	40245c <ferror@plt+0xbac>
  402434:	cmp	w8, #0x62
  402438:	b.eq	402464 <ferror@plt+0xbb4>  // b.none
  40243c:	cmp	w8, #0x69
  402440:	b.ne	402474 <ferror@plt+0xbc4>  // b.any
  402444:	ldrb	w8, [x25, #2]
  402448:	orr	w8, w8, #0x20
  40244c:	cmp	w8, #0x62
  402450:	b.ne	402474 <ferror@plt+0xbc4>  // b.any
  402454:	ldrb	w8, [x25, #3]
  402458:	b	402470 <ferror@plt+0xbc0>
  40245c:	cmp	w8, #0x42
  402460:	b.ne	402470 <ferror@plt+0xbc0>  // b.any
  402464:	ldrb	w8, [x25, #2]
  402468:	cbnz	w8, 402474 <ferror@plt+0xbc4>
  40246c:	b	402594 <ferror@plt+0xce4>
  402470:	cbz	w8, 40259c <ferror@plt+0xcec>
  402474:	bl	4015b0 <localeconv@plt>
  402478:	cbz	x0, 402498 <ferror@plt+0xbe8>
  40247c:	ldr	x24, [x0]
  402480:	cbz	x24, 4024a4 <ferror@plt+0xbf4>
  402484:	mov	x0, x24
  402488:	bl	401510 <strlen@plt>
  40248c:	mov	x26, x0
  402490:	mov	w8, #0x1                   	// #1
  402494:	b	4024ac <ferror@plt+0xbfc>
  402498:	mov	w8, wzr
  40249c:	mov	x24, xzr
  4024a0:	b	4024a8 <ferror@plt+0xbf8>
  4024a4:	mov	w8, wzr
  4024a8:	mov	x26, xzr
  4024ac:	cbnz	x28, 402394 <ferror@plt+0xae4>
  4024b0:	ldrb	w9, [x25]
  4024b4:	eor	w8, w8, #0x1
  4024b8:	cmp	w9, #0x0
  4024bc:	cset	w9, eq  // eq = none
  4024c0:	orr	w8, w8, w9
  4024c4:	tbnz	w8, #0, 402394 <ferror@plt+0xae4>
  4024c8:	mov	x0, x24
  4024cc:	mov	x1, x25
  4024d0:	mov	x2, x26
  4024d4:	bl	401610 <strncmp@plt>
  4024d8:	cbnz	w0, 402394 <ferror@plt+0xae4>
  4024dc:	add	x24, x25, x26
  4024e0:	ldrb	w8, [x24]
  4024e4:	cmp	w8, #0x30
  4024e8:	b.ne	4024fc <ferror@plt+0xc4c>  // b.any
  4024ec:	ldrb	w8, [x24, #1]!
  4024f0:	add	w27, w27, #0x1
  4024f4:	cmp	w8, #0x30
  4024f8:	b.eq	4024ec <ferror@plt+0xc3c>  // b.none
  4024fc:	ldr	x9, [x22]
  402500:	sxtb	x8, w8
  402504:	ldrh	w8, [x9, x8, lsl #1]
  402508:	tbnz	w8, #11, 40251c <ferror@plt+0xc6c>
  40250c:	mov	x28, xzr
  402510:	str	x24, [sp, #8]
  402514:	mov	x25, x24
  402518:	b	402428 <ferror@plt+0xb78>
  40251c:	add	x1, sp, #0x8
  402520:	mov	x0, x24
  402524:	mov	w2, wzr
  402528:	str	wzr, [x23]
  40252c:	str	xzr, [sp, #8]
  402530:	bl	4016a0 <strtoumax@plt>
  402534:	ldr	x25, [sp, #8]
  402538:	ldr	w8, [x23]
  40253c:	cmp	x25, x24
  402540:	b.eq	402574 <ferror@plt+0xcc4>  // b.none
  402544:	add	x9, x0, #0x1
  402548:	cmp	x9, #0x1
  40254c:	b.hi	402554 <ferror@plt+0xca4>  // b.pmore
  402550:	cbnz	w8, 402578 <ferror@plt+0xcc8>
  402554:	mov	x28, xzr
  402558:	cbz	x0, 402428 <ferror@plt+0xb78>
  40255c:	cbz	x25, 402394 <ferror@plt+0xae4>
  402560:	ldrb	w8, [x25]
  402564:	mov	w24, #0xffffffea            	// #-22
  402568:	mov	x28, x0
  40256c:	cbnz	w8, 402428 <ferror@plt+0xb78>
  402570:	b	402398 <ferror@plt+0xae8>
  402574:	cbz	w8, 402394 <ferror@plt+0xae4>
  402578:	neg	w24, w8
  40257c:	tbz	w24, #31, 4023a4 <ferror@plt+0xaf4>
  402580:	b	402398 <ferror@plt+0xae8>
  402584:	mov	w24, wzr
  402588:	str	x20, [x19]
  40258c:	tbz	w24, #31, 4023a4 <ferror@plt+0xaf4>
  402590:	b	402398 <ferror@plt+0xae8>
  402594:	mov	w8, #0x3e8                 	// #1000
  402598:	str	x8, [sp]
  40259c:	ldrsb	w23, [x25]
  4025a0:	adrp	x22, 404000 <ferror@plt+0x2750>
  4025a4:	add	x22, x22, #0x4
  4025a8:	mov	w2, #0x9                   	// #9
  4025ac:	mov	x0, x22
  4025b0:	mov	w1, w23
  4025b4:	bl	4017e0 <memchr@plt>
  4025b8:	cbnz	x0, 4025d8 <ferror@plt+0xd28>
  4025bc:	adrp	x22, 404000 <ferror@plt+0x2750>
  4025c0:	add	x22, x22, #0xd
  4025c4:	mov	w2, #0x9                   	// #9
  4025c8:	mov	x0, x22
  4025cc:	mov	w1, w23
  4025d0:	bl	4017e0 <memchr@plt>
  4025d4:	cbz	x0, 402394 <ferror@plt+0xae4>
  4025d8:	ldr	x11, [sp]
  4025dc:	sub	w8, w0, w22
  4025e0:	adds	w8, w8, #0x1
  4025e4:	b.cs	402608 <ferror@plt+0xd58>  // b.hs, b.nlast
  4025e8:	mvn	w9, w0
  4025ec:	add	w9, w9, w22
  4025f0:	umulh	x10, x11, x20
  4025f4:	cmp	xzr, x10
  4025f8:	b.ne	402610 <ferror@plt+0xd60>  // b.any
  4025fc:	adds	w9, w9, #0x1
  402600:	mul	x20, x20, x11
  402604:	b.cc	4025f0 <ferror@plt+0xd40>  // b.lo, b.ul, b.last
  402608:	mov	w24, wzr
  40260c:	b	402614 <ferror@plt+0xd64>
  402610:	mov	w24, #0xffffffde            	// #-34
  402614:	cbz	x21, 40261c <ferror@plt+0xd6c>
  402618:	str	w8, [x21]
  40261c:	cbz	x28, 402588 <ferror@plt+0xcd8>
  402620:	cbz	w8, 402588 <ferror@plt+0xcd8>
  402624:	mvn	w8, w0
  402628:	add	w9, w8, w22
  40262c:	mov	w8, #0x1                   	// #1
  402630:	umulh	x10, x11, x8
  402634:	cmp	xzr, x10
  402638:	b.ne	402648 <ferror@plt+0xd98>  // b.any
  40263c:	adds	w9, w9, #0x1
  402640:	mul	x8, x8, x11
  402644:	b.cc	402630 <ferror@plt+0xd80>  // b.lo, b.ul, b.last
  402648:	mov	w9, #0xa                   	// #10
  40264c:	cmp	x28, #0xb
  402650:	b.cc	402664 <ferror@plt+0xdb4>  // b.lo, b.ul, b.last
  402654:	add	x9, x9, x9, lsl #2
  402658:	lsl	x9, x9, #1
  40265c:	cmp	x9, x28
  402660:	b.cc	402654 <ferror@plt+0xda4>  // b.lo, b.ul, b.last
  402664:	cmp	w27, #0x1
  402668:	b.lt	40267c <ferror@plt+0xdcc>  // b.tstop
  40266c:	add	x9, x9, x9, lsl #2
  402670:	subs	w27, w27, #0x1
  402674:	lsl	x9, x9, #1
  402678:	b.ne	40266c <ferror@plt+0xdbc>  // b.any
  40267c:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402680:	mov	w12, #0x1                   	// #1
  402684:	movk	x10, #0xcccd
  402688:	mov	w11, #0xa                   	// #10
  40268c:	umulh	x13, x28, x10
  402690:	lsr	x13, x13, #3
  402694:	add	x14, x12, x12, lsl #2
  402698:	msub	x15, x13, x11, x28
  40269c:	lsl	x14, x14, #1
  4026a0:	cbz	x15, 4026b4 <ferror@plt+0xe04>
  4026a4:	udiv	x12, x9, x12
  4026a8:	udiv	x12, x12, x15
  4026ac:	udiv	x12, x8, x12
  4026b0:	add	x20, x12, x20
  4026b4:	cmp	x28, #0x9
  4026b8:	mov	x28, x13
  4026bc:	mov	x12, x14
  4026c0:	b.hi	40268c <ferror@plt+0xddc>  // b.pmore
  4026c4:	b	402588 <ferror@plt+0xcd8>
  4026c8:	mov	x2, xzr
  4026cc:	b	40232c <ferror@plt+0xa7c>
  4026d0:	stp	x29, x30, [sp, #-48]!
  4026d4:	stp	x20, x19, [sp, #32]
  4026d8:	mov	x20, x1
  4026dc:	mov	x19, x0
  4026e0:	str	x21, [sp, #16]
  4026e4:	mov	x29, sp
  4026e8:	cbz	x0, 40271c <ferror@plt+0xe6c>
  4026ec:	ldrb	w21, [x19]
  4026f0:	mov	x8, x19
  4026f4:	cbz	w21, 402720 <ferror@plt+0xe70>
  4026f8:	bl	401710 <__ctype_b_loc@plt>
  4026fc:	ldr	x9, [x0]
  402700:	mov	x8, x19
  402704:	and	x10, x21, #0xff
  402708:	ldrh	w10, [x9, x10, lsl #1]
  40270c:	tbz	w10, #11, 402720 <ferror@plt+0xe70>
  402710:	ldrb	w21, [x8, #1]!
  402714:	cbnz	w21, 402704 <ferror@plt+0xe54>
  402718:	b	402720 <ferror@plt+0xe70>
  40271c:	mov	x8, xzr
  402720:	cbz	x20, 402728 <ferror@plt+0xe78>
  402724:	str	x8, [x20]
  402728:	cmp	x8, x19
  40272c:	b.ls	402740 <ferror@plt+0xe90>  // b.plast
  402730:	ldrb	w8, [x8]
  402734:	cmp	w8, #0x0
  402738:	cset	w0, eq  // eq = none
  40273c:	b	402744 <ferror@plt+0xe94>
  402740:	mov	w0, wzr
  402744:	ldp	x20, x19, [sp, #32]
  402748:	ldr	x21, [sp, #16]
  40274c:	ldp	x29, x30, [sp], #48
  402750:	ret
  402754:	stp	x29, x30, [sp, #-48]!
  402758:	stp	x20, x19, [sp, #32]
  40275c:	mov	x20, x1
  402760:	mov	x19, x0
  402764:	str	x21, [sp, #16]
  402768:	mov	x29, sp
  40276c:	cbz	x0, 4027a0 <ferror@plt+0xef0>
  402770:	ldrb	w21, [x19]
  402774:	mov	x8, x19
  402778:	cbz	w21, 4027a4 <ferror@plt+0xef4>
  40277c:	bl	401710 <__ctype_b_loc@plt>
  402780:	ldr	x9, [x0]
  402784:	mov	x8, x19
  402788:	and	x10, x21, #0xff
  40278c:	ldrh	w10, [x9, x10, lsl #1]
  402790:	tbz	w10, #12, 4027a4 <ferror@plt+0xef4>
  402794:	ldrb	w21, [x8, #1]!
  402798:	cbnz	w21, 402788 <ferror@plt+0xed8>
  40279c:	b	4027a4 <ferror@plt+0xef4>
  4027a0:	mov	x8, xzr
  4027a4:	cbz	x20, 4027ac <ferror@plt+0xefc>
  4027a8:	str	x8, [x20]
  4027ac:	cmp	x8, x19
  4027b0:	b.ls	4027c4 <ferror@plt+0xf14>  // b.plast
  4027b4:	ldrb	w8, [x8]
  4027b8:	cmp	w8, #0x0
  4027bc:	cset	w0, eq  // eq = none
  4027c0:	b	4027c8 <ferror@plt+0xf18>
  4027c4:	mov	w0, wzr
  4027c8:	ldp	x20, x19, [sp, #32]
  4027cc:	ldr	x21, [sp, #16]
  4027d0:	ldp	x29, x30, [sp], #48
  4027d4:	ret
  4027d8:	sub	sp, sp, #0x110
  4027dc:	stp	x29, x30, [sp, #208]
  4027e0:	add	x29, sp, #0xd0
  4027e4:	mov	x8, #0xffffffffffffffd0    	// #-48
  4027e8:	mov	x9, sp
  4027ec:	sub	x10, x29, #0x50
  4027f0:	stp	x28, x23, [sp, #224]
  4027f4:	stp	x22, x21, [sp, #240]
  4027f8:	stp	x20, x19, [sp, #256]
  4027fc:	mov	x20, x1
  402800:	mov	x19, x0
  402804:	movk	x8, #0xff80, lsl #32
  402808:	add	x11, x29, #0x40
  40280c:	add	x9, x9, #0x80
  402810:	add	x22, x10, #0x30
  402814:	mov	w23, #0xffffffd0            	// #-48
  402818:	stp	x2, x3, [x29, #-80]
  40281c:	stp	x4, x5, [x29, #-64]
  402820:	stp	x6, x7, [x29, #-48]
  402824:	stp	q1, q2, [sp, #16]
  402828:	stp	q3, q4, [sp, #48]
  40282c:	str	q0, [sp]
  402830:	stp	q5, q6, [sp, #80]
  402834:	str	q7, [sp, #112]
  402838:	stp	x9, x8, [x29, #-16]
  40283c:	stp	x11, x22, [x29, #-32]
  402840:	tbnz	w23, #31, 40284c <ferror@plt+0xf9c>
  402844:	mov	w8, w23
  402848:	b	402864 <ferror@plt+0xfb4>
  40284c:	add	w8, w23, #0x8
  402850:	cmn	w23, #0x8
  402854:	stur	w8, [x29, #-8]
  402858:	b.gt	402864 <ferror@plt+0xfb4>
  40285c:	add	x9, x22, w23, sxtw
  402860:	b	402870 <ferror@plt+0xfc0>
  402864:	ldur	x9, [x29, #-32]
  402868:	add	x10, x9, #0x8
  40286c:	stur	x10, [x29, #-32]
  402870:	ldr	x1, [x9]
  402874:	cbz	x1, 4028ec <ferror@plt+0x103c>
  402878:	tbnz	w8, #31, 402884 <ferror@plt+0xfd4>
  40287c:	mov	w23, w8
  402880:	b	40289c <ferror@plt+0xfec>
  402884:	add	w23, w8, #0x8
  402888:	cmn	w8, #0x8
  40288c:	stur	w23, [x29, #-8]
  402890:	b.gt	40289c <ferror@plt+0xfec>
  402894:	add	x8, x22, w8, sxtw
  402898:	b	4028a8 <ferror@plt+0xff8>
  40289c:	ldur	x8, [x29, #-32]
  4028a0:	add	x9, x8, #0x8
  4028a4:	stur	x9, [x29, #-32]
  4028a8:	ldr	x21, [x8]
  4028ac:	cbz	x21, 4028ec <ferror@plt+0x103c>
  4028b0:	mov	x0, x19
  4028b4:	bl	4016f0 <strcmp@plt>
  4028b8:	cbz	w0, 4028d0 <ferror@plt+0x1020>
  4028bc:	mov	x0, x19
  4028c0:	mov	x1, x21
  4028c4:	bl	4016f0 <strcmp@plt>
  4028c8:	cbnz	w0, 402840 <ferror@plt+0xf90>
  4028cc:	b	4028d4 <ferror@plt+0x1024>
  4028d0:	mov	w0, #0x1                   	// #1
  4028d4:	ldp	x20, x19, [sp, #256]
  4028d8:	ldp	x22, x21, [sp, #240]
  4028dc:	ldp	x28, x23, [sp, #224]
  4028e0:	ldp	x29, x30, [sp, #208]
  4028e4:	add	sp, sp, #0x110
  4028e8:	ret
  4028ec:	adrp	x8, 415000 <ferror@plt+0x13750>
  4028f0:	ldr	w0, [x8, #512]
  4028f4:	adrp	x1, 404000 <ferror@plt+0x2750>
  4028f8:	add	x1, x1, #0x16
  4028fc:	mov	x2, x20
  402900:	mov	x3, x19
  402904:	bl	401820 <errx@plt>
  402908:	cbz	x1, 40292c <ferror@plt+0x107c>
  40290c:	sxtb	w8, w2
  402910:	ldrsb	w9, [x0]
  402914:	cbz	w9, 40292c <ferror@plt+0x107c>
  402918:	cmp	w8, w9
  40291c:	b.eq	402930 <ferror@plt+0x1080>  // b.none
  402920:	sub	x1, x1, #0x1
  402924:	add	x0, x0, #0x1
  402928:	cbnz	x1, 402910 <ferror@plt+0x1060>
  40292c:	mov	x0, xzr
  402930:	ret
  402934:	stp	x29, x30, [sp, #-32]!
  402938:	stp	x20, x19, [sp, #16]
  40293c:	mov	x29, sp
  402940:	mov	x20, x1
  402944:	mov	x19, x0
  402948:	bl	402988 <ferror@plt+0x10d8>
  40294c:	cmp	w0, w0, sxth
  402950:	b.ne	402960 <ferror@plt+0x10b0>  // b.any
  402954:	ldp	x20, x19, [sp, #16]
  402958:	ldp	x29, x30, [sp], #32
  40295c:	ret
  402960:	bl	401860 <__errno_location@plt>
  402964:	mov	w8, #0x22                  	// #34
  402968:	str	w8, [x0]
  40296c:	adrp	x8, 415000 <ferror@plt+0x13750>
  402970:	ldr	w0, [x8, #512]
  402974:	adrp	x1, 404000 <ferror@plt+0x2750>
  402978:	add	x1, x1, #0x16
  40297c:	mov	x2, x20
  402980:	mov	x3, x19
  402984:	bl	401890 <err@plt>
  402988:	stp	x29, x30, [sp, #-32]!
  40298c:	stp	x20, x19, [sp, #16]
  402990:	mov	x29, sp
  402994:	mov	x20, x1
  402998:	mov	x19, x0
  40299c:	bl	402a40 <ferror@plt+0x1190>
  4029a0:	cmp	x0, w0, sxtw
  4029a4:	b.ne	4029b4 <ferror@plt+0x1104>  // b.any
  4029a8:	ldp	x20, x19, [sp, #16]
  4029ac:	ldp	x29, x30, [sp], #32
  4029b0:	ret
  4029b4:	bl	401860 <__errno_location@plt>
  4029b8:	mov	w8, #0x22                  	// #34
  4029bc:	str	w8, [x0]
  4029c0:	adrp	x8, 415000 <ferror@plt+0x13750>
  4029c4:	ldr	w0, [x8, #512]
  4029c8:	adrp	x1, 404000 <ferror@plt+0x2750>
  4029cc:	add	x1, x1, #0x16
  4029d0:	mov	x2, x20
  4029d4:	mov	x3, x19
  4029d8:	bl	401890 <err@plt>
  4029dc:	mov	w2, #0xa                   	// #10
  4029e0:	b	4029e4 <ferror@plt+0x1134>
  4029e4:	stp	x29, x30, [sp, #-32]!
  4029e8:	stp	x20, x19, [sp, #16]
  4029ec:	mov	x29, sp
  4029f0:	mov	x20, x1
  4029f4:	mov	x19, x0
  4029f8:	bl	402afc <ferror@plt+0x124c>
  4029fc:	cmp	w0, #0x10, lsl #12
  402a00:	b.cs	402a10 <ferror@plt+0x1160>  // b.hs, b.nlast
  402a04:	ldp	x20, x19, [sp, #16]
  402a08:	ldp	x29, x30, [sp], #32
  402a0c:	ret
  402a10:	bl	401860 <__errno_location@plt>
  402a14:	mov	w8, #0x22                  	// #34
  402a18:	str	w8, [x0]
  402a1c:	adrp	x8, 415000 <ferror@plt+0x13750>
  402a20:	ldr	w0, [x8, #512]
  402a24:	adrp	x1, 404000 <ferror@plt+0x2750>
  402a28:	add	x1, x1, #0x16
  402a2c:	mov	x2, x20
  402a30:	mov	x3, x19
  402a34:	bl	401890 <err@plt>
  402a38:	mov	w2, #0x10                  	// #16
  402a3c:	b	4029e4 <ferror@plt+0x1134>
  402a40:	stp	x29, x30, [sp, #-48]!
  402a44:	mov	x29, sp
  402a48:	str	x21, [sp, #16]
  402a4c:	stp	x20, x19, [sp, #32]
  402a50:	mov	x20, x1
  402a54:	mov	x19, x0
  402a58:	str	xzr, [x29, #24]
  402a5c:	bl	401860 <__errno_location@plt>
  402a60:	str	wzr, [x0]
  402a64:	cbz	x19, 402ab4 <ferror@plt+0x1204>
  402a68:	ldrb	w8, [x19]
  402a6c:	cbz	w8, 402ab4 <ferror@plt+0x1204>
  402a70:	mov	x21, x0
  402a74:	add	x1, x29, #0x18
  402a78:	mov	w2, #0xa                   	// #10
  402a7c:	mov	x0, x19
  402a80:	bl	401550 <strtoimax@plt>
  402a84:	ldr	w8, [x21]
  402a88:	cbnz	w8, 402ad0 <ferror@plt+0x1220>
  402a8c:	ldr	x8, [x29, #24]
  402a90:	cmp	x8, x19
  402a94:	b.eq	402ab4 <ferror@plt+0x1204>  // b.none
  402a98:	cbz	x8, 402aa4 <ferror@plt+0x11f4>
  402a9c:	ldrb	w8, [x8]
  402aa0:	cbnz	w8, 402ab4 <ferror@plt+0x1204>
  402aa4:	ldp	x20, x19, [sp, #32]
  402aa8:	ldr	x21, [sp, #16]
  402aac:	ldp	x29, x30, [sp], #48
  402ab0:	ret
  402ab4:	adrp	x8, 415000 <ferror@plt+0x13750>
  402ab8:	ldr	w0, [x8, #512]
  402abc:	adrp	x1, 404000 <ferror@plt+0x2750>
  402ac0:	add	x1, x1, #0x16
  402ac4:	mov	x2, x20
  402ac8:	mov	x3, x19
  402acc:	bl	401820 <errx@plt>
  402ad0:	adrp	x9, 415000 <ferror@plt+0x13750>
  402ad4:	ldr	w0, [x9, #512]
  402ad8:	cmp	w8, #0x22
  402adc:	b.ne	402abc <ferror@plt+0x120c>  // b.any
  402ae0:	adrp	x1, 404000 <ferror@plt+0x2750>
  402ae4:	add	x1, x1, #0x16
  402ae8:	mov	x2, x20
  402aec:	mov	x3, x19
  402af0:	bl	401890 <err@plt>
  402af4:	mov	w2, #0xa                   	// #10
  402af8:	b	402afc <ferror@plt+0x124c>
  402afc:	stp	x29, x30, [sp, #-32]!
  402b00:	stp	x20, x19, [sp, #16]
  402b04:	mov	x29, sp
  402b08:	mov	x20, x1
  402b0c:	mov	x19, x0
  402b10:	bl	402b60 <ferror@plt+0x12b0>
  402b14:	lsr	x8, x0, #32
  402b18:	cbnz	x8, 402b28 <ferror@plt+0x1278>
  402b1c:	ldp	x20, x19, [sp, #16]
  402b20:	ldp	x29, x30, [sp], #32
  402b24:	ret
  402b28:	bl	401860 <__errno_location@plt>
  402b2c:	mov	w8, #0x22                  	// #34
  402b30:	str	w8, [x0]
  402b34:	adrp	x8, 415000 <ferror@plt+0x13750>
  402b38:	ldr	w0, [x8, #512]
  402b3c:	adrp	x1, 404000 <ferror@plt+0x2750>
  402b40:	add	x1, x1, #0x16
  402b44:	mov	x2, x20
  402b48:	mov	x3, x19
  402b4c:	bl	401890 <err@plt>
  402b50:	mov	w2, #0x10                  	// #16
  402b54:	b	402afc <ferror@plt+0x124c>
  402b58:	mov	w2, #0xa                   	// #10
  402b5c:	b	402b60 <ferror@plt+0x12b0>
  402b60:	sub	sp, sp, #0x40
  402b64:	stp	x29, x30, [sp, #16]
  402b68:	stp	x22, x21, [sp, #32]
  402b6c:	stp	x20, x19, [sp, #48]
  402b70:	add	x29, sp, #0x10
  402b74:	mov	w21, w2
  402b78:	mov	x20, x1
  402b7c:	mov	x19, x0
  402b80:	str	xzr, [sp, #8]
  402b84:	bl	401860 <__errno_location@plt>
  402b88:	str	wzr, [x0]
  402b8c:	cbz	x19, 402be0 <ferror@plt+0x1330>
  402b90:	ldrb	w8, [x19]
  402b94:	cbz	w8, 402be0 <ferror@plt+0x1330>
  402b98:	mov	x22, x0
  402b9c:	add	x1, sp, #0x8
  402ba0:	mov	x0, x19
  402ba4:	mov	w2, w21
  402ba8:	bl	4016a0 <strtoumax@plt>
  402bac:	ldr	w8, [x22]
  402bb0:	cbnz	w8, 402bfc <ferror@plt+0x134c>
  402bb4:	ldr	x8, [sp, #8]
  402bb8:	cmp	x8, x19
  402bbc:	b.eq	402be0 <ferror@plt+0x1330>  // b.none
  402bc0:	cbz	x8, 402bcc <ferror@plt+0x131c>
  402bc4:	ldrb	w8, [x8]
  402bc8:	cbnz	w8, 402be0 <ferror@plt+0x1330>
  402bcc:	ldp	x20, x19, [sp, #48]
  402bd0:	ldp	x22, x21, [sp, #32]
  402bd4:	ldp	x29, x30, [sp, #16]
  402bd8:	add	sp, sp, #0x40
  402bdc:	ret
  402be0:	adrp	x8, 415000 <ferror@plt+0x13750>
  402be4:	ldr	w0, [x8, #512]
  402be8:	adrp	x1, 404000 <ferror@plt+0x2750>
  402bec:	add	x1, x1, #0x16
  402bf0:	mov	x2, x20
  402bf4:	mov	x3, x19
  402bf8:	bl	401820 <errx@plt>
  402bfc:	adrp	x9, 415000 <ferror@plt+0x13750>
  402c00:	ldr	w0, [x9, #512]
  402c04:	cmp	w8, #0x22
  402c08:	b.ne	402be8 <ferror@plt+0x1338>  // b.any
  402c0c:	adrp	x1, 404000 <ferror@plt+0x2750>
  402c10:	add	x1, x1, #0x16
  402c14:	mov	x2, x20
  402c18:	mov	x3, x19
  402c1c:	bl	401890 <err@plt>
  402c20:	mov	w2, #0x10                  	// #16
  402c24:	b	402b60 <ferror@plt+0x12b0>
  402c28:	stp	x29, x30, [sp, #-48]!
  402c2c:	mov	x29, sp
  402c30:	str	x21, [sp, #16]
  402c34:	stp	x20, x19, [sp, #32]
  402c38:	mov	x20, x1
  402c3c:	mov	x19, x0
  402c40:	str	xzr, [x29, #24]
  402c44:	bl	401860 <__errno_location@plt>
  402c48:	str	wzr, [x0]
  402c4c:	cbz	x19, 402c98 <ferror@plt+0x13e8>
  402c50:	ldrb	w8, [x19]
  402c54:	cbz	w8, 402c98 <ferror@plt+0x13e8>
  402c58:	mov	x21, x0
  402c5c:	add	x1, x29, #0x18
  402c60:	mov	x0, x19
  402c64:	bl	401560 <strtod@plt>
  402c68:	ldr	w8, [x21]
  402c6c:	cbnz	w8, 402cb4 <ferror@plt+0x1404>
  402c70:	ldr	x8, [x29, #24]
  402c74:	cmp	x8, x19
  402c78:	b.eq	402c98 <ferror@plt+0x13e8>  // b.none
  402c7c:	cbz	x8, 402c88 <ferror@plt+0x13d8>
  402c80:	ldrb	w8, [x8]
  402c84:	cbnz	w8, 402c98 <ferror@plt+0x13e8>
  402c88:	ldp	x20, x19, [sp, #32]
  402c8c:	ldr	x21, [sp, #16]
  402c90:	ldp	x29, x30, [sp], #48
  402c94:	ret
  402c98:	adrp	x8, 415000 <ferror@plt+0x13750>
  402c9c:	ldr	w0, [x8, #512]
  402ca0:	adrp	x1, 404000 <ferror@plt+0x2750>
  402ca4:	add	x1, x1, #0x16
  402ca8:	mov	x2, x20
  402cac:	mov	x3, x19
  402cb0:	bl	401820 <errx@plt>
  402cb4:	adrp	x9, 415000 <ferror@plt+0x13750>
  402cb8:	ldr	w0, [x9, #512]
  402cbc:	cmp	w8, #0x22
  402cc0:	b.ne	402ca0 <ferror@plt+0x13f0>  // b.any
  402cc4:	adrp	x1, 404000 <ferror@plt+0x2750>
  402cc8:	add	x1, x1, #0x16
  402ccc:	mov	x2, x20
  402cd0:	mov	x3, x19
  402cd4:	bl	401890 <err@plt>
  402cd8:	stp	x29, x30, [sp, #-48]!
  402cdc:	mov	x29, sp
  402ce0:	str	x21, [sp, #16]
  402ce4:	stp	x20, x19, [sp, #32]
  402ce8:	mov	x20, x1
  402cec:	mov	x19, x0
  402cf0:	str	xzr, [x29, #24]
  402cf4:	bl	401860 <__errno_location@plt>
  402cf8:	str	wzr, [x0]
  402cfc:	cbz	x19, 402d4c <ferror@plt+0x149c>
  402d00:	ldrb	w8, [x19]
  402d04:	cbz	w8, 402d4c <ferror@plt+0x149c>
  402d08:	mov	x21, x0
  402d0c:	add	x1, x29, #0x18
  402d10:	mov	w2, #0xa                   	// #10
  402d14:	mov	x0, x19
  402d18:	bl	401720 <strtol@plt>
  402d1c:	ldr	w8, [x21]
  402d20:	cbnz	w8, 402d68 <ferror@plt+0x14b8>
  402d24:	ldr	x8, [x29, #24]
  402d28:	cmp	x8, x19
  402d2c:	b.eq	402d4c <ferror@plt+0x149c>  // b.none
  402d30:	cbz	x8, 402d3c <ferror@plt+0x148c>
  402d34:	ldrb	w8, [x8]
  402d38:	cbnz	w8, 402d4c <ferror@plt+0x149c>
  402d3c:	ldp	x20, x19, [sp, #32]
  402d40:	ldr	x21, [sp, #16]
  402d44:	ldp	x29, x30, [sp], #48
  402d48:	ret
  402d4c:	adrp	x8, 415000 <ferror@plt+0x13750>
  402d50:	ldr	w0, [x8, #512]
  402d54:	adrp	x1, 404000 <ferror@plt+0x2750>
  402d58:	add	x1, x1, #0x16
  402d5c:	mov	x2, x20
  402d60:	mov	x3, x19
  402d64:	bl	401820 <errx@plt>
  402d68:	adrp	x9, 415000 <ferror@plt+0x13750>
  402d6c:	ldr	w0, [x9, #512]
  402d70:	cmp	w8, #0x22
  402d74:	b.ne	402d54 <ferror@plt+0x14a4>  // b.any
  402d78:	adrp	x1, 404000 <ferror@plt+0x2750>
  402d7c:	add	x1, x1, #0x16
  402d80:	mov	x2, x20
  402d84:	mov	x3, x19
  402d88:	bl	401890 <err@plt>
  402d8c:	stp	x29, x30, [sp, #-48]!
  402d90:	mov	x29, sp
  402d94:	str	x21, [sp, #16]
  402d98:	stp	x20, x19, [sp, #32]
  402d9c:	mov	x20, x1
  402da0:	mov	x19, x0
  402da4:	str	xzr, [x29, #24]
  402da8:	bl	401860 <__errno_location@plt>
  402dac:	str	wzr, [x0]
  402db0:	cbz	x19, 402e00 <ferror@plt+0x1550>
  402db4:	ldrb	w8, [x19]
  402db8:	cbz	w8, 402e00 <ferror@plt+0x1550>
  402dbc:	mov	x21, x0
  402dc0:	add	x1, x29, #0x18
  402dc4:	mov	w2, #0xa                   	// #10
  402dc8:	mov	x0, x19
  402dcc:	bl	401500 <strtoul@plt>
  402dd0:	ldr	w8, [x21]
  402dd4:	cbnz	w8, 402e1c <ferror@plt+0x156c>
  402dd8:	ldr	x8, [x29, #24]
  402ddc:	cmp	x8, x19
  402de0:	b.eq	402e00 <ferror@plt+0x1550>  // b.none
  402de4:	cbz	x8, 402df0 <ferror@plt+0x1540>
  402de8:	ldrb	w8, [x8]
  402dec:	cbnz	w8, 402e00 <ferror@plt+0x1550>
  402df0:	ldp	x20, x19, [sp, #32]
  402df4:	ldr	x21, [sp, #16]
  402df8:	ldp	x29, x30, [sp], #48
  402dfc:	ret
  402e00:	adrp	x8, 415000 <ferror@plt+0x13750>
  402e04:	ldr	w0, [x8, #512]
  402e08:	adrp	x1, 404000 <ferror@plt+0x2750>
  402e0c:	add	x1, x1, #0x16
  402e10:	mov	x2, x20
  402e14:	mov	x3, x19
  402e18:	bl	401820 <errx@plt>
  402e1c:	adrp	x9, 415000 <ferror@plt+0x13750>
  402e20:	ldr	w0, [x9, #512]
  402e24:	cmp	w8, #0x22
  402e28:	b.ne	402e08 <ferror@plt+0x1558>  // b.any
  402e2c:	adrp	x1, 404000 <ferror@plt+0x2750>
  402e30:	add	x1, x1, #0x16
  402e34:	mov	x2, x20
  402e38:	mov	x3, x19
  402e3c:	bl	401890 <err@plt>
  402e40:	sub	sp, sp, #0x30
  402e44:	stp	x20, x19, [sp, #32]
  402e48:	mov	x20, x1
  402e4c:	add	x1, sp, #0x8
  402e50:	mov	x2, xzr
  402e54:	stp	x29, x30, [sp, #16]
  402e58:	add	x29, sp, #0x10
  402e5c:	mov	x19, x0
  402e60:	bl	40232c <ferror@plt+0xa7c>
  402e64:	cbnz	w0, 402e7c <ferror@plt+0x15cc>
  402e68:	ldr	x0, [sp, #8]
  402e6c:	ldp	x20, x19, [sp, #32]
  402e70:	ldp	x29, x30, [sp, #16]
  402e74:	add	sp, sp, #0x30
  402e78:	ret
  402e7c:	bl	401860 <__errno_location@plt>
  402e80:	adrp	x9, 415000 <ferror@plt+0x13750>
  402e84:	ldr	w8, [x0]
  402e88:	ldr	w0, [x9, #512]
  402e8c:	adrp	x1, 404000 <ferror@plt+0x2750>
  402e90:	add	x1, x1, #0x16
  402e94:	mov	x2, x20
  402e98:	mov	x3, x19
  402e9c:	cbnz	w8, 402ea4 <ferror@plt+0x15f4>
  402ea0:	bl	401820 <errx@plt>
  402ea4:	bl	401890 <err@plt>
  402ea8:	stp	x29, x30, [sp, #-32]!
  402eac:	str	x19, [sp, #16]
  402eb0:	mov	x19, x1
  402eb4:	mov	x1, x2
  402eb8:	mov	x29, sp
  402ebc:	bl	402c28 <ferror@plt+0x1378>
  402ec0:	adrp	x8, 403000 <ferror@plt+0x1750>
  402ec4:	ldr	d1, [x8, #4080]
  402ec8:	fcvtzs	x8, d0
  402ecc:	scvtf	d2, x8
  402ed0:	fsub	d0, d0, d2
  402ed4:	fmul	d0, d0, d1
  402ed8:	fcvtzs	x9, d0
  402edc:	stp	x8, x9, [x19]
  402ee0:	ldr	x19, [sp, #16]
  402ee4:	ldp	x29, x30, [sp], #32
  402ee8:	ret
  402eec:	and	w8, w0, #0xf000
  402ef0:	sub	w8, w8, #0x1, lsl #12
  402ef4:	lsr	w9, w8, #12
  402ef8:	cmp	w9, #0xb
  402efc:	mov	w8, wzr
  402f00:	b.hi	402f54 <ferror@plt+0x16a4>  // b.pmore
  402f04:	adrp	x10, 403000 <ferror@plt+0x1750>
  402f08:	add	x10, x10, #0xff8
  402f0c:	adr	x11, 402f20 <ferror@plt+0x1670>
  402f10:	ldrb	w12, [x10, x9]
  402f14:	add	x11, x11, x12, lsl #2
  402f18:	mov	w9, #0x64                  	// #100
  402f1c:	br	x11
  402f20:	mov	w9, #0x70                  	// #112
  402f24:	b	402f4c <ferror@plt+0x169c>
  402f28:	mov	w9, #0x63                  	// #99
  402f2c:	b	402f4c <ferror@plt+0x169c>
  402f30:	mov	w9, #0x62                  	// #98
  402f34:	b	402f4c <ferror@plt+0x169c>
  402f38:	mov	w9, #0x6c                  	// #108
  402f3c:	b	402f4c <ferror@plt+0x169c>
  402f40:	mov	w9, #0x73                  	// #115
  402f44:	b	402f4c <ferror@plt+0x169c>
  402f48:	mov	w9, #0x2d                  	// #45
  402f4c:	mov	w8, #0x1                   	// #1
  402f50:	strb	w9, [x1]
  402f54:	tst	w0, #0x100
  402f58:	mov	w9, #0x72                  	// #114
  402f5c:	mov	w10, #0x2d                  	// #45
  402f60:	add	x11, x1, x8
  402f64:	mov	w12, #0x77                  	// #119
  402f68:	csel	w17, w10, w9, eq  // eq = none
  402f6c:	tst	w0, #0x80
  402f70:	mov	w14, #0x53                  	// #83
  402f74:	mov	w15, #0x73                  	// #115
  402f78:	mov	w16, #0x78                  	// #120
  402f7c:	strb	w17, [x11]
  402f80:	csel	w17, w10, w12, eq  // eq = none
  402f84:	tst	w0, #0x40
  402f88:	orr	x13, x8, #0x2
  402f8c:	strb	w17, [x11, #1]
  402f90:	csel	w11, w15, w14, ne  // ne = any
  402f94:	csel	w17, w16, w10, ne  // ne = any
  402f98:	tst	w0, #0x800
  402f9c:	csel	w11, w17, w11, eq  // eq = none
  402fa0:	add	x13, x13, x1
  402fa4:	tst	w0, #0x20
  402fa8:	strb	w11, [x13]
  402fac:	csel	w11, w10, w9, eq  // eq = none
  402fb0:	tst	w0, #0x10
  402fb4:	strb	w11, [x13, #1]
  402fb8:	csel	w11, w10, w12, eq  // eq = none
  402fbc:	tst	w0, #0x8
  402fc0:	csel	w14, w15, w14, ne  // ne = any
  402fc4:	csel	w15, w16, w10, ne  // ne = any
  402fc8:	tst	w0, #0x400
  402fcc:	orr	x8, x8, #0x6
  402fd0:	csel	w14, w15, w14, eq  // eq = none
  402fd4:	tst	w0, #0x4
  402fd8:	add	x8, x8, x1
  402fdc:	csel	w9, w10, w9, eq  // eq = none
  402fe0:	tst	w0, #0x2
  402fe4:	mov	w17, #0x54                  	// #84
  402fe8:	strb	w11, [x13, #2]
  402fec:	mov	w11, #0x74                  	// #116
  402ff0:	strb	w14, [x13, #3]
  402ff4:	strb	w9, [x8]
  402ff8:	csel	w9, w10, w12, eq  // eq = none
  402ffc:	tst	w0, #0x1
  403000:	strb	w9, [x8, #1]
  403004:	csel	w9, w11, w17, ne  // ne = any
  403008:	csel	w10, w16, w10, ne  // ne = any
  40300c:	tst	w0, #0x200
  403010:	csel	w9, w10, w9, eq  // eq = none
  403014:	mov	x0, x1
  403018:	strb	w9, [x8, #2]
  40301c:	strb	wzr, [x8, #3]
  403020:	ret
  403024:	sub	sp, sp, #0x50
  403028:	add	x8, sp, #0x8
  40302c:	stp	x29, x30, [sp, #48]
  403030:	stp	x20, x19, [sp, #64]
  403034:	add	x29, sp, #0x30
  403038:	tbz	w0, #1, 403048 <ferror@plt+0x1798>
  40303c:	orr	x8, x8, #0x1
  403040:	mov	w9, #0x20                  	// #32
  403044:	strb	w9, [sp, #8]
  403048:	mov	x9, xzr
  40304c:	add	x10, x9, #0xa
  403050:	lsr	x11, x1, x10
  403054:	cbz	x11, 40306c <ferror@plt+0x17bc>
  403058:	cmp	x10, #0x33
  40305c:	mov	x9, x10
  403060:	b.cc	40304c <ferror@plt+0x179c>  // b.lo, b.ul, b.last
  403064:	mov	w9, #0x3c                  	// #60
  403068:	b	403070 <ferror@plt+0x17c0>
  40306c:	cbz	w9, 403124 <ferror@plt+0x1874>
  403070:	mov	w10, #0x6667                	// #26215
  403074:	movk	w10, #0x6666, lsl #16
  403078:	smull	x10, w9, w10
  40307c:	adrp	x11, 404000 <ferror@plt+0x2750>
  403080:	lsr	x12, x10, #63
  403084:	asr	x10, x10, #34
  403088:	add	x11, x11, #0x1f
  40308c:	add	w10, w10, w12
  403090:	ldrb	w12, [x11, w10, sxtw]
  403094:	mov	x10, #0xffffffffffffffff    	// #-1
  403098:	lsl	x10, x10, x9
  40309c:	mov	x11, x8
  4030a0:	lsr	x19, x1, x9
  4030a4:	bic	x10, x1, x10
  4030a8:	strb	w12, [x11], #1
  4030ac:	tbz	w0, #0, 4030c8 <ferror@plt+0x1818>
  4030b0:	add	w12, w9, #0x9
  4030b4:	cmp	w12, #0x13
  4030b8:	b.cc	4030c8 <ferror@plt+0x1818>  // b.lo, b.ul, b.last
  4030bc:	mov	w11, #0x4269                	// #17001
  4030c0:	sturh	w11, [x8, #1]
  4030c4:	add	x11, x8, #0x3
  4030c8:	strb	wzr, [x11]
  4030cc:	cbz	x10, 40319c <ferror@plt+0x18ec>
  4030d0:	sub	w8, w9, #0xa
  4030d4:	lsr	x8, x10, x8
  4030d8:	tbnz	w0, #2, 4030f0 <ferror@plt+0x1840>
  4030dc:	sub	x9, x8, #0x3b6
  4030e0:	cmp	x9, #0x64
  4030e4:	b.cs	403134 <ferror@plt+0x1884>  // b.hs, b.nlast
  4030e8:	add	w19, w19, #0x1
  4030ec:	b	40319c <ferror@plt+0x18ec>
  4030f0:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4030f4:	add	x8, x8, #0x5
  4030f8:	movk	x9, #0xcccd
  4030fc:	umulh	x10, x8, x9
  403100:	lsr	x20, x10, #3
  403104:	mul	x9, x20, x9
  403108:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  40310c:	ror	x9, x9, #1
  403110:	movk	x10, #0x1999, lsl #48
  403114:	cmp	x9, x10
  403118:	b.ls	403138 <ferror@plt+0x1888>  // b.plast
  40311c:	cbnz	x20, 403158 <ferror@plt+0x18a8>
  403120:	b	40319c <ferror@plt+0x18ec>
  403124:	mov	w9, #0x42                  	// #66
  403128:	strh	w9, [x8]
  40312c:	mov	w19, w1
  403130:	b	40319c <ferror@plt+0x18ec>
  403134:	add	x8, x8, #0x32
  403138:	mov	x9, #0xf5c3                	// #62915
  40313c:	movk	x9, #0x5c28, lsl #16
  403140:	movk	x9, #0xc28f, lsl #32
  403144:	lsr	x8, x8, #2
  403148:	movk	x9, #0x28f5, lsl #48
  40314c:	umulh	x8, x8, x9
  403150:	lsr	x20, x8, #2
  403154:	cbz	x20, 40319c <ferror@plt+0x18ec>
  403158:	bl	4015b0 <localeconv@plt>
  40315c:	cbz	x0, 403170 <ferror@plt+0x18c0>
  403160:	ldr	x4, [x0]
  403164:	cbz	x4, 403170 <ferror@plt+0x18c0>
  403168:	ldrb	w8, [x4]
  40316c:	cbnz	w8, 403178 <ferror@plt+0x18c8>
  403170:	adrp	x4, 404000 <ferror@plt+0x2750>
  403174:	add	x4, x4, #0x27
  403178:	adrp	x2, 404000 <ferror@plt+0x2750>
  40317c:	add	x2, x2, #0x29
  403180:	add	x0, sp, #0x10
  403184:	add	x6, sp, #0x8
  403188:	mov	w1, #0x20                  	// #32
  40318c:	mov	w3, w19
  403190:	mov	x5, x20
  403194:	bl	4015a0 <snprintf@plt>
  403198:	b	4031b8 <ferror@plt+0x1908>
  40319c:	adrp	x2, 404000 <ferror@plt+0x2750>
  4031a0:	add	x2, x2, #0x33
  4031a4:	add	x0, sp, #0x10
  4031a8:	add	x4, sp, #0x8
  4031ac:	mov	w1, #0x20                  	// #32
  4031b0:	mov	w3, w19
  4031b4:	bl	4015a0 <snprintf@plt>
  4031b8:	add	x0, sp, #0x10
  4031bc:	bl	401670 <strdup@plt>
  4031c0:	ldp	x20, x19, [sp, #64]
  4031c4:	ldp	x29, x30, [sp, #48]
  4031c8:	add	sp, sp, #0x50
  4031cc:	ret
  4031d0:	stp	x29, x30, [sp, #-64]!
  4031d4:	stp	x24, x23, [sp, #16]
  4031d8:	stp	x22, x21, [sp, #32]
  4031dc:	stp	x20, x19, [sp, #48]
  4031e0:	mov	x29, sp
  4031e4:	cbz	x0, 403298 <ferror@plt+0x19e8>
  4031e8:	mov	x19, x3
  4031ec:	mov	x9, x0
  4031f0:	mov	w0, #0xffffffff            	// #-1
  4031f4:	cbz	x3, 40329c <ferror@plt+0x19ec>
  4031f8:	mov	x20, x2
  4031fc:	cbz	x2, 40329c <ferror@plt+0x19ec>
  403200:	mov	x21, x1
  403204:	cbz	x1, 40329c <ferror@plt+0x19ec>
  403208:	ldrb	w10, [x9]
  40320c:	cbz	w10, 40329c <ferror@plt+0x19ec>
  403210:	mov	x23, xzr
  403214:	mov	x8, xzr
  403218:	add	x22, x9, #0x1
  40321c:	cmp	x23, x20
  403220:	b.cs	4032b0 <ferror@plt+0x1a00>  // b.hs, b.nlast
  403224:	and	w11, w10, #0xff
  403228:	ldrb	w10, [x22]
  40322c:	sub	x9, x22, #0x1
  403230:	cmp	x8, #0x0
  403234:	csel	x8, x9, x8, eq  // eq = none
  403238:	cmp	w11, #0x2c
  40323c:	csel	x9, x9, xzr, eq  // eq = none
  403240:	cmp	w10, #0x0
  403244:	csel	x24, x22, x9, eq  // eq = none
  403248:	cbz	x8, 403284 <ferror@plt+0x19d4>
  40324c:	cbz	x24, 403284 <ferror@plt+0x19d4>
  403250:	subs	x1, x24, x8
  403254:	b.ls	403298 <ferror@plt+0x19e8>  // b.plast
  403258:	mov	x0, x8
  40325c:	blr	x19
  403260:	cmn	w0, #0x1
  403264:	b.eq	403298 <ferror@plt+0x19e8>  // b.none
  403268:	str	w0, [x21, x23, lsl #2]
  40326c:	ldrb	w8, [x24]
  403270:	add	x0, x23, #0x1
  403274:	cbz	w8, 40329c <ferror@plt+0x19ec>
  403278:	ldrb	w10, [x22]
  40327c:	mov	x8, xzr
  403280:	b	403288 <ferror@plt+0x19d8>
  403284:	mov	x0, x23
  403288:	add	x22, x22, #0x1
  40328c:	mov	x23, x0
  403290:	cbnz	w10, 40321c <ferror@plt+0x196c>
  403294:	b	40329c <ferror@plt+0x19ec>
  403298:	mov	w0, #0xffffffff            	// #-1
  40329c:	ldp	x20, x19, [sp, #48]
  4032a0:	ldp	x22, x21, [sp, #32]
  4032a4:	ldp	x24, x23, [sp, #16]
  4032a8:	ldp	x29, x30, [sp], #64
  4032ac:	ret
  4032b0:	mov	w0, #0xfffffffe            	// #-2
  4032b4:	b	40329c <ferror@plt+0x19ec>
  4032b8:	stp	x29, x30, [sp, #-32]!
  4032bc:	str	x19, [sp, #16]
  4032c0:	mov	x29, sp
  4032c4:	cbz	x0, 4032e8 <ferror@plt+0x1a38>
  4032c8:	mov	x19, x3
  4032cc:	mov	w8, #0xffffffff            	// #-1
  4032d0:	cbz	x3, 4032ec <ferror@plt+0x1a3c>
  4032d4:	ldrb	w9, [x0]
  4032d8:	cbz	w9, 4032ec <ferror@plt+0x1a3c>
  4032dc:	ldr	x8, [x19]
  4032e0:	cmp	x8, x2
  4032e4:	b.ls	4032fc <ferror@plt+0x1a4c>  // b.plast
  4032e8:	mov	w8, #0xffffffff            	// #-1
  4032ec:	ldr	x19, [sp, #16]
  4032f0:	mov	w0, w8
  4032f4:	ldp	x29, x30, [sp], #32
  4032f8:	ret
  4032fc:	cmp	w9, #0x2b
  403300:	b.ne	40330c <ferror@plt+0x1a5c>  // b.any
  403304:	add	x0, x0, #0x1
  403308:	b	403314 <ferror@plt+0x1a64>
  40330c:	mov	x8, xzr
  403310:	str	xzr, [x19]
  403314:	add	x1, x1, x8, lsl #2
  403318:	sub	x2, x2, x8
  40331c:	mov	x3, x4
  403320:	bl	4031d0 <ferror@plt+0x1920>
  403324:	mov	w8, w0
  403328:	cmp	w0, #0x1
  40332c:	b.lt	4032ec <ferror@plt+0x1a3c>  // b.tstop
  403330:	ldr	x9, [x19]
  403334:	add	x9, x9, w8, uxtw
  403338:	str	x9, [x19]
  40333c:	b	4032ec <ferror@plt+0x1a3c>
  403340:	stp	x29, x30, [sp, #-64]!
  403344:	mov	x8, x0
  403348:	mov	w0, #0xffffffea            	// #-22
  40334c:	str	x23, [sp, #16]
  403350:	stp	x22, x21, [sp, #32]
  403354:	stp	x20, x19, [sp, #48]
  403358:	mov	x29, sp
  40335c:	cbz	x1, 4033fc <ferror@plt+0x1b4c>
  403360:	cbz	x8, 4033fc <ferror@plt+0x1b4c>
  403364:	mov	x19, x2
  403368:	cbz	x2, 4033fc <ferror@plt+0x1b4c>
  40336c:	ldrb	w9, [x8]
  403370:	cbz	w9, 4033f8 <ferror@plt+0x1b48>
  403374:	mov	x20, x1
  403378:	mov	x0, xzr
  40337c:	add	x21, x8, #0x1
  403380:	mov	w22, #0x1                   	// #1
  403384:	mov	x8, x21
  403388:	ldrb	w10, [x8], #-1
  40338c:	and	w9, w9, #0xff
  403390:	cmp	x0, #0x0
  403394:	csel	x0, x8, x0, eq  // eq = none
  403398:	cmp	w9, #0x2c
  40339c:	csel	x8, x8, xzr, eq  // eq = none
  4033a0:	cmp	w10, #0x0
  4033a4:	mov	w9, w10
  4033a8:	csel	x23, x21, x8, eq  // eq = none
  4033ac:	cbz	x0, 4033f0 <ferror@plt+0x1b40>
  4033b0:	cbz	x23, 4033f0 <ferror@plt+0x1b40>
  4033b4:	subs	x1, x23, x0
  4033b8:	b.ls	403410 <ferror@plt+0x1b60>  // b.plast
  4033bc:	blr	x19
  4033c0:	tbnz	w0, #31, 4033fc <ferror@plt+0x1b4c>
  4033c4:	mov	w8, w0
  4033c8:	lsr	x8, x8, #3
  4033cc:	ldrb	w9, [x20, x8]
  4033d0:	and	w10, w0, #0x7
  4033d4:	lsl	w10, w22, w10
  4033d8:	orr	w9, w9, w10
  4033dc:	strb	w9, [x20, x8]
  4033e0:	ldrb	w8, [x23]
  4033e4:	cbz	w8, 4033f8 <ferror@plt+0x1b48>
  4033e8:	ldrb	w9, [x21]
  4033ec:	mov	x0, xzr
  4033f0:	add	x21, x21, #0x1
  4033f4:	cbnz	w9, 403384 <ferror@plt+0x1ad4>
  4033f8:	mov	w0, wzr
  4033fc:	ldp	x20, x19, [sp, #48]
  403400:	ldp	x22, x21, [sp, #32]
  403404:	ldr	x23, [sp, #16]
  403408:	ldp	x29, x30, [sp], #64
  40340c:	ret
  403410:	mov	w0, #0xffffffff            	// #-1
  403414:	b	4033fc <ferror@plt+0x1b4c>
  403418:	stp	x29, x30, [sp, #-48]!
  40341c:	mov	x8, x0
  403420:	mov	w0, #0xffffffea            	// #-22
  403424:	stp	x22, x21, [sp, #16]
  403428:	stp	x20, x19, [sp, #32]
  40342c:	mov	x29, sp
  403430:	cbz	x1, 4034bc <ferror@plt+0x1c0c>
  403434:	cbz	x8, 4034bc <ferror@plt+0x1c0c>
  403438:	mov	x19, x2
  40343c:	cbz	x2, 4034bc <ferror@plt+0x1c0c>
  403440:	ldrb	w9, [x8]
  403444:	cbz	w9, 4034b8 <ferror@plt+0x1c08>
  403448:	mov	x20, x1
  40344c:	mov	x0, xzr
  403450:	add	x21, x8, #0x1
  403454:	mov	x8, x21
  403458:	ldrb	w10, [x8], #-1
  40345c:	and	w9, w9, #0xff
  403460:	cmp	x0, #0x0
  403464:	csel	x0, x8, x0, eq  // eq = none
  403468:	cmp	w9, #0x2c
  40346c:	csel	x8, x8, xzr, eq  // eq = none
  403470:	cmp	w10, #0x0
  403474:	mov	w9, w10
  403478:	csel	x22, x21, x8, eq  // eq = none
  40347c:	cbz	x0, 4034b0 <ferror@plt+0x1c00>
  403480:	cbz	x22, 4034b0 <ferror@plt+0x1c00>
  403484:	subs	x1, x22, x0
  403488:	b.ls	4034cc <ferror@plt+0x1c1c>  // b.plast
  40348c:	blr	x19
  403490:	tbnz	x0, #63, 4034bc <ferror@plt+0x1c0c>
  403494:	ldr	x8, [x20]
  403498:	orr	x8, x8, x0
  40349c:	str	x8, [x20]
  4034a0:	ldrb	w8, [x22]
  4034a4:	cbz	w8, 4034b8 <ferror@plt+0x1c08>
  4034a8:	ldrb	w9, [x21]
  4034ac:	mov	x0, xzr
  4034b0:	add	x21, x21, #0x1
  4034b4:	cbnz	w9, 403454 <ferror@plt+0x1ba4>
  4034b8:	mov	w0, wzr
  4034bc:	ldp	x20, x19, [sp, #32]
  4034c0:	ldp	x22, x21, [sp, #16]
  4034c4:	ldp	x29, x30, [sp], #48
  4034c8:	ret
  4034cc:	mov	w0, #0xffffffff            	// #-1
  4034d0:	b	4034bc <ferror@plt+0x1c0c>
  4034d4:	stp	x29, x30, [sp, #-64]!
  4034d8:	mov	x29, sp
  4034dc:	str	x23, [sp, #16]
  4034e0:	stp	x22, x21, [sp, #32]
  4034e4:	stp	x20, x19, [sp, #48]
  4034e8:	str	xzr, [x29, #24]
  4034ec:	cbz	x0, 4035c4 <ferror@plt+0x1d14>
  4034f0:	mov	w21, w3
  4034f4:	mov	x19, x2
  4034f8:	mov	x23, x1
  4034fc:	mov	x22, x0
  403500:	str	w3, [x1]
  403504:	str	w3, [x2]
  403508:	bl	401860 <__errno_location@plt>
  40350c:	str	wzr, [x0]
  403510:	ldrb	w8, [x22]
  403514:	mov	x20, x0
  403518:	cmp	w8, #0x3a
  40351c:	b.ne	403528 <ferror@plt+0x1c78>  // b.any
  403520:	add	x21, x22, #0x1
  403524:	b	403584 <ferror@plt+0x1cd4>
  403528:	add	x1, x29, #0x18
  40352c:	mov	w2, #0xa                   	// #10
  403530:	mov	x0, x22
  403534:	bl	401720 <strtol@plt>
  403538:	str	w0, [x23]
  40353c:	str	w0, [x19]
  403540:	ldr	x8, [x29, #24]
  403544:	mov	w0, #0xffffffff            	// #-1
  403548:	cmp	x8, x22
  40354c:	b.eq	4035c4 <ferror@plt+0x1d14>  // b.none
  403550:	ldr	w9, [x20]
  403554:	cbnz	w9, 4035c4 <ferror@plt+0x1d14>
  403558:	cbz	x8, 4035c4 <ferror@plt+0x1d14>
  40355c:	ldrb	w9, [x8]
  403560:	cmp	w9, #0x2d
  403564:	b.eq	403578 <ferror@plt+0x1cc8>  // b.none
  403568:	cmp	w9, #0x3a
  40356c:	b.ne	4035c0 <ferror@plt+0x1d10>  // b.any
  403570:	ldrb	w9, [x8, #1]
  403574:	cbz	w9, 4035d8 <ferror@plt+0x1d28>
  403578:	add	x21, x8, #0x1
  40357c:	str	xzr, [x29, #24]
  403580:	str	wzr, [x20]
  403584:	add	x1, x29, #0x18
  403588:	mov	w2, #0xa                   	// #10
  40358c:	mov	x0, x21
  403590:	bl	401720 <strtol@plt>
  403594:	str	w0, [x19]
  403598:	ldr	w8, [x20]
  40359c:	mov	w0, #0xffffffff            	// #-1
  4035a0:	cbnz	w8, 4035c4 <ferror@plt+0x1d14>
  4035a4:	ldr	x8, [x29, #24]
  4035a8:	cbz	x8, 4035c4 <ferror@plt+0x1d14>
  4035ac:	cmp	x8, x21
  4035b0:	mov	w0, #0xffffffff            	// #-1
  4035b4:	b.eq	4035c4 <ferror@plt+0x1d14>  // b.none
  4035b8:	ldrb	w8, [x8]
  4035bc:	cbnz	w8, 4035c4 <ferror@plt+0x1d14>
  4035c0:	mov	w0, wzr
  4035c4:	ldp	x20, x19, [sp, #48]
  4035c8:	ldp	x22, x21, [sp, #32]
  4035cc:	ldr	x23, [sp, #16]
  4035d0:	ldp	x29, x30, [sp], #64
  4035d4:	ret
  4035d8:	str	w21, [x19]
  4035dc:	b	4035c0 <ferror@plt+0x1d10>
  4035e0:	sub	sp, sp, #0x40
  4035e4:	mov	w8, wzr
  4035e8:	stp	x29, x30, [sp, #16]
  4035ec:	str	x21, [sp, #32]
  4035f0:	stp	x20, x19, [sp, #48]
  4035f4:	add	x29, sp, #0x10
  4035f8:	cbz	x1, 403698 <ferror@plt+0x1de8>
  4035fc:	cbz	x0, 403698 <ferror@plt+0x1de8>
  403600:	mov	x20, x1
  403604:	add	x1, x29, #0x18
  403608:	bl	4036b0 <ferror@plt+0x1e00>
  40360c:	mov	x19, x0
  403610:	add	x1, sp, #0x8
  403614:	mov	x0, x20
  403618:	bl	4036b0 <ferror@plt+0x1e00>
  40361c:	ldr	x20, [x29, #24]
  403620:	ldr	x8, [sp, #8]
  403624:	mov	x21, x0
  403628:	add	x9, x8, x20
  40362c:	cmp	x9, #0x1
  403630:	b.eq	40363c <ferror@plt+0x1d8c>  // b.none
  403634:	cbnz	x9, 40365c <ferror@plt+0x1dac>
  403638:	b	403694 <ferror@plt+0x1de4>
  40363c:	cbz	x19, 40364c <ferror@plt+0x1d9c>
  403640:	ldrb	w9, [x19]
  403644:	cmp	w9, #0x2f
  403648:	b.eq	403694 <ferror@plt+0x1de4>  // b.none
  40364c:	cbz	x21, 40368c <ferror@plt+0x1ddc>
  403650:	ldrb	w9, [x21]
  403654:	cmp	w9, #0x2f
  403658:	b.eq	403694 <ferror@plt+0x1de4>  // b.none
  40365c:	cbz	x19, 40368c <ferror@plt+0x1ddc>
  403660:	cbz	x21, 40368c <ferror@plt+0x1ddc>
  403664:	cmp	x20, x8
  403668:	b.ne	40368c <ferror@plt+0x1ddc>  // b.any
  40366c:	mov	x0, x19
  403670:	mov	x1, x21
  403674:	mov	x2, x20
  403678:	bl	401610 <strncmp@plt>
  40367c:	cbnz	w0, 40368c <ferror@plt+0x1ddc>
  403680:	add	x0, x19, x20
  403684:	add	x20, x21, x20
  403688:	b	403604 <ferror@plt+0x1d54>
  40368c:	mov	w8, wzr
  403690:	b	403698 <ferror@plt+0x1de8>
  403694:	mov	w8, #0x1                   	// #1
  403698:	ldp	x20, x19, [sp, #48]
  40369c:	ldr	x21, [sp, #32]
  4036a0:	ldp	x29, x30, [sp, #16]
  4036a4:	mov	w0, w8
  4036a8:	add	sp, sp, #0x40
  4036ac:	ret
  4036b0:	mov	x8, x0
  4036b4:	str	xzr, [x1]
  4036b8:	mov	x0, x8
  4036bc:	cbz	x8, 4036e8 <ferror@plt+0x1e38>
  4036c0:	ldrb	w8, [x0]
  4036c4:	cmp	w8, #0x2f
  4036c8:	b.ne	4036e0 <ferror@plt+0x1e30>  // b.any
  4036cc:	mov	x8, x0
  4036d0:	ldrb	w9, [x8, #1]!
  4036d4:	cmp	w9, #0x2f
  4036d8:	b.eq	4036b8 <ferror@plt+0x1e08>  // b.none
  4036dc:	b	4036ec <ferror@plt+0x1e3c>
  4036e0:	cbnz	w8, 4036ec <ferror@plt+0x1e3c>
  4036e4:	mov	x0, xzr
  4036e8:	ret
  4036ec:	mov	w8, #0x1                   	// #1
  4036f0:	str	x8, [x1]
  4036f4:	ldrb	w9, [x0, x8]
  4036f8:	cbz	w9, 4036e8 <ferror@plt+0x1e38>
  4036fc:	cmp	w9, #0x2f
  403700:	b.eq	4036e8 <ferror@plt+0x1e38>  // b.none
  403704:	add	x8, x8, #0x1
  403708:	b	4036f0 <ferror@plt+0x1e40>
  40370c:	stp	x29, x30, [sp, #-64]!
  403710:	orr	x8, x0, x1
  403714:	stp	x24, x23, [sp, #16]
  403718:	stp	x22, x21, [sp, #32]
  40371c:	stp	x20, x19, [sp, #48]
  403720:	mov	x29, sp
  403724:	cbz	x8, 403758 <ferror@plt+0x1ea8>
  403728:	mov	x19, x1
  40372c:	mov	x21, x0
  403730:	mov	x20, x2
  403734:	cbz	x0, 403774 <ferror@plt+0x1ec4>
  403738:	cbz	x19, 403790 <ferror@plt+0x1ee0>
  40373c:	mov	x0, x21
  403740:	bl	401510 <strlen@plt>
  403744:	mvn	x8, x0
  403748:	cmp	x8, x20
  40374c:	b.cs	403798 <ferror@plt+0x1ee8>  // b.hs, b.nlast
  403750:	mov	x22, xzr
  403754:	b	4037d4 <ferror@plt+0x1f24>
  403758:	adrp	x0, 403000 <ferror@plt+0x1750>
  40375c:	add	x0, x0, #0xf3b
  403760:	ldp	x20, x19, [sp, #48]
  403764:	ldp	x22, x21, [sp, #32]
  403768:	ldp	x24, x23, [sp, #16]
  40376c:	ldp	x29, x30, [sp], #64
  403770:	b	401670 <strdup@plt>
  403774:	mov	x0, x19
  403778:	mov	x1, x20
  40377c:	ldp	x20, x19, [sp, #48]
  403780:	ldp	x22, x21, [sp, #32]
  403784:	ldp	x24, x23, [sp, #16]
  403788:	ldp	x29, x30, [sp], #64
  40378c:	b	401770 <strndup@plt>
  403790:	mov	x0, x21
  403794:	b	403760 <ferror@plt+0x1eb0>
  403798:	add	x24, x0, x20
  40379c:	mov	x23, x0
  4037a0:	add	x0, x24, #0x1
  4037a4:	bl	4015e0 <malloc@plt>
  4037a8:	mov	x22, x0
  4037ac:	cbz	x0, 4037d4 <ferror@plt+0x1f24>
  4037b0:	mov	x0, x22
  4037b4:	mov	x1, x21
  4037b8:	mov	x2, x23
  4037bc:	bl	4014e0 <memcpy@plt>
  4037c0:	add	x0, x22, x23
  4037c4:	mov	x1, x19
  4037c8:	mov	x2, x20
  4037cc:	bl	4014e0 <memcpy@plt>
  4037d0:	strb	wzr, [x22, x24]
  4037d4:	mov	x0, x22
  4037d8:	ldp	x20, x19, [sp, #48]
  4037dc:	ldp	x22, x21, [sp, #32]
  4037e0:	ldp	x24, x23, [sp, #16]
  4037e4:	ldp	x29, x30, [sp], #64
  4037e8:	ret
  4037ec:	stp	x29, x30, [sp, #-32]!
  4037f0:	stp	x20, x19, [sp, #16]
  4037f4:	mov	x19, x1
  4037f8:	mov	x20, x0
  4037fc:	mov	x29, sp
  403800:	cbz	x1, 403814 <ferror@plt+0x1f64>
  403804:	mov	x0, x19
  403808:	bl	401510 <strlen@plt>
  40380c:	mov	x2, x0
  403810:	b	403818 <ferror@plt+0x1f68>
  403814:	mov	x2, xzr
  403818:	mov	x0, x20
  40381c:	mov	x1, x19
  403820:	ldp	x20, x19, [sp, #16]
  403824:	ldp	x29, x30, [sp], #32
  403828:	b	40370c <ferror@plt+0x1e5c>
  40382c:	sub	sp, sp, #0x120
  403830:	stp	x29, x30, [sp, #256]
  403834:	add	x29, sp, #0x100
  403838:	add	x9, sp, #0x80
  40383c:	mov	x10, sp
  403840:	mov	x11, #0xffffffffffffffd0    	// #-48
  403844:	add	x8, x29, #0x20
  403848:	movk	x11, #0xff80, lsl #32
  40384c:	add	x9, x9, #0x30
  403850:	add	x10, x10, #0x80
  403854:	stp	x8, x9, [x29, #-32]
  403858:	stp	x10, x11, [x29, #-16]
  40385c:	stp	q1, q2, [sp, #16]
  403860:	str	q0, [sp]
  403864:	ldp	q0, q1, [x29, #-32]
  403868:	stp	x28, x19, [sp, #272]
  40386c:	mov	x19, x0
  403870:	stp	x2, x3, [sp, #128]
  403874:	sub	x0, x29, #0x28
  403878:	sub	x2, x29, #0x50
  40387c:	stp	x4, x5, [sp, #144]
  403880:	stp	x6, x7, [sp, #160]
  403884:	stp	q3, q4, [sp, #48]
  403888:	stp	q5, q6, [sp, #80]
  40388c:	str	q7, [sp, #112]
  403890:	stp	q0, q1, [x29, #-80]
  403894:	bl	401760 <vasprintf@plt>
  403898:	tbnz	w0, #31, 4038c0 <ferror@plt+0x2010>
  40389c:	ldur	x1, [x29, #-40]
  4038a0:	mov	w2, w0
  4038a4:	mov	x0, x19
  4038a8:	bl	40370c <ferror@plt+0x1e5c>
  4038ac:	ldur	x8, [x29, #-40]
  4038b0:	mov	x19, x0
  4038b4:	mov	x0, x8
  4038b8:	bl	401730 <free@plt>
  4038bc:	b	4038c4 <ferror@plt+0x2014>
  4038c0:	mov	x19, xzr
  4038c4:	mov	x0, x19
  4038c8:	ldp	x28, x19, [sp, #272]
  4038cc:	ldp	x29, x30, [sp, #256]
  4038d0:	add	sp, sp, #0x120
  4038d4:	ret
  4038d8:	stp	x29, x30, [sp, #-80]!
  4038dc:	stp	x24, x23, [sp, #32]
  4038e0:	stp	x22, x21, [sp, #48]
  4038e4:	stp	x20, x19, [sp, #64]
  4038e8:	ldr	x19, [x0]
  4038ec:	str	x25, [sp, #16]
  4038f0:	mov	x29, sp
  4038f4:	ldrb	w8, [x19]
  4038f8:	cbz	w8, 4039f8 <ferror@plt+0x2148>
  4038fc:	mov	x20, x0
  403900:	mov	x22, x1
  403904:	mov	x0, x19
  403908:	mov	x1, x2
  40390c:	mov	w23, w3
  403910:	mov	x21, x2
  403914:	bl	401780 <strspn@plt>
  403918:	add	x19, x19, x0
  40391c:	ldrb	w25, [x19]
  403920:	cbz	x25, 4039f4 <ferror@plt+0x2144>
  403924:	cbz	w23, 4039a8 <ferror@plt+0x20f8>
  403928:	cmp	w25, #0x3f
  40392c:	b.hi	4039c4 <ferror@plt+0x2114>  // b.pmore
  403930:	mov	w8, #0x1                   	// #1
  403934:	mov	x9, #0x1                   	// #1
  403938:	lsl	x8, x8, x25
  40393c:	movk	x9, #0x84, lsl #32
  403940:	and	x8, x8, x9
  403944:	cbz	x8, 4039c4 <ferror@plt+0x2114>
  403948:	add	x23, x19, #0x1
  40394c:	add	x1, x29, #0x1c
  403950:	mov	x0, x23
  403954:	strb	w25, [x29, #28]
  403958:	strb	wzr, [x29, #29]
  40395c:	bl	403a18 <ferror@plt+0x2168>
  403960:	str	x0, [x22]
  403964:	add	x8, x0, x19
  403968:	ldrb	w8, [x8, #1]
  40396c:	cbz	w8, 4039f4 <ferror@plt+0x2144>
  403970:	cmp	w8, w25
  403974:	b.ne	4039f4 <ferror@plt+0x2144>  // b.any
  403978:	add	x8, x0, x19
  40397c:	ldrsb	w1, [x8, #2]
  403980:	mov	x24, x0
  403984:	cbz	w1, 403994 <ferror@plt+0x20e4>
  403988:	mov	x0, x21
  40398c:	bl	401790 <strchr@plt>
  403990:	cbz	x0, 4039f4 <ferror@plt+0x2144>
  403994:	add	x8, x19, x24
  403998:	add	x8, x8, #0x2
  40399c:	str	x8, [x20]
  4039a0:	mov	x19, x23
  4039a4:	b	4039fc <ferror@plt+0x214c>
  4039a8:	mov	x0, x19
  4039ac:	mov	x1, x21
  4039b0:	bl	401840 <strcspn@plt>
  4039b4:	add	x8, x19, x0
  4039b8:	str	x0, [x22]
  4039bc:	str	x8, [x20]
  4039c0:	b	4039fc <ferror@plt+0x214c>
  4039c4:	mov	x0, x19
  4039c8:	mov	x1, x21
  4039cc:	bl	403a18 <ferror@plt+0x2168>
  4039d0:	str	x0, [x22]
  4039d4:	add	x22, x19, x0
  4039d8:	ldrsb	w1, [x22]
  4039dc:	cbz	w1, 4039ec <ferror@plt+0x213c>
  4039e0:	mov	x0, x21
  4039e4:	bl	401790 <strchr@plt>
  4039e8:	cbz	x0, 4039f4 <ferror@plt+0x2144>
  4039ec:	str	x22, [x20]
  4039f0:	b	4039fc <ferror@plt+0x214c>
  4039f4:	str	x19, [x20]
  4039f8:	mov	x19, xzr
  4039fc:	mov	x0, x19
  403a00:	ldp	x20, x19, [sp, #64]
  403a04:	ldp	x22, x21, [sp, #48]
  403a08:	ldp	x24, x23, [sp, #32]
  403a0c:	ldr	x25, [sp, #16]
  403a10:	ldp	x29, x30, [sp], #80
  403a14:	ret
  403a18:	stp	x29, x30, [sp, #-48]!
  403a1c:	stp	x20, x19, [sp, #32]
  403a20:	ldrb	w9, [x0]
  403a24:	str	x21, [sp, #16]
  403a28:	mov	x29, sp
  403a2c:	cbz	w9, 403a88 <ferror@plt+0x21d8>
  403a30:	mov	x19, x1
  403a34:	mov	x21, xzr
  403a38:	mov	w8, wzr
  403a3c:	add	x20, x0, #0x1
  403a40:	cbz	w8, 403a58 <ferror@plt+0x21a8>
  403a44:	mov	w8, wzr
  403a48:	ldrb	w9, [x20, x21]
  403a4c:	add	x21, x21, #0x1
  403a50:	cbnz	w9, 403a40 <ferror@plt+0x2190>
  403a54:	b	403a84 <ferror@plt+0x21d4>
  403a58:	and	w8, w9, #0xff
  403a5c:	cmp	w8, #0x5c
  403a60:	b.ne	403a6c <ferror@plt+0x21bc>  // b.any
  403a64:	mov	w8, #0x1                   	// #1
  403a68:	b	403a48 <ferror@plt+0x2198>
  403a6c:	sxtb	w1, w9
  403a70:	mov	x0, x19
  403a74:	bl	401790 <strchr@plt>
  403a78:	cbz	x0, 403a44 <ferror@plt+0x2194>
  403a7c:	mov	w8, wzr
  403a80:	b	403a90 <ferror@plt+0x21e0>
  403a84:	b	403a90 <ferror@plt+0x21e0>
  403a88:	mov	w8, wzr
  403a8c:	mov	w21, wzr
  403a90:	sub	w8, w21, w8
  403a94:	ldp	x20, x19, [sp, #32]
  403a98:	ldr	x21, [sp, #16]
  403a9c:	sxtw	x0, w8
  403aa0:	ldp	x29, x30, [sp], #48
  403aa4:	ret
  403aa8:	stp	x29, x30, [sp, #-32]!
  403aac:	str	x19, [sp, #16]
  403ab0:	mov	x19, x0
  403ab4:	mov	x29, sp
  403ab8:	mov	x0, x19
  403abc:	bl	401640 <fgetc@plt>
  403ac0:	cmp	w0, #0xa
  403ac4:	b.eq	403ad8 <ferror@plt+0x2228>  // b.none
  403ac8:	cmn	w0, #0x1
  403acc:	b.ne	403ab8 <ferror@plt+0x2208>  // b.any
  403ad0:	mov	w0, #0x1                   	// #1
  403ad4:	b	403adc <ferror@plt+0x222c>
  403ad8:	mov	w0, wzr
  403adc:	ldr	x19, [sp, #16]
  403ae0:	ldp	x29, x30, [sp], #32
  403ae4:	ret
  403ae8:	stp	x29, x30, [sp, #-64]!
  403aec:	mov	x29, sp
  403af0:	stp	x19, x20, [sp, #16]
  403af4:	adrp	x20, 414000 <ferror@plt+0x12750>
  403af8:	add	x20, x20, #0xdf0
  403afc:	stp	x21, x22, [sp, #32]
  403b00:	adrp	x21, 414000 <ferror@plt+0x12750>
  403b04:	add	x21, x21, #0xde8
  403b08:	sub	x20, x20, x21
  403b0c:	mov	w22, w0
  403b10:	stp	x23, x24, [sp, #48]
  403b14:	mov	x23, x1
  403b18:	mov	x24, x2
  403b1c:	bl	4014a8 <memcpy@plt-0x38>
  403b20:	cmp	xzr, x20, asr #3
  403b24:	b.eq	403b50 <ferror@plt+0x22a0>  // b.none
  403b28:	asr	x20, x20, #3
  403b2c:	mov	x19, #0x0                   	// #0
  403b30:	ldr	x3, [x21, x19, lsl #3]
  403b34:	mov	x2, x24
  403b38:	add	x19, x19, #0x1
  403b3c:	mov	x1, x23
  403b40:	mov	w0, w22
  403b44:	blr	x3
  403b48:	cmp	x20, x19
  403b4c:	b.ne	403b30 <ferror@plt+0x2280>  // b.any
  403b50:	ldp	x19, x20, [sp, #16]
  403b54:	ldp	x21, x22, [sp, #32]
  403b58:	ldp	x23, x24, [sp, #48]
  403b5c:	ldp	x29, x30, [sp], #64
  403b60:	ret
  403b64:	nop
  403b68:	ret
  403b6c:	nop
  403b70:	adrp	x2, 415000 <ferror@plt+0x13750>
  403b74:	mov	x1, #0x0                   	// #0
  403b78:	ldr	x2, [x2, #504]
  403b7c:	b	401590 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403b80 <.fini>:
  403b80:	stp	x29, x30, [sp, #-16]!
  403b84:	mov	x29, sp
  403b88:	ldp	x29, x30, [sp], #16
  403b8c:	ret
