Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (win64) Build 6233196 Thu Sep 11 21:27:30 MDT 2025
| Date         : Sun Nov 23 20:17:38 2025
| Host         : kaiden running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file golf_headlights_baseball_bat_timing_summary_routed.rpt -pb golf_headlights_baseball_bat_timing_summary_routed.pb -rpx golf_headlights_baseball_bat_timing_summary_routed.rpx -warn_on_violation
| Design       : golf_headlights_baseball_bat
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.256        0.000                      0                  284        0.226        0.000                      0                  284        4.500        0.000                       0                   231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.256        0.000                      0                  284        0.226        0.000                      0                  284        4.500        0.000                       0                   231  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 DB4/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_control_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 2.009ns (42.719%)  route 2.694ns (57.281%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 15.166 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.866     5.628    DB4/CLK
    SLICE_X110Y60        FDCE                                         r  DB4/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.456     6.084 r  DB4/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.008     7.092    DB2/Q[0]
    SLICE_X110Y59        LUT6 (Prop_lut6_I3_O)        0.124     7.216 r  DB2/light_control[0]_i_2/O
                         net (fo=29, routed)          1.686     8.902    DB2/light_control[0]_i_2_n_0
    SLICE_X107Y53        LUT2 (Prop_lut2_I1_O)        0.124     9.026 r  DB2/light_control[0]_i_3/O
                         net (fo=1, routed)           0.000     9.026    DB2/light_control[0]_i_3_n_0
    SLICE_X107Y53        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.427 r  DB2/light_control_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB2/light_control_reg[0]_i_1_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  DB2/light_control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    DB2/light_control_reg[4]_i_1_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.655 r  DB2/light_control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    DB2/light_control_reg[8]_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  DB2/light_control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.769    DB2/light_control_reg[12]_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.883 r  DB2/light_control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    DB2/light_control_reg[16]_i_1_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.997 r  DB2/light_control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    DB2/light_control_reg[20]_i_1_n_0
    SLICE_X107Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.331 r  DB2/light_control_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.331    DB2_n_26
    SLICE_X107Y59        FDCE                                         r  light_control_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.684    15.166    clk_IBUF_BUFG
    SLICE_X107Y59        FDCE                                         r  light_control_reg[25]/C
                         clock pessimism              0.394    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X107Y59        FDCE (Setup_fdce_C_D)        0.062    15.587    light_control_reg[25]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 DB4/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_control_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 1.988ns (42.462%)  route 2.694ns (57.538%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 15.166 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.866     5.628    DB4/CLK
    SLICE_X110Y60        FDCE                                         r  DB4/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.456     6.084 r  DB4/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.008     7.092    DB2/Q[0]
    SLICE_X110Y59        LUT6 (Prop_lut6_I3_O)        0.124     7.216 r  DB2/light_control[0]_i_2/O
                         net (fo=29, routed)          1.686     8.902    DB2/light_control[0]_i_2_n_0
    SLICE_X107Y53        LUT2 (Prop_lut2_I1_O)        0.124     9.026 r  DB2/light_control[0]_i_3/O
                         net (fo=1, routed)           0.000     9.026    DB2/light_control[0]_i_3_n_0
    SLICE_X107Y53        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.427 r  DB2/light_control_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB2/light_control_reg[0]_i_1_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  DB2/light_control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    DB2/light_control_reg[4]_i_1_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.655 r  DB2/light_control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    DB2/light_control_reg[8]_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  DB2/light_control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.769    DB2/light_control_reg[12]_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.883 r  DB2/light_control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    DB2/light_control_reg[16]_i_1_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.997 r  DB2/light_control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    DB2/light_control_reg[20]_i_1_n_0
    SLICE_X107Y59        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.310 r  DB2/light_control_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.310    DB2_n_24
    SLICE_X107Y59        FDCE                                         r  light_control_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.684    15.166    clk_IBUF_BUFG
    SLICE_X107Y59        FDCE                                         r  light_control_reg[27]/C
                         clock pessimism              0.394    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X107Y59        FDCE (Setup_fdce_C_D)        0.062    15.587    light_control_reg[27]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 DB4/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_control_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.914ns (41.538%)  route 2.694ns (58.462%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 15.166 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.866     5.628    DB4/CLK
    SLICE_X110Y60        FDCE                                         r  DB4/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.456     6.084 r  DB4/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.008     7.092    DB2/Q[0]
    SLICE_X110Y59        LUT6 (Prop_lut6_I3_O)        0.124     7.216 r  DB2/light_control[0]_i_2/O
                         net (fo=29, routed)          1.686     8.902    DB2/light_control[0]_i_2_n_0
    SLICE_X107Y53        LUT2 (Prop_lut2_I1_O)        0.124     9.026 r  DB2/light_control[0]_i_3/O
                         net (fo=1, routed)           0.000     9.026    DB2/light_control[0]_i_3_n_0
    SLICE_X107Y53        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.427 r  DB2/light_control_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB2/light_control_reg[0]_i_1_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  DB2/light_control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    DB2/light_control_reg[4]_i_1_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.655 r  DB2/light_control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    DB2/light_control_reg[8]_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  DB2/light_control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.769    DB2/light_control_reg[12]_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.883 r  DB2/light_control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    DB2/light_control_reg[16]_i_1_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.997 r  DB2/light_control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    DB2/light_control_reg[20]_i_1_n_0
    SLICE_X107Y59        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.236 r  DB2/light_control_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.236    DB2_n_25
    SLICE_X107Y59        FDCE                                         r  light_control_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.684    15.166    clk_IBUF_BUFG
    SLICE_X107Y59        FDCE                                         r  light_control_reg[26]/C
                         clock pessimism              0.394    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X107Y59        FDCE (Setup_fdce_C_D)        0.062    15.587    light_control_reg[26]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 DB4/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_control_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.898ns (41.334%)  route 2.694ns (58.666%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 15.166 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.866     5.628    DB4/CLK
    SLICE_X110Y60        FDCE                                         r  DB4/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.456     6.084 r  DB4/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.008     7.092    DB2/Q[0]
    SLICE_X110Y59        LUT6 (Prop_lut6_I3_O)        0.124     7.216 r  DB2/light_control[0]_i_2/O
                         net (fo=29, routed)          1.686     8.902    DB2/light_control[0]_i_2_n_0
    SLICE_X107Y53        LUT2 (Prop_lut2_I1_O)        0.124     9.026 r  DB2/light_control[0]_i_3/O
                         net (fo=1, routed)           0.000     9.026    DB2/light_control[0]_i_3_n_0
    SLICE_X107Y53        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.427 r  DB2/light_control_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB2/light_control_reg[0]_i_1_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  DB2/light_control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    DB2/light_control_reg[4]_i_1_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.655 r  DB2/light_control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    DB2/light_control_reg[8]_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  DB2/light_control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.769    DB2/light_control_reg[12]_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.883 r  DB2/light_control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    DB2/light_control_reg[16]_i_1_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.997 r  DB2/light_control_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.997    DB2/light_control_reg[20]_i_1_n_0
    SLICE_X107Y59        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.220 r  DB2/light_control_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.220    DB2_n_27
    SLICE_X107Y59        FDCE                                         r  light_control_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.684    15.166    clk_IBUF_BUFG
    SLICE_X107Y59        FDCE                                         r  light_control_reg[24]/C
                         clock pessimism              0.394    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X107Y59        FDCE (Setup_fdce_C_D)        0.062    15.587    light_control_reg[24]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 DB4/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_control_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.895ns (41.296%)  route 2.694ns (58.704%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.866     5.628    DB4/CLK
    SLICE_X110Y60        FDCE                                         r  DB4/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.456     6.084 r  DB4/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.008     7.092    DB2/Q[0]
    SLICE_X110Y59        LUT6 (Prop_lut6_I3_O)        0.124     7.216 r  DB2/light_control[0]_i_2/O
                         net (fo=29, routed)          1.686     8.902    DB2/light_control[0]_i_2_n_0
    SLICE_X107Y53        LUT2 (Prop_lut2_I1_O)        0.124     9.026 r  DB2/light_control[0]_i_3/O
                         net (fo=1, routed)           0.000     9.026    DB2/light_control[0]_i_3_n_0
    SLICE_X107Y53        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.427 r  DB2/light_control_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB2/light_control_reg[0]_i_1_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  DB2/light_control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    DB2/light_control_reg[4]_i_1_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.655 r  DB2/light_control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    DB2/light_control_reg[8]_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  DB2/light_control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.769    DB2/light_control_reg[12]_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.883 r  DB2/light_control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    DB2/light_control_reg[16]_i_1_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.217 r  DB2/light_control_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.217    DB2_n_22
    SLICE_X107Y58        FDCE                                         r  light_control_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.685    15.167    clk_IBUF_BUFG
    SLICE_X107Y58        FDCE                                         r  light_control_reg[21]/C
                         clock pessimism              0.394    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X107Y58        FDCE (Setup_fdce_C_D)        0.062    15.588    light_control_reg[21]
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 DB4/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_control_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.874ns (41.026%)  route 2.694ns (58.974%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.866     5.628    DB4/CLK
    SLICE_X110Y60        FDCE                                         r  DB4/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.456     6.084 r  DB4/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.008     7.092    DB2/Q[0]
    SLICE_X110Y59        LUT6 (Prop_lut6_I3_O)        0.124     7.216 r  DB2/light_control[0]_i_2/O
                         net (fo=29, routed)          1.686     8.902    DB2/light_control[0]_i_2_n_0
    SLICE_X107Y53        LUT2 (Prop_lut2_I1_O)        0.124     9.026 r  DB2/light_control[0]_i_3/O
                         net (fo=1, routed)           0.000     9.026    DB2/light_control[0]_i_3_n_0
    SLICE_X107Y53        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.427 r  DB2/light_control_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB2/light_control_reg[0]_i_1_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  DB2/light_control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    DB2/light_control_reg[4]_i_1_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.655 r  DB2/light_control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    DB2/light_control_reg[8]_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  DB2/light_control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.769    DB2/light_control_reg[12]_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.883 r  DB2/light_control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    DB2/light_control_reg[16]_i_1_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.196 r  DB2/light_control_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.196    DB2_n_20
    SLICE_X107Y58        FDCE                                         r  light_control_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.685    15.167    clk_IBUF_BUFG
    SLICE_X107Y58        FDCE                                         r  light_control_reg[23]/C
                         clock pessimism              0.394    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X107Y58        FDCE (Setup_fdce_C_D)        0.062    15.588    light_control_reg[23]
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 DB4/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_control_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 1.800ns (40.055%)  route 2.694ns (59.945%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.866     5.628    DB4/CLK
    SLICE_X110Y60        FDCE                                         r  DB4/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.456     6.084 r  DB4/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.008     7.092    DB2/Q[0]
    SLICE_X110Y59        LUT6 (Prop_lut6_I3_O)        0.124     7.216 r  DB2/light_control[0]_i_2/O
                         net (fo=29, routed)          1.686     8.902    DB2/light_control[0]_i_2_n_0
    SLICE_X107Y53        LUT2 (Prop_lut2_I1_O)        0.124     9.026 r  DB2/light_control[0]_i_3/O
                         net (fo=1, routed)           0.000     9.026    DB2/light_control[0]_i_3_n_0
    SLICE_X107Y53        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.427 r  DB2/light_control_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB2/light_control_reg[0]_i_1_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  DB2/light_control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    DB2/light_control_reg[4]_i_1_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.655 r  DB2/light_control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    DB2/light_control_reg[8]_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  DB2/light_control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.769    DB2/light_control_reg[12]_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.883 r  DB2/light_control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    DB2/light_control_reg[16]_i_1_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.122 r  DB2/light_control_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.122    DB2_n_21
    SLICE_X107Y58        FDCE                                         r  light_control_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.685    15.167    clk_IBUF_BUFG
    SLICE_X107Y58        FDCE                                         r  light_control_reg[22]/C
                         clock pessimism              0.394    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X107Y58        FDCE (Setup_fdce_C_D)        0.062    15.588    light_control_reg[22]
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 DB4/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_control_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 1.784ns (39.841%)  route 2.694ns (60.159%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.866     5.628    DB4/CLK
    SLICE_X110Y60        FDCE                                         r  DB4/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.456     6.084 r  DB4/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.008     7.092    DB2/Q[0]
    SLICE_X110Y59        LUT6 (Prop_lut6_I3_O)        0.124     7.216 r  DB2/light_control[0]_i_2/O
                         net (fo=29, routed)          1.686     8.902    DB2/light_control[0]_i_2_n_0
    SLICE_X107Y53        LUT2 (Prop_lut2_I1_O)        0.124     9.026 r  DB2/light_control[0]_i_3/O
                         net (fo=1, routed)           0.000     9.026    DB2/light_control[0]_i_3_n_0
    SLICE_X107Y53        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.427 r  DB2/light_control_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB2/light_control_reg[0]_i_1_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  DB2/light_control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    DB2/light_control_reg[4]_i_1_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.655 r  DB2/light_control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    DB2/light_control_reg[8]_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  DB2/light_control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.769    DB2/light_control_reg[12]_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.883 r  DB2/light_control_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.883    DB2/light_control_reg[16]_i_1_n_0
    SLICE_X107Y58        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.106 r  DB2/light_control_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.106    DB2_n_23
    SLICE_X107Y58        FDCE                                         r  light_control_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.685    15.167    clk_IBUF_BUFG
    SLICE_X107Y58        FDCE                                         r  light_control_reg[20]/C
                         clock pessimism              0.394    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X107Y58        FDCE (Setup_fdce_C_D)        0.062    15.588    light_control_reg[20]
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 DB4/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_control_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.781ns (39.800%)  route 2.694ns (60.199%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.866     5.628    DB4/CLK
    SLICE_X110Y60        FDCE                                         r  DB4/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.456     6.084 r  DB4/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.008     7.092    DB2/Q[0]
    SLICE_X110Y59        LUT6 (Prop_lut6_I3_O)        0.124     7.216 r  DB2/light_control[0]_i_2/O
                         net (fo=29, routed)          1.686     8.902    DB2/light_control[0]_i_2_n_0
    SLICE_X107Y53        LUT2 (Prop_lut2_I1_O)        0.124     9.026 r  DB2/light_control[0]_i_3/O
                         net (fo=1, routed)           0.000     9.026    DB2/light_control[0]_i_3_n_0
    SLICE_X107Y53        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.427 r  DB2/light_control_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB2/light_control_reg[0]_i_1_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  DB2/light_control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    DB2/light_control_reg[4]_i_1_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.655 r  DB2/light_control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    DB2/light_control_reg[8]_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  DB2/light_control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.769    DB2/light_control_reg[12]_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.103 r  DB2/light_control_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.103    DB2_n_18
    SLICE_X107Y57        FDCE                                         r  light_control_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.685    15.167    clk_IBUF_BUFG
    SLICE_X107Y57        FDCE                                         r  light_control_reg[17]/C
                         clock pessimism              0.394    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X107Y57        FDCE (Setup_fdce_C_D)        0.062    15.588    light_control_reg[17]
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 DB4/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_control_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 1.760ns (39.517%)  route 2.694ns (60.483%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.167ns = ( 15.167 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.866     5.628    DB4/CLK
    SLICE_X110Y60        FDCE                                         r  DB4/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.456     6.084 r  DB4/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.008     7.092    DB2/Q[0]
    SLICE_X110Y59        LUT6 (Prop_lut6_I3_O)        0.124     7.216 r  DB2/light_control[0]_i_2/O
                         net (fo=29, routed)          1.686     8.902    DB2/light_control[0]_i_2_n_0
    SLICE_X107Y53        LUT2 (Prop_lut2_I1_O)        0.124     9.026 r  DB2/light_control[0]_i_3/O
                         net (fo=1, routed)           0.000     9.026    DB2/light_control[0]_i_3_n_0
    SLICE_X107Y53        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.427 r  DB2/light_control_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    DB2/light_control_reg[0]_i_1_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  DB2/light_control_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    DB2/light_control_reg[4]_i_1_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.655 r  DB2/light_control_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    DB2/light_control_reg[8]_i_1_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.769 r  DB2/light_control_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.769    DB2/light_control_reg[12]_i_1_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.082 r  DB2/light_control_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.082    DB2_n_16
    SLICE_X107Y57        FDCE                                         r  light_control_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.685    15.167    clk_IBUF_BUFG
    SLICE_X107Y57        FDCE                                         r  light_control_reg[19]/C
                         clock pessimism              0.394    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X107Y57        FDCE (Setup_fdce_C_D)        0.062    15.588    light_control_reg[19]
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  5.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 freq_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.609     1.556    clk_IBUF_BUFG
    SLICE_X102Y59        FDCE                                         r  freq_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y59        FDCE (Prop_fdce_C_Q)         0.148     1.704 r  freq_counter_reg[3]/Q
                         net (fo=7, routed)           0.101     1.805    freq_counter_reg_n_0_[3]
    SLICE_X102Y59        LUT6 (Prop_lut6_I4_O)        0.098     1.903 r  freq_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.903    freq_counter[1]
    SLICE_X102Y59        FDCE                                         r  freq_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.879     2.073    clk_IBUF_BUFG
    SLICE_X102Y59        FDCE                                         r  freq_counter_reg[1]/C
                         clock pessimism             -0.517     1.556    
    SLICE_X102Y59        FDCE (Hold_fdce_C_D)         0.121     1.677    freq_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 freq_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.470%)  route 0.103ns (29.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.609     1.556    clk_IBUF_BUFG
    SLICE_X102Y59        FDCE                                         r  freq_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y59        FDCE (Prop_fdce_C_Q)         0.148     1.704 r  freq_counter_reg[3]/Q
                         net (fo=7, routed)           0.103     1.807    freq_counter_reg_n_0_[3]
    SLICE_X102Y59        LUT6 (Prop_lut6_I4_O)        0.098     1.905 r  freq_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.905    freq_counter[0]_i_1_n_0
    SLICE_X102Y59        FDCE                                         r  freq_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.879     2.073    clk_IBUF_BUFG
    SLICE_X102Y59        FDCE                                         r  freq_counter_reg[0]/C
                         clock pessimism             -0.517     1.556    
    SLICE_X102Y59        FDCE (Hold_fdce_C_D)         0.120     1.676    freq_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.154%)  route 0.145ns (43.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.636     1.583    clk_IBUF_BUFG
    SLICE_X110Y60        FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.141     1.724 r  FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.145     1.869    DB3/Q[0]
    SLICE_X110Y60        LUT6 (Prop_lut6_I5_O)        0.045     1.914 r  DB3/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.914    DB3_n_0
    SLICE_X110Y60        FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.908     2.102    clk_IBUF_BUFG
    SLICE_X110Y60        FDCE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.519     1.583    
    SLICE_X110Y60        FDCE (Hold_fdce_C_D)         0.092     1.675    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.824%)  route 0.172ns (45.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.609     1.556    clk_IBUF_BUFG
    SLICE_X102Y59        FDCE                                         r  freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y59        FDCE (Prop_fdce_C_Q)         0.164     1.720 r  freq_counter_reg[0]/Q
                         net (fo=8, routed)           0.172     1.892    freq_counter_reg_n_0_[0]
    SLICE_X102Y58        LUT3 (Prop_lut3_I2_O)        0.045     1.937 r  freq_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.937    freq_counter[2]
    SLICE_X102Y58        FDPE                                         r  freq_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.879     2.073    clk_IBUF_BUFG
    SLICE_X102Y58        FDPE                                         r  freq_counter_reg[2]/C
                         clock pessimism             -0.501     1.572    
    SLICE_X102Y58        FDPE (Hold_fdpe_C_D)         0.120     1.692    freq_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 freq_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.255%)  route 0.176ns (45.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.609     1.556    clk_IBUF_BUFG
    SLICE_X102Y59        FDCE                                         r  freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y59        FDCE (Prop_fdce_C_Q)         0.164     1.720 r  freq_counter_reg[0]/Q
                         net (fo=8, routed)           0.176     1.896    freq_counter_reg_n_0_[0]
    SLICE_X102Y58        LUT6 (Prop_lut6_I3_O)        0.045     1.941 r  freq_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.941    freq_counter[5]
    SLICE_X102Y58        FDPE                                         r  freq_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.879     2.073    clk_IBUF_BUFG
    SLICE_X102Y58        FDPE                                         r  freq_counter_reg[5]/C
                         clock pessimism             -0.501     1.572    
    SLICE_X102Y58        FDPE (Hold_fdpe_C_D)         0.121     1.693    freq_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 DB2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB2/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.406%)  route 0.194ns (50.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.637     1.584    DB2/CLK
    SLICE_X113Y59        FDCE                                         r  DB2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDCE (Prop_fdce_C_Q)         0.141     1.725 r  DB2/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          0.194     1.918    DB2/state[0]
    SLICE_X113Y60        LUT2 (Prop_lut2_I0_O)        0.048     1.966 r  DB2/counter[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.966    DB2/counter[23]_i_1__0_n_0
    SLICE_X113Y60        FDCE                                         r  DB2/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.908     2.102    DB2/CLK
    SLICE_X113Y60        FDCE                                         r  DB2/counter_reg[23]/C
                         clock pessimism             -0.503     1.599    
    SLICE_X113Y60        FDCE (Hold_fdce_C_D)         0.107     1.706    DB2/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DB1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.213ns (55.041%)  route 0.174ns (44.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.609     1.556    DB1/CLK
    SLICE_X96Y54         FDCE                                         r  DB1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDCE (Prop_fdce_C_Q)         0.164     1.720 r  DB1/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          0.174     1.894    DB1/Q[0]
    SLICE_X95Y53         LUT2 (Prop_lut2_I0_O)        0.049     1.943 r  DB1/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.943    DB1/counter[16]
    SLICE_X95Y53         FDCE                                         r  DB1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.879     2.073    DB1/CLK
    SLICE_X95Y53         FDCE                                         r  DB1/counter_reg[16]/C
                         clock pessimism             -0.501     1.572    
    SLICE_X95Y53         FDCE (Hold_fdce_C_D)         0.107     1.679    DB1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 BP2/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP2/Q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.609     1.556    BP2/CLK
    SLICE_X104Y57        FDCE                                         r  BP2/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y57        FDCE (Prop_fdce_C_Q)         0.164     1.720 r  BP2/Q_reg[18]/Q
                         net (fo=2, routed)           0.125     1.845    BP2/Q_reg[18]
    SLICE_X104Y57        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.955 r  BP2/Q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.955    BP2/Q_reg[16]_i_1__0_n_5
    SLICE_X104Y57        FDCE                                         r  BP2/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.880     2.074    BP2/CLK
    SLICE_X104Y57        FDCE                                         r  BP2/Q_reg[18]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X104Y57        FDCE (Hold_fdce_C_D)         0.134     1.690    BP2/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 BP1/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP1/Q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.610     1.557    BP1/CLK
    SLICE_X100Y56        FDCE                                         r  BP1/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y56        FDCE (Prop_fdce_C_Q)         0.164     1.721 r  BP1/Q_reg[18]/Q
                         net (fo=2, routed)           0.126     1.847    BP1/Q_reg[18]
    SLICE_X100Y56        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.957 r  BP1/Q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.957    BP1/Q_reg[16]_i_1_n_5
    SLICE_X100Y56        FDCE                                         r  BP1/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.880     2.074    BP1/CLK
    SLICE_X100Y56        FDCE                                         r  BP1/Q_reg[18]/C
                         clock pessimism             -0.517     1.557    
    SLICE_X100Y56        FDCE (Hold_fdce_C_D)         0.134     1.691    BP1/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 BP1/Q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP1/Q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.610     1.557    BP1/CLK
    SLICE_X100Y55        FDCE                                         r  BP1/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y55        FDCE (Prop_fdce_C_Q)         0.164     1.721 r  BP1/Q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.847    BP1/Q_reg[14]
    SLICE_X100Y55        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.957 r  BP1/Q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.957    BP1/Q_reg[12]_i_1_n_5
    SLICE_X100Y55        FDCE                                         r  BP1/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.880     2.074    BP1/CLK
    SLICE_X100Y55        FDCE                                         r  BP1/Q_reg[14]/C
                         clock pessimism             -0.517     1.557    
    SLICE_X100Y55        FDCE (Hold_fdce_C_D)         0.134     1.691    BP1/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X110Y60  FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X110Y60  FSM_sequential_state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X102Y56  brightness_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X102Y56  brightness_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X102Y59  freq_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X102Y59  freq_counter_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X102Y58  freq_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X102Y59  freq_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X102Y59  freq_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y60  FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y60  FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y60  FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y60  FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X102Y56  brightness_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X102Y56  brightness_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X102Y56  brightness_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X102Y56  brightness_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X102Y59  freq_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X102Y59  freq_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y60  FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y60  FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y60  FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y60  FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X102Y56  brightness_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X102Y56  brightness_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X102Y56  brightness_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X102Y56  brightness_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X102Y59  freq_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X102Y59  freq_counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 freq_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.037ns  (logic 5.133ns (46.507%)  route 5.904ns (53.493%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.786     5.548    clk_IBUF_BUFG
    SLICE_X102Y59        FDCE                                         r  freq_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y59        FDCE (Prop_fdce_C_Q)         0.478     6.026 r  freq_counter_reg[3]/Q
                         net (fo=7, routed)           1.016     7.042    freq_counter_reg_n_0_[3]
    SLICE_X102Y57        LUT4 (Prop_lut4_I1_O)        0.295     7.337 r  LD_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.337    LD_OBUF[7]_inst_i_9_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.870 r  LD_OBUF[7]_inst_i_2/CO[3]
                         net (fo=8, routed)           1.031     8.902    LD2
    SLICE_X105Y59        LUT5 (Prop_lut5_I3_O)        0.117     9.019 r  LD_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.857    12.875    LD_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.710    16.585 r  LD_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.585    LD[7]
    U14                                                               r  LD[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.676ns  (logic 5.196ns (53.696%)  route 4.481ns (46.304%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.786     5.548    clk_IBUF_BUFG
    SLICE_X102Y59        FDCE                                         r  freq_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y59        FDCE (Prop_fdce_C_Q)         0.478     6.026 r  freq_counter_reg[3]/Q
                         net (fo=7, routed)           1.016     7.042    freq_counter_reg_n_0_[3]
    SLICE_X102Y57        LUT4 (Prop_lut4_I1_O)        0.295     7.337 r  LD_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.337    LD_OBUF[7]_inst_i_9_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.870 r  LD_OBUF[7]_inst_i_2/CO[3]
                         net (fo=8, routed)           1.121     8.992    LD2
    SLICE_X105Y59        LUT5 (Prop_lut5_I3_O)        0.152     9.144 r  LD_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.343    11.487    LD_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.738    15.225 r  LD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.225    LD[3]
    U21                                                               r  LD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.671ns  (logic 5.180ns (53.566%)  route 4.491ns (46.434%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.786     5.548    clk_IBUF_BUFG
    SLICE_X102Y59        FDCE                                         r  freq_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y59        FDCE (Prop_fdce_C_Q)         0.478     6.026 r  freq_counter_reg[3]/Q
                         net (fo=7, routed)           1.016     7.042    freq_counter_reg_n_0_[3]
    SLICE_X102Y57        LUT4 (Prop_lut4_I1_O)        0.295     7.337 r  LD_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.337    LD_OBUF[7]_inst_i_9_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.870 r  LD_OBUF[7]_inst_i_2/CO[3]
                         net (fo=8, routed)           1.116     8.987    LD2
    SLICE_X105Y59        LUT5 (Prop_lut5_I2_O)        0.150     9.137 r  LD_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.358    11.495    LD_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.724    15.219 r  LD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.219    LD[0]
    T22                                                               r  LD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.525ns  (logic 4.961ns (52.083%)  route 4.564ns (47.917%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.786     5.548    clk_IBUF_BUFG
    SLICE_X102Y59        FDCE                                         r  freq_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y59        FDCE (Prop_fdce_C_Q)         0.478     6.026 r  freq_counter_reg[3]/Q
                         net (fo=7, routed)           1.016     7.042    freq_counter_reg_n_0_[3]
    SLICE_X102Y57        LUT4 (Prop_lut4_I1_O)        0.295     7.337 r  LD_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.337    LD_OBUF[7]_inst_i_9_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.870 r  LD_OBUF[7]_inst_i_2/CO[3]
                         net (fo=8, routed)           1.031     8.902    LD2
    SLICE_X105Y59        LUT5 (Prop_lut5_I4_O)        0.124     9.026 r  LD_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.517    11.543    LD_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531    15.074 r  LD_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.074    LD[5]
    W22                                                               r  LD[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.507ns  (logic 4.967ns (52.245%)  route 4.540ns (47.755%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.786     5.548    clk_IBUF_BUFG
    SLICE_X102Y59        FDCE                                         r  freq_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y59        FDCE (Prop_fdce_C_Q)         0.478     6.026 r  freq_counter_reg[3]/Q
                         net (fo=7, routed)           1.016     7.042    freq_counter_reg_n_0_[3]
    SLICE_X102Y57        LUT4 (Prop_lut4_I1_O)        0.295     7.337 r  LD_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.337    LD_OBUF[7]_inst_i_9_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.870 r  LD_OBUF[7]_inst_i_2/CO[3]
                         net (fo=8, routed)           1.032     8.903    LD2
    SLICE_X105Y59        LUT5 (Prop_lut5_I3_O)        0.124     9.027 r  LD_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.492    11.518    LD_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537    15.055 r  LD_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.055    LD[4]
    V22                                                               r  LD[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.443ns  (logic 4.961ns (52.539%)  route 4.482ns (47.461%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.786     5.548    clk_IBUF_BUFG
    SLICE_X102Y59        FDCE                                         r  freq_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y59        FDCE (Prop_fdce_C_Q)         0.478     6.026 r  freq_counter_reg[3]/Q
                         net (fo=7, routed)           1.016     7.042    freq_counter_reg_n_0_[3]
    SLICE_X102Y57        LUT4 (Prop_lut4_I1_O)        0.295     7.337 r  LD_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.337    LD_OBUF[7]_inst_i_9_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.870 r  LD_OBUF[7]_inst_i_2/CO[3]
                         net (fo=8, routed)           1.121     8.992    LD2
    SLICE_X105Y59        LUT5 (Prop_lut5_I4_O)        0.124     9.116 r  LD_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.344    11.460    LD_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    14.991 r  LD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.991    LD[2]
    U22                                                               r  LD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.399ns  (logic 4.944ns (52.597%)  route 4.456ns (47.403%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.786     5.548    clk_IBUF_BUFG
    SLICE_X102Y59        FDCE                                         r  freq_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y59        FDCE (Prop_fdce_C_Q)         0.478     6.026 r  freq_counter_reg[3]/Q
                         net (fo=7, routed)           1.016     7.042    freq_counter_reg_n_0_[3]
    SLICE_X102Y57        LUT4 (Prop_lut4_I1_O)        0.295     7.337 r  LD_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.337    LD_OBUF[7]_inst_i_9_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.870 r  LD_OBUF[7]_inst_i_2/CO[3]
                         net (fo=8, routed)           1.116     8.987    LD2
    SLICE_X105Y59        LUT5 (Prop_lut5_I3_O)        0.124     9.111 r  LD_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.323    11.434    LD_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    14.948 r  LD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.948    LD[1]
    T21                                                               r  LD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 freq_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.371ns  (logic 5.141ns (54.866%)  route 4.229ns (45.134%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.786     5.548    clk_IBUF_BUFG
    SLICE_X102Y59        FDCE                                         r  freq_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y59        FDCE (Prop_fdce_C_Q)         0.478     6.026 r  freq_counter_reg[3]/Q
                         net (fo=7, routed)           1.016     7.042    freq_counter_reg_n_0_[3]
    SLICE_X102Y57        LUT4 (Prop_lut4_I1_O)        0.295     7.337 r  LD_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.337    LD_OBUF[7]_inst_i_9_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.870 r  LD_OBUF[7]_inst_i_2/CO[3]
                         net (fo=8, routed)           1.032     8.903    LD2
    SLICE_X105Y59        LUT5 (Prop_lut5_I3_O)        0.120     9.023 r  LD_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.181    11.204    LD_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.715    14.919 r  LD_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.919    LD[6]
    U19                                                               r  LD[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 light_control_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.464ns (61.398%)  route 0.921ns (38.602%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.636     1.583    clk_IBUF_BUFG
    SLICE_X107Y59        FDCE                                         r  light_control_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDCE (Prop_fdce_C_Q)         0.141     1.724 f  light_control_reg[26]/Q
                         net (fo=9, routed)           0.324     2.048    light_control_reg[26]
    SLICE_X105Y59        LUT5 (Prop_lut5_I4_O)        0.045     2.093 r  LD_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.596     2.690    LD_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.278     3.968 r  LD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.968    LD[6]
    U19                                                               r  LD[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light_control_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.401ns (58.153%)  route 1.008ns (41.847%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.636     1.583    clk_IBUF_BUFG
    SLICE_X107Y59        FDCE                                         r  light_control_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDCE (Prop_fdce_C_Q)         0.141     1.724 r  light_control_reg[27]/Q
                         net (fo=9, routed)           0.375     2.099    light_control_reg[27]
    SLICE_X105Y59        LUT5 (Prop_lut5_I2_O)        0.045     2.144 r  LD_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.633     2.777    LD_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.992 r  LD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.992    LD[1]
    T21                                                               r  LD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light_control_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.424ns (57.898%)  route 1.035ns (42.102%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.636     1.583    clk_IBUF_BUFG
    SLICE_X107Y59        FDCE                                         r  light_control_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDCE (Prop_fdce_C_Q)         0.141     1.724 f  light_control_reg[26]/Q
                         net (fo=9, routed)           0.324     2.048    light_control_reg[26]
    SLICE_X105Y59        LUT5 (Prop_lut5_I4_O)        0.045     2.093 r  LD_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.711     2.804    LD_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     4.042 r  LD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.042    LD[4]
    V22                                                               r  LD[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light_control_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.418ns (57.502%)  route 1.048ns (42.498%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.636     1.583    clk_IBUF_BUFG
    SLICE_X107Y59        FDCE                                         r  light_control_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDCE (Prop_fdce_C_Q)         0.141     1.724 f  light_control_reg[27]/Q
                         net (fo=9, routed)           0.375     2.099    light_control_reg[27]
    SLICE_X105Y59        LUT5 (Prop_lut5_I1_O)        0.045     2.144 r  LD_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.673     2.817    LD_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     4.049 r  LD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.049    LD[2]
    U22                                                               r  LD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light_control_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.418ns (57.442%)  route 1.051ns (42.558%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.636     1.583    clk_IBUF_BUFG
    SLICE_X107Y59        FDCE                                         r  light_control_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDCE (Prop_fdce_C_Q)         0.141     1.724 r  light_control_reg[26]/Q
                         net (fo=9, routed)           0.325     2.049    light_control_reg[26]
    SLICE_X105Y59        LUT5 (Prop_lut5_I2_O)        0.045     2.094 r  LD_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.725     2.819    LD_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     4.051 r  LD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.051    LD[5]
    W22                                                               r  LD[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light_control_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 1.472ns (58.624%)  route 1.039ns (41.376%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.636     1.583    clk_IBUF_BUFG
    SLICE_X107Y59        FDCE                                         r  light_control_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDCE (Prop_fdce_C_Q)         0.141     1.724 r  light_control_reg[27]/Q
                         net (fo=9, routed)           0.375     2.099    light_control_reg[27]
    SLICE_X105Y59        LUT5 (Prop_lut5_I3_O)        0.046     2.145 r  LD_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.664     2.809    LD_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.285     4.094 r  LD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.094    LD[0]
    T22                                                               r  LD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light_control_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.484ns (58.791%)  route 1.040ns (41.210%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.636     1.583    clk_IBUF_BUFG
    SLICE_X107Y59        FDCE                                         r  light_control_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDCE (Prop_fdce_C_Q)         0.141     1.724 f  light_control_reg[27]/Q
                         net (fo=9, routed)           0.375     2.099    light_control_reg[27]
    SLICE_X105Y59        LUT5 (Prop_lut5_I2_O)        0.045     2.144 r  LD_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.665     2.809    LD_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.298     4.107 r  LD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.107    LD[3]
    U21                                                               r  LD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light_control_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.083ns  (logic 1.455ns (47.190%)  route 1.628ns (52.810%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.636     1.583    clk_IBUF_BUFG
    SLICE_X107Y59        FDCE                                         r  light_control_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDCE (Prop_fdce_C_Q)         0.141     1.724 r  light_control_reg[26]/Q
                         net (fo=9, routed)           0.325     2.049    light_control_reg[26]
    SLICE_X105Y59        LUT5 (Prop_lut5_I1_O)        0.044     2.093 r  LD_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.303     3.396    LD_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.270     4.666 r  LD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.666    LD[7]
    U14                                                               r  LD[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           235 Endpoints
Min Delay           235 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DB1/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.490ns  (logic 1.611ns (21.506%)  route 5.879ns (78.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.255     3.742    BP2/rst_n_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  BP2/FSM_sequential_state[1]_i_2__4/O
                         net (fo=230, routed)         3.624     7.490    DB1/FSM_sequential_state_reg[0]_0
    SLICE_X95Y51         FDCE                                         f  DB1/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.612     5.094    DB1/CLK
    SLICE_X95Y51         FDCE                                         r  DB1/counter_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DB1/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.490ns  (logic 1.611ns (21.506%)  route 5.879ns (78.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.255     3.742    BP2/rst_n_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  BP2/FSM_sequential_state[1]_i_2__4/O
                         net (fo=230, routed)         3.624     7.490    DB1/FSM_sequential_state_reg[0]_0
    SLICE_X95Y51         FDCE                                         f  DB1/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.612     5.094    DB1/CLK
    SLICE_X95Y51         FDCE                                         r  DB1/counter_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DB1/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.490ns  (logic 1.611ns (21.506%)  route 5.879ns (78.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.255     3.742    BP2/rst_n_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  BP2/FSM_sequential_state[1]_i_2__4/O
                         net (fo=230, routed)         3.624     7.490    DB1/FSM_sequential_state_reg[0]_0
    SLICE_X95Y51         FDCE                                         f  DB1/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.612     5.094    DB1/CLK
    SLICE_X95Y51         FDCE                                         r  DB1/counter_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DB1/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.490ns  (logic 1.611ns (21.506%)  route 5.879ns (78.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.255     3.742    BP2/rst_n_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  BP2/FSM_sequential_state[1]_i_2__4/O
                         net (fo=230, routed)         3.624     7.490    DB1/FSM_sequential_state_reg[0]_0
    SLICE_X95Y51         FDCE                                         f  DB1/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.612     5.094    DB1/CLK
    SLICE_X95Y51         FDCE                                         r  DB1/counter_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DB1/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.490ns  (logic 1.611ns (21.506%)  route 5.879ns (78.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.255     3.742    BP2/rst_n_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  BP2/FSM_sequential_state[1]_i_2__4/O
                         net (fo=230, routed)         3.624     7.490    DB1/FSM_sequential_state_reg[0]_0
    SLICE_X95Y51         FDCE                                         f  DB1/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.612     5.094    DB1/CLK
    SLICE_X95Y51         FDCE                                         r  DB1/counter_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DB1/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.490ns  (logic 1.611ns (21.506%)  route 5.879ns (78.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.255     3.742    BP2/rst_n_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  BP2/FSM_sequential_state[1]_i_2__4/O
                         net (fo=230, routed)         3.624     7.490    DB1/FSM_sequential_state_reg[0]_0
    SLICE_X95Y51         FDCE                                         f  DB1/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.612     5.094    DB1/CLK
    SLICE_X95Y51         FDCE                                         r  DB1/counter_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DB1/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.490ns  (logic 1.611ns (21.506%)  route 5.879ns (78.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.255     3.742    BP2/rst_n_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  BP2/FSM_sequential_state[1]_i_2__4/O
                         net (fo=230, routed)         3.624     7.490    DB1/FSM_sequential_state_reg[0]_0
    SLICE_X95Y51         FDCE                                         f  DB1/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.612     5.094    DB1/CLK
    SLICE_X95Y51         FDCE                                         r  DB1/counter_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DB1/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.490ns  (logic 1.611ns (21.506%)  route 5.879ns (78.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.255     3.742    BP2/rst_n_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  BP2/FSM_sequential_state[1]_i_2__4/O
                         net (fo=230, routed)         3.624     7.490    DB1/FSM_sequential_state_reg[0]_0
    SLICE_X95Y51         FDCE                                         f  DB1/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.612     5.094    DB1/CLK
    SLICE_X95Y51         FDCE                                         r  DB1/counter_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DB1/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.441ns  (logic 1.611ns (21.648%)  route 5.830ns (78.352%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.255     3.742    BP2/rst_n_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  BP2/FSM_sequential_state[1]_i_2__4/O
                         net (fo=230, routed)         3.575     7.441    DB1/FSM_sequential_state_reg[0]_0
    SLICE_X95Y52         FDCE                                         f  DB1/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.612     5.094    DB1/CLK
    SLICE_X95Y52         FDCE                                         r  DB1/counter_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DB1/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.441ns  (logic 1.611ns (21.648%)  route 5.830ns (78.352%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.255     3.742    BP2/rst_n_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.124     3.866 f  BP2/FSM_sequential_state[1]_i_2__4/O
                         net (fo=230, routed)         3.575     7.441    DB1/FSM_sequential_state_reg[0]_0
    SLICE_X95Y52         FDCE                                         f  DB1/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.612     5.094    DB1/CLK
    SLICE_X95Y52         FDCE                                         r  DB1/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            DB4/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.272ns (34.752%)  route 0.512ns (65.248%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.512     0.739    DB4/BTNR_IBUF
    SLICE_X110Y60        LUT5 (Prop_lut5_I4_O)        0.045     0.784 r  DB4/FSM_sequential_state[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.784    DB4/n_state[0]
    SLICE_X110Y60        FDCE                                         r  DB4/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.908     2.102    DB4/CLK
    SLICE_X110Y60        FDCE                                         r  DB4/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            DB2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.286ns (35.531%)  route 0.518ns (64.469%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    R16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           0.518     0.759    DB2/BTND_IBUF
    SLICE_X113Y59        LUT5 (Prop_lut5_I4_O)        0.045     0.804 r  DB2/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.804    DB2/n_state[0]
    SLICE_X113Y59        FDCE                                         r  DB2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.909     2.103    DB2/CLK
    SLICE_X113Y59        FDCE                                         r  DB2/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            DB3/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.303ns (37.611%)  route 0.503ns (62.389%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    N15                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.503     0.762    DB3/BTNL_IBUF
    SLICE_X110Y60        LUT5 (Prop_lut5_I4_O)        0.045     0.807 r  DB3/FSM_sequential_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.807    DB3/n_state[0]
    SLICE_X110Y60        FDCE                                         r  DB3/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.908     2.102    DB3/CLK
    SLICE_X110Y60        FDCE                                         r  DB3/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            DB5/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.282ns (34.393%)  route 0.539ns (65.607%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.539     0.776    DB5/BTNU_IBUF
    SLICE_X105Y55        LUT5 (Prop_lut5_I4_O)        0.045     0.821 r  DB5/FSM_sequential_state[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.821    DB5/n_state[0]
    SLICE_X105Y55        FDCE                                         r  DB5/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.881     2.075    DB5/CLK
    SLICE_X105Y55        FDCE                                         r  DB5/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            DB1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.261ns (29.487%)  route 0.625ns (70.513%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  BTNC_IBUF_inst/O
                         net (fo=1, routed)           0.625     0.841    DB1/BTNC_IBUF
    SLICE_X96Y54         LUT5 (Prop_lut5_I4_O)        0.045     0.886 r  DB1/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.886    DB1/n_state[0]
    SLICE_X96Y54         FDCE                                         r  DB1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.879     2.073    DB1/CLK
    SLICE_X96Y54         FDCE                                         r  DB1/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DB3/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.300ns (20.812%)  route 1.140ns (79.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.901     1.155    BP2/rst_n_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.045     1.200 f  BP2/FSM_sequential_state[1]_i_2__4/O
                         net (fo=230, routed)         0.239     1.439    DB3/FSM_sequential_state_reg[0]_2
    SLICE_X110Y60        FDCE                                         f  DB3/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.908     2.102    DB3/CLK
    SLICE_X110Y60        FDCE                                         r  DB3/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DB3/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.300ns (20.812%)  route 1.140ns (79.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.901     1.155    BP2/rst_n_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.045     1.200 f  BP2/FSM_sequential_state[1]_i_2__4/O
                         net (fo=230, routed)         0.239     1.439    DB3/FSM_sequential_state_reg[0]_2
    SLICE_X110Y60        FDCE                                         f  DB3/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.908     2.102    DB3/CLK
    SLICE_X110Y60        FDCE                                         r  DB3/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DB4/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.300ns (20.812%)  route 1.140ns (79.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.901     1.155    BP2/rst_n_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.045     1.200 f  BP2/FSM_sequential_state[1]_i_2__4/O
                         net (fo=230, routed)         0.239     1.439    DB4/counter_reg[0]_0
    SLICE_X110Y60        FDCE                                         f  DB4/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.908     2.102    DB4/CLK
    SLICE_X110Y60        FDCE                                         r  DB4/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            DB4/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.300ns (20.812%)  route 1.140ns (79.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.901     1.155    BP2/rst_n_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.045     1.200 f  BP2/FSM_sequential_state[1]_i_2__4/O
                         net (fo=230, routed)         0.239     1.439    DB4/counter_reg[0]_0
    SLICE_X110Y60        FDCE                                         f  DB4/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.908     2.102    DB4/CLK
    SLICE_X110Y60        FDCE                                         r  DB4/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.300ns (20.812%)  route 1.140ns (79.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.901     1.155    BP2/rst_n_IBUF
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.045     1.200 f  BP2/FSM_sequential_state[1]_i_2__4/O
                         net (fo=230, routed)         0.239     1.439    BP2_n_0
    SLICE_X110Y60        FDCE                                         f  FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.908     2.102    clk_IBUF_BUFG
    SLICE_X110Y60        FDCE                                         r  FSM_sequential_state_reg[0]/C





