Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Sat Nov 14 11:06:11 2015
| Host              : Manu-Asus running 64-bit major release  (build 7600)
| Command           : report_timing_summary -file ./report/sobel_timing_routed.rpt
| Design            : sobel
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 24 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.753        0.000                      0                 2750        0.078        0.000                      0                 2750        2.996        0.000                       0                  1279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.753        0.000                      0                 2750        0.078        0.000                      0                 2750        2.996        0.000                       0                  1279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.996ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 img_0_cols_V_channel_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sobel_AXIvideo2Mat_U0/p_1_reg_206_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 1.976ns (29.233%)  route 4.783ns (70.767%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 9.492 - 8.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=1278, unset)         1.665     1.665    img_0_cols_V_channel_U/ap_clk
    SLICE_X15Y28                                                      r  img_0_cols_V_channel_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDSE (Prop_fdse_C_Q)         0.456     2.121 r  img_0_cols_V_channel_U/mOutPtr_reg[0]/Q
                         net (fo=6, routed)           0.448     2.569    img_0_cols_V_channel_U/U_FIFO_sobel_img_0_cols_V_channel_shiftReg/mOutPtr[0]
    SLICE_X15Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.693 r  img_0_cols_V_channel_U/U_FIFO_sobel_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2][0]_srl3_i_3__1/O
                         net (fo=12, routed)          1.116     3.809    img_0_cols_V_channel_U/U_FIFO_sobel_img_0_cols_V_channel_shiftReg/a[0]
    SLICE_X12Y28         SRL16E (Prop_srl16e_A0_Q)    0.146     3.955 r  img_0_cols_V_channel_U/U_FIFO_sobel_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2][4]_srl3/Q
                         net (fo=1, routed)           0.652     4.607    sobel_AXIvideo2Mat_U0/out[4]
    SLICE_X13Y28         LUT6 (Prop_lut6_I3_O)        0.328     4.935 r  sobel_AXIvideo2Mat_U0/INPUT_STREAM_TREADY_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.935    sobel_AXIvideo2Mat_U0/n_0_INPUT_STREAM_TREADY_INST_0_i_7
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.485 f  sobel_AXIvideo2Mat_U0/INPUT_STREAM_TREADY_INST_0_i_4/CO[3]
                         net (fo=33, routed)          0.984     6.469    sobel_AXIvideo2Mat_U0/n_0_INPUT_STREAM_TREADY_INST_0_i_4
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.124     6.593 r  sobel_AXIvideo2Mat_U0/INPUT_STREAM_TREADY_INST_0_i_3/O
                         net (fo=4, routed)           0.711     7.303    sobel_AXIvideo2Mat_U0/n_0_INPUT_STREAM_TREADY_INST_0_i_3
    SLICE_X15Y30         LUT4 (Prop_lut4_I1_O)        0.124     7.427 f  sobel_AXIvideo2Mat_U0/INPUT_STREAM_TREADY_INST_0_i_1/O
                         net (fo=15, routed)          0.214     7.641    sobel_AXIvideo2Mat_U0/p_1_reg_2060
    SLICE_X15Y30         LUT3 (Prop_lut3_I2_O)        0.124     7.765 r  sobel_AXIvideo2Mat_U0/p_1_reg_206[0]_i_1/O
                         net (fo=12, routed)          0.659     8.424    sobel_AXIvideo2Mat_U0/n_0_p_1_reg_206[0]_i_1
    SLICE_X14Y28         FDRE                                         r  sobel_AXIvideo2Mat_U0/p_1_reg_206_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk
                         net (fo=1278, unset)         1.492     9.492    sobel_AXIvideo2Mat_U0/ap_clk
    SLICE_X14Y28                                                      r  sobel_AXIvideo2Mat_U0/p_1_reg_206_reg[0]/C
                         clock pessimism              0.150     9.642    
                         clock uncertainty           -0.035     9.607    
    SLICE_X14Y28         FDRE (Setup_fdre_C_R)       -0.429     9.178    sobel_AXIvideo2Mat_U0/p_1_reg_206_reg[0]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                  0.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sobel_Sobel_U0/grp_sobel_Filter2D_fu_61/p_012_0_i_reg_603_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sobel_Sobel_U0/grp_sobel_Filter2D_fu_61/y_1_2_1_cast_cast_reg_3069_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.190ns (40.259%)  route 0.282ns (59.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=1278, unset)         0.553     0.553    sobel_Sobel_U0/grp_sobel_Filter2D_fu_61/ap_clk
    SLICE_X23Y19                                                      r  sobel_Sobel_U0/grp_sobel_Filter2D_fu_61/p_012_0_i_reg_603_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  sobel_Sobel_U0/grp_sobel_Filter2D_fu_61/p_012_0_i_reg_603_reg[9]/Q
                         net (fo=16, routed)          0.282     0.976    sobel_Sobel_U0/grp_sobel_Filter2D_fu_61/p_012_0_i_reg_603[9]
    SLICE_X20Y20         LUT4 (Prop_lut4_I0_O)        0.049     1.025 r  sobel_Sobel_U0/grp_sobel_Filter2D_fu_61/y_1_2_1_cast_cast_reg_3069[9]_i_1/O
                         net (fo=1, routed)           0.000     1.025    sobel_Sobel_U0/grp_sobel_Filter2D_fu_61/y_1_2_1_fu_1020_p2[9]
    SLICE_X20Y20         FDRE                                         r  sobel_Sobel_U0/grp_sobel_Filter2D_fu_61/y_1_2_1_cast_cast_reg_3069_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=1278, unset)         0.821     0.821    sobel_Sobel_U0/grp_sobel_Filter2D_fu_61/ap_clk
    SLICE_X20Y20                                                      r  sobel_Sobel_U0/grp_sobel_Filter2D_fu_61/y_1_2_1_cast_cast_reg_3069_reg[9]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X20Y20         FDRE (Hold_fdre_C_D)         0.131     0.947    sobel_Sobel_U0/grp_sobel_Filter2D_fu_61/y_1_2_1_cast_cast_reg_3069_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                           
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     8.000   5.056  RAMB18_X0Y10  sobel_Sobel_U0/grp_sobel_Filter2D_fu_61/k_buf_0_val_0_U/sobel_Filter2D_k_buf_0_val_0_ram_U/ram_reg/CLKARDCLK  
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     3.976   2.996  SLICE_X12Y34  img_1_data_stream_2_V_U/U_FIFO_sobel_img_1_data_stream_2_V_shiftReg/SRL_SIG_reg[1][0]_srl2/CLK                
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     3.976   2.996  SLICE_X10Y31  img_0_data_stream_1_V_U/U_FIFO_sobel_img_0_data_stream_1_V_shiftReg/SRL_SIG_reg[1][0]_srl2/CLK                



