digraph "CFG for '_Z20transposeDiagonalRowPfS_ii' function" {
	label="CFG for '_Z20transposeDiagonalRowPfS_ii' function";

	Node0x4dc96e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %7 = add i32 %5, %6\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr inbounds i8, i8 addrspace(4)* %8, i64 12\l  %10 = bitcast i8 addrspace(4)* %9 to i32 addrspace(4)*\l  %11 = load i32, i32 addrspace(4)* %10, align 4, !tbaa !4\l  %12 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %13 = bitcast i8 addrspace(4)* %12 to i16 addrspace(4)*\l  %14 = load i16, i16 addrspace(4)* %13, align 4, !range !13, !invariant.load\l... !14\l  %15 = zext i16 %14 to i32\l  %16 = udiv i32 %11, %15\l  %17 = mul i32 %16, %15\l  %18 = icmp ugt i32 %11, %17\l  %19 = zext i1 %18 to i32\l  %20 = add i32 %16, %19\l  %21 = urem i32 %7, %20\l  %22 = mul i32 %21, %15\l  %23 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %24 = add i32 %22, %23\l  %25 = getelementptr i8, i8 addrspace(4)* %8, i64 6\l  %26 = bitcast i8 addrspace(4)* %25 to i16 addrspace(4)*\l  %27 = load i16, i16 addrspace(4)* %26, align 2, !range !13, !invariant.load\l... !14\l  %28 = zext i16 %27 to i32\l  %29 = mul i32 %5, %28\l  %30 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !15\l  %31 = add i32 %29, %30\l  %32 = icmp ult i32 %24, %2\l  %33 = icmp ult i32 %31, %3\l  %34 = select i1 %32, i1 %33, i1 false\l  br i1 %34, label %35, label %45\l|{<s0>T|<s1>F}}"];
	Node0x4dc96e0:s0 -> Node0x4dcb820;
	Node0x4dc96e0:s1 -> Node0x4dcd9f0;
	Node0x4dcb820 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%35:\l35:                                               \l  %36 = mul i32 %31, %2\l  %37 = add i32 %36, %24\l  %38 = zext i32 %37 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %1, i64 %38\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !16,\l... !amdgpu.noclobber !14\l  %41 = mul i32 %24, %3\l  %42 = add i32 %31, %41\l  %43 = zext i32 %42 to i64\l  %44 = getelementptr inbounds float, float addrspace(1)* %0, i64 %43\l  store float %40, float addrspace(1)* %44, align 4, !tbaa !16\l  br label %45\l}"];
	Node0x4dcb820 -> Node0x4dcd9f0;
	Node0x4dcd9f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  ret void\l}"];
}
