#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Jun 14 16:35:06 2025
# Process ID: 13476
# Current directory: C:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.runs/transceiver_Receiver_IP_0_0_synth_1
# Command line: vivado.exe -log transceiver_Receiver_IP_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source transceiver_Receiver_IP_0_0.tcl
# Log file: C:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.runs/transceiver_Receiver_IP_0_0_synth_1/transceiver_Receiver_IP_0_0.vds
# Journal file: C:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.runs/transceiver_Receiver_IP_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source transceiver_Receiver_IP_0_0.tcl -notrace
Command: synth_design -top transceiver_Receiver_IP_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 380.977 ; gain = 100.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'transceiver_Receiver_IP_0_0' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ip/transceiver_Receiver_IP_0_0/synth/transceiver_Receiver_IP_0_0.vhd:83]
	Parameter C_Receiver_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_Receiver_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Receiver_IP_v1_0' declared at 'c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/hdl/Receiver_IP_v1_0.vhd:5' bound to instance 'U0' of component 'Receiver_IP_v1_0' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ip/transceiver_Receiver_IP_0_0/synth/transceiver_Receiver_IP_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Receiver_IP_v1_0' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/hdl/Receiver_IP_v1_0.vhd:49]
	Parameter C_Receiver_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_Receiver_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Receiver_IP_v1_0_Receiver' declared at 'c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/hdl/Receiver_IP_v1_0_Receiver.vhd:5' bound to instance 'Receiver_IP_v1_0_Receiver_inst' of component 'Receiver_IP_v1_0_Receiver' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/hdl/Receiver_IP_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Receiver_IP_v1_0_Receiver' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/hdl/Receiver_IP_v1_0_Receiver.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/hdl/Receiver_IP_v1_0_Receiver.vhd:240]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/hdl/Receiver_IP_v1_0_Receiver.vhd:370]
	Parameter DATA_SIZE bound to: 4 - type: integer 
	Parameter CICLOS bound to: 1250000 - type: integer 
INFO: [Synth 8-3491] module 'receiver_ip' declared at 'c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/receiver_ip.vhd:4' bound to instance 'receiver_ip_inst' of component 'receiver_ip' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/hdl/Receiver_IP_v1_0_Receiver.vhd:404]
INFO: [Synth 8-638] synthesizing module 'receiver_ip' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/receiver_ip.vhd:19]
	Parameter DATA_SIZE bound to: 4 - type: integer 
	Parameter CICLOS bound to: 1250000 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at 'c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/meta_harden.vhd:27' bound to instance 'meta_serial_inst' of component 'meta_harden' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/receiver_ip.vhd:67]
INFO: [Synth 8-638] synthesizing module 'meta_harden' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/meta_harden.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (1#1) [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/meta_harden.vhd:36]
	Parameter DATA_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'receiver' declared at 'c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/receiver.vhd:5' bound to instance 'receiver_inst' of component 'receiver' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/receiver_ip.vhd:75]
INFO: [Synth 8-638] synthesizing module 'receiver' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/receiver.vhd:19]
	Parameter DATA_SIZE bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element premble_reg was removed.  [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/receiver.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element payload_reg was removed.  [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/receiver.vhd:79]
WARNING: [Synth 8-6014] Unused sequential element data_rx_reg was removed.  [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/receiver.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element crc_rx_reg was removed.  [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/receiver.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element crc_calc_reg was removed.  [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/receiver.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'receiver' (2#1) [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/receiver.vhd:19]
	Parameter N bound to: 1250000 - type: integer 
INFO: [Synth 8-3491] module 'genEna' declared at 'c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/genEna.vhd:6' bound to instance 'genEna_inst' of component 'genEna' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/receiver_ip.vhd:89]
INFO: [Synth 8-638] synthesizing module 'genEna' [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/genEna.vhd:18]
	Parameter N bound to: 1250000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'genEna' (3#1) [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/genEna.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'receiver_ip' (4#1) [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/src/receiver_ip.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/hdl/Receiver_IP_v1_0_Receiver.vhd:233]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/hdl/Receiver_IP_v1_0_Receiver.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'Receiver_IP_v1_0_Receiver' (5#1) [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/hdl/Receiver_IP_v1_0_Receiver.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Receiver_IP_v1_0' (6#1) [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ipshared/1ac6/hdl/Receiver_IP_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'transceiver_Receiver_IP_0_0' (7#1) [c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ip/transceiver_Receiver_IP_0_0/synth/transceiver_Receiver_IP_0_0.vhd:83]
WARNING: [Synth 8-3331] design Receiver_IP_v1_0_Receiver has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Receiver_IP_v1_0_Receiver has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Receiver_IP_v1_0_Receiver has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Receiver_IP_v1_0_Receiver has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Receiver_IP_v1_0_Receiver has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Receiver_IP_v1_0_Receiver has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 435.715 ; gain = 155.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 435.715 ; gain = 155.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 435.715 ; gain = 155.441
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 754.066 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 754.066 ; gain = 473.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 754.066 ; gain = 473.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 754.066 ; gain = 473.793
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'receiver'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         preamble_search |                              001 |                               00
               receiving |                              010 |                               01
               wait_idle |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 754.066 ; gain = 473.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
Module genEna 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Receiver_IP_v1_0_Receiver 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design transceiver_Receiver_IP_0_0 has unconnected port receiver_awprot[2]
WARNING: [Synth 8-3331] design transceiver_Receiver_IP_0_0 has unconnected port receiver_awprot[1]
WARNING: [Synth 8-3331] design transceiver_Receiver_IP_0_0 has unconnected port receiver_awprot[0]
WARNING: [Synth 8-3331] design transceiver_Receiver_IP_0_0 has unconnected port receiver_arprot[2]
WARNING: [Synth 8-3331] design transceiver_Receiver_IP_0_0 has unconnected port receiver_arprot[1]
WARNING: [Synth 8-3331] design transceiver_Receiver_IP_0_0 has unconnected port receiver_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/Receiver_IP_v1_0_Receiver_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/Receiver_IP_v1_0_Receiver_inst/axi_rresp_reg[0]' (FDRE) to 'U0/Receiver_IP_v1_0_Receiver_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Receiver_IP_v1_0_Receiver_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/Receiver_IP_v1_0_Receiver_inst/axi_bresp_reg[0]' (FDRE) to 'U0/Receiver_IP_v1_0_Receiver_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Receiver_IP_v1_0_Receiver_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/Receiver_IP_v1_0_Receiver_inst/receiver_ip_inst/receiver_inst/preamble_reg_reg[2]) is unused and will be removed from module transceiver_Receiver_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Receiver_IP_v1_0_Receiver_inst/receiver_ip_inst/receiver_inst/payload_reg_reg[6]) is unused and will be removed from module transceiver_Receiver_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Receiver_IP_v1_0_Receiver_inst/aw_en_reg) is unused and will be removed from module transceiver_Receiver_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Receiver_IP_v1_0_Receiver_inst/axi_bresp_reg[1]) is unused and will be removed from module transceiver_Receiver_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Receiver_IP_v1_0_Receiver_inst/axi_araddr_reg[1]) is unused and will be removed from module transceiver_Receiver_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Receiver_IP_v1_0_Receiver_inst/axi_araddr_reg[0]) is unused and will be removed from module transceiver_Receiver_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Receiver_IP_v1_0_Receiver_inst/axi_awaddr_reg[1]) is unused and will be removed from module transceiver_Receiver_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Receiver_IP_v1_0_Receiver_inst/axi_awaddr_reg[0]) is unused and will be removed from module transceiver_Receiver_IP_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Receiver_IP_v1_0_Receiver_inst/axi_rresp_reg[1]) is unused and will be removed from module transceiver_Receiver_IP_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 754.066 ; gain = 473.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 760.602 ; gain = 480.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 760.895 ; gain = 480.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 780.930 ; gain = 500.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 780.930 ; gain = 500.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 780.930 ; gain = 500.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 780.930 ; gain = 500.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 780.930 ; gain = 500.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 780.930 ; gain = 500.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 780.930 ; gain = 500.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    11|
|2     |LUT1   |     2|
|3     |LUT2   |     2|
|4     |LUT3   |     7|
|5     |LUT4   |    17|
|6     |LUT5   |    33|
|7     |LUT6   |    20|
|8     |FDRE   |   178|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------+------+
|      |Instance                           |Module                    |Cells |
+------+-----------------------------------+--------------------------+------+
|1     |top                                |                          |   272|
|2     |  U0                               |Receiver_IP_v1_0          |   272|
|3     |    Receiver_IP_v1_0_Receiver_inst |Receiver_IP_v1_0_Receiver |   272|
|4     |      receiver_ip_inst             |receiver_ip               |    79|
|5     |        genEna_inst                |genEna                    |    38|
|6     |        meta_serial_inst           |meta_harden               |     2|
|7     |        receiver_inst              |receiver                  |    39|
+------+-----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 780.930 ; gain = 500.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 780.930 ; gain = 182.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 780.930 ; gain = 500.656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 784.039 ; gain = 515.289
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.runs/transceiver_Receiver_IP_0_0_synth_1/transceiver_Receiver_IP_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.srcs/sources_1/bd/transceiver/ip/transceiver_Receiver_IP_0_0/transceiver_Receiver_IP_0_0.xci
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/MyS_workspace/TPFinal/Sintesis/Transceiver/Transceiver.runs/transceiver_Receiver_IP_0_0_synth_1/transceiver_Receiver_IP_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file transceiver_Receiver_IP_0_0_utilization_synth.rpt -pb transceiver_Receiver_IP_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 784.039 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 14 16:36:39 2025...
