// Seed: 2360686822
module module_0 (
    output id_2,
    input reg id_3,
    input id_4,
    output logic id_5,
    input logic id_6,
    output logic id_7
);
  always @(posedge 1) begin
    id_3 <= 1 % id_5;
  end
endmodule
