vendor_name = ModelSim
source_file = 1, C:/Users/Austin/Documents/GitHub/MPU341/design/MPU341.sdc
source_file = 1, C:/Users/Austin/Documents/GitHub/MPU341/design/program_sequencer.v
source_file = 1, C:/Users/Austin/Documents/GitHub/MPU341/design/program_memory.v
source_file = 1, C:/Users/Austin/Documents/GitHub/MPU341/design/MPU341_top.v
source_file = 1, C:/Users/Austin/Documents/GitHub/MPU341/design/instruction_decoder.v
source_file = 1, C:/Users/Austin/Documents/GitHub/MPU341/design/data_memory.v
source_file = 1, C:/Users/Austin/Documents/GitHub/MPU341/design/computational_unit.v
source_file = 1, C:/Users/Austin/Documents/GitHub/MPU341/design/rom.hex
source_file = 1, C:/Users/Austin/Documents/GitHub/MPU341/design/rom.qip
source_file = 1, C:/Users/Austin/Documents/GitHub/MPU341/design/rom.v
source_file = 1, C:/Users/Austin/Documents/GitHub/MPU341/design/db/MPU341_top.cbx.xml
source_file = 1, c:/engapps/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/engapps/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/engapps/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/engapps/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/engapps/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/engapps/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/engapps/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/engapps/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/engapps/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/engapps/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Austin/Documents/GitHub/MPU341/design/db/altsyncram_cl91.tdf
design_name = program_memory
instance = comp, \data[0]~output , data[0]~output, program_memory, 1
instance = comp, \data[1]~output , data[1]~output, program_memory, 1
instance = comp, \data[2]~output , data[2]~output, program_memory, 1
instance = comp, \data[3]~output , data[3]~output, program_memory, 1
instance = comp, \data[4]~output , data[4]~output, program_memory, 1
instance = comp, \data[5]~output , data[5]~output, program_memory, 1
instance = comp, \data[6]~output , data[6]~output, program_memory, 1
instance = comp, \data[7]~output , data[7]~output, program_memory, 1
instance = comp, \clk~input , clk~input, program_memory, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, program_memory, 1
instance = comp, \addr[0]~input , addr[0]~input, program_memory, 1
instance = comp, \addr[1]~input , addr[1]~input, program_memory, 1
instance = comp, \addr[2]~input , addr[2]~input, program_memory, 1
instance = comp, \addr[3]~input , addr[3]~input, program_memory, 1
instance = comp, \addr[4]~input , addr[4]~input, program_memory, 1
instance = comp, \addr[5]~input , addr[5]~input, program_memory, 1
instance = comp, \addr[6]~input , addr[6]~input, program_memory, 1
instance = comp, \addr[7]~input , addr[7]~input, program_memory, 1
instance = comp, \rom_module|altsyncram_component|auto_generated|ram_block1a0 , rom_module|altsyncram_component|auto_generated|ram_block1a0, program_memory, 1
