

================================================================
== Vivado HLS Report for 'phasedetector'
================================================================
* Date:           Thu Oct 20 03:43:33 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        phase_detector
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   20|   20|    8|    8| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+-----+-----+-----+-----+----------+
        |                                          |                               |  Latency  |  Interval | Pipeline |
        |                 Instance                 |             Module            | min | max | min | max |   Type   |
        +------------------------------------------+-------------------------------+-----+-----+-----+-----+----------+
        |grp_phasedetector_fir_fu_78               |phasedetector_fir              |    9|    9|    8|    8| function |
        |grp_phasedetector_cordiccart2pol1_fu_126  |phasedetector_cordiccart2pol1  |   10|   10|    1|    1| function |
        +------------------------------------------+-------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      1|
|FIFO             |        0|      -|      10|     64|
|Instance         |       32|      -|    3429|   4271|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      4|
|Register         |        -|      -|       5|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       32|      0|    3444|   4340|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       11|      0|       3|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+-------+------+------+
    |             Instance             |             Module            | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------+-------------------------------+---------+-------+------+------+
    |phasedetector_cordiccart2pol1_U0  |phasedetector_cordiccart2pol1  |        0|      0|   714|  2344|
    |phasedetector_fir_U0              |phasedetector_fir              |       32|      0|  2715|  1927|
    +----------------------------------+-------------------------------+---------+-------+------+------+
    |Total                             |                               |       32|      0|  3429|  4271|
    +----------------------------------+-------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------+---------+---+----+------+-----+---------+
    |  Name | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-------+---------+---+----+------+-----+---------+
    |x_V_U  |        0|  5|  32|     2|   20|       40|
    |y_V_U  |        0|  5|  32|     2|   20|       40|
    +-------+---------+---+----+------+-----+---------+
    |Total  |        0| 10|  64|     4|   40|       80|
    +-------+---------+---+----+------+-----+---------+

    * Expression: 
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |phasedetector_cordiccart2pol1_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                      |          |      0|  0|   1|           1|           1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_chn_write_phasedetector_fir_U0_x_V  |   1|          2|    1|          2|
    |ap_chn_write_phasedetector_fir_U0_y_V  |   1|          2|    1|          2|
    |ap_sig_ready_x_V_full_n                |   1|          2|    1|          2|
    |ap_sig_ready_y_V_full_n                |   1|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |   4|          8|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_CS                                             |  1|   0|    1|          0|
    |ap_reg_procdone_phasedetector_cordiccart2pol1_U0  |  1|   0|    1|          0|
    |ap_reg_procdone_phasedetector_fir_U0              |  1|   0|    1|          0|
    |ap_reg_ready_x_V_full_n                           |  1|   0|    1|          0|
    |ap_reg_ready_y_V_full_n                           |  1|   0|    1|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             |  5|   0|    5|          0|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|I_V             |  in |   20|   ap_none  |      I_V      |    scalar    |
|Q_V             |  in |   20|   ap_none  |      Q_V      |    scalar    |
|R_V             | out |   20|   ap_vld   |      R_V      |    pointer   |
|R_V_ap_vld      | out |    1|   ap_vld   |      R_V      |    pointer   |
|theta_V         | out |   20|   ap_vld   |    theta_V    |    pointer   |
|theta_V_ap_vld  | out |    1|   ap_vld   |    theta_V    |    pointer   |
|ap_clk          |  in |    1| ap_ctrl_hs | phasedetector | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | phasedetector | return value |
|ap_done         | out |    1| ap_ctrl_hs | phasedetector | return value |
|ap_start        |  in |    1| ap_ctrl_hs | phasedetector | return value |
|ap_idle         | out |    1| ap_ctrl_hs | phasedetector | return value |
|ap_ready        | out |    1| ap_ctrl_hs | phasedetector | return value |
+----------------+-----+-----+------------+---------------+--------------+

