// Seed: 3526138830
module module_0 (
    input tri1 id_0,
    input supply1 id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  wor id_4 = 1;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_3 (
    output wire id_0,
    output tri0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    output tri id_4,
    output wor id_5,
    output supply1 id_6,
    output tri id_7,
    input wand id_8,
    output uwire id_9,
    output supply0 id_10,
    input uwire id_11,
    output wire id_12,
    output tri id_13,
    output uwire id_14,
    output wire id_15,
    input wor id_16,
    input uwire id_17,
    input tri id_18,
    input wand id_19,
    input wor id_20,
    input tri id_21,
    output wand id_22,
    output wand id_23,
    input uwire id_24,
    input tri id_25
);
  wire id_27;
  module_2 modCall_1 (
      id_27,
      id_27
  );
endmodule
