// DSP 56300 family 24-bit DSP emulator

#include "dsp.h"

#include <atomic>
#include <chrono>
#include <cstdio>
#include <cstdlib>
#include <cstring>
#include <iomanip>
#include <thread>

#include "registers.h"
#include "types.h"
#include "memory.h"
#include "disasm.h"
#include "aar.h"
#include "debuggerinterface.h"
#include "dspconfig.h"
#include "interrupts.h"
#include "opcodecycles.h"

#include "dsp_decode.inl"

#include "dsp_ops.inl"
#include "dsp_ops_alu.inl"
#include "dsp_ops_bra.inl"
#include "dsp_ops_jmp.inl"
#include "dsp_ops_move.inl"

#include "dsp_jumptable.inl"
#include "interpreterpolling.inl"

#include "jit.h"

#if 0
#	define LOGSC(F)	logSC(F)
#else
#	define LOGSC(F)	{}
#endif

//

namespace dsp56k
{

	Jumptable g_jumptable;

	void dspExecDefaultPreventInterrupt(DSP* _dsp) noexcept
	{
		_dsp->execDefaultPreventInterrupt();
	}
	void dspExecNop(DSP*) noexcept
	{
	}
	void dspExecInterrupts(DSP* _dsp) noexcept
	{
		_dsp->execInterrupts();
	}

	template <typename Ta, typename Tb> void dspExecPeripherals(DSP* _dsp) noexcept
	{
		_dsp->execPeriph<Ta, Tb>();
	}

	template <typename Ta, typename Tb> DSP::TInterruptFunc findExecPeripheralsFuncT(IPeripherals* _pX, IPeripherals* _pY) noexcept
	{
		if(dynamic_cast<Ta*>(_pX) && dynamic_cast<Tb*>(_pY))
			return &dspExecPeripherals<Ta, Tb>;
		return nullptr;
	}

	DSP::TInterruptFunc findExecPeripheralsFunc(IPeripherals* _pX, IPeripherals* _pY) noexcept
	{
		if(const auto func = findExecPeripheralsFuncT<Peripherals56362, PeripheralsNop>(_pX, _pY))		return func;
		if(const auto func = findExecPeripheralsFuncT<Peripherals56362, Peripherals56367>(_pX, _pY))	return func;
		if(const auto func = findExecPeripheralsFuncT<Peripherals56303, PeripheralsNop>(_pX, _pY))		return func;
		if(const auto func = findExecPeripheralsFuncT<PeripheralsNop, PeripheralsNop>(_pX, _pY))		return func;
		assert(false && "Peripherals configuration is not supported");
		return nullptr;
	}

	// _____________________________________________________________________________
	// DSP
	//
	DSP::DSP(Memory& _memory, IPeripherals* _pX, IPeripherals* _pY)
		: mem(_memory)
		, perif({_pX, _pY})
		, pcCurrentInstruction(0xffffff)
		, m_execPeripheralsFunc(findExecPeripheralsFunc(_pX, _pY))
		, m_jit(*this)
		, m_interruptFunc(m_execPeripheralsFunc)
		, m_disasm(m_opcodes)
	{
		assert(_pX != _pY && "cannot use the same peripherals twice");

		mem.setDSP(this);

		m_disasm.addSymbols(mem);
		
		perif[0]->setDSP(this);
		perif[1]->setDSP(this);

		// the mirrored deadline test can only be derived once the peripherals know us
		refreshPeripheralCheck();

		perif[0]->setSymbols(m_disasm);
		perif[1]->setSymbols(m_disasm);

		// Normal JIT execution uses JitBlockChain's dispatch/cache structures and
		// never reads the interpreter opcode cache. Keep that large per-PC table
		// absent unless this build actually executes through the interpreter.
		if constexpr(!g_useJIT)
			clearOpcodeCache();

		resetHW();
	}

	// _____________________________________________________________________________
	// resetHW
	//
	void DSP::resetHW()
	{
		// 100162AEd01.pdf - page 2-16

		// TODO: internal peripheral devices are reset
		perif[0]->reset();
		if(perif[1] != perif[0])
			perif[1]->reset();

		for (int i=0;i<8;i++) set_m(i, 0xFFFFFF);
		reg.r[0] = reg.r[1] = reg.r[2] = reg.r[3] = reg.r[4] = reg.r[5] = reg.r[6] = reg.r[7] = TReg24(int(0));
		reg.n[0] = reg.n[1] = reg.n[2] = reg.n[3] = reg.n[4] = reg.n[5] = reg.n[6] = reg.n[7] = TReg24(int(0));

		iprc(0);
		iprp(0);

		// TODO: The Bus Control Register (BCR), the Address Attribute Registers (AAR3�AAR0) and the DRAM Control Register (DCR) are set to their initial values as described in Chapter 9, External Memory Interface (Port A). The initial value causes a maximum number of wait states to be added to every external memory access.

		reg.sp = TReg24(int(0));
		reg.sc = TReg5(char(0));

		reg.sz.var = 0xbadbad; // The SZ register is not initialized during hardware reset, and must be set, using a MOVEC instruction, prior to enabling the stack extension.

		const SRMask srClear		= static_cast<SRMask>(SR_RM | SR_SM | SR_CE | SR_SA | SR_FV | SR_LF | SR_DM | SR_SC | SR_S0 | SR_S1 | 0xf);
		const SRMask srSet		= static_cast<SRMask>(SR_CP0 | SR_CP1 | SR_I0 | SR_I1);

		sr_clear( srClear );
		sr_set	( srSet );

		resetCCRCache();

		// The Instruction Cache Controller is initialized as described in Chapter 8,	Instruction Cache.
		cache.reset();
		sr_clear( SR_CE );

		// TODO: The PLL Control register is initialized as described in Chapter 6, PLL and Clock Generator.

		reg.vba = TReg24(int(0));

		// TODO: The DSP56300 core remains in the Reset state until RESET is deasserted. Upon leaving the Reset state, the Chip Operating mode bits of the OMR are loaded from the external mode select pins (MODA, MODB, MODC, MODD), and program execution begins at the program memory address as described in Chapter 11, Operating Modes and Memory Spaces.

		reg.pc = TReg24(int(0));
		reg.omr = TReg24(int(0));
		
		m_instructions = 0;
		m_cycles = 0;
		m_jit.resetHW();
	}

	void DSP::execInterrupts()
	{
		// M3 hardening: never read front() on an empty queue. execInterrupts is entered via
		// m_interruptFunc == dspExecInterrupts, which is normally set only when an interrupt is
		// pending; but the WAIT cooperative-yield path and a masked-then-drained interrupt can leave
		// it armed with the queue empty. front() on an empty ring returns a STALE vector (a wrapped
		// read of an already-popped slot) which, if masked, spins here without restoring peripheral
		// processing - freezing the DSP's clocks. Fall back to peripherals instead.
		if(m_pendingInterrupts.empty())
		{
			setInterruptFunc(m_execPeripheralsFunc);
			m_execPeripheralsFunc(this);
			return;
		}

		const auto interrupt = m_pendingInterrupts.front();

		if(interrupt >= Vba_End)
		{
			m_customInterrupts[interrupt - Vba_End]();

			{
				m_processingMode = Default;
				m_pendingInterrupts.pop_front();

				if (m_pendingInterrupts.empty())
					setInterruptFunc(m_execPeripheralsFunc);
				else
					setInterruptFunc(&dspExecInterrupts);
			}

			return;
		}

		const auto vba = interrupt;

		if(isInterruptMasked(vba))
		{
			// The pending interrupt is currently masked (the program raised the IPL above its
			// priority). Do NOT freeze peripheral processing while it waits to be unmasked: keep
			// the DSP's peripherals (ESSI clock, DMA, timers) advancing, otherwise a program that
			// raises the IPL and then polls a peripheral-driven condition (e.g. DSP1's main loop
			// polling DMA0 progress at IPL 3 with a masked DMA0 interrupt pending) deadlocks - the
			// awaited peripheral event can never occur because m_interruptFunc stays parked here
			// and never runs the peripherals. Re-checked every step; serviced the moment the IPL
			// drops. (Latent since peripherals were gated behind interrupt servicing; exposed by
			// the deterministic single-thread MD scheduler, which lands the injection at IPL 3.)
			m_execPeripheralsFunc(this);
			return;
		}

		// it is important that the processing mode is switched first before popping the vector to prevent a possible race condition in hasPendingInterrupt()
		{
			m_processingMode = FastInterrupt;
			m_pendingInterrupts.pop_front();
		}

		execInterrupt(vba);
	}

	void DSP::execInterrupt(const TWord vba)
	{

		pcCurrentInstruction = vba;
		m_processingMode = FastInterrupt;

		// Host-command arbitration release hook (HDI08 A2): the moment a vector is serviced, notify a
		// registered consumer so it can lift its HCP-priority mainline hold for this exact vector.
		// Unset by default -> no effect for the shipping synths.
		if(m_interruptServicedCallback)
			m_interruptServicedCallback(vba);

#if DSP56300_DEBUGGER
		if(m_debugger)
			m_debugger->onExec(vba);
#endif

		if(g_useJIT)
		{
			LOGJITPC(vba);
			const auto pc = getPC();
			m_jit.getTrampoline().execOne(&reg, vba, m_jitEntries[vba]);
			if(m_processingMode != LongInterrupt)
			{
				m_processingMode = DefaultPreventInterrupt;
				setInterruptFunc(&dspExecDefaultPreventInterrupt);
				setPC(pc);
			}
			else
			{
				m_jit.checkModeChange();
			}
		}
		else
		{
			TWord op0, op1;
			memReadOpcode(vba, op0, op1);

			const auto oldSP = reg.sp.var;

			m_opWordB = op1;

			execOp(op0);

			const auto jumped = reg.sp.var - oldSP;

			// only exec the second op if the first one was a one-word op and we did not jump into a long interrupt
			if(m_currentOpLen == 1 && !jumped)
			{
				pcCurrentInstruction = vba+1;
				m_opWordB = 0;
				execOp(op1);

				// fast interrupt done
				m_processingMode = DefaultPreventInterrupt;
				setInterruptFunc(&dspExecDefaultPreventInterrupt);
			}
			else if(jumped)
			{
				// Long Interrupt

				// If one of the instructions in the fast routine is a JSR, then a long interrupt routine is formed.
				// The following actions occur during execution of the JSR instruction when it occurs in the interrupt
				// starting address or in the next address:

				// 1.The PC (containing the return address) and the SR are stacked.
				// 2.The Loop Flag is cleared.
				// 3.The Scaling mode bits (S[1�0]) in the Status Register (SR) are cleared.
				// 4.The Sixteen-bit Arithmetic (SA) mode bit is cleared.
				// 5.The IPL is raised to disallow further interrupts of the same or lower levels.

				sr_clear(static_cast<CCRMask>(SR_S1 | SR_S0 | SR_SA | SR_LF));

				m_processingMode = LongInterrupt;
				setInterruptFunc(&dspExecNop);
			}
			else
			{
				// Default Processing, no interrupt
				m_processingMode = DefaultPreventInterrupt;
				setInterruptFunc(&dspExecDefaultPreventInterrupt);
			}
		}
	}

	void DSP::execDefaultPreventInterrupt()
	{
		m_processingMode = Default;

		if(m_pendingInterrupts.empty())
			setInterruptFunc(m_execPeripheralsFunc);
		else
			setInterruptFunc(&dspExecInterrupts);
	}

	void DSP::terminate()
	{
		m_terminate.store(true, std::memory_order_relaxed);

		for(size_t i=0; i<perif.size(); ++i)
			perif[i]->terminate();
	}

	void DSP::onInvalidPC(const TWord _pc) noexcept
	{
		// execJit() bounds-checks the PC against the SIZE OF THE DISPATCH TABLE, which is what makes indexing it
		// safe. That is not the same as "outside P memory": the table is an MmuArray, and in the non-MMU fallback
		// build it is grown ON DEMAND, so a perfectly legitimate high PC can land here simply because the table has
		// not been grown that far yet. Grow it and return - the PC is unchanged, so the next execJit() dispatches
		// it normally. (With the MMU-backed array the table always spans sizeP() and this never triggers.)
		if(_pc < mem.sizeP() && m_jit.ensurePcDispatchable(_pc))
			return;

		// The PC really did leave the range of valid P memory. Executing from here is impossible, and indexing the
		// JIT dispatch table with it would call a garbage/null function pointer, killing the host process. Report
		// once, report enough state to diagnose the invalid transition, then halt this DSP.
		// NOTE: this is a SAFETY NET only. Reaching this point always means there is a real bug elsewhere (either
		// in the emulation or in the guest program/data being fed to it).
		if(!m_invalidPCReported)
		{
			m_invalidPCReported = true;

			const auto sp = static_cast<uint32_t>(reg.sp.var) & 0x3f;

			std::fprintf(stderr, "[DSP] INVALID PC %06x (valid P memory is 0 - %06x), DSP halted. sr=%06x sp=%u omr=%06x mode=%d instructions=%llu\n",
				_pc, mem.sizeP() ? mem.sizeP() - 1 : 0,
				static_cast<uint32_t>(reg.sr.var) & 0xffffff, sp,
				static_cast<uint32_t>(reg.omr.var) & 0xffffff, static_cast<int>(m_processingMode),
				static_cast<unsigned long long>(m_instructions));

			// the system stack tells us where we came from: each entry is SSH:SSL = PC<<24 | SR
			for(uint32_t i=0; i<=sp && i<16; ++i)
			{
				const auto e = static_cast<uint64_t>(reg.ss[i].var) & 0xffffffffffffULL;
				std::fprintf(stderr, "[DSP]   ss[%u] pc=%06x sr=%06x\n", i, static_cast<uint32_t>(e >> 24), static_cast<uint32_t>(e & 0xffffff));
			}
			std::fflush(stderr);
		}

		// halted: do not execute anything anymore, but keep the thread alive so that the rest of the machine (and the
		// user) can observe the state instead of getting a segfault. Sleep to not burn a core.
		std::this_thread::sleep_for(std::chrono::milliseconds(1));
	}

	void DSP::setDebugger(DebuggerInterface* _debugger)
	{
		if(m_debugger == _debugger)
			return;

		if(m_debugger)
			m_debugger->onDetach();

		m_debugger = _debugger;

		if(m_debugger)
		{
			m_debugger->onAttach();

			if constexpr(g_useJIT)
				m_jit.onDebuggerAttached(*m_debugger);
		}
	}

	std::string DSP::getSSindent() const
	{
		std::stringstream ss;

		for(TWord i=0; i<ssIndex(); ++i)
			ss << "\t";

		return std::string(ss.str());
	}


	void DSP::exec_jump(const TInstructionFunc& _func, TWord _op)
	{
		(this->*_func)(_op);
	}

	bool DSP::exec_parallel(const TInstructionFunc& funcMove, const TInstructionFunc& funcAlu, const TWord _op)
	{
		// simulate latches registers for parallel instructions

		// ALU op can only write to either A or B
		// these are raw copies of the left-aligned values, comparing and restoring them needs no conversion
		const auto preAluA = reg.a;
		const auto preAluB = reg.b;

		exec_jump(funcAlu, _op);

		const auto postAluA = reg.a;
		const auto postAluB = reg.b;

		reg.a = preAluA;
		reg.b = preAluB;

		exec_jump(funcMove, _op);

		if (postAluA != preAluA)
			reg.a = postAluA;

		if (postAluB != preAluB)
			reg.b = postAluB;

		return true;
	}

	// _____________________________________________________________________________
	// logSC
	//
	void DSP::logSC( const char* _func ) const
	{
		if( strstr(_func, "DO" ) )
			return;

		const std::string indent = getSSindent();

		LOG( indent << " SC=" << std::hex << std::setw(6) << std::setfill('0') << (int)reg.sc.var << " pcOld=" << pcCurrentInstruction << " pcNew=" << reg.pc.var << " ictr=" << (m_instructions & 0xffffff) << " func=" << _func );
	}

	// _____________________________________________________________________________
	// resetSW
	//
	void DSP::resetSW()
	{
		/*
		Reset the interrupt priority register and all on-chip peripherals. This is a
		software reset, which is not equivalent to a hardware RESET since only on-chip peripherals
		and the interrupt structure are affected. The processor state is not affected, and execution
		continues with the next instruction. All interrupt sources are disabled except for the stack
		error, NMI, illegal instruction, Trap, Debug request, and hardware reset interrupts.
		*/

		perif[0]->reset();
		if(perif[1] != perif[0])
			perif[1]->reset();
	}

	void DSP::jsr(const TReg24& _val)
	{
		pushPCSR();
		setPC(_val);
	}

	void DSP::setCCRDirty(bool ab, const TReg56& _alu, uint32_t _dirtyBitsMask)
	{
//		if(ccrCache.dirty && ccrCache.ab != ab)
//			updateDirtyCCR();

		ccrCache.dirty |= _dirtyBitsMask;
		ccrCache.alu = _alu;
		ccrCache.ab = ab;
	}

	void DSP::updateDirtyCCR() const
	{
		if(!ccrCache.dirty)
			return;

		auto& dsp = const_cast<DSP&>(*this);

		dsp.ccrCache.dirty = 0;
		
//		dsp.sr_s_update();
		dsp.sr_e_update(ccrCache.alu);
		dsp.sr_u_update(ccrCache.alu);
		dsp.sr_n_update(ccrCache.alu);
	}

	void DSP::sr_debug(char* _dst) const
	{
		_dst[8] = 0;
		_dst[7] = sr_test(CCR_C) ? 'C' : 'c';
		_dst[6] = sr_test(CCR_V) ? 'V' : 'v';
		_dst[5] = sr_test(CCR_Z) ? 'Z' : 'z';
		_dst[4] = sr_test(CCR_N) ? 'N' : 'n';
		_dst[3] = sr_test(CCR_U) ? 'U' : 'u';
		_dst[2] = sr_test(CCR_E) ? 'E' : 'e';
		_dst[1] = sr_test(CCR_L) ? 'L' : 'l';
		_dst[0] = sr_test(CCR_S) ? 'S' : 's';
	}

	// _____________________________________________________________________________
	// dumpCCCC
	//
	void DSP::dumpCCCC() const
	{
		LOG( "CCCC Carry Clear        " << decode_cccc(0x0) );
		LOG( "CCCC >=                 " << decode_cccc(0x1) );
		LOG( "CCCC !=                 " << decode_cccc(0x2) );
		LOG( "CCCC Plus               " << decode_cccc(0x3) );
		LOG( "CCCC Not normalized     " << decode_cccc(0x4) );
		LOG( "CCCC Extension clear    " << decode_cccc(0x5) );
		LOG( "CCCC Limit clear        " << decode_cccc(0x6) );
		LOG( "CCCC >                  " << decode_cccc(0x7) );
		LOG( "CCCC Carry Set (lower)  " << decode_cccc(0x8) );
		LOG( "CCCC <                  " << decode_cccc(0x9) );
		LOG( "CCCC ==                 " << decode_cccc(0xa) );
		LOG( "CCCC Minus              " << decode_cccc(0xb) );
		LOG( "CCCC Normalized         " << decode_cccc(0xc) );
		LOG( "CCCC Extension Set      " << decode_cccc(0xd) );
		LOG( "CCCC Limit Set          " << decode_cccc(0xe) );
		LOG( "CCCC <=                 " << decode_cccc(0xf) );
	}
	// _____________________________________________________________________________
	// exec_do
	//
	bool DSP::do_exec( TWord _loopcount, TWord _addr )
	{
	//	LOG( "DO BEGIN: " << (int)sc.var << ", loop flag = " << sr_test(SR_LF) );

		if( !_loopcount )
		{
			if( sr_test_noCache( SR_SC ) )
				_loopcount = 65536;
			else
			{
				setPC(_addr+1);
				return true;
			}
		}

		ssh(reg.la);
		ssl(reg.lc);

		reg.la.var = _addr;
		reg.lc.var = _loopcount;

		pushPCSR();

		const auto stackCount = reg.sc.var;
		
		sr_set( SR_LF );

#if defined(DSP56K_COOPERATIVE_INTERPRETER)
        // Return to the multi-processor scheduler after the DO instruction.
        // Loop completion is handled by execInterpreter after each instruction.
        return true;
#endif

		if constexpr(!g_useJIT)
			m_cycles += getOpcodeCycles(pcCurrentInstruction);

		++m_instructions;

		traceOp();

		// __________________
		//

		// note the terminate check: the interpreter executes a whole DO loop inside this function, it never returns
		// to DSPThread::threadFunc in between. Without it, a firmware loop that never ends deadlocks the join on shutdown.
		while(reg.sc.var >= stackCount && !m_terminate.load(std::memory_order_relaxed))
		{
			execInterpreter();

			if(reg.pc.var != (reg.la.var+1))
				continue;

			if(!sr_test_noCache(SR_LF))
				break;

			if( reg.lc.var <= 1 )
			{
				// restore PC to point to the next instruction after the last instruction of the loop
				setPC(reg.la.var+1);

				do_end();
				break;
			}

			--reg.lc.var;
			setPC(hiword(reg.ss[ssIndex()]));
		}
		return true;
	}

	// _____________________________________________________________________________
	// exec_do_end
	//
	bool DSP::do_end()
	{
		// restore previous loop flag
		sr_toggle( SR_LF, (ssl().var & SR_LF) != 0 );

		// decrement SP twice, restoring old loop settings
		decSP();

		reg.lc = ssl();
		reg.la = ssh();

	//	LOG( "DO END: loop flag = " << sr_test(SR_LF) << " sc=" << (int)sc.var << " lc:" << std::hex << lc.var << " la:" << std::hex << la.var );

		return true;
	}

	bool DSP::rep_exec(const TWord _loopCount)
	{
		const auto lcBackup = reg.lc;
		reg.lc.var = _loopCount;

		if constexpr(!g_useJIT)
			m_cycles += getOpcodeCycles(pcCurrentInstruction);

		++m_instructions;

		traceOp();

		pcCurrentInstruction = reg.pc.var;
		const auto repeatedOpPC = pcCurrentInstruction;
		const auto op = fetchPC();

		--reg.lc.var;
		execOp(op);

		const auto& opCache = m_opcodeCache[pcCurrentInstruction];

		const auto& func = opCache.op;
		const auto repeatedCycles = g_useJIT ? 0 : getOpcodeCycles(repeatedOpPC);

		while( reg.lc.var > 0 )
		{
			--reg.lc.var;
			(this->*func)(op);
			++m_instructions;
			if constexpr(!g_useJIT)
				m_cycles += repeatedCycles;
//			traceOp();
		}

		reg.lc = lcBackup;

		return true;
	}

	void DSP::traceOp()
	{
		if(!g_traceSupported || !m_trace)
			return;

		const auto op = memRead(MemArea_P, pcCurrentInstruction);

		traceOp(pcCurrentInstruction, op, m_opWordB, m_currentOpLen);
	}

	void DSP::traceOp(const TWord _pc, const TWord op, const TWord _opB, const TWord _opLen)
	{
		std::stringstream ss;
		ss << "p:$" << HEX(_pc) << ' ' << HEX(op);
		if(_opLen > 1)
			ss << ' ' << HEX(_opB);
		else
			ss << "       ";
		ss << " = ";
		if(m_trace & StackIndent)
			ss << getSSindent();

		std::string disasm;
		m_disasm.disassemble(disasm, op, _opB, reg.sr.var, reg.omr.var, _pc);
		
		ss << disasm;
		const std::string str(ss.str());
		LOGF(str);

		if(m_trace & Regs)
		{
			dumpRegisters();
			updatePreviousRegisterStates();
		}
	}

	void DSP::decSP()
	{
		LOGSC("return");

		assert(ssIndex() > 0);
		--reg.sp.var;
		--reg.sc.var;
	}

	void DSP::incSP()
	{
		assert(ssIndex() < reg.ss.size()-1);
		++reg.sp.var;
		++reg.sc.var;

	//	assert( reg.sc.var <= 9 );
	}

	// _____________________________________________________________________________
	// readReg
	//
	bool DSP::readReg( EReg _reg, TReg24& _res ) const
	{
		switch( _reg )
		{
		case Reg_N0:	_res = reg.n[0];	break;
		case Reg_N1:	_res = reg.n[1];	break;
		case Reg_N2:	_res = reg.n[2];	break;
		case Reg_N3:	_res = reg.n[3];	break;
		case Reg_N4:	_res = reg.n[4];	break;
		case Reg_N5:	_res = reg.n[5];	break;
		case Reg_N6:	_res = reg.n[6];	break;
		case Reg_N7:	_res = reg.n[7];	break;

		case Reg_R0:	_res = reg.r[0];	break;
		case Reg_R1:	_res = reg.r[1];	break;
		case Reg_R2:	_res = reg.r[2];	break;
		case Reg_R3:	_res = reg.r[3];	break;
		case Reg_R4:	_res = reg.r[4];	break;
		case Reg_R5:	_res = reg.r[5];	break;
		case Reg_R6:	_res = reg.r[6];	break;
		case Reg_R7:	_res = reg.r[7];	break;

		case Reg_M0:	_res = reg.m[0];	break;
		case Reg_M1:	_res = reg.m[1];	break;
		case Reg_M2:	_res = reg.m[2];	break;
		case Reg_M3:	_res = reg.m[3];	break;
		case Reg_M4:	_res = reg.m[4];	break;
		case Reg_M5:	_res = reg.m[5];	break;
		case Reg_M6:	_res = reg.m[6];	break;
		case Reg_M7:	_res = reg.m[7];	break;

		case Reg_A0:	_res = a0();	break;
		case Reg_A1:	_res = a1();	break;
		case Reg_B0:	_res = b0();	break;
		case Reg_B1:	_res = b1();	break;

		case Reg_X0:	_res = x0();	break;
		case Reg_X1:	_res = x1();	break;

		case Reg_Y0:	_res = y0();	break;
		case Reg_Y1:	_res = y1();	break;

		case Reg_PC:	_res = reg.pc;		break;
		case Reg_SR:	_res = getSR();		break;
		case Reg_OMR:	_res = reg.omr;		break;
		case Reg_SP:	_res = reg.sp;		break;

		case Reg_LA:	_res = reg.la;		break;
		case Reg_LC:	_res = reg.lc;		break;

		case Reg_ICTR:	_res.var = m_instructions & 0xffffff;	break;

		case Reg_SSH:	_res = hiword(reg.ss[ssIndex()]);	break;
		case Reg_SSL:	_res = loword(reg.ss[ssIndex()]);	break;

		case Reg_CNT1:	_res.var = 0; /*reg.cnt1;*/	break;
		case Reg_CNT2:	_res.var = 0; /*reg.cnt2;*/	break;
		case Reg_CNT3:	_res.var = 0; /*reg.cnt3;*/	break;
		case Reg_CNT4:	_res.var = 0; /*reg.cnt4;*/	break;

		case Reg_VBA:	_res = reg.vba;			break;
		case Reg_SZ:	_res = reg.sz;			break;
		case Reg_EP:	_res = reg.ep;			break;
		case Reg_DCR:	_res.var = 0;/*reg.dcr;*/	break;
		case Reg_BCR:	_res.var = 0;/*reg.bcr;*/	break;
		case Reg_IPRP:	_res.var = iprp();		break;
		case Reg_IPRC:	_res.var = iprc();		break;

		case Reg_AAR0:	_res.var = memReadPeriph(MemArea_X, M_AAR0, Nop);	break;
		case Reg_AAR1:	_res.var = memReadPeriph(MemArea_X, M_AAR1, Nop);	break;
		case Reg_AAR2:	_res.var = memReadPeriph(MemArea_X, M_AAR2, Nop);	break;
		case Reg_AAR3:	_res.var = memReadPeriph(MemArea_X, M_AAR3, Nop);	break;

		case Reg_REPLACE:	_res.var = 0;/* reg.replace; */	break;
		case Reg_HIT:		_res.var = 0;/* reg.hit;	 */	break;
		case Reg_MISS:		_res.var = 0;/* reg.miss;	 */	break;
		case Reg_CYC:		_res.var = 0;/* reg.cyc;	 */	break;
		default:
			return false;
		}

		return true;
	}
	// _____________________________________________________________________________
	// readReg
	//
	bool DSP::readReg( EReg _reg, TReg56& _res ) const
	{
		switch( _reg )
		{
		case Reg_A:		_res = aluA();	return true;
		case Reg_B:		_res = aluB();	return true;
		}
		return false;
	}
	// _____________________________________________________________________________
	// readReg
	//
	bool DSP::readReg( EReg _reg, TReg8& _res ) const
	{
		switch( _reg )
		{
		case Reg_A2:	_res = a2();	return true;
		case Reg_B2:	_res = b2();	return true;
		}
		return false;
	}
	// _____________________________________________________________________________
	// readReg
	//
	bool DSP::readReg( EReg _reg, TReg48& _res ) const
	{
		switch( _reg )
		{
		case Reg_X:		_res = reg.x;	return true;
		case Reg_Y:		_res = reg.y;	return true;
		}
		return false;
	}
	// _____________________________________________________________________________
	// readReg
	//
	bool DSP::readReg( EReg _reg, TReg5& _res ) const
	{
		if( _reg == Reg_SC )
		{
			_res = reg.sc;
			return true;
		}
		return false;
	}

	// _____________________________________________________________________________
	// readRegToInt
	//
	bool DSP::readRegToInt( EReg _reg, int64_t& _dst ) const
	{
		switch( g_regBitCount[_reg] )
		{
		case 56:
			{
				TReg56 dst;
				if( !readReg(_reg, dst) )
					return false;
				_dst = dst.var;
			};
			break;
		case 48:
			{
				TReg48 dst;
				if( !readReg(_reg, dst) )
					return false;
				_dst = dst.var;
			};
			break;
		case 24:
			{
				TReg24 dst;
				if( !readReg(_reg, dst) )
					return false;
				_dst = dst.var;
			};
			break;
		case 8:
			{
				TReg8 dst;
				if( !readReg(_reg, dst) )
					return false;
				_dst = dst.var;
			};
			break;
		case 5:
			{
				TReg5 dst;
				if( !readReg(_reg, dst) )
					return false;
				_dst = dst.var;
			};
			break;
		default:
			return false;
		}
		return true;
	}
	// _____________________________________________________________________________
	// writeReg
	//
	bool DSP::writeReg( EReg _reg, const TReg24& _res )
	{
		assert( (_res.var & 0xff000000) == 0 );
			
		switch( _reg )
		{
		case Reg_N0:	reg.n[0] = _res;	break;
		case Reg_N1:	reg.n[1] = _res;	break;
		case Reg_N2:	reg.n[2] = _res;	break;
		case Reg_N3:	reg.n[3] = _res;	break;
		case Reg_N4:	reg.n[4] = _res;	break;
		case Reg_N5:	reg.n[5] = _res;	break;
		case Reg_N6:	reg.n[6] = _res;	break;
		case Reg_N7:	reg.n[7] = _res;	break;
							
		case Reg_R0:	reg.r[0] = _res;	break;
		case Reg_R1:	reg.r[1] = _res;	break;
		case Reg_R2:	reg.r[2] = _res;	break;
		case Reg_R3:	reg.r[3] = _res;	break;
		case Reg_R4:	reg.r[4] = _res;	break;
		case Reg_R5:	reg.r[5] = _res;	break;
		case Reg_R6:	reg.r[6] = _res;	break;
		case Reg_R7:	reg.r[7] = _res;	break;
							
		case Reg_M0:	set_m(0, _res.var);		break;
		case Reg_M1:	set_m(1, _res.var);		break;
		case Reg_M2:	set_m(2, _res.var);		break;
		case Reg_M3:	set_m(3, _res.var);		break;
		case Reg_M4:	set_m(4, _res.var);		break;
		case Reg_M5:	set_m(5, _res.var);		break;
		case Reg_M6:	set_m(6, _res.var);		break;
		case Reg_M7:	set_m(7, _res.var);		break;
							
		case Reg_A0:	a0(_res);		break;
		case Reg_A1:	a1(_res);		break;
		case Reg_B0:	b0(_res);		break;
		case Reg_B1:	b1(_res);		break;
							
		case Reg_X0:	x0(_res);		break;
		case Reg_X1:	x1(_res);		break;
							
		case Reg_Y0:	y0(_res);		break;
		case Reg_Y1:	y1(_res);		break;

		case Reg_PC:	setPC(_res);	break;

		default:
			assert( 0 && "unknown register" );
			return false;
		}

		return true;
	}

	// _____________________________________________________________________________
	// writeReg
	//
	bool DSP::writeReg( EReg _reg, const TReg56& _val )
	{
		switch( _reg )
		{
		case Reg_A:		setALU(false, _val);	return true;
		case Reg_B:		setALU(true , _val);	return true;
		}
		assert( 0 && "unknown register" );
		return false;
	}

	// _____________________________________________________________________________
	// readDebugRegs
	//
	void DSP::readDebugRegs( dsp56k::SRegs& _regs ) const
	{
		readReg( Reg_X, _regs.x);
		readReg( Reg_Y, _regs.y);

		readReg( Reg_A, _regs.a);
		readReg( Reg_B, _regs.b);

		readReg( Reg_X0, _regs.x0);		
		readReg( Reg_X1, _regs.x1);		

		readReg( Reg_Y0, _regs.y0);		
		readReg( Reg_Y1, _regs.y1);		

		readReg( Reg_A0, _regs.a0);		
		readReg( Reg_A1, _regs.a1);		
		readReg( Reg_A2, _regs.a2);		

		readReg( Reg_B0, _regs.b0);		
		readReg( Reg_B1, _regs.b1);		
		readReg( Reg_B2, _regs.b2);		

		readReg( Reg_PC, _regs.pc);		
		readReg( Reg_SR, _regs.sr);		
		readReg( Reg_OMR, _regs.omr);	

		readReg( Reg_LA, _regs.la);		
		readReg( Reg_LC, _regs.lc);		

		readReg( Reg_SSH, _regs.ssh);	
		readReg( Reg_SSL, _regs.ssl);	
		readReg( Reg_SP, _regs.sp);		

		readReg( Reg_EP, _regs.ep);		
		readReg( Reg_SZ, _regs.sz);		
		readReg( Reg_SC, _regs.sc);		
		readReg( Reg_VBA, _regs.vba);	

		readReg( Reg_IPRC, _regs.iprc);	
		readReg( Reg_IPRP, _regs.iprp);	
		readReg( Reg_BCR, _regs.bcr);	
		readReg( Reg_DCR, _regs.dcr);	

		readReg( Reg_AAR0, _regs.aar0);	
		readReg( Reg_AAR1, _regs.aar1);	
		readReg( Reg_AAR2, _regs.aar2);	
		readReg( Reg_AAR3, _regs.aar3);	

		readReg( Reg_R0, _regs.r0);		
		readReg( Reg_R1, _regs.r1);		
		readReg( Reg_R2, _regs.r2);		
		readReg( Reg_R3, _regs.r3);		
		readReg( Reg_R4, _regs.r4);		
		readReg( Reg_R5, _regs.r5);		
		readReg( Reg_R6, _regs.r6);		
		readReg( Reg_R7, _regs.r7);		

		readReg( Reg_N0, _regs.n0);		
		readReg( Reg_N1, _regs.n1);		
		readReg( Reg_N2, _regs.n2);		
		readReg( Reg_N3, _regs.n3);		
		readReg( Reg_N4, _regs.n4);		
		readReg( Reg_N5, _regs.n5);		
		readReg( Reg_N6, _regs.n6);		
		readReg( Reg_N7, _regs.n7);		

		readReg( Reg_M0, _regs.m0);		
		readReg( Reg_M1, _regs.m1);		
		readReg( Reg_M2, _regs.m2);		
		readReg( Reg_M3, _regs.m3);		
		readReg( Reg_M4, _regs.m4);		
		readReg( Reg_M5, _regs.m5);		
		readReg( Reg_M6, _regs.m6);		
		readReg( Reg_M7, _regs.m7);		

		readReg( Reg_HIT, _regs.hit);		
		readReg( Reg_MISS, _regs.miss);		
		readReg( Reg_REPLACE, _regs.replace);	
		readReg( Reg_CYC, _regs.cyc);		
		readReg( Reg_ICTR, _regs.ictr);		
		readReg( Reg_CNT1, _regs.cnt1);		
		readReg( Reg_CNT2, _regs.cnt2);		
		readReg( Reg_CNT3, _regs.cnt3);		
		readReg( Reg_CNT4, _regs.cnt4);
	}

	// _____________________________________________________________________________
	// getASM
	//
	const char* DSP::getASM(const TWord _wordA, const TWord _wordB)
	{
//	#ifdef _DEBUG
		if (m_trace && g_traceSupported) m_disasm.disassemble(m_asm, _wordA, _wordB, 0, 0, pcCurrentInstruction);
//	#endif
		return m_asm.c_str();
	}

	// _____________________________________________________________________________
	// memWrite
	//
	bool DSP::memWrite( EMemArea _area, TWord _offset, TWord _value )
	{
		aarTranslate(_area, _offset);
		return mem.dspWrite( _area, _offset, _value );
	}

	bool DSP::memWriteP(TWord _offset, TWord _value)
	{
		aarTranslate(MemArea_P, _offset);

		const auto oldValue = mem.get(MemArea_P, _offset);

		const auto res = mem.set(MemArea_P, _offset, _value);

		// JIT invalidation is about valid P memory, not whether the optional
		// interpreter cache exists. In JIT builds that cache normally stays empty.
		if (_offset < mem.sizeP() && oldValue != _value)
		{
			notifyProgramMemWrite(_offset);
			m_jit.notifyProgramMemWrite(_offset);
		}

		return res;
	}

	bool DSP::memWritePeriph( EMemArea _area, TWord _offset, TWord _value )
	{
		perif[_area - MemArea_X]->write(_offset | 0xff0000, _value );
		return true;
	}
	bool DSP::memWritePeriphFFFF80( EMemArea _area, TWord _offset, TWord _value )
	{
		return memWritePeriph( _area, _offset + 0xffff80, _value );
	}
	bool DSP::memWritePeriphFFFFC0( EMemArea _area, TWord _offset, TWord _value )
	{
		return memWritePeriph( _area, _offset + 0xffffc0, _value );
	}

	void DSP::notifyProgramMemWrite(TWord _offset)
	{
        if(_offset/256 < m_programPageRevisions.size()) ++m_programPageRevisions[_offset/256];
		// The cache can exist in a JIT build when a test or diagnostic explicitly
		// enters the interpreter. Invalidate it when present without allocating it
		// for the ordinary JIT-only product path.
		if(auto* cached = m_opcodeCache.getAllocated(_offset))
			*cached = resolveCacheEntry();
		if(auto* cycles = m_opcodeCycleCache.getAllocated(_offset))
			*cycles = 0;

#if DSP56300_DEBUGGER
		if(m_debugger)
			m_debugger->onProgramMemWrite(_offset);
#endif
	}

	// _____________________________________________________________________________
	// memRead
	//
	dsp56k::TWord DSP::memRead( EMemArea _area, TWord _offset ) const
	{
		// app may access the instruction cache on the DSP 56362? not sure about this, not clear for me in the docs

	// 	if( _area == MemArea_P && sr_test(SR_CE) )
	// 	{
	// 		const bool ms = (reg.omr.var & OMR_MS) != 0;
	// 
	// 		if( !ms )
	// 		{
	// 			if( _offset >= 0x000800 && _offset < 0x000c00 )
	// 			{
	// 				return cache.readMemory( _offset - 0x000800 );
	// 			}
	// 		}
	// 		else
	// 		{
	// 			if( _offset >= 0x001000 && _offset < 0x001400 )
	// 				return cache.readMemory( _offset - 0x001000 );
	// 		}
	// 	}

		aarTranslate(_area, _offset);

		return mem.getFast(_area, _offset);
	}


	TWord DSP::memReadPeriph(EMemArea _area, TWord _offset, Instruction _inst) const
	{
		return perif[_area - MemArea_X]->read(_offset | 0xff0000, _inst);
	}
	TWord DSP::memReadPeriphFFFF80(EMemArea _area, TWord _offset, Instruction _inst) const
	{
		return memReadPeriph(_area, _offset + 0xffff80, _inst);
	}
	TWord DSP::memReadPeriphFFFFC0(EMemArea _area, TWord _offset, Instruction _inst) const
	{
		return memReadPeriph(_area, _offset + 0xffffc0, _inst);
	}

	void DSP::aarTranslate(EMemArea _area, TWord& _offset) const
	{
		if(!g_useAARTranslate)
			return;

		// TODO: probably not as generic as it should be
		if(_offset < 0x3800)
			return;

		constexpr AARRegisters aarRegs[4] = {M_AAR0, M_AAR1, M_AAR2, M_AAR3};
		constexpr uint32_t areaEnabled[3] = {M_BXEN, M_BYEN, M_BPEN};

		auto o = _offset;

		for(int i=3; i>=0; --i)
		{
			const auto aar = memReadPeriph(MemArea_X, aarRegs[i], Nop);

			if(!bittest(aar, areaEnabled[_area]))
				continue;

			const auto compareValue = aar & M_BAC;
			const auto compareBitCount = (aar & M_BNC) >> 8;

			const auto mask = static_cast<int32_t>(0xff000000) >> compareBitCount;

			const auto match = (_offset & mask) == (compareValue & mask);

			if(match)
			{
				o = (_offset & 0xffff) | ((i+2)<<16);
				break;
			}
		}

		if(o != _offset)
			LOG("AAR translated: " << HEX(_offset) << " => " << HEX(o));

		_offset = o;
	}

	// _____________________________________________________________________________
	// alu_abs
	//
	void DSP::alu_abs(bool ab)
	{
		TReg56& d = ab ? reg.b : reg.a;
		const int64_t old = aluSignextend(d);
		// Unsigned arithmetic also defines the wraparound of the most negative value.
		d.var = static_cast<int64_t>(old < 0 ? uint64_t(0) - static_cast<uint64_t>(old) : static_cast<uint64_t>(old));
		aluMask(d);
		sr_z_update(d);
		sr_toggle(CCR_V, static_cast<uint64_t>(old) == (uint64_t(0x80000000000000) << g_aluShift));
		sr_l_update_by_v();
		setCCRDirty(ab, d, CCR_S | CCR_E | CCR_U | CCR_N);
	}

	void DSP::alu_tfr(const bool ab, const TReg56& src)
	{
		TReg56& d = ab ? reg.b : reg.a;
		d = src;
	}

	void DSP::alu_tst(bool ab)
	{
		const bool c = sr_test(CCR_C);
		alu_cmp(ab, TReg56(0), false);

		sr_clear(CCR_V);		// "always cleared"
		sr_toggle(CCR_C,c);	// "unchanged by the instruction" so reset to previous state
	}

	void DSP::alu_neg(bool ab)
	{
		TReg56& d = ab ? reg.b : reg.a;

		const auto value = static_cast<uint64_t>(d.var);
		const bool overflow = value == (uint64_t(1) << (55 + g_aluShift));
		// Unsigned subtraction also defines negation of the left-aligned
		// minimum accumulator, whose signed 64-bit negation would overflow.
		d.var = static_cast<TReg56::MyType>(uint64_t(0) - value);
		aluMask(d);

		sr_z_update(d);
		sr_toggle(CCR_V, overflow);
		sr_l_update_by_v();
		setCCRDirty(ab, d, CCR_S | CCR_E | CCR_U | CCR_N);
	}

	void DSP::alu_not(const bool ab)
	{
		// Preserve E/U from preceding arithmetic before replacing logical N/Z/V.
		updateDirtyCCR();
		auto& d = ab ? reg.b.var : reg.a.var;

		const auto masked = ~d & static_cast<TInt64>(0x00ffffff000000ull << g_aluShift);

		d &= static_cast<TInt64>(0xff000000ffffff00ull);
		d |= masked;

		sr_toggle(CCRB_N, bitvalue<uint64_t, 47 + g_aluShift>(d));	// Set if bit 47 of the result is set
		sr_toggle(CCR_Z, masked == 0);					// Set if bits 47�24 of the result are 0
		sr_clear(CCR_V);								// Always cleared
		//sr_s_update();								// Changed according to the standard definition
		//sr_l_update_by_v();							// Changed according to the standard definition
	}

	void DSP::set_m( const int which, const TWord val)
	{
		reg.m[which].var = val;

		const TWord moduloTest = (val & 0xffff);

		if (moduloTest == 0xffff)			// Linear addressing
		{
			reg.mModulo[which] = 0;
			reg.mMask[which] = 0xffffff;
			return;
		}

		if (moduloTest == 0)				// Bit reverse
		{
			reg.mMask[which] = 0;
		}
		else if( moduloTest <= 0x007fff )	// Modulo mode
		{
			reg.mMask[which] = AGU::calcModuloMask(val);
			reg.mModulo[which] = val + 1;
		}
		else								// Multiple-wrap-around mode
		{
			reg.mMask[which] = moduloTest & 0x3fff;		// convert multiple-wrap-around to regular modulo
			if (AGU::calcModuloMask(reg.mMask[which]) != reg.mMask[which])
				LOG("Configured multiple-wrap-around mode with non power-of-two size!" << HEXN(reg.mMask[which], 6));
			reg.mModulo[which] = -1;
		}
	}

	TWord DSP::registerInterruptFunc(std::function<void()>&& _func)
	{
		const auto vba = Vba_End + static_cast<TWord>(m_customInterrupts.size());
		m_customInterrupts.emplace_back(std::move(_func));
		return vba;
	}

	bool DSP::injectInterrupt(uint32_t _interruptVectorAddress)
	{
		m_pendingInterrupts.push_back({_interruptVectorAddress});

		if(m_interruptFunc == m_execPeripheralsFunc)
			setInterruptFunc(&dspExecInterrupts);

		return true;
	}

	bool DSP::injectInterruptImmediate(const uint32_t _interruptVectorAddress)
	{
		if(isInterruptMasked(_interruptVectorAddress))
			return false;

		execInterrupt(_interruptVectorAddress);

		while(m_processingMode != Default)
			exec();

		return true;
	}

	bool DSP::isInterruptMasked(const TWord _vba) const
	{
		const auto minPrio = mr().var & 0x3;

		const auto prio = _vba < Vba_IRQA ? 3 : 2;

		return prio < minPrio;
	}

	void DSP::injectExternalInterrupt(const TWord _vba)
	{
		if(m_externalInterruptAbort)
		{
			// Abortable wait: the ring is drained only by this DSP's thread; if it is halted/wedged the
			// producer would otherwise spin here forever (hanging a host teardown join). Abandon the
			// push when the predicate fires. Single-producer, so "not full" stays true until we push.
			while(m_pendingExternalInterrupts.full())
			{
				if(m_externalInterruptAbort())
					return;
				std::this_thread::yield();
			}
		}
		else
		{
			m_pendingExternalInterrupts.waitNotFull();
		}
		m_pendingExternalInterrupts.push_back(_vba);
	}

	void DSP::processExternalInterrupts()
	{
		while(!m_pendingExternalInterrupts.empty())
			injectInterrupt(m_pendingExternalInterrupts.pop_front());
	}

	uint32_t DSP::calcOpcodeCycles(const TWord _pc) const
	{
		TWord opA;
		TWord opB;
		mem.getOpcode(_pc, opA, opB);
		Instruction instA;
		Instruction instB;
		m_opcodes.getInstructionTypes(opA, instA, instB);
		return dsp56k::calcCycles(instA, instB, _pc, opA, mem.getBridgedMemoryAddress(), 1);
	}

	uint8_t DSP::getOpcodeCycles(const TWord _pc)
	{
		auto cachedCycles = m_opcodeCycleCache[_pc];
		if(!cachedCycles)
			m_opcodeCycleCache.edit(_pc) = cachedCycles = static_cast<uint8_t>(std::min<uint32_t>(255, std::max<uint32_t>(1, calcOpcodeCycles(_pc))));
		return cachedCycles;
	}

	void DSP::clearOpcodeCache()
	{
        ++m_programRevision;
        m_pollingLoops.assign(mem.sizeP(), {});
        m_programPageRevisions.assign((mem.sizeP()+255)/256,0);
		m_opcodeCache.clear();
		m_opcodeCache.resize(mem.sizeP(), resolveCacheEntry());
		if constexpr(!g_useJIT)
			m_opcodeCycleCache.assign(mem.sizeP(), 0);
	}

	void DSP::clearOpcodeCache(const TWord _address)
	{
        if(_address/256 < m_programPageRevisions.size()) ++m_programPageRevisions[_address/256];
		// Boot transfers can address outside the configured P-memory range.
		// Memory::set ignores those writes; do not index the interpreter cycle
		// cache or grow JIT dispatch metadata for an address that was not written.
		if(_address >= mem.sizeP())
			return;
		if(auto* cached = m_opcodeCache.getAllocated(_address))
			*cached = resolveCacheEntry();
		if(auto* cycles = m_opcodeCycleCache.getAllocated(_address))
			*cycles = 0;
		m_jit.notifyProgramMemWrite(_address);
	}
	
	TInstructionFunc DSP::resolvePermutation(const Instruction _inst, const TWord _op)
	{
		const auto funcIndex = g_jumptable.resolve(_inst, _op);
		return g_jumptable.jumptable()[funcIndex];
	}

	void DSP::dumpRegisters() const
	{
		std::stringstream ss;
		dumpRegisters(ss);
		const auto str(ss.str());
		LOGF(str);
	}
	void DSP::dumpRegisters(std::stringstream& _ss) const
	{
		auto logReg = [this](EReg _reg, int _width)
		{
			std::stringstream ss;
			int64_t v;
			if(!readRegToInt(_reg, v))
			{
				readRegToInt(_reg, v);
				assert(false);
			}
			const bool c = m_prevRegStates[_reg].val != v;
			if(c)
				ss << '{';
			if(_width > 0)
				ss << '$' << std::hex << std::setfill('0') << std::setw(_width) << v;
			else
				ss << std::setfill('0') << std::setw(-_width) << v;
			if(c)
				ss << '}';
			const std::string res(ss.str());
			return res;
		};

		_ss << "   x=       " << logReg(Reg_X, 12) << "    y=       " << logReg(Reg_Y, 12) << std::endl;
		_ss << "   a=     " << logReg(Reg_A, 14) << "    b=     " << logReg(Reg_B, 14) << std::endl;
		_ss << "               x1=" << logReg(Reg_X1, 6) << "   x0=" << logReg(Reg_X0, 6) << "   r7=" << logReg(Reg_R7,6) << " n7=" << logReg(Reg_N7,6) << " m7=" << logReg(Reg_M7,6) << std::endl;
		_ss << "               y1=" << logReg(Reg_Y1, 6) << "   y0=" << logReg(Reg_Y0, 6) << "   r6=" << logReg(Reg_R6,6) << " n6=" << logReg(Reg_N6,6) << " m6=" << logReg(Reg_M6,6) << std::endl;
		_ss << "  a2=    " << logReg(Reg_A2, 2) << "   a1=" << logReg(Reg_A1, 6) << "   a0=" << logReg(Reg_A0,6) << "   r5=" << logReg(Reg_R5,6) << " n5=" << logReg(Reg_N5,6) << " m5=" << logReg(Reg_M5,6) << std::endl;
		_ss << "  b2=    " << logReg(Reg_B2, 2) << "   b1=" << logReg(Reg_B1, 6) << "   b0=" << logReg(Reg_B0,6) << "   r4=" << logReg(Reg_R4,6) << " n4=" << logReg(Reg_N4,6) << " m4=" << logReg(Reg_M4,6) << std::endl;
		_ss << "                                         r3=" << logReg(Reg_R3,6) << " n3=" << logReg(Reg_N3,6) << " m3=" << logReg(Reg_M3,6) << std::endl;
		_ss << "  pc=" << logReg(Reg_PC, 6) << "   sr=" << logReg(Reg_SR, 6) << "  omr=" << logReg(Reg_OMR,6) << "   r2=" << logReg(Reg_R2,6) << " n2=" << logReg(Reg_N2,6) << " m2=" << logReg(Reg_M2,6) << std::endl;
		_ss << "  la=" << logReg(Reg_LA, 6) << "   lc=" << logReg(Reg_LC, 6) << "                r1=" << logReg(Reg_R1,6) << " n1=" << logReg(Reg_N1,6) << " m1=" << logReg(Reg_M1,6) << std::endl;
		_ss << " ssh=" << logReg(Reg_SSH, 6) << "  ssl=" << logReg(Reg_SSL, 6) << "   sp=" << logReg(Reg_SP,6) << "   r0=" << logReg(Reg_R0,6) << " n0=" << logReg(Reg_N0,6) << " m0=" << logReg(Reg_M0,6) << std::endl;
		_ss << "  ep=" << logReg(Reg_EP, 6) << "   sz=" << logReg(Reg_SZ, 6) << "   sc=" << logReg(Reg_SC,6) << "  vba=" << logReg(Reg_VBA,6) << std::endl;
		_ss << "iprc=" << logReg(Reg_IPRC, 6) << " iprp=" << logReg(Reg_IPRP, 6) << "  bcr=" << logReg(Reg_BCR,6) << "  dcr=" << logReg(Reg_DCR,6) << std::endl;
		_ss << "aar0=" << logReg(Reg_AAR0, 6) << " aar1=" << logReg(Reg_AAR1, 6) << " aar2=" << logReg(Reg_AAR2,6) << " aar3=" << logReg(Reg_AAR3,6) << std::endl;
		_ss << "  hit=   " << logReg(Reg_HIT, -6) << "   miss=   " << logReg(Reg_MISS, -6) << " replace=" << logReg(Reg_REPLACE,-6) << std::endl;
		_ss << "  cyc=   " << logReg(Reg_CYC, -6) << "   ictr=   " << logReg(Reg_ICTR, -6) << std::endl;
		_ss << " cnt1=   " << logReg(Reg_CNT1, -6) << "   cnt2=   " << logReg(Reg_CNT2, -6) << " cnt3=   " << logReg(Reg_CNT3,-6) << "  cnt4=   " << logReg(Reg_CNT4,-6) << std::endl;
		}

	void DSP::errNotImplemented(const char* _opName)
	{
		std::stringstream ss; ss << std::endl;
		ss << "Not Implemented: " << _opName << std::endl;
		coreDump(ss);

		const auto str(ss.str());
		LOG(str);

		assert(false && "instruction not implemented, see console for details");
	}

	void DSP::updatePreviousRegisterStates()
	{
		for( size_t i=0; i<Reg_COUNT; ++i )
		{
			int64_t regVal = 0;
			const bool r = readRegToInt( (EReg)i, regVal );

			if( !r )
				continue;
//			assert( r && "failed to read register" );

			if( regVal != m_prevRegStates[i].val )
			{
				SRegChange regChange;
				regChange.reg = static_cast<EReg>(i);
				regChange.valOld.var = static_cast<int>(m_prevRegStates[i].val);
				regChange.valNew.var = static_cast<int>(regVal);
				regChange.pc = pcCurrentInstruction;
				regChange.ictr = m_instructions & 0xffffff;

				m_regChanges.push_back( regChange );

				m_prevRegStates[i].val = regVal;
			}
		}
	}

	void DSP::coreDump(std::stringstream& _ss)
	{
		TWord opA, opB;
		memReadOpcode(pcCurrentInstruction, opA, opB);

		std::string op;
		m_disasm.disassemble(op, opA, opB, 0, 0, pcCurrentInstruction);

		_ss << "Current Instruction: " << op << std::endl;
		_ss << "Current Opcode: $" << HEX(opA) << " ($" << opB << ")" << std::endl;
		_ss << std::endl;
		_ss << "Stack:" << std::endl;
		int s = ssIndex();

		while(s >= 0)
		{
			const auto pc = hiword(reg.ss[s]).var;
			const auto sr = loword(reg.ss[s]).var;
			_ss << '$' << std::setw(2) << std::setfill('0') << std::hex << s << ": ";

			bool found = false;

			if(pc >= 2)
			{
				for(int offset=1; offset<=2; ++offset)
				{
					const TWord foundPC = pc - offset;
					memReadOpcode(foundPC, opA, opB);
					const auto len = m_disasm.disassemble(op, opA, opB, 0, 0, foundPC);
					if(len == offset)
					{
						_ss << '$' << HEX(pc) << ":$" << HEX(sr) << " - pc:$" << HEX(foundPC) << " - " << op << std::endl;
						found = true;
					}
				}
			}

			if(!found)
			{
				memReadOpcode(pc, opA, opB);
				m_disasm.disassemble(op, opA, opB, 0, 0, pc);
				_ss << '$' << HEX(pc) << ":$" << HEX(sr) << " - pc:$" << HEX(pc) << " - " << op << std::endl;
			}

			--s;
		}
		_ss << std::endl;
		_ss << "Registers:" << std::endl;
		updatePreviousRegisterStates();
		dumpRegisters(_ss);
	}

	void DSP::coreDump()
	{
		std::stringstream ss;
		coreDump(ss);
		const std::string dump(ss.str());
		LOG(std::endl << dump);
	}

	void DSP::op_Wait(const TWord)
	{
		const uint64_t waitStart = m_instructions;

		while(m_pendingInterrupts.empty())
		{
			uint64_t delay;

			if(m_maxWaitInstructions)
			{
				// Cooperative mode (single-thread multi-DSP scheduler): step in small increments,
				// pumping peripherals each step. Do NOT fast-forward to the next peripheral event:
				// a large jump advances m_cycles far but pumps the cycle-mode ESSI clock only once
				// (it catches up only one cyclesPerSample per pump), and yielding mid-jump would
				// leave the clock permanently behind, freezing frame production.
				delay = PeripheralsProcessingStepSize;
			}
			else
			{
				delay = perif[0]->getTargetClock();

				if (delay > m_instructions)
					delay = std::max(delay - m_instructions, static_cast<uint64_t>(PeripheralsProcessingStepSize));
				else
					delay = PeripheralsProcessingStepSize;
			}

//			LOG("Delay " << delay);
			m_instructions += delay;
			m_cycles += delay;

			m_execPeripheralsFunc(this);

			// Cooperative yield: if this WAIT has burned its budget with no interrupt, the awaited
			// condition likely depends on a sibling DSP that cannot run while we block this thread.
			// Return control (the DSP proceeds past WAIT); a guest idling in a WAIT poll loop
			// simply re-enters it next time. Resume NORMAL peripheral processing, NOT interrupt
			// servicing: m_pendingInterrupts is empty (loop condition), and execInterrupts reads
			// m_pendingInterrupts.front() unconditionally - on an empty queue it reads a stale
			// vector and, if masked, spins without restoring execPeripheralsFunc, freezing the
			// DSP's peripherals while it keeps retiring ops.
			if(m_maxWaitInstructions && (m_instructions - waitStart) >= m_maxWaitInstructions)
			{
				setInterruptFunc(m_execPeripheralsFunc);
				return;
			}
		}

		setInterruptFunc(&dspExecInterrupts);
	}
}
