============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Jan 23 2023  11:09:29 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_adr_reg_dest_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST39/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2264                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_adr_reg_dest_reg[0]/C    -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_adr_reg_dest_reg[0]/Q    -       C->Q  R     DFRQX2        24 182.7   753   640     640 
  U7_banc_g6126/Q                     -       A->Q  F     NO2X1          3  28.7   264   178     818 
  U7_banc_g6124/Q                     -       B->Q  R     NA2I1X1        2  16.2   203   177     995 
  U7_banc_g6122/Q                     -       A->Q  F     NO2X1          2  20.4   182   100    1094 
  U7_banc_g6119/S                     -       A->S  R     HAX1           2  18.8   179   278    1372 
  U7_banc_g6131/Q                     -       A->Q  F     INX1          14  87.4   371   256    1628 
  U7_banc_g5992/Q                     -       A->Q  F     OR4X1          2  19.4   155   294    1922 
  U7_banc_g5991/Q                     -       C->Q  R     ON31X1         1   8.7   482   176    2098 
  U7_banc_RC_CG_HIER_INST39/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2264 
  U7_banc_RC_CG_HIER_INST39/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2264 
#----------------------------------------------------------------------------------------------------



Path 2: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST38/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2246                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    151     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 609.2   320   291     901 
  g4417/Q                             -       A->Q  R     INX6          61 364.5   318   248    1149 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1334 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1612 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1853 
  U7_banc_g5989/Q                     -       B->Q  R     ON31X1         1   8.7   482   227    2080 
  U7_banc_RC_CG_HIER_INST38/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2245 
  U7_banc_RC_CG_HIER_INST38/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2246 
#----------------------------------------------------------------------------------------------------



Path 3: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_adr_reg_dest_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST37/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2264                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_adr_reg_dest_reg[0]/C    -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_adr_reg_dest_reg[0]/Q    -       C->Q  R     DFRQX2        24 182.7   753   640     640 
  U7_banc_g6126/Q                     -       A->Q  F     NO2X1          3  28.7   264   178     818 
  U7_banc_g6124/Q                     -       B->Q  R     NA2I1X1        2  16.2   203   177     995 
  U7_banc_g6122/Q                     -       A->Q  F     NO2X1          2  20.4   182   100    1094 
  U7_banc_g6119/S                     -       A->S  R     HAX1           2  18.8   179   278    1372 
  U7_banc_g6131/Q                     -       A->Q  F     INX1          14  87.4   371   256    1628 
  U7_banc_g5992/Q                     -       A->Q  F     OR4X1          2  19.4   155   294    1922 
  U7_banc_g5975/Q                     -       C->Q  R     ON31X1         1   8.7   482   176    2098 
  U7_banc_RC_CG_HIER_INST37/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2264 
  U7_banc_RC_CG_HIER_INST37/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2264 
#----------------------------------------------------------------------------------------------------



Path 4: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_adr_reg_dest_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST36/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2264                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_adr_reg_dest_reg[0]/C    -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_adr_reg_dest_reg[0]/Q    -       C->Q  R     DFRQX2        24 182.7   753   640     640 
  U7_banc_g6126/Q                     -       A->Q  F     NO2X1          3  28.7   264   178     818 
  U7_banc_g6124/Q                     -       B->Q  R     NA2I1X1        2  16.2   203   177     995 
  U7_banc_g6122/Q                     -       A->Q  F     NO2X1          2  20.4   182   100    1094 
  U7_banc_g6119/S                     -       A->S  R     HAX1           2  18.8   179   278    1372 
  U7_banc_g6131/Q                     -       A->Q  F     INX1          14  87.4   371   256    1628 
  U7_banc_g5994/Q                     -       A->Q  F     OR4X1          2  19.4   155   294    1922 
  U7_banc_g5993/Q                     -       C->Q  R     ON31X1         1   8.7   482   176    2098 
  U7_banc_RC_CG_HIER_INST36/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2264 
  U7_banc_RC_CG_HIER_INST36/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2264 
#----------------------------------------------------------------------------------------------------



Path 5: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST35/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2246                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    151     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 609.2   320   291     901 
  g4417/Q                             -       A->Q  R     INX6          61 364.5   318   248    1149 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1334 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1612 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1853 
  U7_banc_g6138/Q                     -       B->Q  R     ON31X1         1   8.7   482   227    2080 
  U7_banc_RC_CG_HIER_INST35/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2245 
  U7_banc_RC_CG_HIER_INST35/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2246 
#----------------------------------------------------------------------------------------------------



Path 6: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_adr_reg_dest_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST34/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2310                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_adr_reg_dest_reg[0]/C    -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_adr_reg_dest_reg[0]/Q    -       C->Q  R     DFRQX2        24 182.7   753   640     640 
  U7_banc_g6126/Q                     -       A->Q  F     NO2X1          3  28.7   264   178     818 
  U7_banc_g6124/Q                     -       B->Q  R     NA2I1X1        2  16.2   203   177     995 
  U7_banc_g6122/Q                     -       A->Q  F     NO2X1          2  20.4   182   100    1094 
  U7_banc_g6119/S                     -       A->S  R     HAX1           2  18.8   179   278    1372 
  U7_banc_g6131/Q                     -       A->Q  F     INX1          14  87.4   371   256    1628 
  U7_banc_g6005/Q                     -       A->Q  R     INX1           2  16.5   153   141    1769 
  U7_banc_g6015/Q                     -       A->Q  F     NA4X2          2  19.4    74   218    1988 
  U7_banc_g6148/Q                     -       C->Q  R     ON31X1         1   8.7   482   157    2145 
  U7_banc_RC_CG_HIER_INST34/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2310 
  U7_banc_RC_CG_HIER_INST34/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2310 
#----------------------------------------------------------------------------------------------------



Path 7: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_adr_reg_dest_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST33/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2264                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_adr_reg_dest_reg[0]/C    -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_adr_reg_dest_reg[0]/Q    -       C->Q  R     DFRQX2        24 182.7   753   640     640 
  U7_banc_g6126/Q                     -       A->Q  F     NO2X1          3  28.7   264   178     818 
  U7_banc_g6124/Q                     -       B->Q  R     NA2I1X1        2  16.2   203   177     995 
  U7_banc_g6122/Q                     -       A->Q  F     NO2X1          2  20.4   182   100    1094 
  U7_banc_g6119/S                     -       A->S  R     HAX1           2  18.8   179   278    1372 
  U7_banc_g6131/Q                     -       A->Q  F     INX1          14  87.4   371   256    1628 
  U7_banc_g5994/Q                     -       A->Q  F     OR4X1          2  19.4   155   294    1922 
  U7_banc_g5977/Q                     -       C->Q  R     ON31X1         1   8.7   482   176    2098 
  U7_banc_RC_CG_HIER_INST33/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2264 
  U7_banc_RC_CG_HIER_INST33/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2264 
#----------------------------------------------------------------------------------------------------



Path 8: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_adr_reg_dest_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST32/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2264                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_adr_reg_dest_reg[0]/C    -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_adr_reg_dest_reg[0]/Q    -       C->Q  R     DFRQX2        24 182.7   753   640     640 
  U7_banc_g6126/Q                     -       A->Q  F     NO2X1          3  28.7   264   178     818 
  U7_banc_g6124/Q                     -       B->Q  R     NA2I1X1        2  16.2   203   177     995 
  U7_banc_g6122/Q                     -       A->Q  F     NO2X1          2  20.4   182   100    1094 
  U7_banc_g6119/S                     -       A->S  R     HAX1           2  18.8   179   278    1372 
  U7_banc_g6131/Q                     -       A->Q  F     INX1          14  87.4   371   256    1628 
  U7_banc_g5996/Q                     -       A->Q  F     OR4X1          2  19.4   155   294    1922 
  U7_banc_g5995/Q                     -       C->Q  R     ON31X1         1   8.7   482   176    2098 
  U7_banc_RC_CG_HIER_INST32/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2264 
  U7_banc_RC_CG_HIER_INST32/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2264 
#----------------------------------------------------------------------------------------------------



Path 9: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST31/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2246                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    151     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 609.2   320   291     901 
  g4417/Q                             -       A->Q  R     INX6          61 364.5   318   248    1149 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1334 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1612 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1853 
  U7_banc_g6141/Q                     -       B->Q  R     ON31X1         1   8.7   482   227    2080 
  U7_banc_RC_CG_HIER_INST31/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2245 
  U7_banc_RC_CG_HIER_INST31/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2246 
#----------------------------------------------------------------------------------------------------



Path 10: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_adr_reg_dest_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST30/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2264                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_adr_reg_dest_reg[0]/C    -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_adr_reg_dest_reg[0]/Q    -       C->Q  R     DFRQX2        24 182.7   753   640     640 
  U7_banc_g6126/Q                     -       A->Q  F     NO2X1          3  28.7   264   178     818 
  U7_banc_g6124/Q                     -       B->Q  R     NA2I1X1        2  16.2   203   177     995 
  U7_banc_g6122/Q                     -       A->Q  F     NO2X1          2  20.4   182   100    1094 
  U7_banc_g6119/S                     -       A->S  R     HAX1           2  18.8   179   278    1372 
  U7_banc_g6131/Q                     -       A->Q  F     INX1          14  87.4   371   256    1628 
  U7_banc_g5996/Q                     -       A->Q  F     OR4X1          2  19.4   155   294    1922 
  U7_banc_g5979/Q                     -       C->Q  R     ON31X1         1   8.7   482   176    2098 
  U7_banc_RC_CG_HIER_INST30/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2264 
  U7_banc_RC_CG_HIER_INST30/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2264 
#----------------------------------------------------------------------------------------------------



Path 11: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST29/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2246                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    151     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 609.2   320   291     901 
  g4417/Q                             -       A->Q  R     INX6          61 364.5   318   248    1149 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1334 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1612 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1853 
  U7_banc_g5990/Q                     -       B->Q  R     ON31X1         1   8.7   482   227    2080 
  U7_banc_RC_CG_HIER_INST29/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2245 
  U7_banc_RC_CG_HIER_INST29/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2246 
#----------------------------------------------------------------------------------------------------



Path 12: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST28/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2246                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    151     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 609.2   320   291     901 
  g4417/Q                             -       A->Q  R     INX6          61 364.5   318   248    1149 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1334 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1612 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1853 
  U7_banc_g6142/Q                     -       B->Q  R     ON31X1         1   8.7   482   227    2080 
  U7_banc_RC_CG_HIER_INST28/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2245 
  U7_banc_RC_CG_HIER_INST28/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2246 
#----------------------------------------------------------------------------------------------------



Path 13: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_adr_reg_dest_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST27/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2310                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_adr_reg_dest_reg[0]/C    -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_adr_reg_dest_reg[0]/Q    -       C->Q  R     DFRQX2        24 182.7   753   640     640 
  U7_banc_g6126/Q                     -       A->Q  F     NO2X1          3  28.7   264   178     818 
  U7_banc_g6124/Q                     -       B->Q  R     NA2I1X1        2  16.2   203   177     995 
  U7_banc_g6122/Q                     -       A->Q  F     NO2X1          2  20.4   182   100    1094 
  U7_banc_g6119/S                     -       A->S  R     HAX1           2  18.8   179   278    1372 
  U7_banc_g6131/Q                     -       A->Q  F     INX1          14  87.4   371   256    1628 
  U7_banc_g6005/Q                     -       A->Q  R     INX1           2  16.5   153   141    1769 
  U7_banc_g6015/Q                     -       A->Q  F     NA4X2          2  19.4    74   218    1988 
  U7_banc_g6149/Q                     -       C->Q  R     ON31X1         1   8.7   482   157    2145 
  U7_banc_RC_CG_HIER_INST27/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2310 
  U7_banc_RC_CG_HIER_INST27/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2310 
#----------------------------------------------------------------------------------------------------



Path 14: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_adr_reg_dest_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST26/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2253                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_adr_reg_dest_reg[0]/C    -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_adr_reg_dest_reg[0]/Q    -       C->Q  R     DFRQX2        24 182.7   753   640     640 
  U7_banc_g6126/Q                     -       A->Q  F     NO2X1          3  28.7   264   178     818 
  U7_banc_g6124/Q                     -       B->Q  R     NA2I1X1        2  16.2   203   177     995 
  U7_banc_g6122/Q                     -       A->Q  F     NO2X1          2  20.4   182   100    1094 
  U7_banc_g6119/S                     -       A->S  R     HAX1           2  18.8   179   278    1372 
  U7_banc_g6131/Q                     -       A->Q  F     INX1          14  87.4   371   256    1628 
  U7_banc_g6019/Q                     -       B->Q  F     OR4X1          2  19.4   155   284    1912 
  U7_banc_g6018/Q                     -       C->Q  R     ON31X1         1   8.7   482   176    2088 
  U7_banc_RC_CG_HIER_INST26/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2253 
  U7_banc_RC_CG_HIER_INST26/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2253 
#----------------------------------------------------------------------------------------------------



Path 15: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST25/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2246                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    151     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 609.2   320   291     901 
  g4417/Q                             -       A->Q  R     INX6          61 364.5   318   248    1149 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1334 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1612 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1853 
  U7_banc_g5998/Q                     -       B->Q  R     ON31X1         1   8.7   482   227    2080 
  U7_banc_RC_CG_HIER_INST25/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2245 
  U7_banc_RC_CG_HIER_INST25/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2246 
#----------------------------------------------------------------------------------------------------



Path 16: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_adr_reg_dest_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST24/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2264                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_adr_reg_dest_reg[0]/C    -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_adr_reg_dest_reg[0]/Q    -       C->Q  R     DFRQX2        24 182.7   753   640     640 
  U7_banc_g6126/Q                     -       A->Q  F     NO2X1          3  28.7   264   178     818 
  U7_banc_g6124/Q                     -       B->Q  R     NA2I1X1        2  16.2   203   177     995 
  U7_banc_g6122/Q                     -       A->Q  F     NO2X1          2  20.4   182   100    1094 
  U7_banc_g6119/S                     -       A->S  R     HAX1           2  18.8   179   278    1372 
  U7_banc_g6131/Q                     -       A->Q  F     INX1          14  87.4   371   256    1628 
  U7_banc_g6133/Q                     -       A->Q  F     OR4X1          2  19.4   155   294    1922 
  U7_banc_g5997/Q                     -       C->Q  R     ON31X1         1   8.7   482   176    2098 
  U7_banc_RC_CG_HIER_INST24/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2264 
  U7_banc_RC_CG_HIER_INST24/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2264 
#----------------------------------------------------------------------------------------------------



Path 17: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_adr_reg_dest_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST23/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2264                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_adr_reg_dest_reg[0]/C    -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_adr_reg_dest_reg[0]/Q    -       C->Q  R     DFRQX2        24 182.7   753   640     640 
  U7_banc_g6126/Q                     -       A->Q  F     NO2X1          3  28.7   264   178     818 
  U7_banc_g6124/Q                     -       B->Q  R     NA2I1X1        2  16.2   203   177     995 
  U7_banc_g6122/Q                     -       A->Q  F     NO2X1          2  20.4   182   100    1094 
  U7_banc_g6119/S                     -       A->S  R     HAX1           2  18.8   179   278    1372 
  U7_banc_g6131/Q                     -       A->Q  F     INX1          14  87.4   371   256    1628 
  U7_banc_g6133/Q                     -       A->Q  F     OR4X1          2  19.4   155   294    1922 
  U7_banc_g6145/Q                     -       C->Q  R     ON31X1         1   8.7   482   176    2098 
  U7_banc_RC_CG_HIER_INST23/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2264 
  U7_banc_RC_CG_HIER_INST23/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2264 
#----------------------------------------------------------------------------------------------------



Path 18: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST22/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2246                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    151     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 609.2   320   291     901 
  g4417/Q                             -       A->Q  R     INX6          61 364.5   318   248    1149 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1334 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1612 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1853 
  U7_banc_g5983/Q                     -       B->Q  R     ON31X1         1   8.7   482   227    2080 
  U7_banc_RC_CG_HIER_INST22/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2245 
  U7_banc_RC_CG_HIER_INST22/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2246 
#----------------------------------------------------------------------------------------------------



Path 19: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST21/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2246                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    151     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 609.2   320   291     901 
  g4417/Q                             -       A->Q  R     INX6          61 364.5   318   248    1149 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1334 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1612 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1853 
  U7_banc_g6001/Q                     -       B->Q  R     ON31X1         1   8.7   482   227    2080 
  U7_banc_RC_CG_HIER_INST21/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2245 
  U7_banc_RC_CG_HIER_INST21/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2246 
#----------------------------------------------------------------------------------------------------



Path 20: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST20/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2246                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    151     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 609.2   320   291     901 
  g4417/Q                             -       A->Q  R     INX6          61 364.5   318   248    1149 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1334 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1612 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1853 
  U7_banc_g6146/Q                     -       B->Q  R     ON31X1         1   8.7   482   227    2080 
  U7_banc_RC_CG_HIER_INST20/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2245 
  U7_banc_RC_CG_HIER_INST20/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2246 
#----------------------------------------------------------------------------------------------------



Path 21: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_adr_reg_dest_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST19/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2253                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_adr_reg_dest_reg[0]/C    -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_adr_reg_dest_reg[0]/Q    -       C->Q  R     DFRQX2        24 182.7   753   640     640 
  U7_banc_g6126/Q                     -       A->Q  F     NO2X1          3  28.7   264   178     818 
  U7_banc_g6124/Q                     -       B->Q  R     NA2I1X1        2  16.2   203   177     995 
  U7_banc_g6122/Q                     -       A->Q  F     NO2X1          2  20.4   182   100    1094 
  U7_banc_g6119/S                     -       A->S  R     HAX1           2  18.8   179   278    1372 
  U7_banc_g6131/Q                     -       A->Q  F     INX1          14  87.4   371   256    1628 
  U7_banc_g6017/Q                     -       B->Q  F     OR4X1          2  19.4   155   284    1912 
  U7_banc_g6016/Q                     -       C->Q  R     ON31X1         1   8.7   482   176    2088 
  U7_banc_RC_CG_HIER_INST19/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2253 
  U7_banc_RC_CG_HIER_INST19/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2253 
#----------------------------------------------------------------------------------------------------



Path 22: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST18/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2246                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    151     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 609.2   320   291     901 
  g4417/Q                             -       A->Q  R     INX6          61 364.5   318   248    1149 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1334 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1612 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1853 
  U7_banc_g5985/Q                     -       B->Q  R     ON31X1         1   8.7   482   227    2080 
  U7_banc_RC_CG_HIER_INST18/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2245 
  U7_banc_RC_CG_HIER_INST18/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2246 
#----------------------------------------------------------------------------------------------------



Path 23: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST17/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2246                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    151     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 609.2   320   291     901 
  g4417/Q                             -       A->Q  R     INX6          61 364.5   318   248    1149 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1334 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1612 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1853 
  U7_banc_g6134/Q                     -       B->Q  R     ON31X1         1   8.7   482   227    2080 
  U7_banc_RC_CG_HIER_INST17/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2245 
  U7_banc_RC_CG_HIER_INST17/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2246 
#----------------------------------------------------------------------------------------------------



Path 24: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST16/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2246                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    151     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 609.2   320   291     901 
  g4417/Q                             -       A->Q  R     INX6          61 364.5   318   248    1149 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1334 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1612 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1853 
  U7_banc_g6012/Q                     -       B->Q  R     ON31X1         1   8.7   482   227    2080 
  U7_banc_RC_CG_HIER_INST16/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2245 
  U7_banc_RC_CG_HIER_INST16/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2246 
#----------------------------------------------------------------------------------------------------



Path 25: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST15/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2246                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    151     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 609.2   320   291     901 
  g4417/Q                             -       A->Q  R     INX6          61 364.5   318   248    1149 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1334 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1612 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1853 
  U7_banc_g5987/Q                     -       B->Q  R     ON31X1         1   8.7   482   227    2080 
  U7_banc_RC_CG_HIER_INST15/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2245 
  U7_banc_RC_CG_HIER_INST15/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2246 
#----------------------------------------------------------------------------------------------------



Path 26: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST14/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2246                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    151     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 609.2   320   291     901 
  g4417/Q                             -       A->Q  R     INX6          61 364.5   318   248    1149 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1334 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1612 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1853 
  U7_banc_g6136/Q                     -       B->Q  R     ON31X1         1   8.7   482   227    2080 
  U7_banc_RC_CG_HIER_INST14/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2245 
  U7_banc_RC_CG_HIER_INST14/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2246 
#----------------------------------------------------------------------------------------------------



Path 27: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST13/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2246                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    151     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 609.2   320   291     901 
  g4417/Q                             -       A->Q  R     INX6          61 364.5   318   248    1149 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1334 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1612 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1853 
  U7_banc_g6147/Q                     -       B->Q  R     ON31X1         1   8.7   482   227    2080 
  U7_banc_RC_CG_HIER_INST13/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2245 
  U7_banc_RC_CG_HIER_INST13/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2246 
#----------------------------------------------------------------------------------------------------



Path 28: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_adr_reg_dest_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST12/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2253                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_adr_reg_dest_reg[0]/C    -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_adr_reg_dest_reg[0]/Q    -       C->Q  R     DFRQX2        24 182.7   753   640     640 
  U7_banc_g6126/Q                     -       A->Q  F     NO2X1          3  28.7   264   178     818 
  U7_banc_g6124/Q                     -       B->Q  R     NA2I1X1        2  16.2   203   177     995 
  U7_banc_g6122/Q                     -       A->Q  F     NO2X1          2  20.4   182   100    1094 
  U7_banc_g6119/S                     -       A->S  R     HAX1           2  18.8   179   278    1372 
  U7_banc_g6131/Q                     -       A->Q  F     INX1          14  87.4   371   256    1628 
  U7_banc_g6017/Q                     -       B->Q  F     OR4X1          2  19.4   155   284    1912 
  U7_banc_g6150/Q                     -       C->Q  R     ON31X1         1   8.7   482   176    2088 
  U7_banc_RC_CG_HIER_INST12/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2253 
  U7_banc_RC_CG_HIER_INST12/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2253 
#----------------------------------------------------------------------------------------------------



Path 29: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_adr_reg_dest_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST11/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2253                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_adr_reg_dest_reg[0]/C    -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_adr_reg_dest_reg[0]/Q    -       C->Q  R     DFRQX2        24 182.7   753   640     640 
  U7_banc_g6126/Q                     -       A->Q  F     NO2X1          3  28.7   264   178     818 
  U7_banc_g6124/Q                     -       B->Q  R     NA2I1X1        2  16.2   203   177     995 
  U7_banc_g6122/Q                     -       A->Q  F     NO2X1          2  20.4   182   100    1094 
  U7_banc_g6119/S                     -       A->S  R     HAX1           2  18.8   179   278    1372 
  U7_banc_g6131/Q                     -       A->Q  F     INX1          14  87.4   371   256    1628 
  U7_banc_g6019/Q                     -       B->Q  F     OR4X1          2  19.4   155   284    1912 
  U7_banc_g6151/Q                     -       C->Q  R     ON31X1         1   8.7   482   176    2088 
  U7_banc_RC_CG_HIER_INST11/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2253 
  U7_banc_RC_CG_HIER_INST11/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2253 
#----------------------------------------------------------------------------------------------------



Path 30: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_adr_reg_dest_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST10/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2002                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_adr_reg_dest_reg[0]/C    -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_adr_reg_dest_reg[0]/Q    -       C->Q  R     DFRQX2        24 182.7   753   640     640 
  U7_banc_g6126/Q                     -       A->Q  F     NO2X1          3  28.7   264   178     818 
  U7_banc_g6125/Q                     -       C->Q  F     AO21X1        12  85.7   373   437    1254 
  U7_banc_g6121/Q                     -       B->Q  R     NO2X1          1  10.9   197   170    1424 
  U7_banc_g6117/Q                     -       C->Q  F     NA3X1          2  17.2   196   119    1543 
  U7_banc_g6115/Q                     -       AN->Q F     NA3I1X1        1   9.9   191   191    1734 
  U7_banc_g6114/Q                     -       A->Q  R     NA2X1          1   8.7   335   110    1844 
  U7_banc_RC_CG_HIER_INST10/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   158    2002 
  U7_banc_RC_CG_HIER_INST10/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2002 
#----------------------------------------------------------------------------------------------------



Path 31: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST9/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2246                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                   -       -     R     (arrival)    151     -     0     -       0 
  it_mat_clk_reg/Q                   -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                  -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                  -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                  -       A->Q  F     BUX8          89 609.2   320   291     901 
  g4417/Q                            -       A->Q  R     INX6          61 364.5   318   248    1149 
  g4391/Q                            -       A->Q  R     AND3X1         1   9.3   121   185    1334 
  U7_banc_g6116/Q                    -       AN->Q R     NO2I1X1        2  32.3   389   279    1612 
  U7_banc_g6006/Q                    -       A->Q  F     INX4          30 246.5   290   240    1853 
  U7_banc_g6152/Q                    -       B->Q  R     ON31X1         1   8.7   482   227    2080 
  U7_banc_RC_CG_HIER_INST9/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2245 
  U7_banc_RC_CG_HIER_INST9/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2246 
#---------------------------------------------------------------------------------------------------



Path 32: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U3_di_DI_code_ual_reg[24]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2392                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  U3_di_DI_code_ual_reg[24]/C             -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_code_ual_reg[24]/Q             -       C->Q  F     DFRQX1         2  16.1   142   287     287 
  U4_ex_U1_alu_g4072/Q                    -       A->Q  F     OR4X2          2  23.2   108   185     472 
  g92265/Q                                -       C->Q  F     OR4X1          5  37.8   245   284     756 
  U4_ex_U1_alu_g4059/Q                    -       A->Q  R     INX1           3  22.3   154   131     887 
  U4_ex_U1_alu_g4055/Q                    -       A->Q  R     AND2X4        65 541.2  1037   631    1518 
  U4_ex_U1_alu_g4053/Q                    -       A->Q  F     INX1           2  14.2   230   128    1646 
  U4_ex_U1_alu_g4052/Q                    -       B->Q  F     AND4X1         2  14.6   108   224    1870 
  U4_ex_U1_alu_g4051/Q                    -       AN->Q F     NA2I1X0        1  10.6   232   249    2119 
  U4_ex_U1_alu_g4050/Q                    -       B->Q  R     NA2I1X1        1   8.7   144   134    2253 
  U4_ex_U1_alu_RC_CG_HIER_INST7/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   140    2392 
  U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2392 
#--------------------------------------------------------------------------------------------------------



Path 33: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U3_di_DI_code_ual_reg[24]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2274                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  U3_di_DI_code_ual_reg[24]/C             -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_code_ual_reg[24]/Q             -       C->Q  F     DFRQX1         2  16.1   142   287     287 
  U4_ex_U1_alu_g4072/Q                    -       A->Q  F     OR4X2          2  23.2   108   185     472 
  g92265/Q                                -       C->Q  F     OR4X1          5  37.8   245   284     756 
  U4_ex_U1_alu_g4059/Q                    -       A->Q  R     INX1           3  22.3   154   131     887 
  U4_ex_U1_alu_g4055/Q                    -       A->Q  R     AND2X4        65 541.2  1037   631    1518 
  U4_ex_U1_alu_g4053/Q                    -       A->Q  F     INX1           2  14.2   230   128    1646 
  U4_ex_U1_alu_g4052/Q                    -       B->Q  F     AND4X1         2  14.6   108   224    1870 
  U4_ex_U1_alu_g4100/Q                    -       AN->Q F     NA2I1X1        1  10.6   116   162    2033 
  U4_ex_U1_alu_g4099/Q                    -       B->Q  R     NA2I1X1        1   8.7   126   103    2136 
  U4_ex_U1_alu_RC_CG_HIER_INST6/g7/Q      -       A->Q  R     OR2X1          1   9.4   109   138    2274 
  U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2274 
#--------------------------------------------------------------------------------------------------------



Path 34: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U8_syscop_scp_reg_reg[12][0]/C
          Clock: (R) clock
       Endpoint: (R) RC_CG_DECLONE_HIER_INST/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2100                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U8_syscop_scp_reg_reg[12][0]/C    -       -     R     (arrival)    151     -     0     -       0 
  U8_syscop_scp_reg_reg[12][0]/Q    -       C->Q  R     DFRQX2         4  26.3   148   302     302 
  U8_syscop_g2608/Q                 -       A->Q  F     NA3X1          2  19.4   177   122     423 
  U8_syscop_g2605/Q                 -       B->Q  R     NA3X1          1  26.7   312   217     641 
  U8_syscop_g2604/Q                 -       A->Q  R     BUX8          89 609.2   360   274     915 
  g4417/Q                           -       A->Q  F     INX6          61 364.5   319   256    1171 
  g4390/Q                           -       A->Q  F     AND2X4        33 268.3   286   319    1490 
  g4389/Q                           -       A->Q  R     INX1           2  15.7   134   120    1611 
  g4387/Q                           -       A->Q  F     ON22X1         4  30.8   452   164    1774 
  g3749/Q                           -       A->Q  R     NA2X1          1   8.7   335   168    1942 
  RC_CG_DECLONE_HIER_INST/g7/Q      -       A->Q  R     OR2X1          1   9.4   112   158    2100 
  RC_CG_DECLONE_HIER_INST/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2100 
#--------------------------------------------------------------------------------------------------



Path 35: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U8_syscop_scp_reg_reg[12][0]/C
          Clock: (R) clock
       Endpoint: (R) U3_di_RC_CG_HIER_INST4/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2254                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U8_syscop_scp_reg_reg[12][0]/C   -       -     R     (arrival)    151     -     0     -       0 
  U8_syscop_scp_reg_reg[12][0]/Q   -       C->Q  R     DFRQX2         4  26.3   148   302     302 
  U8_syscop_g2608/Q                -       A->Q  F     NA3X1          2  19.4   177   122     423 
  U8_syscop_g2605/Q                -       B->Q  R     NA3X1          1  26.7   312   217     641 
  U8_syscop_g2604/Q                -       A->Q  R     BUX8          89 609.2   360   274     915 
  g4417/Q                          -       A->Q  F     INX6          61 364.5   319   256    1171 
  g4390/Q                          -       A->Q  F     AND2X4        33 268.3   286   319    1490 
  g4389/Q                          -       A->Q  R     INX1           2  15.7   134   120    1611 
  g4387/Q                          -       A->Q  F     ON22X1         4  30.8   452   164    1774 
  U3_di_g11969/Q                   -       B->Q  R     NA2I1X0        1   8.7   357   320    2094 
  U3_di_RC_CG_HIER_INST4/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   160    2254 
  U3_di_RC_CG_HIER_INST4/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2254 
#-------------------------------------------------------------------------------------------------



Path 36: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U2_ei_EI_instr_reg[31]/C
          Clock: (R) clock
       Endpoint: (R) U2_ei_RC_CG_HIER_INST3/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    3393                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C         -       -     R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[31]/Q         -       C->Q  F     DFRQX2         2  32.2   133   277     277 
  U3_di_g11980/Q                   -       B->Q  R     NO2X4          4  48.4   178   135     412 
  U3_di_g11974/Q                   -       A->Q  R     BUX2           3  35.1   101   128     540 
  U3_di_g11940/Q                   -       B->Q  F     NA2X2          1  12.3    66    54     593 
  U3_di_g11921/Q                   -       A->Q  R     NA2X2          1  12.3    99    66     659 
  U3_di_g11914/Q                   -       A->Q  F     NA2X2          1  18.0    78    62     721 
  U3_di_g11901/Q                   -       A->Q  R     NA2X4          7  80.1   206   128     849 
  U3_di_g11892/Q                   -       A->Q  F     INX2           6  53.7   142   113     962 
  U3_di_g11846/Q                   -       C->Q  R     NA3I1X2        1  15.5   149   126    1088 
  U3_di_g11825/Q                   -       B->Q  F     NO2X2          3  28.7   121    85    1173 
  U3_di_g11787/Q                   -       B->Q  R     NO2X1          1  12.4   187   138    1311 
  U3_di_g11756/Q                   -       A->Q  F     NO2X2          1  23.4    87    71    1382 
  U3_di_g11730/Q                   -       B->Q  R     NO2X4          1  22.8   117    91    1473 
  U3_di_g11711/Q                   -       B->Q  F     NA3X4          9 124.9   239   158    1631 
  U3_di_g11703/Q                   -       A->Q  F     BUX2           4  30.8    85   157    1788 
  U3_di_g11993/Q                   -       B->Q  R     NA2I1X1        5  37.8   352   218    2006 
  U3_di_g11606/Q                   -       B->Q  F     NO2X1          2  16.9   154   125    2130 
  U3_di_g11566/Q                   -       BN->Q F     NA3I2X1        5  36.2   279   282    2412 
  U3_di_g11556/Q                   -       A->Q  F     OR4X1          3  22.0   167   280    2691 
  g3967/Q                          -       A->Q  R     NO3X1          2  15.5   313   191    2882 
  g2/Q                             -       A->Q  F     NA2X0          1  11.2   256   180    3061 
  g3721/Q                          -       A->Q  R     ON21X1         1   8.7   421   167    3228 
  U2_ei_RC_CG_HIER_INST3/g7/Q      -       A->Q  R     OR2X1          1   9.4   114   165    3393 
  U2_ei_RC_CG_HIER_INST3/enl_reg/D -       -     R     DLLQX1         1     -     -     0    3393 
#-------------------------------------------------------------------------------------------------



Path 37: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U2_ei_EI_instr_reg[27]/C
          Clock: (R) clock
       Endpoint: (R) U2_ei_RC_CG_HIER_INST2/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    3243                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[27]/C         -       -      R     (arrival)     33    -     0     -       0 
  U2_ei_EI_instr_reg[27]/Q         -       C->Q   R     DFRQX2         2 31.3   167   314     314 
  U3_di_g94648/Q                   -       A->Q   F     INX2           3 35.0   100    82     396 
  U3_di_g11979/Q                   -       A->Q   R     NA2X2          2 17.1   116    85     481 
  U3_di_g11943/Q                   -       A->Q   R     OR4X2          1 18.0   124   131     612 
  U3_di_g11935/Q                   -       A->Q   F     NA2X4          5 75.1   136    96     707 
  U3_di_g11909/Q                   -       B->Q   R     NO2X4          5 50.5   184   138     846 
  U3_di_g11904/Q                   -       A->Q   F     INX3           3 28.5    81    66     911 
  U3_di_g11880/Q                   -       A->Q   R     NO2X2          1 15.0   130    87     998 
  U3_di_g11852/Q                   -       B->Q   F     NA2X2          3 26.4   114    79    1077 
  U3_di_g11822/Q                   -       A->Q   R     NO2X2          2 21.4   166   112    1190 
  U3_di_g11774/Q                   -       B->Q   F     NO2X2          2 21.3    88    77    1267 
  U3_di_g11760/Q                   -       A->Q   R     NA2X2          2 21.1   134    90    1357 
  U3_di_g11750/Q                   -       A->Q   F     INX1           1 17.8    99    83    1440 
  U3_di_g11721/Q                   -       B->Q   R     NA3I1X4       11 94.4   254   164    1604 
  U3_di_g11695/Q                   -       A->Q   R     AND2X4         9 70.6   160   172    1776 
  g4341/Q                          -       A->Q   F     INX1           3 26.7   137   109    1885 
  g4323/Q                          -       IN1->Q R     MU2IX1         1 10.6   221   157    2042 
  g4309/Q                          -       B->Q   F     NA2X1          1 12.7   120    84    2127 
  g4287/Q                          -       A->Q   R     NO3X2          1 12.3   184   105    2232 
  g4281/Q                          -       A->Q   F     NA2X2          2 27.7   131    87    2319 
  g4267/Q                          -       B->Q   R     NA2X2          1 16.0   117   102    2421 
  g4228/Q                          -       B->Q   F     NO3X2          2 18.6   107    76    2497 
  g4200/Q                          -       A->Q   R     NA2X2          1 14.7   114    81    2578 
  g4193/Q                          -       B->Q   R     AND3X4         1 22.8    77   131    2708 
  g4187/Q                          -       B->Q   F     NA3X4          3 31.8   103    73    2781 
  g3896/Q                          -       A->Q   R     NO2X1          2 18.6   276   157    2938 
  g3800/Q                          -       A->Q   F     NO2X1          1  9.9   101    75    3014 
  g94659/Q                         -       A->Q   R     NA2X1          1  8.7   155    89    3102 
  U2_ei_RC_CG_HIER_INST2/g7/Q      -       A->Q   R     OR2X1          1  9.4   109   141    3243 
  U2_ei_RC_CG_HIER_INST2/enl_reg/D -       -      R     DLLQX1         1    -     -     0    3243 
#-------------------------------------------------------------------------------------------------



Path 38: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U2_ei_EI_instr_reg[27]/C
          Clock: (R) clock
       Endpoint: (R) U1_pf_RC_CG_HIER_INST1/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    3197                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[27]/C         -       -      R     (arrival)     33    -     0     -       0 
  U2_ei_EI_instr_reg[27]/Q         -       C->Q   R     DFRQX2         2 31.3   167   314     314 
  U3_di_g94648/Q                   -       A->Q   F     INX2           3 35.0   100    82     396 
  U3_di_g11979/Q                   -       A->Q   R     NA2X2          2 17.1   116    85     481 
  U3_di_g11943/Q                   -       A->Q   R     OR4X2          1 18.0   124   131     612 
  U3_di_g11935/Q                   -       A->Q   F     NA2X4          5 75.1   136    96     707 
  U3_di_g11909/Q                   -       B->Q   R     NO2X4          5 50.5   184   138     846 
  U3_di_g11904/Q                   -       A->Q   F     INX3           3 28.5    81    66     911 
  U3_di_g11880/Q                   -       A->Q   R     NO2X2          1 15.0   130    87     998 
  U3_di_g11852/Q                   -       B->Q   F     NA2X2          3 26.4   114    79    1077 
  U3_di_g11822/Q                   -       A->Q   R     NO2X2          2 21.4   166   112    1190 
  U3_di_g11774/Q                   -       B->Q   F     NO2X2          2 21.3    88    77    1267 
  U3_di_g11760/Q                   -       A->Q   R     NA2X2          2 21.1   134    90    1357 
  U3_di_g11750/Q                   -       A->Q   F     INX1           1 17.8    99    83    1440 
  U3_di_g11721/Q                   -       B->Q   R     NA3I1X4       11 94.4   254   164    1604 
  U3_di_g11695/Q                   -       A->Q   R     AND2X4         9 70.6   160   172    1776 
  g4341/Q                          -       A->Q   F     INX1           3 26.7   137   109    1885 
  g4323/Q                          -       IN1->Q R     MU2IX1         1 10.6   221   157    2042 
  g4309/Q                          -       B->Q   F     NA2X1          1 12.7   120    84    2127 
  g4287/Q                          -       A->Q   R     NO3X2          1 12.3   184   105    2232 
  g4281/Q                          -       A->Q   F     NA2X2          2 27.7   131    87    2319 
  g4267/Q                          -       B->Q   R     NA2X2          1 16.0   117   102    2421 
  g4228/Q                          -       B->Q   F     NO3X2          2 18.6   107    76    2497 
  g4200/Q                          -       A->Q   R     NA2X2          1 14.7   114    81    2578 
  g4193/Q                          -       B->Q   R     AND3X4         1 22.8    77   131    2708 
  g4187/Q                          -       B->Q   F     NA3X4          3 31.8   103    73    2781 
  g4184/Q                          -       A->Q   R     INX1           1 10.0    76    65    2846 
  g3891/Q                          -       A->Q   F     NA3X1          1 10.0   125    78    2924 
  g3737/Q                          -       A->Q   R     NA3X1          1  8.7   386   110    3033 
  U1_pf_RC_CG_HIER_INST1/g7/Q      -       A->Q   R     OR2X1          1  9.4   113   163    3196 
  U1_pf_RC_CG_HIER_INST1/enl_reg/D -       -      R     DLLQX1         1    -     -     0    3197 
#-------------------------------------------------------------------------------------------------



Path 39: MET (0 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[61]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[23]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[61]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      92                  
     Required Time:=    3908                  
      Launch Clock:-       0                  
         Data Path:-    3908                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[23]/C           -       -     R     (arrival)    174    -     0     -       0 
  U3_di_DI_op2_reg[23]/Q           -       C->Q  F     DFRX4          6 71.3   138   300     300 
  U4_ex_U1_alu_g87630/Q            -       A->Q  F     BUX4           4 74.4    94   139     439 
  U4_ex_U1_alu_mul_138_45_g87632/Q -       A->Q  F     BUX2           2 30.0    81   126     565 
  U4_ex_U1_alu_mul_138_45_g82078/Q -       A->Q  R     INX2           2 24.8    79    62     628 
  U4_ex_U1_alu_mul_138_45_g79256/Q -       S->Q  F     MU2X1          2 24.3   143   252     880 
  U4_ex_U1_alu_mul_138_45_g78442/Q -       A->Q  R     NO2X2          1 23.4   176   125    1004 
  U4_ex_U1_alu_mul_138_45_g77190/Q -       B->Q  F     NO2X4          3 29.6    78    69    1074 
  U4_ex_U1_alu_mul_138_45_g83022/Q -       A->Q  R     INX2           2 21.0    71    56    1130 
  U4_ex_U1_alu_mul_138_45_g82673/Q -       B->Q  F     NA2I1X2        1 12.3    70    52    1182 
  U4_ex_U1_alu_mul_138_45_g76288/Q -       A->Q  R     NA2X2          2 20.8   133    85    1267 
  U4_ex_U1_alu_mul_138_45_g87176/Q -       AN->Q R     NO2I1X4        1 14.2    97   135    1402 
  U4_ex_U1_alu_mul_138_45_g74770/Q -       AN->Q R     NA2I1X4        4 49.7   139   128    1530 
  U4_ex_U1_alu_mul_138_45_g73930/Q -       A->Q  F     NO2X4          1 14.2    62    40    1570 
  U4_ex_U1_alu_mul_138_45_g73704/Q -       AN->Q F     NA2I1X4        2 21.0    64   108    1678 
  U4_ex_U1_alu_mul_138_45_g82395/Q -       A->Q  F     OR2X4          1 18.0    50   115    1794 
  U4_ex_U1_alu_mul_138_45_g73376/Q -       A->Q  R     NA2X4          4 44.3   135    83    1877 
  U4_ex_U1_alu_mul_138_45_g72972/Q -       A->Q  F     NO2X4          1 14.2    66    40    1917 
  U4_ex_U1_alu_mul_138_45_g72858/Q -       AN->Q F     NA2I1X4        2 21.0    64   109    2026 
  U4_ex_U1_alu_mul_138_45_g83873/Q -       A->Q  F     OR2X4          1 18.0    50   115    2141 
  U4_ex_U1_alu_mul_138_45_g72600/Q -       A->Q  R     NA2X4          4 35.9   120    74    2215 
  U4_ex_U1_alu_mul_138_45_g72419/Q -       A->Q  F     NO2X2          1 14.2    74    52    2266 
  U4_ex_U1_alu_mul_138_45_g72383/Q -       AN->Q F     NA2I1X4        2 21.0    64   111    2378 
  U4_ex_U1_alu_mul_138_45_g82285/Q -       A->Q  F     OR2X4          1 20.8    54   118    2496 
  U4_ex_U1_alu_mul_138_45_g88647/Q -       B->Q  R     NA2X4          2 26.8   102    77    2572 
  U4_ex_U1_alu_mul_138_45_g88777/Q -       A->Q  F     NO2X4          2 29.7    67    52    2624 
  U4_ex_U1_alu_mul_138_45_g88780/Q -       B->Q  R     NO2X4          2 23.0   111    88    2712 
  U4_ex_U1_alu_mul_138_45_g88782/Q -       A->Q  F     NA2X4          2 26.1    70    54    2766 
  U4_ex_U1_alu_mul_138_45_g89934/Q -       AN->Q F     NA2I1X4        3 40.2    91   127    2893 
  g92126/Q                         -       B->Q  F     OR2X4          1 18.0    50   135    3028 
  U4_ex_U1_alu_mul_138_45_g71810/Q -       A->Q  R     NA2X4          1 18.0    86    54    3082 
  U4_ex_U1_alu_mul_138_45_g71796/Q -       A->Q  F     NA2X4          1 18.0    61    44    3126 
  U4_ex_U1_alu_mul_138_45_g71790/Q -       A->Q  R     NA2X4          2 23.1   105    63    3189 
  U4_ex_U1_alu_mul_138_45_g71767/Q -       AN->Q R     NA3I1X4        2 24.3   128   117    3306 
  U4_ex_U1_alu_mul_138_45_g89343/Q -       A->Q  F     NA2X4          2 24.3    74    53    3359 
  U4_ex_U1_alu_mul_138_45_g89342/Q -       A->Q  R     NA2X4          1 18.0    86    60    3419 
  U4_ex_U1_alu_mul_138_45_g89341/Q -       A->Q  F     NA2X4          1 18.0    66    44    3463 
  U4_ex_U1_alu_mul_138_45_g71695/Q -       A->Q  R     NA2X4          1 13.4    88    53    3516 
  U4_ex_U1_alu_mul_138_45_g71673/Q -       S->Q  R     MU2IX1         1 12.3   224   158    3674 
  U4_ex_U1_alu_g18725/Q            -       A->Q  F     NA2X2          1 11.3   183    56    3731 
  U4_ex_U1_alu_g18411/Q            -       B->Q  R     AN31X1         1  8.9   217   177    3908 
  U4_ex_U1_alu_hilo_reg[61]/D      -       -     R     DFRQX0         1    -     -     0    3908 
#------------------------------------------------------------------------------------------------



Path 40: MET (0 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[58]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[1]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[58]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      92                  
     Required Time:=    3908                  
      Launch Clock:-       0                  
         Data Path:-    3908                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[1]/C            -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[1]/Q            -       C->Q  R     DFRX4          1  36.3   109   272     272 
  U3_di_g91623/Q                   -       A->Q  R     BUX12          5 105.8    61    91     363 
  U4_ex_U1_alu_g91622/Q            -       A->Q  R     BUX8           5 108.1    81    96     458 
  U4_ex_U1_alu_mul_138_45_g81672/Q -       A->Q  F     INX6           2  43.1    55    47     506 
  U4_ex_U1_alu_mul_138_45_g80988/Q -       B->Q  R     NA2X4          1  18.0    85    67     573 
  U4_ex_U1_alu_mul_138_45_g80060/Q -       A->Q  F     NA2X4          2  26.7    66    51     624 
  g89433/Q                         -       AN->Q F     NA2I1X4        3  67.4   123   148     772 
  U4_ex_U1_alu_mul_138_45_g78706/Q -       A->Q  F     BUX12         12 128.1    66   116     888 
  U4_ex_U1_alu_mul_138_45_g78703/Q -       A->Q  R     INX6           4  34.5    50    40     928 
  U4_ex_U1_alu_mul_138_45_g77976/Q -       A->Q  F     NA2X2          1  18.0    83    53     981 
  U4_ex_U1_alu_mul_138_45_g77657/Q -       A->Q  R     NA2X4          3  28.6   106    74    1055 
  U4_ex_U1_alu_mul_138_45_g76777/Q -       A->Q  F     NO2X2          1  14.2    80    51    1106 
  U4_ex_U1_alu_mul_138_45_g76318/Q -       AN->Q F     NA2I1X4        4  33.8    81   124    1230 
  U4_ex_U1_alu_mul_138_45_g75791/Q -       A->Q  R     NA2X1          1  20.2   214   133    1363 
  U4_ex_U1_alu_mul_138_45_g75608/Q -       B->Q  F     NA2I1X4        2  16.1    70    50    1413 
  U4_ex_U1_alu_mul_138_45_g82514/Q -       A->Q  F     OR2X2          1  20.8    76   144    1557 
  U4_ex_U1_alu_mul_138_45_g74657/Q -       B->Q  R     NA2X4          4  35.0   118    91    1648 
  U4_ex_U1_alu_mul_138_45_g73898/Q -       A->Q  F     NA2X1          1  20.2   138   101    1750 
  U4_ex_U1_alu_mul_138_45_g73703/Q -       B->Q  R     NA2I1X4        2  28.2   108    95    1845 
  U4_ex_U1_alu_mul_138_45_g83734/Q -       A->Q  F     INX2           1  18.0    58    51    1895 
  U4_ex_U1_alu_mul_138_45_g73431/Q -       A->Q  R     NA2X4          1  20.8    91    59    1955 
  U4_ex_U1_alu_mul_138_45_g73318/Q -       B->Q  F     NA2X4          3  38.3    84    64    2018 
  U4_ex_U1_alu_mul_138_45_g73066/Q -       B->Q  R     NA2X2          1  20.2   128   100    2118 
  U4_ex_U1_alu_mul_138_45_g72951/Q -       B->Q  F     NA2I1X4        3  30.7    77    63    2181 
  U4_ex_U1_alu_mul_138_45_g72482/Q -       A->Q  R     ON21X1         1  18.0   272   173    2354 
  U4_ex_U1_alu_mul_138_45_g72421/Q -       A->Q  F     NA2X4          2  30.4   102    69    2422 
  U4_ex_U1_alu_mul_138_45_g72275/Q -       B->Q  R     NO2X4          2  27.6   123   101    2523 
  U4_ex_U1_alu_mul_138_45_g72237/Q -       A->Q  F     INX2           2  29.6    81    70    2593 
  U4_ex_U1_alu_mul_138_45_g90688/Q -       B->Q  R     NA2X4          2  22.5    94    79    2672 
  U4_ex_U1_alu_mul_138_45_g90687/Q -       A->Q  F     NA2X4          1  18.0    86    45    2717 
  U4_ex_U1_alu_mul_138_45_g90686/Q -       A->Q  R     NA2X4          1  18.0    99    63    2780 
  U4_ex_U1_alu_mul_138_45_g71900/Q -       A->Q  F     NA2X4          2  23.1    63    50    2831 
  U4_ex_U1_alu_mul_138_45_g71851/Q -       A->Q  R     NA2X4          1  18.7    87    58    2889 
  U4_ex_U1_alu_mul_138_45_g71831/Q -       A->Q  F     NA3X4          2  27.5    89    63    2952 
  U4_ex_U1_alu_mul_138_45_g88692/Q -       A->Q  R     NA3X4          1  18.7   118    74    3026 
  U4_ex_U1_alu_mul_138_45_g88691/Q -       A->Q  F     NA3X4          6  49.8   123    87    3112 
  U4_ex_U1_alu_mul_138_45_g88697/Q -       A->Q  R     NA2X2          1  18.0   119    92    3204 
  U4_ex_U1_alu_mul_138_45_g71776/Q -       A->Q  F     NA2X4          3  29.8    75    58    3262 
  U4_ex_U1_alu_mul_138_45_g71770/Q -       A->Q  F     BUX2           3  42.6   105   136    3399 
  U4_ex_U1_alu_mul_138_45_g71735/Q -       A->Q  R     NA3X4          1  20.2   124    79    3478 
  U4_ex_U1_alu_mul_138_45_g82245/Q -       B->Q  F     NA2I1X4        2  26.8    71    59    3537 
  U4_ex_U1_alu_mul_138_45_g71712/Q -       A->Q  R     NO2X4          1  14.2    97    63    3600 
  U4_ex_U1_alu_mul_138_45_g71693/Q -       AN->Q R     NA2I1X4        1  18.0    85    96    3696 
  U4_ex_U1_alu_g18728/Q            -       A->Q  F     NA2X4          1  11.3   164    38    3734 
  U4_ex_U1_alu_g18409/Q            -       B->Q  R     AN31X1         1   8.9   217   174    3908 
  U4_ex_U1_alu_hilo_reg[58]/D      -       -     R     DFRQX0         1     -     -     0    3908 
#-------------------------------------------------------------------------------------------------



Path 41: MET (0 ps) Setup Check with Pin U4_ex_EX_ecr_reg_reg/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_code_ual_reg[21]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_EX_ecr_reg_reg/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     123                  
     Required Time:=    3877                  
      Launch Clock:-       0                  
         Data Path:-    3877                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                       (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------
  U3_di_DI_code_ual_reg[21]/C                    -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_code_ual_reg[21]/Q                    -       C->Q   R     DFRQX2         4  34.9   181   322     322 
  U4_ex_U1_alu_g4086/Q                           -       B->Q   F     NO2X2          1  18.0    86    75     397 
  U4_ex_U1_alu_g4074/Q                           -       A->Q   R     NA2X4          2  22.7    95    68     465 
  U4_ex_U1_alu_g4098/Q                           -       A->Q   F     INX2           4  29.7    76    66     531 
  U4_ex_U1_alu_g5697/Q                           -       B->Q   F     AND3X2         2  23.7    81   162     693 
  U4_ex_U1_alu_g5688/Q                           -       B->Q   R     NA2X2          2  18.1   120    94     787 
  U4_ex_U1_alu_g5679/Q                           -       A->Q   F     NA2X2          1  12.3    68    53     840 
  U4_ex_U1_alu_g5675/Q                           -       A->Q   R     NA2X2          2  20.8   136    85     925 
  U4_ex_U1_alu_g5672/Q                           -       C->Q   F     NA3X2          1  23.4   120    92    1016 
  U4_ex_U1_alu_g5670/Q                           -       B->Q   R     NO2X4          2  23.5   115    98    1114 
  U4_ex_U1_alu_g5660/Q                           -       C->Q   R     AND3X4         4  61.5   148   177    1291 
  U4_ex_U1_alu_g5658/Q                           -       A->Q   F     INX8          30 195.4   124    99    1390 
  U4_ex_U1_alu_g5772/Q                           -       IN1->Q F     MU2X1          2  21.9   134   254    1644 
  g92274/Q                                       -       A->Q   R     EN2X1          4  30.5   404   264    1908 
  U4_ex_U1_alu_csa_tree_eq_127_42_groupi_g1036/Q -       B->Q   F     EN3X1          1   8.8   116   406    2313 
  U4_ex_U1_alu_csa_tree_eq_127_42_groupi_g1031/Q -       A->Q   F     OR4X1          1   9.8   104   194    2507 
  U4_ex_U1_alu_csa_tree_eq_127_42_groupi_g1026/Q -       A->Q   R     NO2X1          1  10.6   171   114    2620 
  U4_ex_U1_alu_csa_tree_eq_127_42_groupi_g1022/Q -       B->Q   F     NA2X1          1  12.4   106    80    2700 
  U4_ex_U1_alu_csa_tree_eq_127_42_groupi_g1018/Q -       A->Q   R     NO2X2          2  19.9   153   106    2806 
  U4_ex_U1_alu_g18862/Q                          -       A->Q   F     INX1           2  17.5   102    85    2891 
  U4_ex_U1_alu_g18842/Q                          -       A->Q   R     NA2X1          2  20.1   220   137    3028 
  U4_ex_U1_alu_g18777/Q                          -       A->Q   F     INX1           1  10.6    89    70    3098 
  U4_ex_U1_alu_g18561/Q                          -       A->Q   R     ON22X1         1   9.8   260   114    3212 
  U4_ex_U1_alu_g17918/Q                          -       A->Q   F     NO2X1          1  10.6   128    76    3288 
  U4_ex_U1_alu_g17914/Q                          -       B->Q   R     NA3X1          2  17.0   266   161    3449 
  g3537/Q                                        -       A->Q   F     NA2X1          2  16.3   148   108    3557 
  g3497/Q                                        -       A->Q   R     NO2X1          1  10.0   176   121    3678 
  g3425/Q                                        -       C->Q   F     AN21X1         1  12.4   334    75    3753 
  g3282/Q                                        -       A->Q   R     NO2X2          1   9.7   134   124    3877 
  U4_ex_EX_ecr_reg_reg/D                         -       -      R     DFRQX1         1     -     -     0    3877 
#----------------------------------------------------------------------------------------------------------------



Path 42: MET (0 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[52]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[19]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[52]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      92                  
     Required Time:=    3908                  
      Launch Clock:-       0                  
         Data Path:-    3908                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[19]/C            -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[19]/Q            -       C->Q  F     DFRX4          1  46.3   113   278     278 
  U3_di_g91244/Q                    -       A->Q  F     BUX16         13 187.9    67   116     394 
  U4_ex_U1_alu_mul_139_47_g91251/Q  -       A->Q  R     INX4           1  20.8    47    38     432 
  U4_ex_U1_alu_mul_139_47_g82440/Q  -       B->Q  F     NA2X4          1  18.0    70    42     475 
  U4_ex_U1_alu_mul_139_47_g81406/Q  -       A->Q  R     NA2X4          1  25.9   100    68     543 
  U4_ex_U1_alu_mul_139_47_g80839/Q  -       A->Q  F     INX4           2  41.1    62    54     597 
  U4_ex_U1_alu_mul_139_47_g80247/Q  -       A->Q  R     NA2X4          1  44.1   135    86     683 
  U4_ex_U1_alu_mul_139_47_g79832/Q  -       A->Q  F     INX8           5  81.6    69    58     741 
  U4_ex_U1_alu_mul_139_47_g79821/Q  -       A->Q  R     INX6           5  57.7    66    51     792 
  U4_ex_U1_alu_mul_139_47_g79820/Q  -       A->Q  F     INX4           6  51.1    68    56     848 
  U4_ex_U1_alu_mul_139_47_g79086/Q  -       A->Q  R     NA2X1          1   9.9   130    86     933 
  U4_ex_U1_alu_mul_139_47_g78911/Q  -       A->Q  F     NA2X1          1  23.7   158   114    1047 
  U4_ex_U1_alu_mul_139_47_g75757/CO -       A->CO F     FAX2           3  33.4   132   291    1338 
  U4_ex_U1_alu_mul_139_47_g74570/Q  -       B->Q  R     NA2X2          1  18.0   125   107    1445 
  U4_ex_U1_alu_mul_139_47_g74411/Q  -       A->Q  F     NA2X4          4  65.6   118    88    1533 
  U4_ex_U1_alu_mul_139_47_g73932/Q  -       B->Q  R     NO2X4          1  14.2    93    84    1617 
  U4_ex_U1_alu_mul_139_47_g73739/Q  -       AN->Q R     NA2I1X4        2  37.1   117   114    1731 
  U4_ex_U1_alu_mul_139_47_g73693/Q  -       A->Q  F     INX4           1  18.0    45    38    1770 
  U4_ex_U1_alu_mul_139_47_g89902/Q  -       A->Q  R     NA2X4          1  20.8    91    56    1826 
  U4_ex_U1_alu_mul_139_47_g73425/Q  -       B->Q  F     NA2X4          2  31.3    77    58    1884 
  U4_ex_U1_alu_mul_139_47_g73114/Q  -       A->Q  R     NO2X4          1  15.5    96    66    1950 
  U4_ex_U1_alu_mul_139_47_g72940/Q  -       B->Q  F     NO2X2          1  18.1    69    65    2015 
  U4_ex_U1_alu_mul_139_47_g72854/Q  -       A->Q  R     NO2X4          2  34.6   140    91    2106 
  U4_ex_U1_alu_mul_139_47_g72506/Q  -       A->Q  F     INX4           2  37.4    66    55    2160 
  U4_ex_U1_alu_mul_139_47_g72486/Q  -       B->Q  R     NA2I1X4        1  20.8    88    70    2230 
  U4_ex_U1_alu_mul_139_47_g72404/Q  -       B->Q  F     NA2X4          2  21.2    64    49    2279 
  U4_ex_U1_alu_mul_139_47_g83942/Q  -       A->Q  F     OR2X2          1  18.0    70   138    2417 
  U4_ex_U1_alu_mul_139_47_g87408/Q  -       A->Q  R     NA2X4          2  26.8   103    69    2486 
  U4_ex_U1_alu_mul_139_47_g91114/Q  -       A->Q  F     NA2X4          2  23.0    64    51    2536 
  U4_ex_U1_alu_mul_139_47_g91116/Q  -       A->Q  R     NA2X4          1  18.0    87    58    2594 
  U4_ex_U1_alu_mul_139_47_g91115/Q  -       A->Q  F     NA2X4          2  23.0    62    48    2642 
  U4_ex_U1_alu_mul_139_47_g88701/Q  -       A->Q  R     NA2X4          1  20.2    90    60    2702 
  U4_ex_U1_alu_mul_139_47_g87478/Q  -       B->Q  F     NA2I1X4        1  18.0    58    50    2752 
  U4_ex_U1_alu_mul_139_47_g87477/Q  -       A->Q  R     NA2X4          2  23.0    96    62    2814 
  U4_ex_U1_alu_mul_139_47_g87476/Q  -       A->Q  F     NA2X4          1  18.0    66    45    2859 
  U4_ex_U1_alu_mul_139_47_g71754/Q  -       A->Q  R     NA2X4          2  30.8   112    72    2931 
  U4_ex_U1_alu_mul_139_47_g71738/Q  -       B->Q  F     NO2X4          1  20.8    58    56    2987 
  U4_ex_U1_alu_mul_139_47_g91342/Q  -       B->Q  R     NA2X4          3  35.5   118    87    3074 
  U4_ex_U1_alu_mul_139_47_g91344/Q  -       A->Q  F     NA2X4          1  25.9    70    54    3128 
  U4_ex_U1_alu_mul_139_47_g91343/Q  -       A->Q  R     INX4           2  26.8    53    43    3171 
  U4_ex_U1_alu_mul_139_47_g71699/Q  -       A->Q  F     NO2X4          2  24.1    69    39    3210 
  U4_ex_U1_alu_mul_139_47_g71688/Q  -       A->Q  R     NO2X4          1  18.1   108    68    3278 
  U4_ex_U1_alu_mul_139_47_g71676/Q  -       A->Q  F     NO2X4          1  18.1    51    43    3320 
  U4_ex_U1_alu_mul_139_47_g71654/Q  -       A->Q  R     NO2X4          1  18.1   100    64    3384 
  U4_ex_U1_alu_mul_139_47_g71640/Q  -       B->Q  F     NO2I1X4        2  25.6    68    48    3433 
  U4_ex_U1_alu_mul_139_47_g91336/Q  -       A->Q  R     NO2X4          2  25.7   120    78    3511 
  g91339/Q                          -       A->Q  F     NO2X4          1  18.1    60    43    3554 
  U4_ex_U1_alu_mul_139_47_g91338/Q  -       A->Q  R     NO2X4          1  14.2    99    60    3614 
  U4_ex_U1_alu_mul_139_47_g71586/Q  -       AN->Q R     NA2I1X4        1  18.0    85    96    3710 
  U4_ex_U1_alu_g88435/Q             -       A->Q  F     NA2X4          1  11.3    83    38    3748 
  U4_ex_U1_alu_g88433/Q             -       B->Q  R     AN31X1         1   8.9   218   160    3908 
  U4_ex_U1_alu_hilo_reg[52]/D       -       -     R     DFRQX0         1     -     -     0    3908 
#--------------------------------------------------------------------------------------------------



Path 43: MET (0 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[51]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[19]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[51]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      92                  
     Required Time:=    3908                  
      Launch Clock:-       0                  
         Data Path:-    3908                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[19]/C           -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[19]/Q           -       C->Q  F     DFRX4          1  46.3   113   278     278 
  U3_di_g91244/Q                   -       A->Q  F     BUX16         13 187.9    67   116     394 
  U4_ex_U1_alu_mul_139_47_g91254/Q -       A->Q  R     INX2           1  44.1   121    84     478 
  U4_ex_U1_alu_mul_139_47_g87594/Q -       A->Q  F     INX8           3 114.2    81    70     548 
  U4_ex_U1_alu_mul_139_47_g83528/Q -       A->Q  R     INX8           7 103.6    79    62     610 
  U4_ex_U1_alu_mul_139_47_g83527/Q -       A->Q  F     INX8           7  75.2    58    49     659 
  U4_ex_U1_alu_mul_139_47_g81657/Q -       B->Q  R     NA2X2          1   9.9    88    70     730 
  U4_ex_U1_alu_mul_139_47_g80580/Q -       A->Q  F     NA2X1          2  17.5   126    88     818 
  U4_ex_U1_alu_mul_139_47_g78089/Q -       B->Q  F     AO22X2         2  18.6    83   236    1054 
  U4_ex_U1_alu_mul_139_47_g76492/Q -       C->Q  R     ON21X1         1  18.0   271   131    1185 
  U4_ex_U1_alu_mul_139_47_g76181/Q -       A->Q  F     NA2X4          3  31.3   103    70    1255 
  U4_ex_U1_alu_mul_139_47_g84180/Q -       AN->Q F     NA2I1X2        1  18.0    84   145    1400 
  U4_ex_U1_alu_mul_139_47_g75063/Q -       A->Q  R     NA2X4          2  26.8   103    72    1472 
  U4_ex_U1_alu_mul_139_47_g74675/Q -       A->Q  F     NA2X2          1  20.2    94    66    1539 
  U4_ex_U1_alu_mul_139_47_g74520/Q -       B->Q  R     NA2I1X4        3  35.7   115    92    1631 
  U4_ex_U1_alu_mul_139_47_g85669/Q -       A->Q  F     INX2           2  18.7    61    52    1683 
  U4_ex_U1_alu_mul_139_47_g73793/Q -       A->Q  R     NO2X2          2  20.0   154    96    1779 
  U4_ex_U1_alu_mul_139_47_g93062/Q -       A->Q  F     NO2X2          1  14.8    77    55    1834 
  U4_ex_U1_alu_mul_139_47_g84093/Q -       B->Q  R     NA2I1X2        1  20.8   132    99    1933 
  g93060/Q                         -       B->Q  F     NA2X4          3  30.3   102    59    1992 
  U4_ex_U1_alu_mul_139_47_g72838/Q -       A->Q  R     NA2X4          1  18.0    86    67    2059 
  U4_ex_U1_alu_mul_139_47_g72753/Q -       A->Q  F     NA2X4          3  38.4    84    62    2121 
  U4_ex_U1_alu_mul_139_47_g83961/Q -       AN->Q F     NA2I1X4        1  18.0    61   111    2232 
  U4_ex_U1_alu_mul_139_47_g72388/Q -       A->Q  R     NA2X4          3  35.5   118    76    2308 
  U4_ex_U1_alu_mul_139_47_g72213/Q -       A->Q  F     NO2X4          1  14.2    64    40    2348 
  U4_ex_U1_alu_mul_139_47_g72149/Q -       AN->Q F     NA2I1X4        2  29.6    75   116    2464 
  U4_ex_U1_alu_mul_139_47_g72133/Q -       A->Q  R     INX3           1  18.0    52    43    2507 
  U4_ex_U1_alu_mul_139_47_g72093/Q -       A->Q  F     NA2X4          1  20.8    58    41    2548 
  U4_ex_U1_alu_mul_139_47_g88706/Q -       B->Q  R     NA2X4          2  26.8   102    78    2626 
  U4_ex_U1_alu_mul_139_47_g88709/Q -       A->Q  F     NA2X4          3  32.8    75    59    2685 
  U4_ex_U1_alu_mul_139_47_g88712/Q -       B->Q  R     NA2X4          1  18.0    86    72    2758 
  U4_ex_U1_alu_mul_139_47_g71795/Q -       A->Q  F     NA2X4          2  24.3    80    49    2807 
  U4_ex_U1_alu_mul_139_47_g71772/Q -       A->Q  R     NA2X4          1  18.0    86    62    2869 
  U4_ex_U1_alu_mul_139_47_g71760/Q -       A->Q  F     NA2X4          1  18.0    59    44    2913 
  U4_ex_U1_alu_mul_139_47_g71746/Q -       A->Q  R     NA2X4          2  21.1    93    60    2973 
  U4_ex_U1_alu_mul_139_47_g71734/Q -       A->Q  F     NA2X2          1  18.0    84    61    3033 
  U4_ex_U1_alu_mul_139_47_g71721/Q -       A->Q  R     NA2X4          3  54.4   155   102    3136 
  fopt87398/Q                      -       A->Q  F     INX4           1  18.0    50    40    3176 
  U4_ex_U1_alu_mul_139_47_g91346/Q -       A->Q  R     NA2X4          2  32.4   113    70    3246 
  U4_ex_U1_alu_mul_139_47_g71687/Q -       A->Q  F     NA2X4          1  18.0    60    46    3292 
  U4_ex_U1_alu_mul_139_47_g71675/Q -       A->Q  R     NA2X4          3  34.2   116    75    3367 
  U4_ex_U1_alu_mul_139_47_g71655/Q -       A->Q  F     NA2X4          1  18.0    60    47    3414 
  U4_ex_U1_alu_mul_139_47_g71641/Q -       A->Q  R     NA2X4          1  12.3    73    51    3464 
  U4_ex_U1_alu_mul_139_47_g71616/Q -       A->Q  F     NA2X2          1  18.0    80    57    3521 
  U4_ex_U1_alu_mul_139_47_g71605/Q -       A->Q  R     NA2X4          2  26.8   102    72    3593 
  U4_ex_U1_alu_mul_139_47_g71593/Q -       A->Q  F     NA2X2          1  20.2    84    66    3659 
  U4_ex_U1_alu_mul_139_47_g71587/Q -       B->Q  R     NA2I1X4        1  18.0    84    72    3731 
  U4_ex_U1_alu_g18708/Q            -       A->Q  F     NA2X4          1  10.6    82    37    3768 
  U4_ex_U1_alu_g18406/Q            -       C->Q  R     AN31X1         1   8.9   218   140    3908 
  U4_ex_U1_alu_hilo_reg[51]/D      -       -     R     DFRQX0         1     -     -     0    3908 
#-------------------------------------------------------------------------------------------------



Path 44: MET (0 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[50]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[25]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[50]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      92                  
     Required Time:=    3908                  
      Launch Clock:-       0                  
         Data Path:-    3908                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[25]/C               -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[25]/Q               -       C->Q  R     DFRX4          1  46.3   127   284     284 
  U3_di_g88864/Q                       -       A->Q  R     BUX16          8 184.2    72   101     385 
  U4_ex_U1_alu_mul_139_47_g88867/Q     -       A->Q  F     INX8           4  66.3    53    45     430 
  U4_ex_U1_alu_mul_139_47_g83590/Q     -       A->Q  R     INX12          3  56.5    50   174     604 
  U4_ex_U1_alu_mul_139_47_g83589/Q     -       A->Q  F     INX6           4  61.8    66    52     656 
  U4_ex_U1_alu_mul_139_47_g82045/Q     -       B->Q  R     NO2X4          1  23.4   115    88     744 
  U4_ex_U1_alu_mul_139_47_g81241/Q     -       B->Q  F     NO2X4          2  25.5    77    60     804 
  U4_ex_U1_alu_mul_139_47_g78858/Q     -       B->Q  F     OA22X4         4  42.0   106   209    1012 
  U4_ex_U1_alu_mul_139_47_g77636/Q     -       A->Q  R     NA2X1          1  12.3   148   105    1118 
  U4_ex_U1_alu_mul_139_47_g77060/Q     -       A->Q  F     NA2X2          1  12.3    73    55    1172 
  U4_ex_U1_alu_mul_139_47_g76880/Q     -       A->Q  F     AND2X4         4  44.3    70   124    1297 
  U4_ex_U1_alu_mul_139_47_g75850/Q     -       A->Q  R     NA2X2          1  12.3    98    67    1363 
  U4_ex_U1_alu_mul_139_47_g75320/Q     -       A->Q  F     NA2X2          1  18.0    78    62    1425 
  U4_ex_U1_alu_mul_139_47_g75106/Q     -       A->Q  R     NA2X4          3  35.6   118    81    1506 
  U4_ex_U1_alu_mul_139_47_g74380/Q     -       A->Q  F     NO2X4          2  16.9    73    42    1548 
  U4_ex_U1_alu_mul_139_47_g93080/Q     -       AN->Q F     NA2I1X2        1  12.3    71   127    1675 
  U4_ex_U1_alu_mul_139_47_g73775/Q     -       A->Q  R     NA2X2          1  20.8   130    86    1760 
  g93078/Q                             -       B->Q  F     NA2X4          4  41.9   110    70    1830 
  U4_ex_U1_alu_mul_139_47_g85761/Q     -       A->Q  F     AND2X2         1  23.4    74   142    1972 
  U4_ex_U1_alu_mul_139_47_g72759/Q     -       B->Q  R     NO2X4          4  48.1   174   125    2096 
  U4_ex_U1_alu_mul_139_47_g89969/Q     -       B->Q  F     NO2X4          2  24.8    73    65    2161 
  U4_ex_U1_alu_mul_139_47_g72498_dup/Q -       AN->Q F     NA2I1X4        2  21.1    74   111    2272 
  U4_ex_U1_alu_mul_139_47_g89972/Q     -       A->Q  F     OR2X4          1  18.0    50   117    2389 
  U4_ex_U1_alu_mul_139_47_g72176/Q     -       A->Q  R     NA2X4          2  21.1    92    58    2447 
  U4_ex_U1_alu_mul_139_47_g72051/Q     -       A->Q  F     NO2X2          1  14.2    65    49    2496 
  U4_ex_U1_alu_mul_139_47_g71995/Q     -       AN->Q F     NA2I1X4        2  26.7    72   114    2610 
  U4_ex_U1_alu_mul_139_47_g83897/Q     -       A->Q  F     OR2X4          3  35.7    72   135    2745 
  U4_ex_U1_alu_mul_139_47_g71845/Q     -       A->Q  R     NA2X4          2  28.7   105    71    2816 
  U4_ex_U1_alu_mul_139_47_g71808/Q     -       A->Q  F     NO2X4          3  39.0    71    59    2875 
  U4_ex_U1_alu_mul_139_47_g91345/Q     -       AN->Q F     NO2I1X4        2  32.2    75   146    3021 
  U4_ex_U1_alu_mul_139_47_g91344/Q     -       B->Q  R     NA2X4          1  25.9   101    81    3102 
  U4_ex_U1_alu_mul_139_47_g91343/Q     -       A->Q  F     INX4           2  26.8    50    44    3146 
  U4_ex_U1_alu_mul_139_47_g71699/Q     -       A->Q  R     NO2X4          2  24.1   115    72    3218 
  U4_ex_U1_alu_mul_139_47_g71688/Q     -       A->Q  F     NO2X4          1  18.1    78    43    3261 
  U4_ex_U1_alu_mul_139_47_g71676/Q     -       A->Q  R     NO2X4          1  18.1    99    70    3330 
  U4_ex_U1_alu_mul_139_47_g71654/Q     -       A->Q  F     NO2X4          1  18.1    53    42    3373 
  U4_ex_U1_alu_mul_139_47_g71640/Q     -       B->Q  R     NO2I1X4        2  25.6   118    75    3447 
  g86138/Q                             -       A->Q  R     EN2X2          1  12.3    75   273    3720 
  g86137/Q                             -       A->Q  F     NA2X2          1  10.6    96    45    3765 
  U4_ex_U1_alu_g18415/Q                -       C->Q  R     AN31X1         1   8.9   217   142    3908 
  U4_ex_U1_alu_hilo_reg[50]/D          -       -     R     DFRQX0         1     -     -     0    3908 
#-----------------------------------------------------------------------------------------------------



Path 45: MET (0 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[63]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[27]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[63]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      92                  
     Required Time:=    3908                  
      Launch Clock:-       0                  
         Data Path:-    3908                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[27]/C               -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[27]/Q               -       C->Q  R     DFRX4          1  36.3   109   272     272 
  U3_di_g88924/Q                       -       A->Q  R     BUX12          6 124.5    68    95     367 
  U4_ex_U1_alu_mul_139_47_g87760/Q     -       A->Q  F     INX4           4  43.1    61    50     417 
  U4_ex_U1_alu_mul_139_47_g84634/Q     -       AN->Q F     NA2I1X4        1  20.8    63   108     525 
  U4_ex_U1_alu_mul_139_47_g81412/Q     -       B->Q  R     NA2X4          4  42.5   132    96     620 
  U4_ex_U1_alu_mul_139_47_g80970/Q     -       A->Q  F     INX12          8  93.5    58   181     802 
  U4_ex_U1_alu_mul_139_47_g86836/Q     -       A->Q  R     INX3           5  55.9   104    72     874 
  U4_ex_U1_alu_mul_139_47_g80035/Q     -       B->Q  F     NA2X4          1  20.8    83    50     924 
  U4_ex_U1_alu_mul_139_47_g78644/Q     -       B->Q  R     NA2X4          2  23.1    96    80    1004 
  U4_ex_U1_alu_mul_139_47_g93919/Q     -       A->Q  F     INX2           2  22.3    64    56    1060 
  U4_ex_U1_alu_mul_139_47_g77541/Q     -       B->Q  R     NA2X2          1  12.3    98    77    1137 
  U4_ex_U1_alu_mul_139_47_g77110/Q     -       A->Q  F     NA2X2          1  17.7    86    61    1198 
  g86684/Q                             -       S->Q  F     MU2X4          3  35.6    85   211    1410 
  U4_ex_U1_alu_mul_139_47_g75201/Q     -       A->Q  R     NO2X4          1  14.2    91    66    1475 
  U4_ex_U1_alu_mul_139_47_g74985/Q     -       AN->Q R     NA2I1X4        2  31.2   107   108    1584 
  U4_ex_U1_alu_mul_139_47_g85685/Q     -       A->Q  F     INX2           1  12.3    48    42    1625 
  U4_ex_U1_alu_mul_139_47_g91953/Q     -       A->Q  R     NA2X2          2  24.3   143    87    1713 
  U4_ex_U1_alu_mul_139_47_g74357_dup/Q -       A->Q  F     NA2X4          2  26.8    75    56    1769 
  U4_ex_U1_alu_mul_139_47_g91957/Q     -       A->Q  R     NO2X4          1  14.2    90    64    1833 
  U4_ex_U1_alu_mul_139_47_g73272/Q     -       AN->Q R     NA2I1X4        1  17.7    84    94    1927 
  U4_ex_U1_alu_mul_139_47_g72977/Q     -       S->Q  R     MU2X4          1  21.7    83   207    2134 
  U4_ex_U1_alu_mul_139_47_g90203/S     -       CI->S R     FAX2           2  26.8   145   364    2497 
  U4_ex_U1_alu_mul_139_47_g90207/Q     -       A->Q  F     NO2X4          2  17.3    60    43    2540 
  U4_ex_U1_alu_mul_139_47_g90208/Q     -       A->Q  R     NA2X2          1  18.0   119    77    2617 
  U4_ex_U1_alu_mul_139_47_g71949/Q     -       A->Q  F     NA2X4          1  18.0    61    47    2664 
  U4_ex_U1_alu_mul_139_47_g71899/Q     -       A->Q  R     NA2X4          1  18.0    87    57    2720 
  U4_ex_U1_alu_mul_139_47_g71841/Q     -       A->Q  F     NA2X4          2  30.5    75    55    2775 
  U4_ex_U1_alu_mul_139_47_g71799/Q     -       A->Q  R     NA2X4          1  18.0    85    60    2836 
  U4_ex_U1_alu_mul_139_47_g71781/Q     -       A->Q  F     NA2X4          1  18.0    64    44    2880 
  U4_ex_U1_alu_mul_139_47_g71766/Q     -       A->Q  R     NA2X4          1  18.0    92    58    2938 
  U4_ex_U1_alu_mul_139_47_g71755/Q     -       A->Q  F     NA2X4          2  26.8    74    52    2990 
  U4_ex_U1_alu_mul_139_47_g71741/Q     -       A->Q  R     NA2X4          1  18.0    86    60    3050 
  U4_ex_U1_alu_mul_139_47_g71732/Q     -       A->Q  F     NA2X4          1  23.4    64    49    3099 
  U4_ex_U1_alu_mul_139_47_g71719/Q     -       B->Q  R     NO2X4          1  22.7   110    87    3186 
  U4_ex_U1_alu_mul_139_47_g71695/Q     -       C->Q  F     NA3X4          2  36.4   101    82    3268 
  U4_ex_U1_alu_mul_139_47_g71694/Q     -       A->Q  F     BUX6           4  40.2    50   102    3369 
  U4_ex_U1_alu_mul_139_47_g71677/Q     -       A->Q  R     NA2X4          1  18.0    95    54    3424 
  U4_ex_U1_alu_mul_139_47_g71665/Q     -       A->Q  F     NA2X4          2  27.5    84    54    3477 
  U4_ex_U1_alu_mul_139_47_g71643/Q     -       A->Q  R     NA2X4          2  21.3   110    66    3544 
  U4_ex_U1_alu_mul_139_47_g71599/Q     -       A->Q  F     NA3X2          1  20.8   135    78    3622 
  U4_ex_U1_alu_mul_139_47_g71591/Q     -       B->Q  R     NA2X4          1  18.0    92    87    3709 
  U4_ex_U1_alu_g18709/Q                -       A->Q  F     NA2X4          1  11.3    83    39    3748 
  U4_ex_U1_alu_g18402/Q                -       B->Q  R     AN31X1         1   8.9   218   160    3908 
  U4_ex_U1_alu_hilo_reg[63]/D          -       -     R     DFRQX0         1     -     -     0    3908 
#-----------------------------------------------------------------------------------------------------



Path 46: MET (0 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[49]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[19]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[49]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      92                  
     Required Time:=    3908                  
      Launch Clock:-       0                  
         Data Path:-    3908                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[19]/C           -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[19]/Q           -       C->Q  F     DFRX4          1  46.3   113   278     278 
  U3_di_g91244/Q                   -       A->Q  F     BUX16         13 187.9    67   116     394 
  U4_ex_U1_alu_mul_139_47_g91254/Q -       A->Q  R     INX2           1  44.1   121    84     478 
  U4_ex_U1_alu_mul_139_47_g87594/Q -       A->Q  F     INX8           3 114.2    81    70     548 
  U4_ex_U1_alu_mul_139_47_g83528/Q -       A->Q  R     INX8           7 103.6    79    62     610 
  U4_ex_U1_alu_mul_139_47_g83527/Q -       A->Q  F     INX8           7  75.2    58    49     659 
  U4_ex_U1_alu_mul_139_47_g81657/Q -       B->Q  R     NA2X2          1   9.9    88    70     730 
  U4_ex_U1_alu_mul_139_47_g80580/Q -       A->Q  F     NA2X1          2  17.5   126    88     818 
  U4_ex_U1_alu_mul_139_47_g78089/Q -       B->Q  F     AO22X2         2  18.6    83   236    1054 
  U4_ex_U1_alu_mul_139_47_g76492/Q -       C->Q  R     ON21X1         1  18.0   271   131    1185 
  U4_ex_U1_alu_mul_139_47_g76181/Q -       A->Q  F     NA2X4          3  31.3   103    70    1255 
  U4_ex_U1_alu_mul_139_47_g84180/Q -       AN->Q F     NA2I1X2        1  18.0    84   145    1400 
  U4_ex_U1_alu_mul_139_47_g75063/Q -       A->Q  R     NA2X4          2  26.8   103    72    1472 
  U4_ex_U1_alu_mul_139_47_g74675/Q -       A->Q  F     NA2X2          1  20.2    94    66    1539 
  U4_ex_U1_alu_mul_139_47_g74520/Q -       B->Q  R     NA2I1X4        3  35.7   115    92    1631 
  U4_ex_U1_alu_mul_139_47_g85669/Q -       A->Q  F     INX2           2  18.7    61    52    1683 
  U4_ex_U1_alu_mul_139_47_g73793/Q -       A->Q  R     NO2X2          2  20.0   154    96    1779 
  U4_ex_U1_alu_mul_139_47_g93062/Q -       A->Q  F     NO2X2          1  14.8    77    55    1834 
  U4_ex_U1_alu_mul_139_47_g84093/Q -       B->Q  R     NA2I1X2        1  20.8   132    99    1933 
  g93060/Q                         -       B->Q  F     NA2X4          3  30.3   102    59    1992 
  U4_ex_U1_alu_mul_139_47_g72838/Q -       A->Q  R     NA2X4          1  18.0    86    67    2059 
  U4_ex_U1_alu_mul_139_47_g72753/Q -       A->Q  F     NA2X4          3  38.4    84    62    2121 
  U4_ex_U1_alu_mul_139_47_g83961/Q -       AN->Q F     NA2I1X4        1  18.0    61   111    2232 
  U4_ex_U1_alu_mul_139_47_g72388/Q -       A->Q  R     NA2X4          3  35.5   118    76    2308 
  U4_ex_U1_alu_mul_139_47_g72213/Q -       A->Q  F     NO2X4          1  14.2    64    40    2348 
  U4_ex_U1_alu_mul_139_47_g72149/Q -       AN->Q F     NA2I1X4        2  29.6    75   116    2464 
  U4_ex_U1_alu_mul_139_47_g72133/Q -       A->Q  R     INX3           1  18.0    52    43    2507 
  U4_ex_U1_alu_mul_139_47_g72093/Q -       A->Q  F     NA2X4          1  20.8    58    41    2548 
  U4_ex_U1_alu_mul_139_47_g88706/Q -       B->Q  R     NA2X4          2  26.8   102    78    2626 
  U4_ex_U1_alu_mul_139_47_g88709/Q -       A->Q  F     NA2X4          3  32.8    75    59    2685 
  U4_ex_U1_alu_mul_139_47_g88712/Q -       B->Q  R     NA2X4          1  18.0    86    72    2758 
  U4_ex_U1_alu_mul_139_47_g71795/Q -       A->Q  F     NA2X4          2  24.3    80    49    2807 
  U4_ex_U1_alu_mul_139_47_g71772/Q -       A->Q  R     NA2X4          1  18.0    86    62    2869 
  U4_ex_U1_alu_mul_139_47_g71760/Q -       A->Q  F     NA2X4          1  18.0    59    44    2913 
  U4_ex_U1_alu_mul_139_47_g71746/Q -       A->Q  R     NA2X4          2  21.1    93    60    2973 
  U4_ex_U1_alu_mul_139_47_g71734/Q -       A->Q  F     NA2X2          1  18.0    84    61    3033 
  U4_ex_U1_alu_mul_139_47_g71721/Q -       A->Q  R     NA2X4          3  54.4   155   102    3136 
  fopt87398/Q                      -       A->Q  F     INX4           1  18.0    50    40    3176 
  U4_ex_U1_alu_mul_139_47_g91346/Q -       A->Q  R     NA2X4          2  32.4   113    70    3246 
  U4_ex_U1_alu_mul_139_47_g71687/Q -       A->Q  F     NA2X4          1  18.0    60    46    3292 
  U4_ex_U1_alu_mul_139_47_g71675/Q -       A->Q  R     NA2X4          3  34.2   116    75    3367 
  U4_ex_U1_alu_mul_139_47_g71651/Q -       A->Q  F     NA2X2          1  18.0    92    63    3430 
  U4_ex_U1_alu_mul_139_47_g71639/Q -       A->Q  R     NA2X4          2  27.5   110    75    3505 
  U4_ex_U1_alu_mul_139_47_g71619/Q -       A->Q  F     NA2X4          2  29.7    73    57    3562 
  U4_ex_U1_alu_mul_139_47_g71607/Q -       A->Q  R     NA2X4          1  18.0    97    60    3622 
  U4_ex_U1_alu_mul_139_47_g71592/Q -       A->Q  F     NA2X4          1  18.0    81    46    3668 
  U4_ex_U1_alu_mul_139_47_g71588/Q -       A->Q  R     NA2X4          1  18.0    90    62    3730 
  U4_ex_U1_alu_g18720/Q            -       A->Q  F     NA2X4          1  10.6    82    38    3768 
  U4_ex_U1_alu_g18407/Q            -       C->Q  R     AN31X1         1   8.9   217   140    3908 
  U4_ex_U1_alu_hilo_reg[49]/D      -       -     R     DFRQX0         1     -     -     0    3908 
#-------------------------------------------------------------------------------------------------



Path 47: MET (1 ps) Setup Check with Pin U3_di_DI_op2_reg[2]/C->D
          Group: C2C
     Startpoint: (R) U2_ei_EI_instr_reg[27]/C
          Clock: (R) clock
       Endpoint: (R) U3_di_DI_op2_reg[2]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     144                  
     Required Time:=    3856                  
      Launch Clock:-       0                  
         Data Path:-    3856                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[27]/C -       -      R     (arrival)     33     -     0     -       0 
  U2_ei_EI_instr_reg[27]/Q -       C->Q   R     DFRQX2         2  31.3   167   314     314 
  U3_di_g94648/Q           -       A->Q   F     INX2           3  35.0   100    82     396 
  U3_di_g11979/Q           -       A->Q   R     NA2X2          2  17.1   116    85     481 
  U3_di_g11943/Q           -       A->Q   R     OR4X2          1  18.0   124   131     612 
  U3_di_g11935/Q           -       A->Q   F     NA2X4          5  75.1   136    96     707 
  U3_di_g11909/Q           -       B->Q   R     NO2X4          5  50.5   184   138     846 
  U3_di_g11904/Q           -       A->Q   F     INX3           3  28.5    81    66     911 
  U3_di_g11881/Q           -       A->Q   R     NO2X2          1  15.0   129    87     998 
  U3_di_g11851/Q           -       B->Q   F     NA2X2          2  21.2   102    71    1069 
  U3_di_g11824/Q           -       A->Q   R     NO2X2          3  21.8   165   110    1179 
  U3_di_g11776/Q           -       A->Q   F     NA2X1          2  23.8   165   120    1299 
  U3_di_g11747/Q           -       B->Q   R     NA2X2          1  15.5   120   110    1408 
  U3_di_g11726/Q           -       B->Q   F     NO2X2          1  18.7    78    69    1477 
  U3_di_g11709/Q           -       A->Q   R     NA3X4          8  81.4   242   138    1616 
  U3_di_g11654/Q           -       A->Q   R     AND3X2         3  27.8   144   190    1805 
  U3_di_g11626/Q           -       B->Q   F     NA2X2          1  18.0    90    66    1871 
  U3_di_g11585/Q           -       A->Q   R     NA2X4          5  43.0   133    92    1962 
  g4345/Q                  -       A->Q   F     INX1           2  17.3    97    81    2044 
  g4285/Q                  -       IN0->Q F     MU2X1          1  10.0    90   211    2254 
  g4266/Q                  -       A->Q   R     NA3X1          1   9.8   185   106    2360 
  g4249/Q                  -       A->Q   F     NO2X1          1  14.9   112    82    2442 
  g4229/Q                  -       C->Q   F     AND3X4         2  25.5    58   157    2600 
  g4225/Q                  -       A->Q   R     INX2           3  31.5    92    66    2665 
  g4222/Q                  -       A->Q   F     INX2          11  80.9   174   125    2790 
  g92113/Q                 -       A->Q   R     NO4X4         15 123.4   257   336    3127 
  g94351/Q                 -       A->Q   F     INX2          11  83.8   206   161    3288 
  g3936/Q                  -       B->Q   R     NO2I1X1        1   9.9   171   138    3426 
  g3797/Q                  -       E->Q   F     AN221X1        1   9.9   196    79    3505 
  g3733/Q                  -       A->Q   R     NA2X1          1  10.6   160   121    3625 
  U3_di_g7798/Q            -       B->Q   F     NA2X1          1  11.5   100    76    3702 
  U3_di_g7651/Q            -       B->Q   R     AN21X1         1   9.6   187   154    3856 
  U3_di_DI_op2_reg[2]/D    -       -      R     DFRQX4         1     -     -     0    3856 
#------------------------------------------------------------------------------------------



Path 48: MET (1 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[46]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[1]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[46]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      92                  
     Required Time:=    3908                  
      Launch Clock:-       0                  
         Data Path:-    3907                  
             Slack:=       1                  

#-----------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[1]/C                -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[1]/Q                -       C->Q  F     DFRX4          1  36.3   100   266     266 
  U3_di_g91623/Q                       -       A->Q  F     BUX12          5 105.8    58   106     372 
  U4_ex_U1_alu_g91622/Q                -       A->Q  F     BUX8           5 108.1    74   107     479 
  U4_ex_U1_alu_mul_138_45_g81686/Q     -       A->Q  F     BUX8           7 100.0    70   109     588 
  U4_ex_U1_alu_mul_138_45_g81677/Q     -       A->Q  R     INX6          10  89.9    89    67     655 
  U4_ex_U1_alu_mul_138_45_g81675/Q     -       A->Q  F     INX2           4  35.9    88    73     728 
  U4_ex_U1_alu_mul_138_45_g80958/Q     -       B->Q  R     NA2X1          1  12.3   150   111     839 
  U4_ex_U1_alu_mul_138_45_g80011/Q     -       A->Q  F     NA2X2          2  19.3    90    69     907 
  U4_ex_U1_alu_mul_138_45_g78923/Q     -       B->Q  R     NA2X1          1  20.8   216   148    1055 
  U4_ex_U1_alu_mul_138_45_g78292/Q     -       B->Q  F     NA2X4          2  37.8    99    70    1125 
  U4_ex_U1_alu_mul_138_45_g89490/Q     -       A->Q  R     INX4           2  25.0    55    48    1173 
  g86553/Q                             -       A->Q  R     EN2X1          1  17.7   270   192    1364 
  U4_ex_U1_alu_mul_138_45_g75729/Q     -       S->Q  R     MU2X4          2  24.3    90   251    1615 
  U4_ex_U1_alu_mul_138_45_g94109/Q     -       A->Q  F     INX2           2  21.1    61    53    1668 
  g86293/Q                             -       B->Q  R     EN2X1          1  13.1   226   175    1844 
  U4_ex_U1_alu_mul_138_45_g82384/Q     -       A->Q  F     EN2X1          2  21.0   181   239    2083 
  U4_ex_U1_alu_mul_138_45_g72986/Q     -       A->Q  R     NA2X2          2  27.8   168   129    2212 
  U4_ex_U1_alu_mul_138_45_g72812/Q     -       B->Q  F     NA2X4          1  18.0    65    48    2260 
  U4_ex_U1_alu_mul_138_45_g72727/Q     -       A->Q  R     NA2X4          2  26.8   102    68    2328 
  U4_ex_U1_alu_mul_138_45_g72484/Q     -       A->Q  F     NA2X4          1  18.0    64    46    2374 
  U4_ex_U1_alu_mul_138_45_g72464/Q     -       A->Q  R     NA2X4          3  31.3   110    72    2446 
  U4_ex_U1_alu_mul_138_45_g91835/Q     -       A->Q  F     NA2X4          2  24.3    71    52    2498 
  U4_ex_U1_alu_mul_138_45_g89703_dup/Q -       A->Q  R     NA2X4          1  18.0    86    60    2558 
  U4_ex_U1_alu_mul_138_45_g91838/Q     -       A->Q  F     NA2X4          2  25.1    72    50    2608 
  U4_ex_U1_alu_mul_138_45_g72094_dup/Q -       A->Q  R     NA3X4          2  21.0   127    72    2680 
  U4_ex_U1_alu_mul_138_45_g88044/Q     -       B->Q  R     AND3X4         2  26.4    84   136    2816 
  U4_ex_U1_alu_mul_138_45_g71872/Q     -       B->Q  F     NA2X4          1  22.8    70    50    2866 
  U4_ex_U1_alu_mul_138_45_g71831/Q     -       B->Q  R     NA3X4          2  27.5   135    94    2959 
  U4_ex_U1_alu_mul_138_45_g88692/Q     -       A->Q  F     NA3X4          1  18.7    85    59    3018 
  U4_ex_U1_alu_mul_138_45_g88691/Q     -       A->Q  R     NA3X4          6  49.8   179   106    3125 
  U4_ex_U1_alu_mul_138_45_g88697/Q     -       A->Q  F     NA2X2          1  18.0    93    68    3193 
  U4_ex_U1_alu_mul_138_45_g71776/Q     -       A->Q  R     NA2X4          3  29.8   108    78    3271 
  U4_ex_U1_alu_mul_138_45_g71753/Q     -       A->Q  F     NA2X2          1  12.3    66    52    3323 
  U4_ex_U1_alu_mul_138_45_g71738/Q     -       A->Q  R     NA2X2          2  21.8   158    86    3410 
  U4_ex_U1_alu_mul_138_45_g71722/Q     -       A->Q  F     NA2X2          1  12.3    75    55    3465 
  U4_ex_U1_alu_mul_138_45_g71715/Q     -       A->Q  R     NA2X2          1  13.4   102    70    3535 
  U4_ex_U1_alu_mul_138_45_g71679/Q     -       S->Q  R     MU2IX1         1  12.3   227   161    3696 
  U4_ex_U1_alu_g91108/Q                -       A->Q  F     NA2X2          1  10.6   181    55    3751 
  U4_ex_U1_alu_g91105/Q                -       C->Q  R     AN31X1         1   8.9   217   156    3907 
  U4_ex_U1_alu_hilo_reg[46]/D          -       -     R     DFRQX0         1     -     -     0    3907 
#-----------------------------------------------------------------------------------------------------



Path 49: MET (1 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[56]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[1]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[56]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      92                  
     Required Time:=    3908                  
      Launch Clock:-       0                  
         Data Path:-    3907                  
             Slack:=       1                  

#-----------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[1]/C                -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[1]/Q                -       C->Q  F     DFRX4          1  36.3   100   266     266 
  U3_di_g91623/Q                       -       A->Q  F     BUX12          5 105.8    58   106     372 
  U4_ex_U1_alu_g91622/Q                -       A->Q  F     BUX8           5 108.1    74   107     479 
  U4_ex_U1_alu_mul_138_45_g81686/Q     -       A->Q  F     BUX8           7 100.0    70   109     588 
  U4_ex_U1_alu_mul_138_45_g81677/Q     -       A->Q  R     INX6          10  89.9    89    67     655 
  U4_ex_U1_alu_mul_138_45_g81675/Q     -       A->Q  F     INX2           4  35.9    88    73     728 
  U4_ex_U1_alu_mul_138_45_g80958/Q     -       B->Q  R     NA2X1          1  12.3   150   111     839 
  U4_ex_U1_alu_mul_138_45_g80011/Q     -       A->Q  F     NA2X2          2  19.3    90    69     907 
  U4_ex_U1_alu_mul_138_45_g78923/Q     -       B->Q  R     NA2X1          1  20.8   216   148    1055 
  U4_ex_U1_alu_mul_138_45_g78292/Q     -       B->Q  F     NA2X4          2  37.8    99    70    1125 
  U4_ex_U1_alu_mul_138_45_g89490/Q     -       A->Q  R     INX4           2  25.0    55    48    1173 
  g86553/Q                             -       A->Q  R     EN2X1          1  17.7   270   192    1364 
  U4_ex_U1_alu_mul_138_45_g75729/Q     -       S->Q  R     MU2X4          2  24.3    90   251    1615 
  U4_ex_U1_alu_mul_138_45_g94109/Q     -       A->Q  F     INX2           2  21.1    61    53    1668 
  g86293/Q                             -       B->Q  R     EN2X1          1  13.1   226   175    1844 
  U4_ex_U1_alu_mul_138_45_g82384/Q     -       A->Q  F     EN2X1          2  21.0   181   239    2083 
  U4_ex_U1_alu_mul_138_45_g72986/Q     -       A->Q  R     NA2X2          2  27.8   168   129    2212 
  U4_ex_U1_alu_mul_138_45_g72812/Q     -       B->Q  F     NA2X4          1  18.0    65    48    2260 
  U4_ex_U1_alu_mul_138_45_g72727/Q     -       A->Q  R     NA2X4          2  26.8   102    68    2328 
  U4_ex_U1_alu_mul_138_45_g72484/Q     -       A->Q  F     NA2X4          1  18.0    64    46    2374 
  U4_ex_U1_alu_mul_138_45_g72464/Q     -       A->Q  R     NA2X4          3  31.3   110    72    2446 
  U4_ex_U1_alu_mul_138_45_g91835/Q     -       A->Q  F     NA2X4          2  24.3    71    52    2498 
  U4_ex_U1_alu_mul_138_45_g89703_dup/Q -       A->Q  R     NA2X4          1  18.0    86    60    2558 
  U4_ex_U1_alu_mul_138_45_g91838/Q     -       A->Q  F     NA2X4          2  25.1    72    50    2608 
  U4_ex_U1_alu_mul_138_45_g72094_dup/Q -       A->Q  R     NA3X4          2  21.0   127    72    2680 
  U4_ex_U1_alu_mul_138_45_g88044/Q     -       B->Q  R     AND3X4         2  26.4    84   136    2816 
  U4_ex_U1_alu_mul_138_45_g71872/Q     -       B->Q  F     NA2X4          1  22.8    70    50    2866 
  U4_ex_U1_alu_mul_138_45_g71831/Q     -       B->Q  R     NA3X4          2  27.5   135    94    2959 
  U4_ex_U1_alu_mul_138_45_g88692/Q     -       A->Q  F     NA3X4          1  18.7    85    59    3018 
  U4_ex_U1_alu_mul_138_45_g88691/Q     -       A->Q  R     NA3X4          6  49.8   179   106    3125 
  U4_ex_U1_alu_mul_138_45_g88697/Q     -       A->Q  F     NA2X2          1  18.0    93    68    3193 
  U4_ex_U1_alu_mul_138_45_g71776/Q     -       A->Q  R     NA2X4          3  29.8   108    78    3271 
  U4_ex_U1_alu_mul_138_45_g71752/Q     -       A->Q  F     NA2X2          1  18.0    81    63    3334 
  U4_ex_U1_alu_mul_138_45_g71741/Q     -       A->Q  R     NA2X4          4  39.2   126    85    3419 
  U4_ex_U1_alu_mul_138_45_g71724/Q     -       A->Q  F     NA2X2          2  16.3    79    61    3480 
  U4_ex_U1_alu_mul_138_45_g91843/Q     -       A->Q  R     NA2X1          1  12.3   160    98    3578 
  U4_ex_U1_alu_mul_138_45_g71684/Q     -       A->Q  F     NA2X2          1  12.3    75    55    3633 
  U4_ex_U1_alu_mul_138_45_g71674/Q     -       A->Q  R     NA2X2          1  12.3   108    68    3701 
  U4_ex_U1_alu_g18704/Q                -       A->Q  F     NA2X2          1  10.6   181    49    3751 
  U4_ex_U1_alu_g18401/Q                -       C->Q  R     AN31X1         1   8.9   216   156    3907 
  U4_ex_U1_alu_hilo_reg[56]/D          -       -     R     DFRQX0         1     -     -     0    3907 
#-----------------------------------------------------------------------------------------------------



Path 50: MET (1 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[35]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[1]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[35]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      92                  
     Required Time:=    3908                  
      Launch Clock:-       0                  
         Data Path:-    3907                  
             Slack:=       1                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[1]/C            -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[1]/Q            -       C->Q  R     DFRX4          1  36.3   109   272     272 
  U3_di_g91623/Q                   -       A->Q  R     BUX12          5 105.8    61    91     363 
  U4_ex_U1_alu_g91622/Q            -       A->Q  R     BUX8           5 108.1    81    96     458 
  U4_ex_U1_alu_mul_138_45_g81672/Q -       A->Q  F     INX6           2  43.1    55    47     506 
  U4_ex_U1_alu_mul_138_45_g80988/Q -       B->Q  R     NA2X4          1  18.0    85    67     573 
  U4_ex_U1_alu_mul_138_45_g80060/Q -       A->Q  F     NA2X4          2  26.7    66    51     624 
  g89433/Q                         -       AN->Q F     NA2I1X4        3  67.4   123   148     772 
  U4_ex_U1_alu_mul_138_45_g78706/Q -       A->Q  F     BUX12         12 128.1    66   116     888 
  U4_ex_U1_alu_mul_138_45_g78703/Q -       A->Q  R     INX6           4  34.5    50    40     928 
  U4_ex_U1_alu_mul_138_45_g77976/Q -       A->Q  F     NA2X2          1  18.0    83    53     981 
  U4_ex_U1_alu_mul_138_45_g77657/Q -       A->Q  R     NA2X4          3  28.6   106    74    1055 
  U4_ex_U1_alu_mul_138_45_g76777/Q -       A->Q  F     NO2X2          1  14.2    80    51    1106 
  U4_ex_U1_alu_mul_138_45_g76318/Q -       AN->Q F     NA2I1X4        4  33.8    81   124    1230 
  U4_ex_U1_alu_mul_138_45_g75791/Q -       A->Q  R     NA2X1          1  20.2   214   133    1363 
  U4_ex_U1_alu_mul_138_45_g75608/Q -       B->Q  F     NA2I1X4        2  16.1    70    50    1413 
  U4_ex_U1_alu_mul_138_45_g82514/Q -       A->Q  F     OR2X2          1  20.8    76   144    1557 
  U4_ex_U1_alu_mul_138_45_g74657/Q -       B->Q  R     NA2X4          4  35.0   118    91    1648 
  U4_ex_U1_alu_mul_138_45_g73898/Q -       A->Q  F     NA2X1          1  20.2   138   101    1750 
  U4_ex_U1_alu_mul_138_45_g73703/Q -       B->Q  R     NA2I1X4        2  28.2   108    95    1845 
  U4_ex_U1_alu_mul_138_45_g83734/Q -       A->Q  F     INX2           1  18.0    58    51    1895 
  U4_ex_U1_alu_mul_138_45_g73431/Q -       A->Q  R     NA2X4          1  20.8    91    59    1955 
  U4_ex_U1_alu_mul_138_45_g73318/Q -       B->Q  F     NA2X4          3  38.3    84    64    2018 
  U4_ex_U1_alu_mul_138_45_g73066/Q -       B->Q  R     NA2X2          1  20.2   128   100    2118 
  U4_ex_U1_alu_mul_138_45_g72951/Q -       B->Q  F     NA2I1X4        3  30.7    77    63    2181 
  U4_ex_U1_alu_mul_138_45_g72482/Q -       A->Q  R     ON21X1         1  18.0   272   173    2354 
  U4_ex_U1_alu_mul_138_45_g72421/Q -       A->Q  F     NA2X4          2  30.4   102    69    2422 
  U4_ex_U1_alu_mul_138_45_g72275/Q -       B->Q  R     NO2X4          2  27.6   123   101    2523 
  U4_ex_U1_alu_mul_138_45_g72237/Q -       A->Q  F     INX2           2  29.6    81    70    2593 
  U4_ex_U1_alu_mul_138_45_g90688/Q -       B->Q  R     NA2X4          2  22.5    94    79    2672 
  U4_ex_U1_alu_mul_138_45_g90687/Q -       A->Q  F     NA2X4          1  18.0    86    45    2717 
  U4_ex_U1_alu_mul_138_45_g90686/Q -       A->Q  R     NA2X4          1  18.0    99    63    2780 
  U4_ex_U1_alu_mul_138_45_g71900/Q -       A->Q  F     NA2X4          2  23.1    63    50    2831 
  U4_ex_U1_alu_mul_138_45_g71851/Q -       A->Q  R     NA2X4          1  18.7    87    58    2889 
  U4_ex_U1_alu_mul_138_45_g71831/Q -       A->Q  F     NA3X4          2  27.5    89    63    2952 
  U4_ex_U1_alu_mul_138_45_g71825/Q -       A->Q  F     BUX2           3  30.5    82   126    3077 
  U4_ex_U1_alu_mul_138_45_g89899/Q -       A->Q  R     NA2X4          2  18.6    87    63    3140 
  U4_ex_U1_alu_mul_138_45_g89898/Q -       A->Q  F     NA2X2          1  18.0    93    60    3200 
  U4_ex_U1_alu_mul_138_45_g89897/Q -       A->Q  R     NA2X4          2  18.6    87    66    3266 
  U4_ex_U1_alu_mul_138_45_g71783/Q -       A->Q  F     NA2X2          1  18.0    77    60    3325 
  U4_ex_U1_alu_mul_138_45_g71766/Q -       A->Q  R     NA2X4          2  21.9    94    65    3391 
  U4_ex_U1_alu_mul_138_45_g71743/Q -       A->Q  F     NO2X2          1  18.1   114    55    3446 
  U4_ex_U1_alu_mul_138_45_g71730/Q -       A->Q  R     NO2X4          1  13.4    94    71    3517 
  U4_ex_U1_alu_mul_138_45_g71689/Q -       S->Q  R     MU2IX1         1   9.9   222   146    3663 
  U4_ex_U1_alu_g18755/Q            -       A->Q  F     NA2X1          1  10.6   220    82    3744 
  U4_ex_U1_alu_g18427/Q            -       C->Q  R     AN31X1         1   8.9   222   163    3907 
  U4_ex_U1_alu_hilo_reg[35]/D      -       -     R     DFRQX0         1     -     -     0    3907 
#-------------------------------------------------------------------------------------------------

