// Seed: 1109201188
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_10(
      .id_0(1), .id_1(id_7), .id_2(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_7, id_8;
  assign id_4 = id_7;
  wire id_9;
  module_0(
      id_4, id_9, id_8, id_9, id_9, id_4, id_7, id_2, id_8
  );
  wire id_10;
  pmos (.id_0(""), .id_1((id_6)), .id_2(id_7), .id_3(id_7 * id_5), .id_4(id_2), .id_5(1'b0));
endmodule
