Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue May  2 12:12:22 2023
| Host         : ashwin--Y540-U running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (30)
7. checking multiple_clock (844)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (844)
--------------------------------
 There are 844 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.361        0.000                      0                 1761        0.015        0.000                      0                 1761        3.000        0.000                       0                   850  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_inp                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 16.667}     33.333          30.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_inp_pin         {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 16.667}     33.333          30.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_inp                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         27.361        0.000                      0                 1761        0.168        0.000                      0                 1761       16.167        0.000                       0                   846  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_inp_pin                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       27.368        0.000                      0                 1761        0.168        0.000                      0                 1761       16.167        0.000                       0                   846  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         27.361        0.000                      0                 1761        0.015        0.000                      0                 1761  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       27.361        0.000                      0                 1761        0.015        0.000                      0                 1761  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_inp
  To Clock:  clk_inp

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_inp
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inp }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[0]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.726    init_1_reg[0]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[14]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.726    init_1_reg[14]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDRE                                         r  init_1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDRE                                         r  init_1_reg[1]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDRE (Setup_fdre_C_R)       -0.524    31.726    init_1_reg[1]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[2]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.726    init_1_reg[2]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDRE                                         r  init_1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDRE                                         r  init_1_reg[4]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDRE (Setup_fdre_C_R)       -0.524    31.726    init_1_reg[4]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[5]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.726    init_1_reg[5]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[6]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.726    init_1_reg[6]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.395ns  (required time - arrival time)
  Source:                 wavegen_inst/ch1_pre_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/ch1_pre_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.420ns (27.679%)  route 3.710ns (72.321%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 31.845 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.624    -0.888    wavegen_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  wavegen_inst/ch1_pre_count_reg[2]/Q
                         net (fo=7, routed)           0.988     0.519    wavegen_inst/ch1_pre_count_reg[2]
    SLICE_X63Y61         LUT4 (Prop_lut4_I0_O)        0.299     0.818 r  wavegen_inst/ch1_match_carry_i_7/O
                         net (fo=1, routed)           0.000     0.818    wavegen_inst/ch1_match_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.368 r  wavegen_inst/ch1_match_carry/CO[3]
                         net (fo=17, routed)          1.699     3.067    debouncer_reset/ch1_pre_count_reg[0][0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.152     3.219 r  debouncer_reset/ch1_pre_count[7]_i_1/O
                         net (fo=8, routed)           1.023     4.242    wavegen_inst/SR[0]
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.507    31.845    wavegen_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[0]/C
                         clock pessimism              0.576    32.420    
                         clock uncertainty           -0.152    32.268    
    SLICE_X63Y60         FDRE (Setup_fdre_C_R)       -0.631    31.637    wavegen_inst/ch1_pre_count_reg[0]
  -------------------------------------------------------------------
                         required time                         31.637    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 27.395    

Slack (MET) :             27.395ns  (required time - arrival time)
  Source:                 wavegen_inst/ch1_pre_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/ch1_pre_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.420ns (27.679%)  route 3.710ns (72.321%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 31.845 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.624    -0.888    wavegen_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  wavegen_inst/ch1_pre_count_reg[2]/Q
                         net (fo=7, routed)           0.988     0.519    wavegen_inst/ch1_pre_count_reg[2]
    SLICE_X63Y61         LUT4 (Prop_lut4_I0_O)        0.299     0.818 r  wavegen_inst/ch1_match_carry_i_7/O
                         net (fo=1, routed)           0.000     0.818    wavegen_inst/ch1_match_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.368 r  wavegen_inst/ch1_match_carry/CO[3]
                         net (fo=17, routed)          1.699     3.067    debouncer_reset/ch1_pre_count_reg[0][0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.152     3.219 r  debouncer_reset/ch1_pre_count[7]_i_1/O
                         net (fo=8, routed)           1.023     4.242    wavegen_inst/SR[0]
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.507    31.845    wavegen_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[5]/C
                         clock pessimism              0.576    32.420    
                         clock uncertainty           -0.152    32.268    
    SLICE_X63Y60         FDRE (Setup_fdre_C_R)       -0.631    31.637    wavegen_inst/ch1_pre_count_reg[5]
  -------------------------------------------------------------------
                         required time                         31.637    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 27.395    

Slack (MET) :             27.395ns  (required time - arrival time)
  Source:                 wavegen_inst/ch1_pre_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/ch1_pre_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.420ns (27.679%)  route 3.710ns (72.321%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 31.845 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.624    -0.888    wavegen_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  wavegen_inst/ch1_pre_count_reg[2]/Q
                         net (fo=7, routed)           0.988     0.519    wavegen_inst/ch1_pre_count_reg[2]
    SLICE_X63Y61         LUT4 (Prop_lut4_I0_O)        0.299     0.818 r  wavegen_inst/ch1_match_carry_i_7/O
                         net (fo=1, routed)           0.000     0.818    wavegen_inst/ch1_match_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.368 r  wavegen_inst/ch1_match_carry/CO[3]
                         net (fo=17, routed)          1.699     3.067    debouncer_reset/ch1_pre_count_reg[0][0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.152     3.219 r  debouncer_reset/ch1_pre_count[7]_i_1/O
                         net (fo=8, routed)           1.023     4.242    wavegen_inst/SR[0]
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.507    31.845    wavegen_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[6]/C
                         clock pessimism              0.576    32.420    
                         clock uncertainty           -0.152    32.268    
    SLICE_X63Y60         FDRE (Setup_fdre_C_R)       -0.631    31.637    wavegen_inst/ch1_pre_count_reg[6]
  -------------------------------------------------------------------
                         required time                         31.637    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 27.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 wavegen_inst/out_ch2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dac_intf_inst/b_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.583    -0.598    wavegen_inst/clk_out1
    SLICE_X63Y78         FDRE                                         r  wavegen_inst/out_ch2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  wavegen_inst/out_ch2_reg[11]/Q
                         net (fo=1, routed)           0.097    -0.360    dac_intf_inst/b_data_reg[11]_0[11]
    SLICE_X62Y78         FDRE                                         r  dac_intf_inst/b_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.851    -0.838    dac_intf_inst/clk_out1
    SLICE_X62Y78         FDRE                                         r  dac_intf_inst/b_data_reg[11]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.057    -0.528    dac_intf_inst/b_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 wavegen_inst/out_ch1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dac_intf_inst/a_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.584    -0.597    wavegen_inst/clk_out1
    SLICE_X63Y79         FDRE                                         r  wavegen_inst/out_ch1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  wavegen_inst/out_ch1_reg[11]/Q
                         net (fo=1, routed)           0.118    -0.338    dac_intf_inst/Q[11]
    SLICE_X62Y80         FDRE                                         r  dac_intf_inst/a_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.853    -0.836    dac_intf_inst/clk_out1
    SLICE_X62Y80         FDRE                                         r  dac_intf_inst/a_data_reg[11]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X62Y80         FDRE (Hold_fdre_C_D)         0.070    -0.512    dac_intf_inst/a_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.560    -0.621    wavegen_inst/cordic_module/clk_out1
    SLICE_X53Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  wavegen_inst/cordic_module/ang_reg_reg[2][2]/Q
                         net (fo=3, routed)           0.077    -0.403    wavegen_inst/cordic_module/ang_reg_reg[2][2]
    SLICE_X52Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.358 r  wavegen_inst/cordic_module/ang_reg[3][4]_i_3/O
                         net (fo=1, routed)           0.000    -0.358    wavegen_inst/cordic_module/ang_reg[3][4]_i_3_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.293 r  wavegen_inst/cordic_module/ang_reg_reg[3][4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.293    wavegen_inst/cordic_module/ang_reg_reg[3][4]_i_1_n_5
    SLICE_X52Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.828    -0.861    wavegen_inst/cordic_module/clk_out1
    SLICE_X52Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][3]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.134    -0.474    wavegen_inst/cordic_module/ang_reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_reg_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.559    -0.622    wavegen_inst/cordic_module/clk_out1
    SLICE_X53Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  wavegen_inst/cordic_module/ang_reg_reg[2][6]/Q
                         net (fo=3, routed)           0.077    -0.404    wavegen_inst/cordic_module/ang_reg_reg[2][6]
    SLICE_X52Y66         LUT2 (Prop_lut2_I0_O)        0.045    -0.359 r  wavegen_inst/cordic_module/ang_reg[3][8]_i_4/O
                         net (fo=1, routed)           0.000    -0.359    wavegen_inst/cordic_module/ang_reg[3][8]_i_4_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.294 r  wavegen_inst/cordic_module/ang_reg_reg[3][8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.294    wavegen_inst/cordic_module/ang_reg_reg[3][8]_i_1_n_5
    SLICE_X52Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.827    -0.862    wavegen_inst/cordic_module/clk_out1
    SLICE_X52Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][7]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.134    -0.475    wavegen_inst/cordic_module/ang_reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 wavegen_inst/out_ch2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dac_intf_inst/b_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.585    -0.596    wavegen_inst/clk_out1
    SLICE_X64Y80         FDRE                                         r  wavegen_inst/out_ch2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  wavegen_inst/out_ch2_reg[6]/Q
                         net (fo=1, routed)           0.101    -0.331    dac_intf_inst/b_data_reg[11]_0[6]
    SLICE_X63Y80         FDRE                                         r  dac_intf_inst/b_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.853    -0.836    dac_intf_inst/clk_out1
    SLICE_X63Y80         FDRE                                         r  dac_intf_inst/b_data_reg[6]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.066    -0.516    dac_intf_inst/b_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 init_2_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/x_init_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.421%)  route 0.107ns (36.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.588    -0.593    ja_OBUF[3]
    SLICE_X61Y63         FDSE                                         r  init_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.452 r  init_2_reg[14]/Q
                         net (fo=2, routed)           0.107    -0.345    wavegen_inst/cordic_module/x_init_reg[14]_0[14]
    SLICE_X59Y63         LUT3 (Prop_lut3_I0_O)        0.045    -0.300 r  wavegen_inst/cordic_module/x_init[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    wavegen_inst/cordic_module/x_inp[14]
    SLICE_X59Y63         FDSE                                         r  wavegen_inst/cordic_module/x_init_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.856    -0.833    wavegen_inst/cordic_module/clk_out1
    SLICE_X59Y63         FDSE                                         r  wavegen_inst/cordic_module/x_init_reg[14]/C
                         clock pessimism              0.255    -0.578    
    SLICE_X59Y63         FDSE (Hold_fdse_C_D)         0.091    -0.487    wavegen_inst/cordic_module/x_init_reg[14]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_init_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.231%)  route 0.104ns (44.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.587    -0.594    wavegen_inst/cordic_module/clk_out1
    SLICE_X61Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_init_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  wavegen_inst/cordic_module/ang_init_reg[9]/Q
                         net (fo=1, routed)           0.104    -0.363    wavegen_inst/cordic_module/ang_init[9]
    SLICE_X59Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.855    -0.835    wavegen_inst/cordic_module/clk_out1
    SLICE_X59Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[0][9]/C
                         clock pessimism              0.255    -0.580    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.023    -0.557    wavegen_inst/cordic_module/ang_reg_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_init_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.357%)  route 0.163ns (53.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.586    -0.595    wavegen_inst/cordic_module/clk_out1
    SLICE_X62Y68         FDRE                                         r  wavegen_inst/cordic_module/ang_init_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  wavegen_inst/cordic_module/ang_init_reg[12]/Q
                         net (fo=1, routed)           0.163    -0.291    wavegen_inst/cordic_module/ang_init[12]
    SLICE_X59Y67         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.854    -0.836    wavegen_inst/cordic_module/clk_out1
    SLICE_X59Y67         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[0][12]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X59Y67         FDRE (Hold_fdre_C_D)         0.075    -0.486    wavegen_inst/cordic_module/ang_reg_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.035%)  route 0.092ns (26.965%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.560    -0.621    wavegen_inst/cordic_module/clk_out1
    SLICE_X53Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  wavegen_inst/cordic_module/ang_reg_reg[2][4]/Q
                         net (fo=2, routed)           0.092    -0.388    wavegen_inst/cordic_module/ang_reg_reg[2][4]
    SLICE_X52Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.343 r  wavegen_inst/cordic_module/ang_reg[3][4]_i_2/O
                         net (fo=1, routed)           0.000    -0.343    wavegen_inst/cordic_module/ang_reg[3][4]_i_2_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.279 r  wavegen_inst/cordic_module/ang_reg_reg[3][4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.279    wavegen_inst/cordic_module/ang_reg_reg[3][4]_i_1_n_4
    SLICE_X52Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.828    -0.861    wavegen_inst/cordic_module/clk_out1
    SLICE_X52Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][4]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.134    -0.474    wavegen_inst/cordic_module/ang_reg_reg[3][4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_reg_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.035%)  route 0.092ns (26.965%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.559    -0.622    wavegen_inst/cordic_module/clk_out1
    SLICE_X53Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  wavegen_inst/cordic_module/ang_reg_reg[2][8]/Q
                         net (fo=2, routed)           0.092    -0.389    wavegen_inst/cordic_module/ang_reg_reg[2][8]
    SLICE_X52Y66         LUT2 (Prop_lut2_I0_O)        0.045    -0.344 r  wavegen_inst/cordic_module/ang_reg[3][8]_i_3/O
                         net (fo=1, routed)           0.000    -0.344    wavegen_inst/cordic_module/ang_reg[3][8]_i_3_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.280 r  wavegen_inst/cordic_module/ang_reg_reg[3][8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.280    wavegen_inst/cordic_module/ang_reg_reg[3][8]_i_1_n_4
    SLICE_X52Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.827    -0.862    wavegen_inst/cordic_module/clk_out1
    SLICE_X52Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][8]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.134    -0.475    wavegen_inst/cordic_module/ang_reg_reg[3][8]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0    clk_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X64Y78     dac_intf_inst/a_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X61Y70     debouncer_reset/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X61Y70     debouncer_reset/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X61Y70     debouncer_reset/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X61Y71     debouncer_reset/count_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X61Y71     debouncer_reset/count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X61Y71     debouncer_reset/count_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X61Y67     debouncer_reset/count_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y71     debouncer_reset/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y71     debouncer_reset/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y71     debouncer_reset/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y67     debouncer_reset/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y67     debouncer_reset/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y67     debouncer_reset/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y67     debouncer_reset/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y67     debouncer_reset/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y67     debouncer_reset/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y68     debouncer_reset/count_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         16.667      16.167     SLICE_X60Y63     init_1_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         16.667      16.167     SLICE_X60Y63     init_1_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X60Y63     init_1_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         16.667      16.167     SLICE_X60Y63     init_1_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         16.667      16.167     SLICE_X60Y61     init_1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X60Y63     init_1_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         16.667      16.167     SLICE_X60Y63     init_1_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         16.667      16.167     SLICE_X60Y63     init_1_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         16.667      16.167     SLICE_X61Y65     init_1_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         16.667      16.167     SLICE_X61Y63     init_2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_inp_pin
  To Clock:  sys_clk_inp_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_inp_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inp }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.368ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[0]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.146    32.257    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.733    init_1_reg[0]
  -------------------------------------------------------------------
                         required time                         31.733    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.368    

Slack (MET) :             27.368ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[14]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.146    32.257    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.733    init_1_reg[14]
  -------------------------------------------------------------------
                         required time                         31.733    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.368    

Slack (MET) :             27.368ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDRE                                         r  init_1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDRE                                         r  init_1_reg[1]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.146    32.257    
    SLICE_X60Y63         FDRE (Setup_fdre_C_R)       -0.524    31.733    init_1_reg[1]
  -------------------------------------------------------------------
                         required time                         31.733    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.368    

Slack (MET) :             27.368ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[2]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.146    32.257    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.733    init_1_reg[2]
  -------------------------------------------------------------------
                         required time                         31.733    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.368    

Slack (MET) :             27.368ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDRE                                         r  init_1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDRE                                         r  init_1_reg[4]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.146    32.257    
    SLICE_X60Y63         FDRE (Setup_fdre_C_R)       -0.524    31.733    init_1_reg[4]
  -------------------------------------------------------------------
                         required time                         31.733    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.368    

Slack (MET) :             27.368ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[5]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.146    32.257    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.733    init_1_reg[5]
  -------------------------------------------------------------------
                         required time                         31.733    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.368    

Slack (MET) :             27.368ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[6]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.146    32.257    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.733    init_1_reg[6]
  -------------------------------------------------------------------
                         required time                         31.733    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.368    

Slack (MET) :             27.401ns  (required time - arrival time)
  Source:                 wavegen_inst/ch1_pre_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/ch1_pre_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.420ns (27.679%)  route 3.710ns (72.321%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 31.845 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.624    -0.888    wavegen_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  wavegen_inst/ch1_pre_count_reg[2]/Q
                         net (fo=7, routed)           0.988     0.519    wavegen_inst/ch1_pre_count_reg[2]
    SLICE_X63Y61         LUT4 (Prop_lut4_I0_O)        0.299     0.818 r  wavegen_inst/ch1_match_carry_i_7/O
                         net (fo=1, routed)           0.000     0.818    wavegen_inst/ch1_match_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.368 r  wavegen_inst/ch1_match_carry/CO[3]
                         net (fo=17, routed)          1.699     3.067    debouncer_reset/ch1_pre_count_reg[0][0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.152     3.219 r  debouncer_reset/ch1_pre_count[7]_i_1/O
                         net (fo=8, routed)           1.023     4.242    wavegen_inst/SR[0]
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.507    31.845    wavegen_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[0]/C
                         clock pessimism              0.576    32.420    
                         clock uncertainty           -0.146    32.275    
    SLICE_X63Y60         FDRE (Setup_fdre_C_R)       -0.631    31.644    wavegen_inst/ch1_pre_count_reg[0]
  -------------------------------------------------------------------
                         required time                         31.644    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 27.401    

Slack (MET) :             27.401ns  (required time - arrival time)
  Source:                 wavegen_inst/ch1_pre_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/ch1_pre_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.420ns (27.679%)  route 3.710ns (72.321%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 31.845 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.624    -0.888    wavegen_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  wavegen_inst/ch1_pre_count_reg[2]/Q
                         net (fo=7, routed)           0.988     0.519    wavegen_inst/ch1_pre_count_reg[2]
    SLICE_X63Y61         LUT4 (Prop_lut4_I0_O)        0.299     0.818 r  wavegen_inst/ch1_match_carry_i_7/O
                         net (fo=1, routed)           0.000     0.818    wavegen_inst/ch1_match_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.368 r  wavegen_inst/ch1_match_carry/CO[3]
                         net (fo=17, routed)          1.699     3.067    debouncer_reset/ch1_pre_count_reg[0][0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.152     3.219 r  debouncer_reset/ch1_pre_count[7]_i_1/O
                         net (fo=8, routed)           1.023     4.242    wavegen_inst/SR[0]
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.507    31.845    wavegen_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[5]/C
                         clock pessimism              0.576    32.420    
                         clock uncertainty           -0.146    32.275    
    SLICE_X63Y60         FDRE (Setup_fdre_C_R)       -0.631    31.644    wavegen_inst/ch1_pre_count_reg[5]
  -------------------------------------------------------------------
                         required time                         31.644    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 27.401    

Slack (MET) :             27.401ns  (required time - arrival time)
  Source:                 wavegen_inst/ch1_pre_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/ch1_pre_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.420ns (27.679%)  route 3.710ns (72.321%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 31.845 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.624    -0.888    wavegen_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  wavegen_inst/ch1_pre_count_reg[2]/Q
                         net (fo=7, routed)           0.988     0.519    wavegen_inst/ch1_pre_count_reg[2]
    SLICE_X63Y61         LUT4 (Prop_lut4_I0_O)        0.299     0.818 r  wavegen_inst/ch1_match_carry_i_7/O
                         net (fo=1, routed)           0.000     0.818    wavegen_inst/ch1_match_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.368 r  wavegen_inst/ch1_match_carry/CO[3]
                         net (fo=17, routed)          1.699     3.067    debouncer_reset/ch1_pre_count_reg[0][0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.152     3.219 r  debouncer_reset/ch1_pre_count[7]_i_1/O
                         net (fo=8, routed)           1.023     4.242    wavegen_inst/SR[0]
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.507    31.845    wavegen_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[6]/C
                         clock pessimism              0.576    32.420    
                         clock uncertainty           -0.146    32.275    
    SLICE_X63Y60         FDRE (Setup_fdre_C_R)       -0.631    31.644    wavegen_inst/ch1_pre_count_reg[6]
  -------------------------------------------------------------------
                         required time                         31.644    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 27.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 wavegen_inst/out_ch2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dac_intf_inst/b_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.583    -0.598    wavegen_inst/clk_out1
    SLICE_X63Y78         FDRE                                         r  wavegen_inst/out_ch2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  wavegen_inst/out_ch2_reg[11]/Q
                         net (fo=1, routed)           0.097    -0.360    dac_intf_inst/b_data_reg[11]_0[11]
    SLICE_X62Y78         FDRE                                         r  dac_intf_inst/b_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.851    -0.838    dac_intf_inst/clk_out1
    SLICE_X62Y78         FDRE                                         r  dac_intf_inst/b_data_reg[11]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.057    -0.528    dac_intf_inst/b_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 wavegen_inst/out_ch1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dac_intf_inst/a_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.584    -0.597    wavegen_inst/clk_out1
    SLICE_X63Y79         FDRE                                         r  wavegen_inst/out_ch1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  wavegen_inst/out_ch1_reg[11]/Q
                         net (fo=1, routed)           0.118    -0.338    dac_intf_inst/Q[11]
    SLICE_X62Y80         FDRE                                         r  dac_intf_inst/a_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.853    -0.836    dac_intf_inst/clk_out1
    SLICE_X62Y80         FDRE                                         r  dac_intf_inst/a_data_reg[11]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X62Y80         FDRE (Hold_fdre_C_D)         0.070    -0.512    dac_intf_inst/a_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.560    -0.621    wavegen_inst/cordic_module/clk_out1
    SLICE_X53Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  wavegen_inst/cordic_module/ang_reg_reg[2][2]/Q
                         net (fo=3, routed)           0.077    -0.403    wavegen_inst/cordic_module/ang_reg_reg[2][2]
    SLICE_X52Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.358 r  wavegen_inst/cordic_module/ang_reg[3][4]_i_3/O
                         net (fo=1, routed)           0.000    -0.358    wavegen_inst/cordic_module/ang_reg[3][4]_i_3_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.293 r  wavegen_inst/cordic_module/ang_reg_reg[3][4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.293    wavegen_inst/cordic_module/ang_reg_reg[3][4]_i_1_n_5
    SLICE_X52Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.828    -0.861    wavegen_inst/cordic_module/clk_out1
    SLICE_X52Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][3]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.134    -0.474    wavegen_inst/cordic_module/ang_reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_reg_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.559    -0.622    wavegen_inst/cordic_module/clk_out1
    SLICE_X53Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  wavegen_inst/cordic_module/ang_reg_reg[2][6]/Q
                         net (fo=3, routed)           0.077    -0.404    wavegen_inst/cordic_module/ang_reg_reg[2][6]
    SLICE_X52Y66         LUT2 (Prop_lut2_I0_O)        0.045    -0.359 r  wavegen_inst/cordic_module/ang_reg[3][8]_i_4/O
                         net (fo=1, routed)           0.000    -0.359    wavegen_inst/cordic_module/ang_reg[3][8]_i_4_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.294 r  wavegen_inst/cordic_module/ang_reg_reg[3][8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.294    wavegen_inst/cordic_module/ang_reg_reg[3][8]_i_1_n_5
    SLICE_X52Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.827    -0.862    wavegen_inst/cordic_module/clk_out1
    SLICE_X52Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][7]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.134    -0.475    wavegen_inst/cordic_module/ang_reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 wavegen_inst/out_ch2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dac_intf_inst/b_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.585    -0.596    wavegen_inst/clk_out1
    SLICE_X64Y80         FDRE                                         r  wavegen_inst/out_ch2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  wavegen_inst/out_ch2_reg[6]/Q
                         net (fo=1, routed)           0.101    -0.331    dac_intf_inst/b_data_reg[11]_0[6]
    SLICE_X63Y80         FDRE                                         r  dac_intf_inst/b_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.853    -0.836    dac_intf_inst/clk_out1
    SLICE_X63Y80         FDRE                                         r  dac_intf_inst/b_data_reg[6]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.066    -0.516    dac_intf_inst/b_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 init_2_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/x_init_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.421%)  route 0.107ns (36.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.588    -0.593    ja_OBUF[3]
    SLICE_X61Y63         FDSE                                         r  init_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.452 r  init_2_reg[14]/Q
                         net (fo=2, routed)           0.107    -0.345    wavegen_inst/cordic_module/x_init_reg[14]_0[14]
    SLICE_X59Y63         LUT3 (Prop_lut3_I0_O)        0.045    -0.300 r  wavegen_inst/cordic_module/x_init[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    wavegen_inst/cordic_module/x_inp[14]
    SLICE_X59Y63         FDSE                                         r  wavegen_inst/cordic_module/x_init_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.856    -0.833    wavegen_inst/cordic_module/clk_out1
    SLICE_X59Y63         FDSE                                         r  wavegen_inst/cordic_module/x_init_reg[14]/C
                         clock pessimism              0.255    -0.578    
    SLICE_X59Y63         FDSE (Hold_fdse_C_D)         0.091    -0.487    wavegen_inst/cordic_module/x_init_reg[14]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_init_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.231%)  route 0.104ns (44.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.587    -0.594    wavegen_inst/cordic_module/clk_out1
    SLICE_X61Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_init_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  wavegen_inst/cordic_module/ang_init_reg[9]/Q
                         net (fo=1, routed)           0.104    -0.363    wavegen_inst/cordic_module/ang_init[9]
    SLICE_X59Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.855    -0.835    wavegen_inst/cordic_module/clk_out1
    SLICE_X59Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[0][9]/C
                         clock pessimism              0.255    -0.580    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.023    -0.557    wavegen_inst/cordic_module/ang_reg_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_init_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.357%)  route 0.163ns (53.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.586    -0.595    wavegen_inst/cordic_module/clk_out1
    SLICE_X62Y68         FDRE                                         r  wavegen_inst/cordic_module/ang_init_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  wavegen_inst/cordic_module/ang_init_reg[12]/Q
                         net (fo=1, routed)           0.163    -0.291    wavegen_inst/cordic_module/ang_init[12]
    SLICE_X59Y67         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.854    -0.836    wavegen_inst/cordic_module/clk_out1
    SLICE_X59Y67         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[0][12]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X59Y67         FDRE (Hold_fdre_C_D)         0.075    -0.486    wavegen_inst/cordic_module/ang_reg_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.035%)  route 0.092ns (26.965%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.560    -0.621    wavegen_inst/cordic_module/clk_out1
    SLICE_X53Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  wavegen_inst/cordic_module/ang_reg_reg[2][4]/Q
                         net (fo=2, routed)           0.092    -0.388    wavegen_inst/cordic_module/ang_reg_reg[2][4]
    SLICE_X52Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.343 r  wavegen_inst/cordic_module/ang_reg[3][4]_i_2/O
                         net (fo=1, routed)           0.000    -0.343    wavegen_inst/cordic_module/ang_reg[3][4]_i_2_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.279 r  wavegen_inst/cordic_module/ang_reg_reg[3][4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.279    wavegen_inst/cordic_module/ang_reg_reg[3][4]_i_1_n_4
    SLICE_X52Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.828    -0.861    wavegen_inst/cordic_module/clk_out1
    SLICE_X52Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][4]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.134    -0.474    wavegen_inst/cordic_module/ang_reg_reg[3][4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_reg_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.035%)  route 0.092ns (26.965%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.559    -0.622    wavegen_inst/cordic_module/clk_out1
    SLICE_X53Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  wavegen_inst/cordic_module/ang_reg_reg[2][8]/Q
                         net (fo=2, routed)           0.092    -0.389    wavegen_inst/cordic_module/ang_reg_reg[2][8]
    SLICE_X52Y66         LUT2 (Prop_lut2_I0_O)        0.045    -0.344 r  wavegen_inst/cordic_module/ang_reg[3][8]_i_3/O
                         net (fo=1, routed)           0.000    -0.344    wavegen_inst/cordic_module/ang_reg[3][8]_i_3_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.280 r  wavegen_inst/cordic_module/ang_reg_reg[3][8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.280    wavegen_inst/cordic_module/ang_reg_reg[3][8]_i_1_n_4
    SLICE_X52Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.827    -0.862    wavegen_inst/cordic_module/clk_out1
    SLICE_X52Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][8]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.134    -0.475    wavegen_inst/cordic_module/ang_reg_reg[3][8]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0    clk_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X64Y78     dac_intf_inst/a_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X61Y70     debouncer_reset/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X61Y70     debouncer_reset/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X61Y70     debouncer_reset/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X61Y71     debouncer_reset/count_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X61Y71     debouncer_reset/count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X61Y71     debouncer_reset/count_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X61Y67     debouncer_reset/count_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y71     debouncer_reset/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y71     debouncer_reset/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y71     debouncer_reset/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y67     debouncer_reset/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y67     debouncer_reset/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y67     debouncer_reset/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y67     debouncer_reset/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y67     debouncer_reset/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y67     debouncer_reset/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X61Y68     debouncer_reset/count_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         16.667      16.167     SLICE_X60Y63     init_1_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         16.667      16.167     SLICE_X60Y63     init_1_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X60Y63     init_1_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         16.667      16.167     SLICE_X60Y63     init_1_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         16.667      16.167     SLICE_X60Y61     init_1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X60Y63     init_1_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         16.667      16.167     SLICE_X60Y63     init_1_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         16.667      16.167     SLICE_X60Y63     init_1_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         16.667      16.167     SLICE_X61Y65     init_1_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         16.667      16.167     SLICE_X61Y63     init_2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[0]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.726    init_1_reg[0]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[14]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.726    init_1_reg[14]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDRE                                         r  init_1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDRE                                         r  init_1_reg[1]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDRE (Setup_fdre_C_R)       -0.524    31.726    init_1_reg[1]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[2]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.726    init_1_reg[2]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDRE                                         r  init_1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDRE                                         r  init_1_reg[4]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDRE (Setup_fdre_C_R)       -0.524    31.726    init_1_reg[4]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[5]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.726    init_1_reg[5]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[6]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.726    init_1_reg[6]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.395ns  (required time - arrival time)
  Source:                 wavegen_inst/ch1_pre_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/ch1_pre_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.420ns (27.679%)  route 3.710ns (72.321%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 31.845 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.624    -0.888    wavegen_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  wavegen_inst/ch1_pre_count_reg[2]/Q
                         net (fo=7, routed)           0.988     0.519    wavegen_inst/ch1_pre_count_reg[2]
    SLICE_X63Y61         LUT4 (Prop_lut4_I0_O)        0.299     0.818 r  wavegen_inst/ch1_match_carry_i_7/O
                         net (fo=1, routed)           0.000     0.818    wavegen_inst/ch1_match_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.368 r  wavegen_inst/ch1_match_carry/CO[3]
                         net (fo=17, routed)          1.699     3.067    debouncer_reset/ch1_pre_count_reg[0][0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.152     3.219 r  debouncer_reset/ch1_pre_count[7]_i_1/O
                         net (fo=8, routed)           1.023     4.242    wavegen_inst/SR[0]
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.507    31.845    wavegen_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[0]/C
                         clock pessimism              0.576    32.420    
                         clock uncertainty           -0.152    32.268    
    SLICE_X63Y60         FDRE (Setup_fdre_C_R)       -0.631    31.637    wavegen_inst/ch1_pre_count_reg[0]
  -------------------------------------------------------------------
                         required time                         31.637    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 27.395    

Slack (MET) :             27.395ns  (required time - arrival time)
  Source:                 wavegen_inst/ch1_pre_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/ch1_pre_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.420ns (27.679%)  route 3.710ns (72.321%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 31.845 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.624    -0.888    wavegen_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  wavegen_inst/ch1_pre_count_reg[2]/Q
                         net (fo=7, routed)           0.988     0.519    wavegen_inst/ch1_pre_count_reg[2]
    SLICE_X63Y61         LUT4 (Prop_lut4_I0_O)        0.299     0.818 r  wavegen_inst/ch1_match_carry_i_7/O
                         net (fo=1, routed)           0.000     0.818    wavegen_inst/ch1_match_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.368 r  wavegen_inst/ch1_match_carry/CO[3]
                         net (fo=17, routed)          1.699     3.067    debouncer_reset/ch1_pre_count_reg[0][0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.152     3.219 r  debouncer_reset/ch1_pre_count[7]_i_1/O
                         net (fo=8, routed)           1.023     4.242    wavegen_inst/SR[0]
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.507    31.845    wavegen_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[5]/C
                         clock pessimism              0.576    32.420    
                         clock uncertainty           -0.152    32.268    
    SLICE_X63Y60         FDRE (Setup_fdre_C_R)       -0.631    31.637    wavegen_inst/ch1_pre_count_reg[5]
  -------------------------------------------------------------------
                         required time                         31.637    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 27.395    

Slack (MET) :             27.395ns  (required time - arrival time)
  Source:                 wavegen_inst/ch1_pre_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/ch1_pre_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.420ns (27.679%)  route 3.710ns (72.321%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 31.845 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.624    -0.888    wavegen_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  wavegen_inst/ch1_pre_count_reg[2]/Q
                         net (fo=7, routed)           0.988     0.519    wavegen_inst/ch1_pre_count_reg[2]
    SLICE_X63Y61         LUT4 (Prop_lut4_I0_O)        0.299     0.818 r  wavegen_inst/ch1_match_carry_i_7/O
                         net (fo=1, routed)           0.000     0.818    wavegen_inst/ch1_match_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.368 r  wavegen_inst/ch1_match_carry/CO[3]
                         net (fo=17, routed)          1.699     3.067    debouncer_reset/ch1_pre_count_reg[0][0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.152     3.219 r  debouncer_reset/ch1_pre_count[7]_i_1/O
                         net (fo=8, routed)           1.023     4.242    wavegen_inst/SR[0]
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.507    31.845    wavegen_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[6]/C
                         clock pessimism              0.576    32.420    
                         clock uncertainty           -0.152    32.268    
    SLICE_X63Y60         FDRE (Setup_fdre_C_R)       -0.631    31.637    wavegen_inst/ch1_pre_count_reg[6]
  -------------------------------------------------------------------
                         required time                         31.637    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 27.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 wavegen_inst/out_ch2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dac_intf_inst/b_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.583    -0.598    wavegen_inst/clk_out1
    SLICE_X63Y78         FDRE                                         r  wavegen_inst/out_ch2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  wavegen_inst/out_ch2_reg[11]/Q
                         net (fo=1, routed)           0.097    -0.360    dac_intf_inst/b_data_reg[11]_0[11]
    SLICE_X62Y78         FDRE                                         r  dac_intf_inst/b_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.851    -0.838    dac_intf_inst/clk_out1
    SLICE_X62Y78         FDRE                                         r  dac_intf_inst/b_data_reg[11]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.152    -0.433    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.057    -0.376    dac_intf_inst/b_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 wavegen_inst/out_ch1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dac_intf_inst/a_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.584    -0.597    wavegen_inst/clk_out1
    SLICE_X63Y79         FDRE                                         r  wavegen_inst/out_ch1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  wavegen_inst/out_ch1_reg[11]/Q
                         net (fo=1, routed)           0.118    -0.338    dac_intf_inst/Q[11]
    SLICE_X62Y80         FDRE                                         r  dac_intf_inst/a_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.853    -0.836    dac_intf_inst/clk_out1
    SLICE_X62Y80         FDRE                                         r  dac_intf_inst/a_data_reg[11]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.152    -0.430    
    SLICE_X62Y80         FDRE (Hold_fdre_C_D)         0.070    -0.360    dac_intf_inst/a_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.560    -0.621    wavegen_inst/cordic_module/clk_out1
    SLICE_X53Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  wavegen_inst/cordic_module/ang_reg_reg[2][2]/Q
                         net (fo=3, routed)           0.077    -0.403    wavegen_inst/cordic_module/ang_reg_reg[2][2]
    SLICE_X52Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.358 r  wavegen_inst/cordic_module/ang_reg[3][4]_i_3/O
                         net (fo=1, routed)           0.000    -0.358    wavegen_inst/cordic_module/ang_reg[3][4]_i_3_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.293 r  wavegen_inst/cordic_module/ang_reg_reg[3][4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.293    wavegen_inst/cordic_module/ang_reg_reg[3][4]_i_1_n_5
    SLICE_X52Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.828    -0.861    wavegen_inst/cordic_module/clk_out1
    SLICE_X52Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][3]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.152    -0.456    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.134    -0.322    wavegen_inst/cordic_module/ang_reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_reg_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.559    -0.622    wavegen_inst/cordic_module/clk_out1
    SLICE_X53Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  wavegen_inst/cordic_module/ang_reg_reg[2][6]/Q
                         net (fo=3, routed)           0.077    -0.404    wavegen_inst/cordic_module/ang_reg_reg[2][6]
    SLICE_X52Y66         LUT2 (Prop_lut2_I0_O)        0.045    -0.359 r  wavegen_inst/cordic_module/ang_reg[3][8]_i_4/O
                         net (fo=1, routed)           0.000    -0.359    wavegen_inst/cordic_module/ang_reg[3][8]_i_4_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.294 r  wavegen_inst/cordic_module/ang_reg_reg[3][8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.294    wavegen_inst/cordic_module/ang_reg_reg[3][8]_i_1_n_5
    SLICE_X52Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.827    -0.862    wavegen_inst/cordic_module/clk_out1
    SLICE_X52Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][7]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.152    -0.457    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.134    -0.323    wavegen_inst/cordic_module/ang_reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 wavegen_inst/out_ch2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dac_intf_inst/b_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.585    -0.596    wavegen_inst/clk_out1
    SLICE_X64Y80         FDRE                                         r  wavegen_inst/out_ch2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  wavegen_inst/out_ch2_reg[6]/Q
                         net (fo=1, routed)           0.101    -0.331    dac_intf_inst/b_data_reg[11]_0[6]
    SLICE_X63Y80         FDRE                                         r  dac_intf_inst/b_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.853    -0.836    dac_intf_inst/clk_out1
    SLICE_X63Y80         FDRE                                         r  dac_intf_inst/b_data_reg[6]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.152    -0.430    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.066    -0.364    dac_intf_inst/b_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 init_2_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/x_init_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.421%)  route 0.107ns (36.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.588    -0.593    ja_OBUF[3]
    SLICE_X61Y63         FDSE                                         r  init_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.452 r  init_2_reg[14]/Q
                         net (fo=2, routed)           0.107    -0.345    wavegen_inst/cordic_module/x_init_reg[14]_0[14]
    SLICE_X59Y63         LUT3 (Prop_lut3_I0_O)        0.045    -0.300 r  wavegen_inst/cordic_module/x_init[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    wavegen_inst/cordic_module/x_inp[14]
    SLICE_X59Y63         FDSE                                         r  wavegen_inst/cordic_module/x_init_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.856    -0.833    wavegen_inst/cordic_module/clk_out1
    SLICE_X59Y63         FDSE                                         r  wavegen_inst/cordic_module/x_init_reg[14]/C
                         clock pessimism              0.255    -0.578    
                         clock uncertainty            0.152    -0.426    
    SLICE_X59Y63         FDSE (Hold_fdse_C_D)         0.091    -0.335    wavegen_inst/cordic_module/x_init_reg[14]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_init_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.231%)  route 0.104ns (44.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.587    -0.594    wavegen_inst/cordic_module/clk_out1
    SLICE_X61Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_init_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  wavegen_inst/cordic_module/ang_init_reg[9]/Q
                         net (fo=1, routed)           0.104    -0.363    wavegen_inst/cordic_module/ang_init[9]
    SLICE_X59Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.855    -0.835    wavegen_inst/cordic_module/clk_out1
    SLICE_X59Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[0][9]/C
                         clock pessimism              0.255    -0.580    
                         clock uncertainty            0.152    -0.428    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.023    -0.405    wavegen_inst/cordic_module/ang_reg_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_init_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.357%)  route 0.163ns (53.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.586    -0.595    wavegen_inst/cordic_module/clk_out1
    SLICE_X62Y68         FDRE                                         r  wavegen_inst/cordic_module/ang_init_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  wavegen_inst/cordic_module/ang_init_reg[12]/Q
                         net (fo=1, routed)           0.163    -0.291    wavegen_inst/cordic_module/ang_init[12]
    SLICE_X59Y67         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.854    -0.836    wavegen_inst/cordic_module/clk_out1
    SLICE_X59Y67         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[0][12]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.152    -0.409    
    SLICE_X59Y67         FDRE (Hold_fdre_C_D)         0.075    -0.334    wavegen_inst/cordic_module/ang_reg_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.035%)  route 0.092ns (26.965%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.560    -0.621    wavegen_inst/cordic_module/clk_out1
    SLICE_X53Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  wavegen_inst/cordic_module/ang_reg_reg[2][4]/Q
                         net (fo=2, routed)           0.092    -0.388    wavegen_inst/cordic_module/ang_reg_reg[2][4]
    SLICE_X52Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.343 r  wavegen_inst/cordic_module/ang_reg[3][4]_i_2/O
                         net (fo=1, routed)           0.000    -0.343    wavegen_inst/cordic_module/ang_reg[3][4]_i_2_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.279 r  wavegen_inst/cordic_module/ang_reg_reg[3][4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.279    wavegen_inst/cordic_module/ang_reg_reg[3][4]_i_1_n_4
    SLICE_X52Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.828    -0.861    wavegen_inst/cordic_module/clk_out1
    SLICE_X52Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][4]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.152    -0.456    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.134    -0.322    wavegen_inst/cordic_module/ang_reg_reg[3][4]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_reg_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.035%)  route 0.092ns (26.965%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.559    -0.622    wavegen_inst/cordic_module/clk_out1
    SLICE_X53Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  wavegen_inst/cordic_module/ang_reg_reg[2][8]/Q
                         net (fo=2, routed)           0.092    -0.389    wavegen_inst/cordic_module/ang_reg_reg[2][8]
    SLICE_X52Y66         LUT2 (Prop_lut2_I0_O)        0.045    -0.344 r  wavegen_inst/cordic_module/ang_reg[3][8]_i_3/O
                         net (fo=1, routed)           0.000    -0.344    wavegen_inst/cordic_module/ang_reg[3][8]_i_3_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.280 r  wavegen_inst/cordic_module/ang_reg_reg[3][8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.280    wavegen_inst/cordic_module/ang_reg_reg[3][8]_i_1_n_4
    SLICE_X52Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.827    -0.862    wavegen_inst/cordic_module/clk_out1
    SLICE_X52Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][8]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.152    -0.457    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.134    -0.323    wavegen_inst/cordic_module/ang_reg_reg[3][8]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[0]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.726    init_1_reg[0]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[14]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.726    init_1_reg[14]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDRE                                         r  init_1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDRE                                         r  init_1_reg[1]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDRE (Setup_fdre_C_R)       -0.524    31.726    init_1_reg[1]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[2]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.726    init_1_reg[2]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDRE                                         r  init_1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDRE                                         r  init_1_reg[4]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDRE (Setup_fdre_C_R)       -0.524    31.726    init_1_reg[4]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[5]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.726    init_1_reg[5]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 debouncer_reset/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            init_1_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.580ns (11.021%)  route 4.683ns (88.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 31.841 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.614    -0.898    debouncer_reset/clk_out1
    SLICE_X65Y69         FDRE                                         r  debouncer_reset/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  debouncer_reset/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.966     0.524    debouncer_reset/state[0]
    SLICE_X63Y71         LUT2 (Prop_lut2_I1_O)        0.124     0.648 r  debouncer_reset/step_sz_1[15]_i_1/O
                         net (fo=717, routed)         3.717     4.365    debouncer_reset_n_0
    SLICE_X60Y63         FDSE                                         r  init_1_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.503    31.841    ja_OBUF[3]
    SLICE_X60Y63         FDSE                                         r  init_1_reg[6]/C
                         clock pessimism              0.562    32.402    
                         clock uncertainty           -0.152    32.250    
    SLICE_X60Y63         FDSE (Setup_fdse_C_S)       -0.524    31.726    init_1_reg[6]
  -------------------------------------------------------------------
                         required time                         31.726    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.395ns  (required time - arrival time)
  Source:                 wavegen_inst/ch1_pre_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/ch1_pre_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.420ns (27.679%)  route 3.710ns (72.321%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 31.845 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.624    -0.888    wavegen_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  wavegen_inst/ch1_pre_count_reg[2]/Q
                         net (fo=7, routed)           0.988     0.519    wavegen_inst/ch1_pre_count_reg[2]
    SLICE_X63Y61         LUT4 (Prop_lut4_I0_O)        0.299     0.818 r  wavegen_inst/ch1_match_carry_i_7/O
                         net (fo=1, routed)           0.000     0.818    wavegen_inst/ch1_match_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.368 r  wavegen_inst/ch1_match_carry/CO[3]
                         net (fo=17, routed)          1.699     3.067    debouncer_reset/ch1_pre_count_reg[0][0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.152     3.219 r  debouncer_reset/ch1_pre_count[7]_i_1/O
                         net (fo=8, routed)           1.023     4.242    wavegen_inst/SR[0]
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.507    31.845    wavegen_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[0]/C
                         clock pessimism              0.576    32.420    
                         clock uncertainty           -0.152    32.268    
    SLICE_X63Y60         FDRE (Setup_fdre_C_R)       -0.631    31.637    wavegen_inst/ch1_pre_count_reg[0]
  -------------------------------------------------------------------
                         required time                         31.637    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 27.395    

Slack (MET) :             27.395ns  (required time - arrival time)
  Source:                 wavegen_inst/ch1_pre_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/ch1_pre_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.420ns (27.679%)  route 3.710ns (72.321%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 31.845 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.624    -0.888    wavegen_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  wavegen_inst/ch1_pre_count_reg[2]/Q
                         net (fo=7, routed)           0.988     0.519    wavegen_inst/ch1_pre_count_reg[2]
    SLICE_X63Y61         LUT4 (Prop_lut4_I0_O)        0.299     0.818 r  wavegen_inst/ch1_match_carry_i_7/O
                         net (fo=1, routed)           0.000     0.818    wavegen_inst/ch1_match_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.368 r  wavegen_inst/ch1_match_carry/CO[3]
                         net (fo=17, routed)          1.699     3.067    debouncer_reset/ch1_pre_count_reg[0][0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.152     3.219 r  debouncer_reset/ch1_pre_count[7]_i_1/O
                         net (fo=8, routed)           1.023     4.242    wavegen_inst/SR[0]
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.507    31.845    wavegen_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[5]/C
                         clock pessimism              0.576    32.420    
                         clock uncertainty           -0.152    32.268    
    SLICE_X63Y60         FDRE (Setup_fdre_C_R)       -0.631    31.637    wavegen_inst/ch1_pre_count_reg[5]
  -------------------------------------------------------------------
                         required time                         31.637    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 27.395    

Slack (MET) :             27.395ns  (required time - arrival time)
  Source:                 wavegen_inst/ch1_pre_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/ch1_pre_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.420ns (27.679%)  route 3.710ns (72.321%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 31.845 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.624    -0.888    wavegen_inst/clk_out1
    SLICE_X63Y59         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  wavegen_inst/ch1_pre_count_reg[2]/Q
                         net (fo=7, routed)           0.988     0.519    wavegen_inst/ch1_pre_count_reg[2]
    SLICE_X63Y61         LUT4 (Prop_lut4_I0_O)        0.299     0.818 r  wavegen_inst/ch1_match_carry_i_7/O
                         net (fo=1, routed)           0.000     0.818    wavegen_inst/ch1_match_carry_i_7_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.368 r  wavegen_inst/ch1_match_carry/CO[3]
                         net (fo=17, routed)          1.699     3.067    debouncer_reset/ch1_pre_count_reg[0][0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.152     3.219 r  debouncer_reset/ch1_pre_count[7]_i_1/O
                         net (fo=8, routed)           1.023     4.242    wavegen_inst/SR[0]
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    W5                                                0.000    33.333 r  clk_inp (IN)
                         net (fo=0)                   0.000    33.333    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    34.721 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.883    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    28.666 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    30.247    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.338 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         1.507    31.845    wavegen_inst/clk_out1
    SLICE_X63Y60         FDRE                                         r  wavegen_inst/ch1_pre_count_reg[6]/C
                         clock pessimism              0.576    32.420    
                         clock uncertainty           -0.152    32.268    
    SLICE_X63Y60         FDRE (Setup_fdre_C_R)       -0.631    31.637    wavegen_inst/ch1_pre_count_reg[6]
  -------------------------------------------------------------------
                         required time                         31.637    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                 27.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 wavegen_inst/out_ch2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dac_intf_inst/b_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.583    -0.598    wavegen_inst/clk_out1
    SLICE_X63Y78         FDRE                                         r  wavegen_inst/out_ch2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  wavegen_inst/out_ch2_reg[11]/Q
                         net (fo=1, routed)           0.097    -0.360    dac_intf_inst/b_data_reg[11]_0[11]
    SLICE_X62Y78         FDRE                                         r  dac_intf_inst/b_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.851    -0.838    dac_intf_inst/clk_out1
    SLICE_X62Y78         FDRE                                         r  dac_intf_inst/b_data_reg[11]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.152    -0.433    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.057    -0.376    dac_intf_inst/b_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 wavegen_inst/out_ch1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dac_intf_inst/a_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.584    -0.597    wavegen_inst/clk_out1
    SLICE_X63Y79         FDRE                                         r  wavegen_inst/out_ch1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  wavegen_inst/out_ch1_reg[11]/Q
                         net (fo=1, routed)           0.118    -0.338    dac_intf_inst/Q[11]
    SLICE_X62Y80         FDRE                                         r  dac_intf_inst/a_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.853    -0.836    dac_intf_inst/clk_out1
    SLICE_X62Y80         FDRE                                         r  dac_intf_inst/a_data_reg[11]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.152    -0.430    
    SLICE_X62Y80         FDRE (Hold_fdre_C_D)         0.070    -0.360    dac_intf_inst/a_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.560    -0.621    wavegen_inst/cordic_module/clk_out1
    SLICE_X53Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  wavegen_inst/cordic_module/ang_reg_reg[2][2]/Q
                         net (fo=3, routed)           0.077    -0.403    wavegen_inst/cordic_module/ang_reg_reg[2][2]
    SLICE_X52Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.358 r  wavegen_inst/cordic_module/ang_reg[3][4]_i_3/O
                         net (fo=1, routed)           0.000    -0.358    wavegen_inst/cordic_module/ang_reg[3][4]_i_3_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.293 r  wavegen_inst/cordic_module/ang_reg_reg[3][4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.293    wavegen_inst/cordic_module/ang_reg_reg[3][4]_i_1_n_5
    SLICE_X52Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.828    -0.861    wavegen_inst/cordic_module/clk_out1
    SLICE_X52Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][3]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.152    -0.456    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.134    -0.322    wavegen_inst/cordic_module/ang_reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_reg_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.559    -0.622    wavegen_inst/cordic_module/clk_out1
    SLICE_X53Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  wavegen_inst/cordic_module/ang_reg_reg[2][6]/Q
                         net (fo=3, routed)           0.077    -0.404    wavegen_inst/cordic_module/ang_reg_reg[2][6]
    SLICE_X52Y66         LUT2 (Prop_lut2_I0_O)        0.045    -0.359 r  wavegen_inst/cordic_module/ang_reg[3][8]_i_4/O
                         net (fo=1, routed)           0.000    -0.359    wavegen_inst/cordic_module/ang_reg[3][8]_i_4_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.294 r  wavegen_inst/cordic_module/ang_reg_reg[3][8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.294    wavegen_inst/cordic_module/ang_reg_reg[3][8]_i_1_n_5
    SLICE_X52Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.827    -0.862    wavegen_inst/cordic_module/clk_out1
    SLICE_X52Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][7]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.152    -0.457    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.134    -0.323    wavegen_inst/cordic_module/ang_reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 wavegen_inst/out_ch2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dac_intf_inst/b_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.585    -0.596    wavegen_inst/clk_out1
    SLICE_X64Y80         FDRE                                         r  wavegen_inst/out_ch2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  wavegen_inst/out_ch2_reg[6]/Q
                         net (fo=1, routed)           0.101    -0.331    dac_intf_inst/b_data_reg[11]_0[6]
    SLICE_X63Y80         FDRE                                         r  dac_intf_inst/b_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.853    -0.836    dac_intf_inst/clk_out1
    SLICE_X63Y80         FDRE                                         r  dac_intf_inst/b_data_reg[6]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.152    -0.430    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.066    -0.364    dac_intf_inst/b_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 init_2_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/x_init_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.421%)  route 0.107ns (36.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.588    -0.593    ja_OBUF[3]
    SLICE_X61Y63         FDSE                                         r  init_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.452 r  init_2_reg[14]/Q
                         net (fo=2, routed)           0.107    -0.345    wavegen_inst/cordic_module/x_init_reg[14]_0[14]
    SLICE_X59Y63         LUT3 (Prop_lut3_I0_O)        0.045    -0.300 r  wavegen_inst/cordic_module/x_init[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    wavegen_inst/cordic_module/x_inp[14]
    SLICE_X59Y63         FDSE                                         r  wavegen_inst/cordic_module/x_init_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.856    -0.833    wavegen_inst/cordic_module/clk_out1
    SLICE_X59Y63         FDSE                                         r  wavegen_inst/cordic_module/x_init_reg[14]/C
                         clock pessimism              0.255    -0.578    
                         clock uncertainty            0.152    -0.426    
    SLICE_X59Y63         FDSE (Hold_fdse_C_D)         0.091    -0.335    wavegen_inst/cordic_module/x_init_reg[14]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_init_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.231%)  route 0.104ns (44.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.587    -0.594    wavegen_inst/cordic_module/clk_out1
    SLICE_X61Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_init_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  wavegen_inst/cordic_module/ang_init_reg[9]/Q
                         net (fo=1, routed)           0.104    -0.363    wavegen_inst/cordic_module/ang_init[9]
    SLICE_X59Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.855    -0.835    wavegen_inst/cordic_module/clk_out1
    SLICE_X59Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[0][9]/C
                         clock pessimism              0.255    -0.580    
                         clock uncertainty            0.152    -0.428    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.023    -0.405    wavegen_inst/cordic_module/ang_reg_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_init_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.357%)  route 0.163ns (53.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.586    -0.595    wavegen_inst/cordic_module/clk_out1
    SLICE_X62Y68         FDRE                                         r  wavegen_inst/cordic_module/ang_init_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  wavegen_inst/cordic_module/ang_init_reg[12]/Q
                         net (fo=1, routed)           0.163    -0.291    wavegen_inst/cordic_module/ang_init[12]
    SLICE_X59Y67         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.854    -0.836    wavegen_inst/cordic_module/clk_out1
    SLICE_X59Y67         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[0][12]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.152    -0.409    
    SLICE_X59Y67         FDRE (Hold_fdre_C_D)         0.075    -0.334    wavegen_inst/cordic_module/ang_reg_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.035%)  route 0.092ns (26.965%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.560    -0.621    wavegen_inst/cordic_module/clk_out1
    SLICE_X53Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  wavegen_inst/cordic_module/ang_reg_reg[2][4]/Q
                         net (fo=2, routed)           0.092    -0.388    wavegen_inst/cordic_module/ang_reg_reg[2][4]
    SLICE_X52Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.343 r  wavegen_inst/cordic_module/ang_reg[3][4]_i_2/O
                         net (fo=1, routed)           0.000    -0.343    wavegen_inst/cordic_module/ang_reg[3][4]_i_2_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.279 r  wavegen_inst/cordic_module/ang_reg_reg[3][4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.279    wavegen_inst/cordic_module/ang_reg_reg[3][4]_i_1_n_4
    SLICE_X52Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.828    -0.861    wavegen_inst/cordic_module/clk_out1
    SLICE_X52Y65         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][4]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.152    -0.456    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.134    -0.322    wavegen_inst/cordic_module/ang_reg_reg[3][4]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 wavegen_inst/cordic_module/ang_reg_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            wavegen_inst/cordic_module/ang_reg_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.035%)  route 0.092ns (26.965%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.559    -0.622    wavegen_inst/cordic_module/clk_out1
    SLICE_X53Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  wavegen_inst/cordic_module/ang_reg_reg[2][8]/Q
                         net (fo=2, routed)           0.092    -0.389    wavegen_inst/cordic_module/ang_reg_reg[2][8]
    SLICE_X52Y66         LUT2 (Prop_lut2_I0_O)        0.045    -0.344 r  wavegen_inst/cordic_module/ang_reg[3][8]_i_3/O
                         net (fo=1, routed)           0.000    -0.344    wavegen_inst/cordic_module/ang_reg[3][8]_i_3_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.280 r  wavegen_inst/cordic_module/ang_reg_reg[3][8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.280    wavegen_inst/cordic_module/ang_reg_reg[3][8]_i_1_n_4
    SLICE_X52Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_inp (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout1_buf/O
                         net (fo=845, routed)         0.827    -0.862    wavegen_inst/cordic_module/clk_out1
    SLICE_X52Y66         FDRE                                         r  wavegen_inst/cordic_module/ang_reg_reg[3][8]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.152    -0.457    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.134    -0.323    wavegen_inst/cordic_module/ang_reg_reg[3][8]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.043    





