{"vcs1":{"timestamp_begin":1726216134.321873744, "rt":2.68, "ut":0.31, "st":0.20}}
{"vcselab":{"timestamp_begin":1726216137.076142525, "rt":2.54, "ut":0.27, "st":0.14}}
{"link":{"timestamp_begin":1726216139.684061557, "rt":0.36, "ut":0.19, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726216133.732728678}
{"VCS_COMP_START_TIME": 1726216133.732728678}
{"VCS_COMP_END_TIME": 1726216142.018816791}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330316}}
{"stitch_vcselab": {"peak_mem": 231536}}
