Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Mar 26 15:28:12 2022
| Host         : LAPTOP-HYJWPK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIFO_timing_summary_routed.rpt -pb FIFO_timing_summary_routed.pb -rpx FIFO_timing_summary_routed.rpx -warn_on_violation
| Design       : FIFO
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.860        0.000                      0                  154        0.234        0.000                      0                  154        3.750        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.860        0.000                      0                  154        0.234        0.000                      0                  154        3.750        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 LCU/signal_edge_deq/button_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCU/cs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.062ns (20.834%)  route 4.035ns (79.166%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.707     5.309    LCU/signal_edge_deq/clk
                  SLICE_X0Y140         FDRE                                         r  LCU/signal_edge_deq/button_r1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  LCU/signal_edge_deq/button_r1_reg/Q
                                       net (fo=2, routed)           1.341     7.106    LCU/signal_edge_deq/button_r1
    Routing       SLICE_X0Y131                                                      r  LCU/signal_edge_deq/button_edge_INST_0/I0
    Routing       SLICE_X0Y131         LUT2 (Prop_lut2_I0_O)        0.150     7.256 r  LCU/signal_edge_deq/button_edge_INST_0/O
                                       net (fo=8, routed)           0.823     8.079    LCU/deq_edge
    Routing       SLICE_X1Y126                                                      r  LCU/cs[4]_i_2/I0
    Routing       SLICE_X1Y126         LUT2 (Prop_lut2_I0_O)        0.332     8.411 r  LCU/cs[4]_i_2/O
                                       net (fo=3, routed)           1.872    10.283    LCU/ns1
    Routing       SLICE_X0Y126                                                      r  LCU/cs[4]_i_1/I1
    Routing       SLICE_X0Y126         LUT6 (Prop_lut6_I1_O)        0.124    10.407 r  LCU/cs[4]_i_1/O
                                       net (fo=1, routed)           0.000    10.407    LCU/cs[4]_i_1_n_0
    Routing       SLICE_X0Y126         FDRE                                         r  LCU/cs_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.574    14.996    LCU/clk
                  SLICE_X0Y126         FDRE                                         r  LCU/cs_reg[4]/C
                                       clock pessimism              0.275    15.271    
                                       clock uncertainty           -0.035    15.236    
                  SLICE_X0Y126         FDRE (Setup_fdre_C_D)        0.031    15.267    LCU/cs_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         15.267    
                                       arrival time                         -10.407    
  ---------------------------------------------------------------------------------
                                       slack                                  4.860    

Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 Segment_Display_Unit/hexplay_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display_Unit/hexplay_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.828ns (19.079%)  route 3.512ns (80.921%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.704     5.306    Segment_Display_Unit/clk
                  SLICE_X3Y135         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[30]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  Segment_Display_Unit/hexplay_cnt_reg[30]/Q
                                       net (fo=2, routed)           0.862     6.624    Segment_Display_Unit/hexplay_cnt_reg[30]
    Routing       SLICE_X2Y135                                                      r  Segment_Display_Unit/hexplay_an[2]_i_8/I0
    Routing       SLICE_X2Y135         LUT6 (Prop_lut6_I0_O)        0.124     6.748 r  Segment_Display_Unit/hexplay_an[2]_i_8/O
                                       net (fo=1, routed)           0.666     7.414    Segment_Display_Unit/hexplay_an[2]_i_8_n_0
    Routing       SLICE_X2Y133                                                      r  Segment_Display_Unit/hexplay_an[2]_i_3/I5
    Routing       SLICE_X2Y133         LUT6 (Prop_lut6_I5_O)        0.124     7.538 r  Segment_Display_Unit/hexplay_an[2]_i_3/O
                                       net (fo=4, routed)           0.878     8.415    Segment_Display_Unit/hexplay_an[2]_i_3_n_0
    Routing       SLICE_X4Y129                                                      r  Segment_Display_Unit/hexplay_cnt[0]_i_1/I5
    Routing       SLICE_X4Y129         LUT6 (Prop_lut6_I5_O)        0.124     8.539 r  Segment_Display_Unit/hexplay_cnt[0]_i_1/O
                                       net (fo=32, routed)          1.107     9.646    Segment_Display_Unit/hexplay_cnt[0]_i_1_n_0
    Routing       SLICE_X3Y135         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[28]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.584    15.006    Segment_Display_Unit/clk
                  SLICE_X3Y135         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[28]/C
                                       clock pessimism              0.300    15.306    
                                       clock uncertainty           -0.035    15.271    
                  SLICE_X3Y135         FDRE (Setup_fdre_C_R)       -0.429    14.842    Segment_Display_Unit/hexplay_cnt_reg[28]
  ---------------------------------------------------------------------------------
                                       required time                         14.842    
                                       arrival time                          -9.646    
  ---------------------------------------------------------------------------------
                                       slack                                  5.196    

Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 Segment_Display_Unit/hexplay_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display_Unit/hexplay_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.828ns (19.079%)  route 3.512ns (80.921%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.704     5.306    Segment_Display_Unit/clk
                  SLICE_X3Y135         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[30]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  Segment_Display_Unit/hexplay_cnt_reg[30]/Q
                                       net (fo=2, routed)           0.862     6.624    Segment_Display_Unit/hexplay_cnt_reg[30]
    Routing       SLICE_X2Y135                                                      r  Segment_Display_Unit/hexplay_an[2]_i_8/I0
    Routing       SLICE_X2Y135         LUT6 (Prop_lut6_I0_O)        0.124     6.748 r  Segment_Display_Unit/hexplay_an[2]_i_8/O
                                       net (fo=1, routed)           0.666     7.414    Segment_Display_Unit/hexplay_an[2]_i_8_n_0
    Routing       SLICE_X2Y133                                                      r  Segment_Display_Unit/hexplay_an[2]_i_3/I5
    Routing       SLICE_X2Y133         LUT6 (Prop_lut6_I5_O)        0.124     7.538 r  Segment_Display_Unit/hexplay_an[2]_i_3/O
                                       net (fo=4, routed)           0.878     8.415    Segment_Display_Unit/hexplay_an[2]_i_3_n_0
    Routing       SLICE_X4Y129                                                      r  Segment_Display_Unit/hexplay_cnt[0]_i_1/I5
    Routing       SLICE_X4Y129         LUT6 (Prop_lut6_I5_O)        0.124     8.539 r  Segment_Display_Unit/hexplay_cnt[0]_i_1/O
                                       net (fo=32, routed)          1.107     9.646    Segment_Display_Unit/hexplay_cnt[0]_i_1_n_0
    Routing       SLICE_X3Y135         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[29]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.584    15.006    Segment_Display_Unit/clk
                  SLICE_X3Y135         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[29]/C
                                       clock pessimism              0.300    15.306    
                                       clock uncertainty           -0.035    15.271    
                  SLICE_X3Y135         FDRE (Setup_fdre_C_R)       -0.429    14.842    Segment_Display_Unit/hexplay_cnt_reg[29]
  ---------------------------------------------------------------------------------
                                       required time                         14.842    
                                       arrival time                          -9.646    
  ---------------------------------------------------------------------------------
                                       slack                                  5.196    

Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 Segment_Display_Unit/hexplay_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display_Unit/hexplay_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.828ns (19.079%)  route 3.512ns (80.921%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.704     5.306    Segment_Display_Unit/clk
                  SLICE_X3Y135         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[30]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  Segment_Display_Unit/hexplay_cnt_reg[30]/Q
                                       net (fo=2, routed)           0.862     6.624    Segment_Display_Unit/hexplay_cnt_reg[30]
    Routing       SLICE_X2Y135                                                      r  Segment_Display_Unit/hexplay_an[2]_i_8/I0
    Routing       SLICE_X2Y135         LUT6 (Prop_lut6_I0_O)        0.124     6.748 r  Segment_Display_Unit/hexplay_an[2]_i_8/O
                                       net (fo=1, routed)           0.666     7.414    Segment_Display_Unit/hexplay_an[2]_i_8_n_0
    Routing       SLICE_X2Y133                                                      r  Segment_Display_Unit/hexplay_an[2]_i_3/I5
    Routing       SLICE_X2Y133         LUT6 (Prop_lut6_I5_O)        0.124     7.538 r  Segment_Display_Unit/hexplay_an[2]_i_3/O
                                       net (fo=4, routed)           0.878     8.415    Segment_Display_Unit/hexplay_an[2]_i_3_n_0
    Routing       SLICE_X4Y129                                                      r  Segment_Display_Unit/hexplay_cnt[0]_i_1/I5
    Routing       SLICE_X4Y129         LUT6 (Prop_lut6_I5_O)        0.124     8.539 r  Segment_Display_Unit/hexplay_cnt[0]_i_1/O
                                       net (fo=32, routed)          1.107     9.646    Segment_Display_Unit/hexplay_cnt[0]_i_1_n_0
    Routing       SLICE_X3Y135         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[30]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.584    15.006    Segment_Display_Unit/clk
                  SLICE_X3Y135         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[30]/C
                                       clock pessimism              0.300    15.306    
                                       clock uncertainty           -0.035    15.271    
                  SLICE_X3Y135         FDRE (Setup_fdre_C_R)       -0.429    14.842    Segment_Display_Unit/hexplay_cnt_reg[30]
  ---------------------------------------------------------------------------------
                                       required time                         14.842    
                                       arrival time                          -9.646    
  ---------------------------------------------------------------------------------
                                       slack                                  5.196    

Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 Segment_Display_Unit/hexplay_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display_Unit/hexplay_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.828ns (19.079%)  route 3.512ns (80.921%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.704     5.306    Segment_Display_Unit/clk
                  SLICE_X3Y135         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[30]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  Segment_Display_Unit/hexplay_cnt_reg[30]/Q
                                       net (fo=2, routed)           0.862     6.624    Segment_Display_Unit/hexplay_cnt_reg[30]
    Routing       SLICE_X2Y135                                                      r  Segment_Display_Unit/hexplay_an[2]_i_8/I0
    Routing       SLICE_X2Y135         LUT6 (Prop_lut6_I0_O)        0.124     6.748 r  Segment_Display_Unit/hexplay_an[2]_i_8/O
                                       net (fo=1, routed)           0.666     7.414    Segment_Display_Unit/hexplay_an[2]_i_8_n_0
    Routing       SLICE_X2Y133                                                      r  Segment_Display_Unit/hexplay_an[2]_i_3/I5
    Routing       SLICE_X2Y133         LUT6 (Prop_lut6_I5_O)        0.124     7.538 r  Segment_Display_Unit/hexplay_an[2]_i_3/O
                                       net (fo=4, routed)           0.878     8.415    Segment_Display_Unit/hexplay_an[2]_i_3_n_0
    Routing       SLICE_X4Y129                                                      r  Segment_Display_Unit/hexplay_cnt[0]_i_1/I5
    Routing       SLICE_X4Y129         LUT6 (Prop_lut6_I5_O)        0.124     8.539 r  Segment_Display_Unit/hexplay_cnt[0]_i_1/O
                                       net (fo=32, routed)          1.107     9.646    Segment_Display_Unit/hexplay_cnt[0]_i_1_n_0
    Routing       SLICE_X3Y135         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[31]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.584    15.006    Segment_Display_Unit/clk
                  SLICE_X3Y135         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[31]/C
                                       clock pessimism              0.300    15.306    
                                       clock uncertainty           -0.035    15.271    
                  SLICE_X3Y135         FDRE (Setup_fdre_C_R)       -0.429    14.842    Segment_Display_Unit/hexplay_cnt_reg[31]
  ---------------------------------------------------------------------------------
                                       required time                         14.842    
                                       arrival time                          -9.646    
  ---------------------------------------------------------------------------------
                                       slack                                  5.196    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 LCU/signal_edge_deq/button_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCU/cs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 1.062ns (22.560%)  route 3.646ns (77.440%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.707     5.309    LCU/signal_edge_deq/clk
                  SLICE_X0Y140         FDRE                                         r  LCU/signal_edge_deq/button_r1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  LCU/signal_edge_deq/button_r1_reg/Q
                                       net (fo=2, routed)           1.341     7.106    LCU/signal_edge_deq/button_r1
    Routing       SLICE_X0Y131                                                      r  LCU/signal_edge_deq/button_edge_INST_0/I0
    Routing       SLICE_X0Y131         LUT2 (Prop_lut2_I0_O)        0.150     7.256 r  LCU/signal_edge_deq/button_edge_INST_0/O
                                       net (fo=8, routed)           0.823     8.079    LCU/deq_edge
    Routing       SLICE_X1Y126                                                      r  LCU/cs[4]_i_2/I0
    Routing       SLICE_X1Y126         LUT2 (Prop_lut2_I0_O)        0.332     8.411 r  LCU/cs[4]_i_2/O
                                       net (fo=3, routed)           1.482     9.893    LCU/ns1
    Routing       SLICE_X0Y126                                                      r  LCU/cs[3]_i_1/I1
    Routing       SLICE_X0Y126         LUT6 (Prop_lut6_I1_O)        0.124    10.017 r  LCU/cs[3]_i_1/O
                                       net (fo=1, routed)           0.000    10.017    LCU/cs[3]_i_1_n_0
    Routing       SLICE_X0Y126         FDRE                                         r  LCU/cs_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.574    14.996    LCU/clk
                  SLICE_X0Y126         FDRE                                         r  LCU/cs_reg[3]/C
                                       clock pessimism              0.275    15.271    
                                       clock uncertainty           -0.035    15.236    
                  SLICE_X0Y126         FDRE (Setup_fdre_C_D)        0.031    15.267    LCU/cs_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         15.267    
                                       arrival time                         -10.017    
  ---------------------------------------------------------------------------------
                                       slack                                  5.250    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 LCU/signal_edge_deq/button_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCU/cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.062ns (22.579%)  route 3.642ns (77.421%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.707     5.309    LCU/signal_edge_deq/clk
                  SLICE_X0Y140         FDRE                                         r  LCU/signal_edge_deq/button_r1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  LCU/signal_edge_deq/button_r1_reg/Q
                                       net (fo=2, routed)           1.341     7.106    LCU/signal_edge_deq/button_r1
    Routing       SLICE_X0Y131                                                      r  LCU/signal_edge_deq/button_edge_INST_0/I0
    Routing       SLICE_X0Y131         LUT2 (Prop_lut2_I0_O)        0.150     7.256 r  LCU/signal_edge_deq/button_edge_INST_0/O
                                       net (fo=8, routed)           0.823     8.079    LCU/deq_edge
    Routing       SLICE_X1Y126                                                      r  LCU/cs[4]_i_2/I0
    Routing       SLICE_X1Y126         LUT2 (Prop_lut2_I0_O)        0.332     8.411 r  LCU/cs[4]_i_2/O
                                       net (fo=3, routed)           1.478     9.889    LCU/ns1
    Routing       SLICE_X0Y126                                                      r  LCU/cs[2]_i_1/I1
    Routing       SLICE_X0Y126         LUT6 (Prop_lut6_I1_O)        0.124    10.013 r  LCU/cs[2]_i_1/O
                                       net (fo=1, routed)           0.000    10.013    LCU/cs[2]_i_1_n_0
    Routing       SLICE_X0Y126         FDRE                                         r  LCU/cs_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.574    14.996    LCU/clk
                  SLICE_X0Y126         FDRE                                         r  LCU/cs_reg[2]/C
                                       clock pessimism              0.275    15.271    
                                       clock uncertainty           -0.035    15.236    
                  SLICE_X0Y126         FDRE (Setup_fdre_C_D)        0.029    15.265    LCU/cs_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         15.265    
                                       arrival time                         -10.013    
  ---------------------------------------------------------------------------------
                                       slack                                  5.252    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 Segment_Display_Unit/hexplay_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display_Unit/hexplay_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.828ns (19.707%)  route 3.373ns (80.293%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.704     5.306    Segment_Display_Unit/clk
                  SLICE_X3Y135         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[30]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  Segment_Display_Unit/hexplay_cnt_reg[30]/Q
                                       net (fo=2, routed)           0.862     6.624    Segment_Display_Unit/hexplay_cnt_reg[30]
    Routing       SLICE_X2Y135                                                      r  Segment_Display_Unit/hexplay_an[2]_i_8/I0
    Routing       SLICE_X2Y135         LUT6 (Prop_lut6_I0_O)        0.124     6.748 r  Segment_Display_Unit/hexplay_an[2]_i_8/O
                                       net (fo=1, routed)           0.666     7.414    Segment_Display_Unit/hexplay_an[2]_i_8_n_0
    Routing       SLICE_X2Y133                                                      r  Segment_Display_Unit/hexplay_an[2]_i_3/I5
    Routing       SLICE_X2Y133         LUT6 (Prop_lut6_I5_O)        0.124     7.538 r  Segment_Display_Unit/hexplay_an[2]_i_3/O
                                       net (fo=4, routed)           0.878     8.415    Segment_Display_Unit/hexplay_an[2]_i_3_n_0
    Routing       SLICE_X4Y129                                                      r  Segment_Display_Unit/hexplay_cnt[0]_i_1/I5
    Routing       SLICE_X4Y129         LUT6 (Prop_lut6_I5_O)        0.124     8.539 r  Segment_Display_Unit/hexplay_cnt[0]_i_1/O
                                       net (fo=32, routed)          0.968     9.508    Segment_Display_Unit/hexplay_cnt[0]_i_1_n_0
    Routing       SLICE_X3Y134         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[24]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.583    15.005    Segment_Display_Unit/clk
                  SLICE_X3Y134         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[24]/C
                                       clock pessimism              0.275    15.280    
                                       clock uncertainty           -0.035    15.245    
                  SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    14.816    Segment_Display_Unit/hexplay_cnt_reg[24]
  ---------------------------------------------------------------------------------
                                       required time                         14.816    
                                       arrival time                          -9.508    
  ---------------------------------------------------------------------------------
                                       slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 Segment_Display_Unit/hexplay_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display_Unit/hexplay_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.828ns (19.707%)  route 3.373ns (80.293%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.704     5.306    Segment_Display_Unit/clk
                  SLICE_X3Y135         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[30]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  Segment_Display_Unit/hexplay_cnt_reg[30]/Q
                                       net (fo=2, routed)           0.862     6.624    Segment_Display_Unit/hexplay_cnt_reg[30]
    Routing       SLICE_X2Y135                                                      r  Segment_Display_Unit/hexplay_an[2]_i_8/I0
    Routing       SLICE_X2Y135         LUT6 (Prop_lut6_I0_O)        0.124     6.748 r  Segment_Display_Unit/hexplay_an[2]_i_8/O
                                       net (fo=1, routed)           0.666     7.414    Segment_Display_Unit/hexplay_an[2]_i_8_n_0
    Routing       SLICE_X2Y133                                                      r  Segment_Display_Unit/hexplay_an[2]_i_3/I5
    Routing       SLICE_X2Y133         LUT6 (Prop_lut6_I5_O)        0.124     7.538 r  Segment_Display_Unit/hexplay_an[2]_i_3/O
                                       net (fo=4, routed)           0.878     8.415    Segment_Display_Unit/hexplay_an[2]_i_3_n_0
    Routing       SLICE_X4Y129                                                      r  Segment_Display_Unit/hexplay_cnt[0]_i_1/I5
    Routing       SLICE_X4Y129         LUT6 (Prop_lut6_I5_O)        0.124     8.539 r  Segment_Display_Unit/hexplay_cnt[0]_i_1/O
                                       net (fo=32, routed)          0.968     9.508    Segment_Display_Unit/hexplay_cnt[0]_i_1_n_0
    Routing       SLICE_X3Y134         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[25]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.583    15.005    Segment_Display_Unit/clk
                  SLICE_X3Y134         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[25]/C
                                       clock pessimism              0.275    15.280    
                                       clock uncertainty           -0.035    15.245    
                  SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    14.816    Segment_Display_Unit/hexplay_cnt_reg[25]
  ---------------------------------------------------------------------------------
                                       required time                         14.816    
                                       arrival time                          -9.508    
  ---------------------------------------------------------------------------------
                                       slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 Segment_Display_Unit/hexplay_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display_Unit/hexplay_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.828ns (19.707%)  route 3.373ns (80.293%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           2.025     3.506    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.704     5.306    Segment_Display_Unit/clk
                  SLICE_X3Y135         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[30]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  Segment_Display_Unit/hexplay_cnt_reg[30]/Q
                                       net (fo=2, routed)           0.862     6.624    Segment_Display_Unit/hexplay_cnt_reg[30]
    Routing       SLICE_X2Y135                                                      r  Segment_Display_Unit/hexplay_an[2]_i_8/I0
    Routing       SLICE_X2Y135         LUT6 (Prop_lut6_I0_O)        0.124     6.748 r  Segment_Display_Unit/hexplay_an[2]_i_8/O
                                       net (fo=1, routed)           0.666     7.414    Segment_Display_Unit/hexplay_an[2]_i_8_n_0
    Routing       SLICE_X2Y133                                                      r  Segment_Display_Unit/hexplay_an[2]_i_3/I5
    Routing       SLICE_X2Y133         LUT6 (Prop_lut6_I5_O)        0.124     7.538 r  Segment_Display_Unit/hexplay_an[2]_i_3/O
                                       net (fo=4, routed)           0.878     8.415    Segment_Display_Unit/hexplay_an[2]_i_3_n_0
    Routing       SLICE_X4Y129                                                      r  Segment_Display_Unit/hexplay_cnt[0]_i_1/I5
    Routing       SLICE_X4Y129         LUT6 (Prop_lut6_I5_O)        0.124     8.539 r  Segment_Display_Unit/hexplay_cnt[0]_i_1/O
                                       net (fo=32, routed)          0.968     9.508    Segment_Display_Unit/hexplay_cnt[0]_i_1_n_0
    Routing       SLICE_X3Y134         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[26]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                   10.000    10.000 r  
                  E3                                                0.000    10.000 r  clk (IN)
                                       net (fo=0)                   0.000    10.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           1.920    13.331    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          1.583    15.005    Segment_Display_Unit/clk
                  SLICE_X3Y134         FDRE                                         r  Segment_Display_Unit/hexplay_cnt_reg[26]/C
                                       clock pessimism              0.275    15.280    
                                       clock uncertainty           -0.035    15.245    
                  SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    14.816    Segment_Display_Unit/hexplay_cnt_reg[26]
  ---------------------------------------------------------------------------------
                                       required time                         14.816    
                                       arrival time                          -9.508    
  ---------------------------------------------------------------------------------
                                       slack                                  5.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 LCU/cs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCU/cs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.591     1.510    LCU/clk
                  SLICE_X1Y131         FDRE                                         r  LCU/cs_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  LCU/cs_reg[8]/Q
                                       net (fo=8, routed)           0.099     1.738    LCU/head[1]
    Routing       SLICE_X1Y131                                                      r  LCU/cs[9]_i_1/I0
    Routing       SLICE_X1Y131         LUT6 (Prop_lut6_I0_O)        0.099     1.837 r  LCU/cs[9]_i_1/O
                                       net (fo=1, routed)           0.000     1.837    LCU/cs[9]_i_1_n_0
    Routing       SLICE_X1Y131         FDRE                                         r  LCU/cs_reg[9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.862     2.027    LCU/clk
                  SLICE_X1Y131         FDRE                                         r  LCU/cs_reg[9]/C
                                       clock pessimism             -0.516     1.510    
                  SLICE_X1Y131         FDRE (Hold_fdre_C_D)         0.092     1.602    LCU/cs_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                         -1.602    
                                       arrival time                           1.837    
  ---------------------------------------------------------------------------------
                                       slack                                  0.234    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 LCU/cs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCU/cs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.298%)  route 0.157ns (45.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.586     1.505    LCU/clk
                  SLICE_X0Y126         FDRE                                         r  LCU/cs_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  LCU/cs_reg[4]/Q
                                       net (fo=5, routed)           0.157     1.803    LCU/p_0_in[2]
    Routing       SLICE_X0Y126                                                      r  LCU/cs[4]_i_1/I2
    Routing       SLICE_X0Y126         LUT6 (Prop_lut6_I2_O)        0.045     1.848 r  LCU/cs[4]_i_1/O
                                       net (fo=1, routed)           0.000     1.848    LCU/cs[4]_i_1_n_0
    Routing       SLICE_X0Y126         FDRE                                         r  LCU/cs_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.855     2.021    LCU/clk
                  SLICE_X0Y126         FDRE                                         r  LCU/cs_reg[4]/C
                                       clock pessimism             -0.515     1.505    
                  SLICE_X0Y126         FDRE (Hold_fdre_C_D)         0.092     1.597    LCU/cs_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         -1.597    
                                       arrival time                           1.848    
  ---------------------------------------------------------------------------------
                                       slack                                  0.251    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 LCU/cs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCU/cs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.807%)  route 0.166ns (47.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.591     1.510    LCU/clk
                  SLICE_X0Y131         FDRE                                         r  LCU/cs_reg[11]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  LCU/cs_reg[11]/Q
                                       net (fo=11, routed)          0.166     1.818    LCU/tail[1]
    Routing       SLICE_X0Y131                                                      r  LCU/cs[11]_i_1/I0
    Routing       SLICE_X0Y131         LUT6 (Prop_lut6_I0_O)        0.045     1.863 r  LCU/cs[11]_i_1/O
                                       net (fo=1, routed)           0.000     1.863    LCU/cs[11]_i_1_n_0
    Routing       SLICE_X0Y131         FDRE                                         r  LCU/cs_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.862     2.027    LCU/clk
                  SLICE_X0Y131         FDRE                                         r  LCU/cs_reg[11]/C
                                       clock pessimism             -0.516     1.510    
                  SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.092     1.602    LCU/cs_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                         -1.602    
                                       arrival time                           1.863    
  ---------------------------------------------------------------------------------
                                       slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 LCU/cs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file_fifo/regfile_reg_r2_0_7_0_3/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.218%)  route 0.342ns (64.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.591     1.510    LCU/clk
                  SLICE_X1Y131         FDRE                                         r  LCU/cs_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  LCU/cs_reg[7]/Q
                                       net (fo=12, routed)          0.132     1.783    head[0]
    Routing       SLICE_X2Y131                                                      r  register_file_fifo_i_1/I1
    Routing       SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.045     1.828 r  register_file_fifo_i_1/O
                                       net (fo=16, routed)          0.210     2.039    register_file_fifo/regfile_reg_r2_0_7_0_3/ADDRD2
    Routing       SLICE_X2Y130         RAMD32                                       r  register_file_fifo/regfile_reg_r2_0_7_0_3/RAMA/WADR2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.860     2.026    register_file_fifo/regfile_reg_r2_0_7_0_3/WCLK
                  SLICE_X2Y130         RAMD32                                       r  register_file_fifo/regfile_reg_r2_0_7_0_3/RAMA/CLK
                                       clock pessimism             -0.502     1.523    
                  SLICE_X2Y130         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                                    0.254     1.777    register_file_fifo/regfile_reg_r2_0_7_0_3/RAMA
  ---------------------------------------------------------------------------------
                                       required time                         -1.777    
                                       arrival time                           2.039    
  ---------------------------------------------------------------------------------
                                       slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 LCU/cs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file_fifo/regfile_reg_r2_0_7_0_3/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.218%)  route 0.342ns (64.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.591     1.510    LCU/clk
                  SLICE_X1Y131         FDRE                                         r  LCU/cs_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  LCU/cs_reg[7]/Q
                                       net (fo=12, routed)          0.132     1.783    head[0]
    Routing       SLICE_X2Y131                                                      r  register_file_fifo_i_1/I1
    Routing       SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.045     1.828 r  register_file_fifo_i_1/O
                                       net (fo=16, routed)          0.210     2.039    register_file_fifo/regfile_reg_r2_0_7_0_3/ADDRD2
    Routing       SLICE_X2Y130         RAMD32                                       r  register_file_fifo/regfile_reg_r2_0_7_0_3/RAMA_D1/WADR2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.860     2.026    register_file_fifo/regfile_reg_r2_0_7_0_3/WCLK
                  SLICE_X2Y130         RAMD32                                       r  register_file_fifo/regfile_reg_r2_0_7_0_3/RAMA_D1/CLK
                                       clock pessimism             -0.502     1.523    
                  SLICE_X2Y130         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                                    0.254     1.777    register_file_fifo/regfile_reg_r2_0_7_0_3/RAMA_D1
  ---------------------------------------------------------------------------------
                                       required time                         -1.777    
                                       arrival time                           2.039    
  ---------------------------------------------------------------------------------
                                       slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 LCU/cs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file_fifo/regfile_reg_r2_0_7_0_3/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.218%)  route 0.342ns (64.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.591     1.510    LCU/clk
                  SLICE_X1Y131         FDRE                                         r  LCU/cs_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  LCU/cs_reg[7]/Q
                                       net (fo=12, routed)          0.132     1.783    head[0]
    Routing       SLICE_X2Y131                                                      r  register_file_fifo_i_1/I1
    Routing       SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.045     1.828 r  register_file_fifo_i_1/O
                                       net (fo=16, routed)          0.210     2.039    register_file_fifo/regfile_reg_r2_0_7_0_3/ADDRD2
    Routing       SLICE_X2Y130         RAMD32                                       r  register_file_fifo/regfile_reg_r2_0_7_0_3/RAMB/WADR2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.860     2.026    register_file_fifo/regfile_reg_r2_0_7_0_3/WCLK
                  SLICE_X2Y130         RAMD32                                       r  register_file_fifo/regfile_reg_r2_0_7_0_3/RAMB/CLK
                                       clock pessimism             -0.502     1.523    
                  SLICE_X2Y130         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                                    0.254     1.777    register_file_fifo/regfile_reg_r2_0_7_0_3/RAMB
  ---------------------------------------------------------------------------------
                                       required time                         -1.777    
                                       arrival time                           2.039    
  ---------------------------------------------------------------------------------
                                       slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 LCU/cs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file_fifo/regfile_reg_r2_0_7_0_3/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.218%)  route 0.342ns (64.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.591     1.510    LCU/clk
                  SLICE_X1Y131         FDRE                                         r  LCU/cs_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  LCU/cs_reg[7]/Q
                                       net (fo=12, routed)          0.132     1.783    head[0]
    Routing       SLICE_X2Y131                                                      r  register_file_fifo_i_1/I1
    Routing       SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.045     1.828 r  register_file_fifo_i_1/O
                                       net (fo=16, routed)          0.210     2.039    register_file_fifo/regfile_reg_r2_0_7_0_3/ADDRD2
    Routing       SLICE_X2Y130         RAMD32                                       r  register_file_fifo/regfile_reg_r2_0_7_0_3/RAMB_D1/WADR2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.860     2.026    register_file_fifo/regfile_reg_r2_0_7_0_3/WCLK
                  SLICE_X2Y130         RAMD32                                       r  register_file_fifo/regfile_reg_r2_0_7_0_3/RAMB_D1/CLK
                                       clock pessimism             -0.502     1.523    
                  SLICE_X2Y130         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                                    0.254     1.777    register_file_fifo/regfile_reg_r2_0_7_0_3/RAMB_D1
  ---------------------------------------------------------------------------------
                                       required time                         -1.777    
                                       arrival time                           2.039    
  ---------------------------------------------------------------------------------
                                       slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 LCU/cs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file_fifo/regfile_reg_r2_0_7_0_3/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.218%)  route 0.342ns (64.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.591     1.510    LCU/clk
                  SLICE_X1Y131         FDRE                                         r  LCU/cs_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  LCU/cs_reg[7]/Q
                                       net (fo=12, routed)          0.132     1.783    head[0]
    Routing       SLICE_X2Y131                                                      r  register_file_fifo_i_1/I1
    Routing       SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.045     1.828 r  register_file_fifo_i_1/O
                                       net (fo=16, routed)          0.210     2.039    register_file_fifo/regfile_reg_r2_0_7_0_3/ADDRD2
    Routing       SLICE_X2Y130         RAMD32                                       r  register_file_fifo/regfile_reg_r2_0_7_0_3/RAMC/WADR2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.860     2.026    register_file_fifo/regfile_reg_r2_0_7_0_3/WCLK
                  SLICE_X2Y130         RAMD32                                       r  register_file_fifo/regfile_reg_r2_0_7_0_3/RAMC/CLK
                                       clock pessimism             -0.502     1.523    
                  SLICE_X2Y130         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                                    0.254     1.777    register_file_fifo/regfile_reg_r2_0_7_0_3/RAMC
  ---------------------------------------------------------------------------------
                                       required time                         -1.777    
                                       arrival time                           2.039    
  ---------------------------------------------------------------------------------
                                       slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 LCU/cs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file_fifo/regfile_reg_r2_0_7_0_3/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.218%)  route 0.342ns (64.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.591     1.510    LCU/clk
                  SLICE_X1Y131         FDRE                                         r  LCU/cs_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  LCU/cs_reg[7]/Q
                                       net (fo=12, routed)          0.132     1.783    head[0]
    Routing       SLICE_X2Y131                                                      r  register_file_fifo_i_1/I1
    Routing       SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.045     1.828 r  register_file_fifo_i_1/O
                                       net (fo=16, routed)          0.210     2.039    register_file_fifo/regfile_reg_r2_0_7_0_3/ADDRD2
    Routing       SLICE_X2Y130         RAMD32                                       r  register_file_fifo/regfile_reg_r2_0_7_0_3/RAMC_D1/WADR2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.860     2.026    register_file_fifo/regfile_reg_r2_0_7_0_3/WCLK
                  SLICE_X2Y130         RAMD32                                       r  register_file_fifo/regfile_reg_r2_0_7_0_3/RAMC_D1/CLK
                                       clock pessimism             -0.502     1.523    
                  SLICE_X2Y130         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                                    0.254     1.777    register_file_fifo/regfile_reg_r2_0_7_0_3/RAMC_D1
  ---------------------------------------------------------------------------------
                                       required time                         -1.777    
                                       arrival time                           2.039    
  ---------------------------------------------------------------------------------
                                       slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 LCU/cs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file_fifo/regfile_reg_r2_0_7_0_3/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.218%)  route 0.342ns (64.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.644     0.894    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.591     1.510    LCU/clk
                  SLICE_X1Y131         FDRE                                         r  LCU/cs_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  LCU/cs_reg[7]/Q
                                       net (fo=12, routed)          0.132     1.783    head[0]
    Routing       SLICE_X2Y131                                                      r  register_file_fifo_i_1/I1
    Routing       SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.045     1.828 r  register_file_fifo_i_1/O
                                       net (fo=16, routed)          0.210     2.039    register_file_fifo/regfile_reg_r2_0_7_0_3/ADDRD2
    Routing       SLICE_X2Y130         RAMS32                                       r  register_file_fifo/regfile_reg_r2_0_7_0_3/RAMD/ADR2
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk (IN)
                                       net (fo=0)                   0.000     0.000    clk
                  E3                                                                r  clk_IBUF_inst/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                                       net (fo=1, routed)           0.699     1.136    clk_IBUF
                  BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                                       net (fo=72, routed)          0.860     2.026    register_file_fifo/regfile_reg_r2_0_7_0_3/WCLK
                  SLICE_X2Y130         RAMS32                                       r  register_file_fifo/regfile_reg_r2_0_7_0_3/RAMD/CLK
                                       clock pessimism             -0.502     1.523    
                  SLICE_X2Y130         RAMS32 (Hold_rams32_CLK_ADR2)
                                                                    0.254     1.777    register_file_fifo/regfile_reg_r2_0_7_0_3/RAMD
  ---------------------------------------------------------------------------------
                                       required time                         -1.777    
                                       arrival time                           2.039    
  ---------------------------------------------------------------------------------
                                       slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y127    LCU/cs_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y131    LCU/cs_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y131    LCU/cs_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y131    LCU/cs_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y130    LCU/cs_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y130    LCU/cs_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y130    LCU/cs_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y130    LCU/cs_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y127    LCU/cs_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y129    register_file_fifo/regfile_reg_r1_0_7_0_3/RAMC/CLK



