# SingleRAM
SingleRAM using Verilog


Single RAM
![image](https://user-images.githubusercontent.com/102197947/197683094-4a3f6215-832a-4a19-a7f8-001ddbbaca47.png)
![image](https://user-images.githubusercontent.com/102197947/197683286-49451deb-b068-489b-a23a-9c008a30bdda.png)
![image](https://user-images.githubusercontent.com/102197947/197683335-38e5ade2-6c7a-4f67-8d76-e556796bdd63.png)
![image](https://user-images.githubusercontent.com/102197947/197683391-fd2f960b-bc59-4bfe-8112-ca420d2828b0.png)



Static RAM
![image](https://user-images.githubusercontent.com/102197947/197683539-8701a4a1-521b-4e15-9000-e0a649374381.png)
![image](https://user-images.githubusercontent.com/102197947/197683741-9ad4d2e1-dc94-4e2a-8f9f-52312a6a41b4.png)
