	component pll is
		port (
			clk_50_clk  : in  std_logic := 'X'; -- clk
			clk_out_clk : out std_logic;        -- clk
			rst_reset   : in  std_logic := 'X'  -- reset
		);
	end component pll;

