INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_3/lab_3.srcs/sources_1/new/CNT4_synch_reset_enable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT4_synch_reset_enable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_3/lab_3.srcs/sim_1/new/lab3_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_4_tb
