(set-logic ALL)
(declare-var i (BitVec 32))
(declare-var t (BitVec 32))
(declare-var x (BitVec 32))
(declare-var y (BitVec 32))
(declare-var i! (BitVec 32))
(declare-var t! (BitVec 32))
(declare-var x! (BitVec 32))
(declare-var y! (BitVec 32))
(synth-fun inv-f((parameter0 (BitVec 32))(parameter1 (BitVec 32))(parameter2 (BitVec 32))(parameter3 (BitVec 32)))Bool) 
(constraint (=> (and (not (= x y)) (and (= i (_ bv0 32)) (= t y) ) )(inv-f i t x y )))
(constraint (=> (and (inv-f i t x y ) (or (and (bvugt x (_ bv0 32)) (and (= i! i) (and (= t! t) (and (= x! x) (= y! (bvadd x y)) ) ) ) ) (and (bvule x (_ bv0 32)) (and (= i! i) (and (= t! t) (and (= x! x) (= y! y) ) ) ) ) ) )(inv-f i! t! x! y! )))
(constraint (=> (inv-f i t x y )(bvuge y t)))
(check-synth)

