#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Feb 15 20:09:14 2026
# Process ID         : 32480
# Current directory  : E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip
# Command line       : vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file           : E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/vivado.log
# Journal file       : E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip\vivado.jou
# Running On         : G-MF001
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900K
# CPU Frequency      : 3187 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 24
# Host memory        : 68413 MB
# Swap memory        : 4294 MB
# Total Virtual      : 72708 MB
# Available Virtual  : 42488 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/hls_data.json outdir=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip srcdir=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/misc
INFO: Copied 24 verilog file(s) to E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/hdl/verilog
INFO: Copied 19 vhdl file(s) to E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/drivers
Generating 7 subcores in E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/hdl/ip.tmp:
impl/misc/bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
impl/misc/bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
impl/misc/bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl
impl/misc/bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
impl/misc/bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip.tcl
impl/misc/bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
impl/misc/bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip.tcl
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/hdl/ip.tmp'
INFO: Using COE_DIR=E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/hdl/verilog
INFO: Generating bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Generating bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: Done generating bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: Generating bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip via file impl/misc/bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: Done generating bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip via file impl/misc/bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl
INFO: Generating bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: Done generating bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: Generating bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip via file impl/misc/bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: Done generating bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip via file impl/misc/bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip.tcl
INFO: Generating bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Generating bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip via file impl/misc/bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip'...
INFO: Done generating bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip via file impl/misc/bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip.tcl
INFO: Import ports from HDL: E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/hdl/vhdl/bgn_inference.vhd (bgn_inference)
INFO: Add axi4lite interface s_axi_CTRL
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/component.xml
INFO: Created IP archive E:/FPGA/2024/MicroPhase-Z7-Lite-Board/BGN/edt_zc702_workspace/bgn_ip/bgn_ip/hls/impl/ip/xilinx_com_hls_bgn_inference_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sun Feb 15 20:09:33 2026...
