# ADDER
gate level modelling in Verilog
