{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666375577040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666375577040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 22 01:06:16 2022 " "Processing started: Sat Oct 22 01:06:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666375577040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375577040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alutesttiming -c alutesttiming " "Command: quartus_map --read_settings_files=on --write_settings_files=off alutesttiming -c alutesttiming" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375577040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666375577489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666375577489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtldbgsipo1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtldbgsipo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtldbgsipo1 " "Found entity 1: rtldbgsipo1" {  } { { "rtldbgsipo1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666375585185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375585185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutesttiming.v 1 1 " "Found 1 design units, including 1 entities, in source file alutesttiming.v" { { "Info" "ISGN_ENTITY_NAME" "1 alutesttiming " "Found entity 1: alutesttiming" {  } { { "alutesttiming.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/alutesttiming.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666375585187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375585187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_xx1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_xx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx1 " "Found entity 1: mux_xx1" {  } { { "mux_xx1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/mux_xx1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666375585188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375585188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla.v 1 1 " "Found 1 design units, including 1 entities, in source file cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla " "Found entity 1: cla" {  } { { "cla.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/cla.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666375585189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375585189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "montprowrap.v 1 1 " "Found 1 design units, including 1 entities, in source file montprowrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 montprowrap " "Found entity 1: montprowrap" {  } { { "montprowrap.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montprowrap.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666375585190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375585190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "montpro.v 1 1 " "Found 1 design units, including 1 entities, in source file montpro.v" { { "Info" "ISGN_ENTITY_NAME" "1 montpro " "Found entity 1: montpro" {  } { { "montpro.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montpro.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666375585191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375585191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "montinvp2.v 1 1 " "Found 1 design units, including 1 entities, in source file montinvp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 montinvp2 " "Found entity 1: montinvp2" {  } { { "montinvp2.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666375585193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375585193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "montinvp1.v 1 1 " "Found 1 design units, including 1 entities, in source file montinvp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 montinvp1 " "Found entity 1: montinvp1" {  } { { "montinvp1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666375585195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375585195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "montinv.v 1 1 " "Found 1 design units, including 1 entities, in source file montinv.v" { { "Info" "ISGN_ENTITY_NAME" "1 montinv " "Found entity 1: montinv" {  } { { "montinv.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinv.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666375585196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375585196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modfa.v 1 1 " "Found 1 design units, including 1 entities, in source file modfa.v" { { "Info" "ISGN_ENTITY_NAME" "1 modfa " "Found entity 1: modfa" {  } { { "modfa.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666375585197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375585197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file full_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "full_sub.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/full_sub.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666375585198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375585198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/full_adder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666375585199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375585199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffxkclkx.v 1 1 " "Found 1 design units, including 1 entities, in source file ffxkclkx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclkx " "Found entity 1: ffxkclkx" {  } { { "ffxkclkx.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/ffxkclkx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666375585200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375585200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffxkclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ffxkclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclk " "Found entity 1: ffxkclk" {  } { { "ffxkclk.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/ffxkclk.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666375585201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375585201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fflopx.v 1 1 " "Found 1 design units, including 1 entities, in source file fflopx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopx " "Found entity 1: fflopx" {  } { { "fflopx.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/fflopx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666375585202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375585202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fflopknx.v 1 1 " "Found 1 design units, including 1 entities, in source file fflopknx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopknx " "Found entity 1: fflopknx" {  } { { "fflopknx.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/fflopknx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666375585203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375585203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cswap.v 1 1 " "Found 1 design units, including 1 entities, in source file cswap.v" { { "Info" "ISGN_ENTITY_NAME" "1 cswap " "Found entity 1: cswap" {  } { { "cswap.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/cswap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666375585206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375585206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluwrap.v 1 1 " "Found 1 design units, including 1 entities, in source file aluwrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluwrap " "Found entity 1: aluwrap" {  } { { "aluwrap.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/aluwrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666375585213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375585213 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mprs aluwrap.v(236) " "Verilog HDL Implicit Net warning at aluwrap.v(236): created implicit net for \"mprs\"" {  } { { "aluwrap.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/aluwrap.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585213 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mpvld aluwrap.v(237) " "Verilog HDL Implicit Net warning at aluwrap.v(237): created implicit net for \"mpvld\"" {  } { { "aluwrap.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/aluwrap.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alutesttiming " "Elaborating entity \"alutesttiming\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666375585250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtldbgsipo1 rtldbgsipo1:irtldbgsipo1 " "Elaborating entity \"rtldbgsipo1\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\"" {  } { { "alutesttiming.v" "irtldbgsipo1" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/alutesttiming.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflodat " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflodat\"" {  } { { "rtldbgsipo1.v" "xflodat" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflidat_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflidat_l\"" {  } { { "rtldbgsipo1.v" "xflidat_l" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflocnt_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflocnt_l\"" {  } { { "rtldbgsipo1.v" "xflocnt_l" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtldbgsipo1 rtldbgsipo1:irtldbgsipo3 " "Elaborating entity \"rtldbgsipo1\" for hierarchy \"rtldbgsipo1:irtldbgsipo3\"" {  } { { "alutesttiming.v" "irtldbgsipo3" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/alutesttiming.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 1 rtldbgsipo1.v(69) " "Verilog HDL assignment warning at rtldbgsipo1.v(69): truncated value with size 256 to match size of target (1)" {  } { { "rtldbgsipo1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585383 "|alutesttiming|rtldbgsipo1:irtldbgsipo3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo3\|fflopknx:xflocnt_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo3\|fflopknx:xflocnt_l\"" {  } { { "rtldbgsipo1.v" "xflocnt_l" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/rtldbgsipo1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 fflopknx.v(62) " "Verilog HDL assignment warning at fflopknx.v(62): truncated value with size 4 to match size of target (2)" {  } { { "fflopknx.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/fflopknx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585399 "|alutesttiming|rtldbgsipo1:irtldbgsipo3|fflopknx:xflocnt_l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluwrap aluwrap:ialuwrap " "Elaborating entity \"aluwrap\" for hierarchy \"aluwrap:ialuwrap\"" {  } { { "alutesttiming.v" "ialuwrap" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/alutesttiming.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585407 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mprs aluwrap.v(236) " "Verilog HDL or VHDL warning at aluwrap.v(236): object \"mprs\" assigned a value but never read" {  } { { "aluwrap.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/aluwrap.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666375585427 "|aluwrap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mpvld aluwrap.v(237) " "Verilog HDL or VHDL warning at aluwrap.v(237): object \"mpvld\" assigned a value but never read" {  } { { "aluwrap.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/aluwrap.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666375585427 "|aluwrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 1 aluwrap.v(236) " "Verilog HDL assignment warning at aluwrap.v(236): truncated value with size 256 to match size of target (1)" {  } { { "aluwrap.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/aluwrap.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585427 "|aluwrap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modfa aluwrap:ialuwrap\|modfa:imodfa " "Elaborating entity \"modfa\" for hierarchy \"aluwrap:ialuwrap\|modfa:imodfa\"" {  } { { "aluwrap.v" "imodfa" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/aluwrap.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585428 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(72) " "Verilog HDL assignment warning at modfa.v(72): truncated value with size 32 to match size of target (1)" {  } { { "modfa.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585441 "|aluwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(73) " "Verilog HDL assignment warning at modfa.v(73): truncated value with size 32 to match size of target (1)" {  } { { "modfa.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585441 "|aluwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(81) " "Verilog HDL assignment warning at modfa.v(81): truncated value with size 32 to match size of target (1)" {  } { { "modfa.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585442 "|aluwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(168) " "Verilog HDL assignment warning at modfa.v(168): truncated value with size 32 to match size of target (1)" {  } { { "modfa.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585442 "|aluwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(169) " "Verilog HDL assignment warning at modfa.v(169): truncated value with size 32 to match size of target (1)" {  } { { "modfa.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585442 "|aluwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(173) " "Verilog HDL assignment warning at modfa.v(173): truncated value with size 32 to match size of target (1)" {  } { { "modfa.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585442 "|aluwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(174) " "Verilog HDL assignment warning at modfa.v(174): truncated value with size 32 to match size of target (1)" {  } { { "modfa.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585442 "|aluwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(184) " "Verilog HDL assignment warning at modfa.v(184): truncated value with size 32 to match size of target (1)" {  } { { "modfa.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585442 "|aluwrap|modfa:imodfa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder aluwrap:ialuwrap\|modfa:imodfa\|full_adder:FAgen\[0\].fai " "Elaborating entity \"full_adder\" for hierarchy \"aluwrap:ialuwrap\|modfa:imodfa\|full_adder:FAgen\[0\].fai\"" {  } { { "modfa.v" "FAgen\[0\].fai" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/modfa.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montprowrap aluwrap:ialuwrap\|montprowrap:imontprowrap " "Elaborating entity \"montprowrap\" for hierarchy \"aluwrap:ialuwrap\|montprowrap:imontprowrap\"" {  } { { "aluwrap.v" "imontprowrap" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/aluwrap.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 8 montprowrap.v(109) " "Verilog HDL assignment warning at montprowrap.v(109): truncated value with size 256 to match size of target (8)" {  } { { "montprowrap.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montprowrap.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585517 "|aluwrap|montprowrap:imontprowrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "257 256 montprowrap.v(147) " "Verilog HDL assignment warning at montprowrap.v(147): truncated value with size 257 to match size of target (256)" {  } { { "montprowrap.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montprowrap.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585517 "|aluwrap|montprowrap:imontprowrap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montpro aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro " "Elaborating entity \"montpro\" for hierarchy \"aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\"" {  } { { "montprowrap.v" "imontpro" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montprowrap.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_xx1 aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\|mux_xx1:imxa " "Elaborating entity \"mux_xx1\" for hierarchy \"aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\|mux_xx1:imxa\"" {  } { { "montpro.v" "imxa" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montpro.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\|cla:iclaa " "Elaborating entity \"cla\" for hierarchy \"aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\|cla:iclaa\"" {  } { { "montpro.v" "iclaa" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montpro.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\|cla:iclam " "Elaborating entity \"cla\" for hierarchy \"aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\|cla:iclam\"" {  } { { "montpro.v" "iclam" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montpro.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montinv aluwrap:ialuwrap\|montinv:imontinv " "Elaborating entity \"montinv\" for hierarchy \"aluwrap:ialuwrap\|montinv:imontinv\"" {  } { { "aluwrap.v" "imontinv" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/aluwrap.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montinvp1 aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1 " "Elaborating entity \"montinvp1\" for hierarchy \"aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1\"" {  } { { "montinv.v" "phase1" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinv.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(144) " "Verilog HDL assignment warning at montinvp1.v(144): truncated value with size 32 to match size of target (10)" {  } { { "montinvp1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp1.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585760 "|aluwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp1.v(145) " "Verilog HDL assignment warning at montinvp1.v(145): truncated value with size 32 to match size of target (1)" {  } { { "montinvp1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp1.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585760 "|aluwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(153) " "Verilog HDL assignment warning at montinvp1.v(153): truncated value with size 32 to match size of target (10)" {  } { { "montinvp1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp1.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585760 "|aluwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp1.v(154) " "Verilog HDL assignment warning at montinvp1.v(154): truncated value with size 32 to match size of target (1)" {  } { { "montinvp1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp1.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585760 "|aluwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(162) " "Verilog HDL assignment warning at montinvp1.v(162): truncated value with size 32 to match size of target (10)" {  } { { "montinvp1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp1.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585760 "|aluwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(168) " "Verilog HDL assignment warning at montinvp1.v(168): truncated value with size 32 to match size of target (10)" {  } { { "montinvp1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp1.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585760 "|aluwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(174) " "Verilog HDL assignment warning at montinvp1.v(174): truncated value with size 32 to match size of target (10)" {  } { { "montinvp1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp1.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585760 "|aluwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(180) " "Verilog HDL assignment warning at montinvp1.v(180): truncated value with size 32 to match size of target (10)" {  } { { "montinvp1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp1.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585760 "|aluwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(186) " "Verilog HDL assignment warning at montinvp1.v(186): truncated value with size 32 to match size of target (10)" {  } { { "montinvp1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp1.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585760 "|aluwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(192) " "Verilog HDL assignment warning at montinvp1.v(192): truncated value with size 32 to match size of target (10)" {  } { { "montinvp1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp1.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585760 "|aluwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(199) " "Verilog HDL assignment warning at montinvp1.v(199): truncated value with size 32 to match size of target (10)" {  } { { "montinvp1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp1.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585760 "|aluwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(207) " "Verilog HDL assignment warning at montinvp1.v(207): truncated value with size 32 to match size of target (10)" {  } { { "montinvp1.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp1.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375585760 "|aluwrap|montinv:imontinv|montinvp1:phase1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_sub aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1\|full_sub:ifull_sub_uv " "Elaborating entity \"full_sub\" for hierarchy \"aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1\|full_sub:ifull_sub_uv\"" {  } { { "montinvp1.v" "ifull_sub_uv" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1\|cla:icla " "Elaborating entity \"cla\" for hierarchy \"aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1\|cla:icla\"" {  } { { "montinvp1.v" "icla" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375585965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montinvp2 aluwrap:ialuwrap\|montinv:imontinv\|montinvp2:phase2 " "Elaborating entity \"montinvp2\" for hierarchy \"aluwrap:ialuwrap\|montinv:imontinv\|montinvp2:phase2\"" {  } { { "montinv.v" "phase2" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinv.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375586075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp2.v(75) " "Verilog HDL assignment warning at montinvp2.v(75): truncated value with size 32 to match size of target (10)" {  } { { "montinvp2.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375586084 "|aluwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(78) " "Verilog HDL assignment warning at montinvp2.v(78): truncated value with size 32 to match size of target (1)" {  } { { "montinvp2.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp2.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375586084 "|aluwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp2.v(83) " "Verilog HDL assignment warning at montinvp2.v(83): truncated value with size 32 to match size of target (10)" {  } { { "montinvp2.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp2.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375586084 "|aluwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(86) " "Verilog HDL assignment warning at montinvp2.v(86): truncated value with size 32 to match size of target (1)" {  } { { "montinvp2.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp2.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375586084 "|aluwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(87) " "Verilog HDL assignment warning at montinvp2.v(87): truncated value with size 32 to match size of target (1)" {  } { { "montinvp2.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp2.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375586084 "|aluwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp2.v(91) " "Verilog HDL assignment warning at montinvp2.v(91): truncated value with size 32 to match size of target (10)" {  } { { "montinvp2.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp2.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375586084 "|aluwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(92) " "Verilog HDL assignment warning at montinvp2.v(92): truncated value with size 32 to match size of target (1)" {  } { { "montinvp2.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp2.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375586084 "|aluwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(109) " "Verilog HDL assignment warning at montinvp2.v(109): truncated value with size 32 to match size of target (1)" {  } { { "montinvp2.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/montinvp2.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375586084 "|aluwrap|montinv:imontinv|montinvp2:phase2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cswap aluwrap:ialuwrap\|cswap:icswap " "Elaborating entity \"cswap\" for hierarchy \"aluwrap:ialuwrap\|cswap:icswap\"" {  } { { "aluwrap.v" "icswap" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/aluwrap.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375586220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cswap.v(63) " "Verilog HDL assignment warning at cswap.v(63): truncated value with size 32 to match size of target (1)" {  } { { "cswap.v" "" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/cswap.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666375586226 "|aluwrap|cswap:icswap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx aluwrap:ialuwrap\|cswap:icswap\|fflopx:ifflopx1 " "Elaborating entity \"fflopx\" for hierarchy \"aluwrap:ialuwrap\|cswap:icswap\|fflopx:ifflopx1\"" {  } { { "cswap.v" "ifflopx1" { Text "D:/Paper/ECC Revised/QuartusPrj/alutesttiming/cswap.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375586227 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666375597900 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666375605652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666375606439 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666375606439 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9667 " "Implemented 9667 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666375606996 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666375606996 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9650 " "Implemented 9650 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666375606996 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666375606996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5009 " "Peak virtual memory: 5009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666375607063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 22 01:06:47 2022 " "Processing ended: Sat Oct 22 01:06:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666375607063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666375607063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666375607063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666375607063 ""}
