Source Block: hdl/library/common/ad_datafmt.v@63:73@HdlIdDef
  reg     [15:0]              data_int = 'd0;

  // internal signals

  wire                        type_s;
  wire                        signext_s;
  wire                        sign_s;
  wire    [15:0]              data_out_s;

  // data-path disable


Diff Content:
- 68   wire                        signext_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_datafmt.v@65:75
  // internal signals

  wire                        type_s;
  wire                        signext_s;
  wire                        sign_s;
  wire    [15:0]              data_out_s;

  // data-path disable

  generate
  if (DISABLE == 1) begin

Clone Blocks 2:
hdl/library/common/ad_datafmt.v@62:72
  reg                         valid_int = 'd0;
  reg     [15:0]              data_int = 'd0;

  // internal signals

  wire                        type_s;
  wire                        signext_s;
  wire                        sign_s;
  wire    [15:0]              data_out_s;

  // data-path disable

Clone Blocks 3:
hdl/library/common/ad_datafmt.v@64:74

  // internal signals

  wire                        type_s;
  wire                        signext_s;
  wire                        sign_s;
  wire    [15:0]              data_out_s;

  // data-path disable

  generate

