(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param10 = {(|(^((7'h41) ? ((8'hb1) >= (8'hb0)) : (~&(8'ha6)))))}, 
parameter param11 = param10)
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h39):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire4;
  input wire [(4'hc):(1'h0)] wire3;
  input wire [(3'h5):(1'h0)] wire2;
  input wire signed [(5'h10):(1'h0)] wire1;
  input wire [(2'h2):(1'h0)] wire0;
  wire signed [(4'h9):(1'h0)] wire9;
  wire signed [(3'h6):(1'h0)] wire8;
  wire signed [(2'h3):(1'h0)] wire7;
  wire [(5'h15):(1'h0)] wire6;
  wire signed [(5'h11):(1'h0)] wire5;
  assign y = {wire9, wire8, wire7, wire6, wire5, (1'h0)};
  assign wire5 = $unsigned(((+$signed((wire1 ? wire4 : wire2))) ?
                     (wire0[(1'h0):(1'h0)] ^~ ($signed(wire1) & (~^wire4))) : ({(wire0 - wire0)} || wire2)));
  assign wire6 = (($unsigned(wire3[(1'h0):(1'h0)]) << ($signed(wire4[(3'h4):(1'h1)]) ~^ wire5)) >>> ($signed((^$unsigned(wire3))) ?
                     (({wire2, (8'ha4)} && $signed(wire5)) ?
                         {{wire0}, $unsigned((8'hb6))} : (wire3[(1'h1):(1'h1)] ?
                             ((8'ha3) ?
                                 wire1 : wire0) : (wire2 | wire3))) : ($unsigned((^~wire1)) - ((wire2 ?
                             (8'h9d) : wire5) ?
                         wire1[(5'h10):(2'h3)] : (&wire1)))));
  assign wire7 = ({wire1} || {wire3[(4'h9):(2'h2)]});
  assign wire8 = ($signed(wire1) ?
                     $signed(($unsigned($signed(wire4)) ?
                         wire7 : wire1)) : $unsigned(wire3[(4'ha):(3'h4)]));
  assign wire9 = wire2[(3'h5):(1'h0)];
endmodule