
libertyMestre.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007590  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d88  080076a0  080076a0  000176a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008428  08008428  0002004c  2**0
                  CONTENTS
  4 .ARM          00000000  08008428  08008428  0002004c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008428  08008428  0002004c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008428  08008428  00018428  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800842c  0800842c  0001842c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  08008430  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002c98  2000004c  0800847c  0002004c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002ce4  0800847c  00022ce4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b2e3  00000000  00000000  00020075  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000034db  00000000  00000000  0003b358  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000017a0  00000000  00000000  0003e838  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001650  00000000  00000000  0003ffd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00004120  00000000  00000000  00041628  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012365  00000000  00000000  00045748  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00099bc1  00000000  00000000  00057aad  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f166e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064a4  00000000  00000000  000f16ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000004c 	.word	0x2000004c
 800012c:	00000000 	.word	0x00000000
 8000130:	08007688 	.word	0x08007688

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000050 	.word	0x20000050
 800014c:	08007688 	.word	0x08007688

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000160:	b590      	push	{r4, r7, lr}
 8000162:	b087      	sub	sp, #28
 8000164:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t i;
	uint8_t memsize[2][8] = {{2,2,2,2,2,2,2,2},{2,2,2,2,2,2,2,2}};
 8000166:	4b2e      	ldr	r3, [pc, #184]	; (8000220 <main+0xc0>)
 8000168:	1d3c      	adds	r4, r7, #4
 800016a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800016c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000170:	f003 f854 	bl	800321c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000174:	f000 f87c 	bl	8000270 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000178:	f000 f920 	bl	80003bc <MX_GPIO_Init>
  MX_SPI2_Init();
 800017c:	f000 f8e8 	bl	8000350 <MX_SPI2_Init>
  MX_I2C2_Init();
 8000180:	f000 f8b8 	bl	80002f4 <MX_I2C2_Init>
  ////////////////////////////////////////////////////////////////////////////////////////////////////
     // First of all, Should register SPI callback functions implemented by user for accessing WIZCHIP //
     ////////////////////////////////////////////////////////////////////////////////////////////////////

     /* Chip selection call back */
  	reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
 8000184:	4927      	ldr	r1, [pc, #156]	; (8000224 <main+0xc4>)
 8000186:	4828      	ldr	r0, [pc, #160]	; (8000228 <main+0xc8>)
 8000188:	f002 fb6a 	bl	8002860 <reg_wizchip_cs_cbfunc>

  	 /* SPI Read & Write callback function */
  	reg_wizchip_spi_cbfunc(wizchip_read, wizchip_write);
 800018c:	4927      	ldr	r1, [pc, #156]	; (800022c <main+0xcc>)
 800018e:	4828      	ldr	r0, [pc, #160]	; (8000230 <main+0xd0>)
 8000190:	f002 fb8a 	bl	80028a8 <reg_wizchip_spi_cbfunc>

  	////////////////////////////////////////////////////////////////////////
  	/* WIZCHIP SOCKET Buffer initialize */
  	if(ctlwizchip(CW_INIT_WIZCHIP,(void*)memsize) == -1)
 8000194:	1d3b      	adds	r3, r7, #4
 8000196:	4619      	mov	r1, r3
 8000198:	2001      	movs	r0, #1
 800019a:	f002 fbaf 	bl	80028fc <ctlwizchip>
 800019e:	4603      	mov	r3, r0
 80001a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80001a4:	d100      	bne.n	80001a8 <main+0x48>
  	{
  	   //init fail
  	   while(1);
 80001a6:	e7fe      	b.n	80001a6 <main+0x46>
  	}

  	/* Network initialization */
  	network_init();
 80001a8:	f000 fa0e 	bl	80005c8 <network_init>

  	//all connections inactive
  	for(i=0;i<_WIZCHIP_SOCK_NUM_;i++)
 80001ac:	2300      	movs	r3, #0
 80001ae:	75fb      	strb	r3, [r7, #23]
 80001b0:	e006      	b.n	80001c0 <main+0x60>
  	HTTP_reset(i);
 80001b2:	7dfb      	ldrb	r3, [r7, #23]
 80001b4:	4618      	mov	r0, r3
 80001b6:	f000 fa19 	bl	80005ec <HTTP_reset>
  	for(i=0;i<_WIZCHIP_SOCK_NUM_;i++)
 80001ba:	7dfb      	ldrb	r3, [r7, #23]
 80001bc:	3301      	adds	r3, #1
 80001be:	75fb      	strb	r3, [r7, #23]
 80001c0:	7dfb      	ldrb	r3, [r7, #23]
 80001c2:	2b07      	cmp	r3, #7
 80001c4:	d9f5      	bls.n	80001b2 <main+0x52>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80001c6:	f004 fd5f 	bl	8004c88 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ethernetTask */
  ethernetTaskHandle = osThreadNew(StartEthernet, NULL, &ethernetTask_attributes);
 80001ca:	4a1a      	ldr	r2, [pc, #104]	; (8000234 <main+0xd4>)
 80001cc:	2100      	movs	r1, #0
 80001ce:	481a      	ldr	r0, [pc, #104]	; (8000238 <main+0xd8>)
 80001d0:	f004 fdc0 	bl	8004d54 <osThreadNew>
 80001d4:	4602      	mov	r2, r0
 80001d6:	4b19      	ldr	r3, [pc, #100]	; (800023c <main+0xdc>)
 80001d8:	601a      	str	r2, [r3, #0]

  /* creation of readInput1Task */
  readInput1TaskHandle = osThreadNew(StartReadInput1, NULL, &readInput1Task_attributes);
 80001da:	4a19      	ldr	r2, [pc, #100]	; (8000240 <main+0xe0>)
 80001dc:	2100      	movs	r1, #0
 80001de:	4819      	ldr	r0, [pc, #100]	; (8000244 <main+0xe4>)
 80001e0:	f004 fdb8 	bl	8004d54 <osThreadNew>
 80001e4:	4602      	mov	r2, r0
 80001e6:	4b18      	ldr	r3, [pc, #96]	; (8000248 <main+0xe8>)
 80001e8:	601a      	str	r2, [r3, #0]

  /* creation of readInput2Task */
  readInput2TaskHandle = osThreadNew(StartReadInput2, NULL, &readInput2Task_attributes);
 80001ea:	4a18      	ldr	r2, [pc, #96]	; (800024c <main+0xec>)
 80001ec:	2100      	movs	r1, #0
 80001ee:	4818      	ldr	r0, [pc, #96]	; (8000250 <main+0xf0>)
 80001f0:	f004 fdb0 	bl	8004d54 <osThreadNew>
 80001f4:	4602      	mov	r2, r0
 80001f6:	4b17      	ldr	r3, [pc, #92]	; (8000254 <main+0xf4>)
 80001f8:	601a      	str	r2, [r3, #0]

  /* creation of readInput3Task */
  readInput3TaskHandle = osThreadNew(StartReadInput3, NULL, &readInput3Task_attributes);
 80001fa:	4a17      	ldr	r2, [pc, #92]	; (8000258 <main+0xf8>)
 80001fc:	2100      	movs	r1, #0
 80001fe:	4817      	ldr	r0, [pc, #92]	; (800025c <main+0xfc>)
 8000200:	f004 fda8 	bl	8004d54 <osThreadNew>
 8000204:	4602      	mov	r2, r0
 8000206:	4b16      	ldr	r3, [pc, #88]	; (8000260 <main+0x100>)
 8000208:	601a      	str	r2, [r3, #0]

  /* creation of readInput4Task */
  readInput4TaskHandle = osThreadNew(StartReadInput4, NULL, &readInput4Task_attributes);
 800020a:	4a16      	ldr	r2, [pc, #88]	; (8000264 <main+0x104>)
 800020c:	2100      	movs	r1, #0
 800020e:	4816      	ldr	r0, [pc, #88]	; (8000268 <main+0x108>)
 8000210:	f004 fda0 	bl	8004d54 <osThreadNew>
 8000214:	4602      	mov	r2, r0
 8000216:	4b15      	ldr	r3, [pc, #84]	; (800026c <main+0x10c>)
 8000218:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800021a:	f004 fd67 	bl	8004cec <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800021e:	e7fe      	b.n	800021e <main+0xbe>
 8000220:	080076f0 	.word	0x080076f0
 8000224:	08000585 	.word	0x08000585
 8000228:	0800056d 	.word	0x0800056d
 800022c:	0800059d 	.word	0x0800059d
 8000230:	080005b7 	.word	0x080005b7
 8000234:	0800835c 	.word	0x0800835c
 8000238:	080016e1 	.word	0x080016e1
 800023c:	20002c34 	.word	0x20002c34
 8000240:	08008380 	.word	0x08008380
 8000244:	0800172d 	.word	0x0800172d
 8000248:	20001c20 	.word	0x20001c20
 800024c:	080083a4 	.word	0x080083a4
 8000250:	08001785 	.word	0x08001785
 8000254:	20002c30 	.word	0x20002c30
 8000258:	080083c8 	.word	0x080083c8
 800025c:	080017dd 	.word	0x080017dd
 8000260:	20002c2c 	.word	0x20002c2c
 8000264:	080083ec 	.word	0x080083ec
 8000268:	08001841 	.word	0x08001841
 800026c:	20001bfc 	.word	0x20001bfc

08000270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b090      	sub	sp, #64	; 0x40
 8000274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000276:	f107 0318 	add.w	r3, r7, #24
 800027a:	2228      	movs	r2, #40	; 0x28
 800027c:	2100      	movs	r1, #0
 800027e:	4618      	mov	r0, r3
 8000280:	f007 f9da 	bl	8007638 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000284:	1d3b      	adds	r3, r7, #4
 8000286:	2200      	movs	r2, #0
 8000288:	601a      	str	r2, [r3, #0]
 800028a:	605a      	str	r2, [r3, #4]
 800028c:	609a      	str	r2, [r3, #8]
 800028e:	60da      	str	r2, [r3, #12]
 8000290:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000292:	2302      	movs	r3, #2
 8000294:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000296:	2301      	movs	r3, #1
 8000298:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800029a:	2310      	movs	r3, #16
 800029c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800029e:	2302      	movs	r3, #2
 80002a0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80002a2:	2300      	movs	r3, #0
 80002a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80002a6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80002aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ac:	f107 0318 	add.w	r3, r7, #24
 80002b0:	4618      	mov	r0, r3
 80002b2:	f003 fb87 	bl	80039c4 <HAL_RCC_OscConfig>
 80002b6:	4603      	mov	r3, r0
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d001      	beq.n	80002c0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80002bc:	f001 fafe 	bl	80018bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c0:	230f      	movs	r3, #15
 80002c2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002c4:	2302      	movs	r3, #2
 80002c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002c8:	2300      	movs	r3, #0
 80002ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d2:	2300      	movs	r3, #0
 80002d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002d6:	1d3b      	adds	r3, r7, #4
 80002d8:	2102      	movs	r1, #2
 80002da:	4618      	mov	r0, r3
 80002dc:	f003 fdf2 	bl	8003ec4 <HAL_RCC_ClockConfig>
 80002e0:	4603      	mov	r3, r0
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80002e6:	f001 fae9 	bl	80018bc <Error_Handler>
  }
}
 80002ea:	bf00      	nop
 80002ec:	3740      	adds	r7, #64	; 0x40
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}
	...

080002f4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80002f8:	4b12      	ldr	r3, [pc, #72]	; (8000344 <MX_I2C2_Init+0x50>)
 80002fa:	4a13      	ldr	r2, [pc, #76]	; (8000348 <MX_I2C2_Init+0x54>)
 80002fc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80002fe:	4b11      	ldr	r3, [pc, #68]	; (8000344 <MX_I2C2_Init+0x50>)
 8000300:	4a12      	ldr	r2, [pc, #72]	; (800034c <MX_I2C2_Init+0x58>)
 8000302:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000304:	4b0f      	ldr	r3, [pc, #60]	; (8000344 <MX_I2C2_Init+0x50>)
 8000306:	2200      	movs	r2, #0
 8000308:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800030a:	4b0e      	ldr	r3, [pc, #56]	; (8000344 <MX_I2C2_Init+0x50>)
 800030c:	2200      	movs	r2, #0
 800030e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000310:	4b0c      	ldr	r3, [pc, #48]	; (8000344 <MX_I2C2_Init+0x50>)
 8000312:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000316:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000318:	4b0a      	ldr	r3, [pc, #40]	; (8000344 <MX_I2C2_Init+0x50>)
 800031a:	2200      	movs	r2, #0
 800031c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800031e:	4b09      	ldr	r3, [pc, #36]	; (8000344 <MX_I2C2_Init+0x50>)
 8000320:	2200      	movs	r2, #0
 8000322:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000324:	4b07      	ldr	r3, [pc, #28]	; (8000344 <MX_I2C2_Init+0x50>)
 8000326:	2200      	movs	r2, #0
 8000328:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800032a:	4b06      	ldr	r3, [pc, #24]	; (8000344 <MX_I2C2_Init+0x50>)
 800032c:	2200      	movs	r2, #0
 800032e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000330:	4804      	ldr	r0, [pc, #16]	; (8000344 <MX_I2C2_Init+0x50>)
 8000332:	f003 fa0f 	bl	8003754 <HAL_I2C_Init>
 8000336:	4603      	mov	r3, r0
 8000338:	2b00      	cmp	r3, #0
 800033a:	d001      	beq.n	8000340 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800033c:	f001 fabe 	bl	80018bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000340:	bf00      	nop
 8000342:	bd80      	pop	{r7, pc}
 8000344:	20001ba8 	.word	0x20001ba8
 8000348:	40005800 	.word	0x40005800
 800034c:	000186a0 	.word	0x000186a0

08000350 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000354:	4b17      	ldr	r3, [pc, #92]	; (80003b4 <MX_SPI2_Init+0x64>)
 8000356:	4a18      	ldr	r2, [pc, #96]	; (80003b8 <MX_SPI2_Init+0x68>)
 8000358:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800035a:	4b16      	ldr	r3, [pc, #88]	; (80003b4 <MX_SPI2_Init+0x64>)
 800035c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000360:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000362:	4b14      	ldr	r3, [pc, #80]	; (80003b4 <MX_SPI2_Init+0x64>)
 8000364:	2200      	movs	r2, #0
 8000366:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000368:	4b12      	ldr	r3, [pc, #72]	; (80003b4 <MX_SPI2_Init+0x64>)
 800036a:	2200      	movs	r2, #0
 800036c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800036e:	4b11      	ldr	r3, [pc, #68]	; (80003b4 <MX_SPI2_Init+0x64>)
 8000370:	2200      	movs	r2, #0
 8000372:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000374:	4b0f      	ldr	r3, [pc, #60]	; (80003b4 <MX_SPI2_Init+0x64>)
 8000376:	2200      	movs	r2, #0
 8000378:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800037a:	4b0e      	ldr	r3, [pc, #56]	; (80003b4 <MX_SPI2_Init+0x64>)
 800037c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000380:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000382:	4b0c      	ldr	r3, [pc, #48]	; (80003b4 <MX_SPI2_Init+0x64>)
 8000384:	2218      	movs	r2, #24
 8000386:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000388:	4b0a      	ldr	r3, [pc, #40]	; (80003b4 <MX_SPI2_Init+0x64>)
 800038a:	2200      	movs	r2, #0
 800038c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800038e:	4b09      	ldr	r3, [pc, #36]	; (80003b4 <MX_SPI2_Init+0x64>)
 8000390:	2200      	movs	r2, #0
 8000392:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000394:	4b07      	ldr	r3, [pc, #28]	; (80003b4 <MX_SPI2_Init+0x64>)
 8000396:	2200      	movs	r2, #0
 8000398:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800039a:	4b06      	ldr	r3, [pc, #24]	; (80003b4 <MX_SPI2_Init+0x64>)
 800039c:	220a      	movs	r2, #10
 800039e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80003a0:	4804      	ldr	r0, [pc, #16]	; (80003b4 <MX_SPI2_Init+0x64>)
 80003a2:	f003 ff5b 	bl	800425c <HAL_SPI_Init>
 80003a6:	4603      	mov	r3, r0
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d001      	beq.n	80003b0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80003ac:	f001 fa86 	bl	80018bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80003b0:	bf00      	nop
 80003b2:	bd80      	pop	{r7, pc}
 80003b4:	20001b50 	.word	0x20001b50
 80003b8:	40003800 	.word	0x40003800

080003bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b08a      	sub	sp, #40	; 0x28
 80003c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003c2:	f107 0314 	add.w	r3, r7, #20
 80003c6:	2200      	movs	r2, #0
 80003c8:	601a      	str	r2, [r3, #0]
 80003ca:	605a      	str	r2, [r3, #4]
 80003cc:	609a      	str	r2, [r3, #8]
 80003ce:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003d0:	4b55      	ldr	r3, [pc, #340]	; (8000528 <MX_GPIO_Init+0x16c>)
 80003d2:	699b      	ldr	r3, [r3, #24]
 80003d4:	4a54      	ldr	r2, [pc, #336]	; (8000528 <MX_GPIO_Init+0x16c>)
 80003d6:	f043 0310 	orr.w	r3, r3, #16
 80003da:	6193      	str	r3, [r2, #24]
 80003dc:	4b52      	ldr	r3, [pc, #328]	; (8000528 <MX_GPIO_Init+0x16c>)
 80003de:	699b      	ldr	r3, [r3, #24]
 80003e0:	f003 0310 	and.w	r3, r3, #16
 80003e4:	613b      	str	r3, [r7, #16]
 80003e6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003e8:	4b4f      	ldr	r3, [pc, #316]	; (8000528 <MX_GPIO_Init+0x16c>)
 80003ea:	699b      	ldr	r3, [r3, #24]
 80003ec:	4a4e      	ldr	r2, [pc, #312]	; (8000528 <MX_GPIO_Init+0x16c>)
 80003ee:	f043 0320 	orr.w	r3, r3, #32
 80003f2:	6193      	str	r3, [r2, #24]
 80003f4:	4b4c      	ldr	r3, [pc, #304]	; (8000528 <MX_GPIO_Init+0x16c>)
 80003f6:	699b      	ldr	r3, [r3, #24]
 80003f8:	f003 0320 	and.w	r3, r3, #32
 80003fc:	60fb      	str	r3, [r7, #12]
 80003fe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000400:	4b49      	ldr	r3, [pc, #292]	; (8000528 <MX_GPIO_Init+0x16c>)
 8000402:	699b      	ldr	r3, [r3, #24]
 8000404:	4a48      	ldr	r2, [pc, #288]	; (8000528 <MX_GPIO_Init+0x16c>)
 8000406:	f043 0304 	orr.w	r3, r3, #4
 800040a:	6193      	str	r3, [r2, #24]
 800040c:	4b46      	ldr	r3, [pc, #280]	; (8000528 <MX_GPIO_Init+0x16c>)
 800040e:	699b      	ldr	r3, [r3, #24]
 8000410:	f003 0304 	and.w	r3, r3, #4
 8000414:	60bb      	str	r3, [r7, #8]
 8000416:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000418:	4b43      	ldr	r3, [pc, #268]	; (8000528 <MX_GPIO_Init+0x16c>)
 800041a:	699b      	ldr	r3, [r3, #24]
 800041c:	4a42      	ldr	r2, [pc, #264]	; (8000528 <MX_GPIO_Init+0x16c>)
 800041e:	f043 0308 	orr.w	r3, r3, #8
 8000422:	6193      	str	r3, [r2, #24]
 8000424:	4b40      	ldr	r3, [pc, #256]	; (8000528 <MX_GPIO_Init+0x16c>)
 8000426:	699b      	ldr	r3, [r3, #24]
 8000428:	f003 0308 	and.w	r3, r3, #8
 800042c:	607b      	str	r3, [r7, #4]
 800042e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT1_OP9_Pin|OUT1_OP10_Pin, GPIO_PIN_RESET);
 8000430:	2200      	movs	r2, #0
 8000432:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000436:	483d      	ldr	r0, [pc, #244]	; (800052c <MX_GPIO_Init+0x170>)
 8000438:	f003 f973 	bl	8003722 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ON_LED1_GPIO_Port, ON_LED1_Pin, GPIO_PIN_RESET);
 800043c:	2200      	movs	r2, #0
 800043e:	2102      	movs	r1, #2
 8000440:	483b      	ldr	r0, [pc, #236]	; (8000530 <MX_GPIO_Init+0x174>)
 8000442:	f003 f96e 	bl	8003722 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ON_BUZZ_Pin|GPIO_W5500_CS_Pin, GPIO_PIN_RESET);
 8000446:	2200      	movs	r2, #0
 8000448:	f241 0101 	movw	r1, #4097	; 0x1001
 800044c:	4839      	ldr	r0, [pc, #228]	; (8000534 <MX_GPIO_Init+0x178>)
 800044e:	f003 f968 	bl	8003722 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Rst_GPIO_Port, Rst_Pin, GPIO_PIN_SET);
 8000452:	2201      	movs	r2, #1
 8000454:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000458:	4837      	ldr	r0, [pc, #220]	; (8000538 <MX_GPIO_Init+0x17c>)
 800045a:	f003 f962 	bl	8003722 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OUT1_OP9_Pin OUT1_OP10_Pin */
  GPIO_InitStruct.Pin = OUT1_OP9_Pin|OUT1_OP10_Pin;
 800045e:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000462:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000464:	2301      	movs	r3, #1
 8000466:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000468:	2300      	movs	r3, #0
 800046a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800046c:	2302      	movs	r3, #2
 800046e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000470:	f107 0314 	add.w	r3, r7, #20
 8000474:	4619      	mov	r1, r3
 8000476:	482d      	ldr	r0, [pc, #180]	; (800052c <MX_GPIO_Init+0x170>)
 8000478:	f002 ffe2 	bl	8003440 <HAL_GPIO_Init>

  /*Configure GPIO pin : ON_LED1_Pin */
  GPIO_InitStruct.Pin = ON_LED1_Pin;
 800047c:	2302      	movs	r3, #2
 800047e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000480:	2301      	movs	r3, #1
 8000482:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000484:	2300      	movs	r3, #0
 8000486:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000488:	2302      	movs	r3, #2
 800048a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ON_LED1_GPIO_Port, &GPIO_InitStruct);
 800048c:	f107 0314 	add.w	r3, r7, #20
 8000490:	4619      	mov	r1, r3
 8000492:	4827      	ldr	r0, [pc, #156]	; (8000530 <MX_GPIO_Init+0x174>)
 8000494:	f002 ffd4 	bl	8003440 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT1_OP4_Pin OUT1_OP3_Pin OUT1_OP2_Pin OUT1_OP1_Pin
                           OUT1_OP8_Pin OUT1_OP7_Pin OUT1_OP6_Pin OUT1_OP5_Pin */
  GPIO_InitStruct.Pin = OUT1_OP4_Pin|OUT1_OP3_Pin|OUT1_OP2_Pin|OUT1_OP1_Pin
 8000498:	23ff      	movs	r3, #255	; 0xff
 800049a:	617b      	str	r3, [r7, #20]
                          |OUT1_OP8_Pin|OUT1_OP7_Pin|OUT1_OP6_Pin|OUT1_OP5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800049c:	2300      	movs	r3, #0
 800049e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a0:	2300      	movs	r3, #0
 80004a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004a4:	f107 0314 	add.w	r3, r7, #20
 80004a8:	4619      	mov	r1, r3
 80004aa:	4823      	ldr	r0, [pc, #140]	; (8000538 <MX_GPIO_Init+0x17c>)
 80004ac:	f002 ffc8 	bl	8003440 <HAL_GPIO_Init>

  /*Configure GPIO pins : ON_BUZZ_Pin GPIO_W5500_CS_Pin */
  GPIO_InitStruct.Pin = ON_BUZZ_Pin|GPIO_W5500_CS_Pin;
 80004b0:	f241 0301 	movw	r3, #4097	; 0x1001
 80004b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004b6:	2301      	movs	r3, #1
 80004b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ba:	2300      	movs	r3, #0
 80004bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004be:	2302      	movs	r3, #2
 80004c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004c2:	f107 0314 	add.w	r3, r7, #20
 80004c6:	4619      	mov	r1, r3
 80004c8:	481a      	ldr	r0, [pc, #104]	; (8000534 <MX_GPIO_Init+0x178>)
 80004ca:	f002 ffb9 	bl	8003440 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT1_OP12_Pin OUT1_OP11_Pin OUT1_OP15_Pin OUT1_OP16_Pin
                           OUT1_OP14_Pin OUT1_OP13_Pin */
  GPIO_InitStruct.Pin = OUT1_OP12_Pin|OUT1_OP11_Pin|OUT1_OP15_Pin|OUT1_OP16_Pin
 80004ce:	237e      	movs	r3, #126	; 0x7e
 80004d0:	617b      	str	r3, [r7, #20]
                          |OUT1_OP14_Pin|OUT1_OP13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004d2:	2300      	movs	r3, #0
 80004d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d6:	2300      	movs	r3, #0
 80004d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004da:	f107 0314 	add.w	r3, r7, #20
 80004de:	4619      	mov	r1, r3
 80004e0:	4814      	ldr	r0, [pc, #80]	; (8000534 <MX_GPIO_Init+0x178>)
 80004e2:	f002 ffad 	bl	8003440 <HAL_GPIO_Init>

  /*Configure GPIO pin : Rst_Pin */
  GPIO_InitStruct.Pin = Rst_Pin;
 80004e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80004ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ec:	2301      	movs	r3, #1
 80004ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004f0:	2301      	movs	r3, #1
 80004f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f4:	2302      	movs	r3, #2
 80004f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Rst_GPIO_Port, &GPIO_InitStruct);
 80004f8:	f107 0314 	add.w	r3, r7, #20
 80004fc:	4619      	mov	r1, r3
 80004fe:	480e      	ldr	r0, [pc, #56]	; (8000538 <MX_GPIO_Init+0x17c>)
 8000500:	f002 ff9e 	bl	8003440 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_PD01_ENABLE();
 8000504:	4b0d      	ldr	r3, [pc, #52]	; (800053c <MX_GPIO_Init+0x180>)
 8000506:	685b      	ldr	r3, [r3, #4]
 8000508:	627b      	str	r3, [r7, #36]	; 0x24
 800050a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800050c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000510:	627b      	str	r3, [r7, #36]	; 0x24
 8000512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000514:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000518:	627b      	str	r3, [r7, #36]	; 0x24
 800051a:	4a08      	ldr	r2, [pc, #32]	; (800053c <MX_GPIO_Init+0x180>)
 800051c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800051e:	6053      	str	r3, [r2, #4]

}
 8000520:	bf00      	nop
 8000522:	3728      	adds	r7, #40	; 0x28
 8000524:	46bd      	mov	sp, r7
 8000526:	bd80      	pop	{r7, pc}
 8000528:	40021000 	.word	0x40021000
 800052c:	40011000 	.word	0x40011000
 8000530:	40011400 	.word	0x40011400
 8000534:	40010c00 	.word	0x40010c00
 8000538:	40010800 	.word	0x40010800
 800053c:	40010000 	.word	0x40010000

08000540 <W5500_rxtx>:

/* USER CODE BEGIN 4 */
uint8_t W5500_rxtx(uint8_t data)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b086      	sub	sp, #24
 8000544:	af02      	add	r7, sp, #8
 8000546:	4603      	mov	r3, r0
 8000548:	71fb      	strb	r3, [r7, #7]
	uint8_t rxdata;

	HAL_SPI_TransmitReceive(&hspi2, &data, &rxdata, 1, 50);
 800054a:	f107 020f 	add.w	r2, r7, #15
 800054e:	1df9      	adds	r1, r7, #7
 8000550:	2332      	movs	r3, #50	; 0x32
 8000552:	9300      	str	r3, [sp, #0]
 8000554:	2301      	movs	r3, #1
 8000556:	4804      	ldr	r0, [pc, #16]	; (8000568 <W5500_rxtx+0x28>)
 8000558:	f003 ff04 	bl	8004364 <HAL_SPI_TransmitReceive>

	return (rxdata);
 800055c:	7bfb      	ldrb	r3, [r7, #15]
}
 800055e:	4618      	mov	r0, r3
 8000560:	3710      	adds	r7, #16
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	20001b50 	.word	0x20001b50

0800056c <wizchip_select>:
/////////////////////////////////////////////////////////////////
// SPI Callback function for accessing WIZCHIP                 //
// WIZCHIP user should implement with your host spi peripheral //
/////////////////////////////////////////////////////////////////
void  wizchip_select(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
	W5500_select();
 8000570:	2200      	movs	r2, #0
 8000572:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000576:	4802      	ldr	r0, [pc, #8]	; (8000580 <wizchip_select+0x14>)
 8000578:	f003 f8d3 	bl	8003722 <HAL_GPIO_WritePin>
}
 800057c:	bf00      	nop
 800057e:	bd80      	pop	{r7, pc}
 8000580:	40010c00 	.word	0x40010c00

08000584 <wizchip_deselect>:

void  wizchip_deselect(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
	W5500_release();
 8000588:	2201      	movs	r2, #1
 800058a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800058e:	4802      	ldr	r0, [pc, #8]	; (8000598 <wizchip_deselect+0x14>)
 8000590:	f003 f8c7 	bl	8003722 <HAL_GPIO_WritePin>
}
 8000594:	bf00      	nop
 8000596:	bd80      	pop	{r7, pc}
 8000598:	40010c00 	.word	0x40010c00

0800059c <wizchip_write>:

void  wizchip_write(uint8_t wb)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
	W5500_tx(wb);
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	4618      	mov	r0, r3
 80005aa:	f7ff ffc9 	bl	8000540 <W5500_rxtx>
}
 80005ae:	bf00      	nop
 80005b0:	3708      	adds	r7, #8
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}

080005b6 <wizchip_read>:

uint8_t wizchip_read()
{
 80005b6:	b580      	push	{r7, lr}
 80005b8:	af00      	add	r7, sp, #0
   return W5500_rx();
 80005ba:	20ff      	movs	r0, #255	; 0xff
 80005bc:	f7ff ffc0 	bl	8000540 <W5500_rxtx>
 80005c0:	4603      	mov	r3, r0
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	bd80      	pop	{r7, pc}
	...

080005c8 <network_init>:

/////////////////////////////////////////////////////////////
// Intialize the network information to be used in WIZCHIP //
/////////////////////////////////////////////////////////////
void network_init(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b082      	sub	sp, #8
 80005cc:	af00      	add	r7, sp, #0
   uint8_t tmpstr[6];

	ctlnetwork(CN_SET_NETINFO, (void*)&gWIZNETINFO);
 80005ce:	4906      	ldr	r1, [pc, #24]	; (80005e8 <network_init+0x20>)
 80005d0:	2000      	movs	r0, #0
 80005d2:	f002 fa71 	bl	8002ab8 <ctlnetwork>

	ctlwizchip(CW_GET_ID,(void*)tmpstr);
 80005d6:	463b      	mov	r3, r7
 80005d8:	4619      	mov	r1, r3
 80005da:	2008      	movs	r0, #8
 80005dc:	f002 f98e 	bl	80028fc <ctlwizchip>
}
 80005e0:	bf00      	nop
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	20000000 	.word	0x20000000

080005ec <HTTP_reset>:
#define len(some) (sizeof(some)/sizeof(some[0]))

//http server

void HTTP_reset(uint8_t sockn)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	71fb      	strb	r3, [r7, #7]
    sentsize[sockn]=0;
 80005f6:	79fb      	ldrb	r3, [r7, #7]
 80005f8:	4a06      	ldr	r2, [pc, #24]	; (8000614 <HTTP_reset+0x28>)
 80005fa:	2100      	movs	r1, #0
 80005fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	http_state[sockn]=HTTP_IDLE;
 8000600:	79fb      	ldrb	r3, [r7, #7]
 8000602:	4a05      	ldr	r2, [pc, #20]	; (8000618 <HTTP_reset+0x2c>)
 8000604:	2100      	movs	r1, #0
 8000606:	54d1      	strb	r1, [r2, r3]
}
 8000608:	bf00      	nop
 800060a:	370c      	adds	r7, #12
 800060c:	46bd      	mov	sp, r7
 800060e:	bc80      	pop	{r7}
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	20002c38 	.word	0x20002c38
 8000618:	20001c24 	.word	0x20001c24

0800061c <tcp_http_mt>:

int32_t tcp_http_mt(uint8_t sn, uint8_t* buf, uint16_t port)
{
 800061c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800061e:	b089      	sub	sp, #36	; 0x24
 8000620:	af00      	add	r7, sp, #0
 8000622:	4603      	mov	r3, r0
 8000624:	6039      	str	r1, [r7, #0]
 8000626:	71fb      	strb	r3, [r7, #7]
 8000628:	4613      	mov	r3, r2
 800062a:	80bb      	strh	r3, [r7, #4]
   int32_t ret;
   uint32_t size = 0;
 800062c:	2300      	movs	r3, #0
 800062e:	61fb      	str	r3, [r7, #28]
   uint8_t flagHtmlGen = 0;
 8000630:	2300      	movs	r3, #0
 8000632:	76fb      	strb	r3, [r7, #27]
   char *url,*p;
   uint16_t blocklen=0;
 8000634:	2300      	movs	r3, #0
 8000636:	833b      	strh	r3, [r7, #24]

   switch(getSn_SR(sn))
 8000638:	79fb      	ldrb	r3, [r7, #7]
 800063a:	009b      	lsls	r3, r3, #2
 800063c:	3301      	adds	r3, #1
 800063e:	00db      	lsls	r3, r3, #3
 8000640:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000644:	4618      	mov	r0, r3
 8000646:	f001 fe87 	bl	8002358 <WIZCHIP_READ>
 800064a:	4603      	mov	r3, r0
 800064c:	2b1c      	cmp	r3, #28
 800064e:	f201 801b 	bhi.w	8001688 <tcp_http_mt+0x106c>
 8000652:	a201      	add	r2, pc, #4	; (adr r2, 8000658 <tcp_http_mt+0x3c>)
 8000654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000658:	08001665 	.word	0x08001665
 800065c:	08001689 	.word	0x08001689
 8000660:	08001689 	.word	0x08001689
 8000664:	08001689 	.word	0x08001689
 8000668:	08001689 	.word	0x08001689
 800066c:	08001689 	.word	0x08001689
 8000670:	08001689 	.word	0x08001689
 8000674:	08001689 	.word	0x08001689
 8000678:	08001689 	.word	0x08001689
 800067c:	08001689 	.word	0x08001689
 8000680:	08001689 	.word	0x08001689
 8000684:	08001689 	.word	0x08001689
 8000688:	08001689 	.word	0x08001689
 800068c:	08001689 	.word	0x08001689
 8000690:	08001689 	.word	0x08001689
 8000694:	08001689 	.word	0x08001689
 8000698:	08001689 	.word	0x08001689
 800069c:	08001689 	.word	0x08001689
 80006a0:	08001689 	.word	0x08001689
 80006a4:	08001647 	.word	0x08001647
 80006a8:	08001689 	.word	0x08001689
 80006ac:	08001689 	.word	0x08001689
 80006b0:	08001689 	.word	0x08001689
 80006b4:	080006cd 	.word	0x080006cd
 80006b8:	08001689 	.word	0x08001689
 80006bc:	08001689 	.word	0x08001689
 80006c0:	08001689 	.word	0x08001689
 80006c4:	08001689 	.word	0x08001689
 80006c8:	08001629 	.word	0x08001629
   {
      case SOCK_ESTABLISHED :

         if(getSn_IR(sn) & Sn_IR_CON)
 80006cc:	79fb      	ldrb	r3, [r7, #7]
 80006ce:	009b      	lsls	r3, r3, #2
 80006d0:	3301      	adds	r3, #1
 80006d2:	00db      	lsls	r3, r3, #3
 80006d4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80006d8:	4618      	mov	r0, r3
 80006da:	f001 fe3d 	bl	8002358 <WIZCHIP_READ>
 80006de:	4603      	mov	r3, r0
 80006e0:	f003 0301 	and.w	r3, r3, #1
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d009      	beq.n	80006fc <tcp_http_mt+0xe0>
         {
            setSn_IR(sn,Sn_IR_CON);
 80006e8:	79fb      	ldrb	r3, [r7, #7]
 80006ea:	009b      	lsls	r3, r3, #2
 80006ec:	3301      	adds	r3, #1
 80006ee:	00db      	lsls	r3, r3, #3
 80006f0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80006f4:	2101      	movs	r1, #1
 80006f6:	4618      	mov	r0, r3
 80006f8:	f001 fe5e 	bl	80023b8 <WIZCHIP_WRITE>
         }

         if((size = getSn_RX_RSR(sn)) > 0)
 80006fc:	79fb      	ldrb	r3, [r7, #7]
 80006fe:	4618      	mov	r0, r3
 8000700:	f001 ff67 	bl	80025d2 <getSn_RX_RSR>
 8000704:	4603      	mov	r3, r0
 8000706:	61fb      	str	r3, [r7, #28]
 8000708:	69fb      	ldr	r3, [r7, #28]
 800070a:	2b00      	cmp	r3, #0
 800070c:	f000 87c1 	beq.w	8001692 <tcp_http_mt+0x1076>
         {
            if(size > DATA_BUF_SIZE) size = DATA_BUF_SIZE;
 8000710:	69fb      	ldr	r3, [r7, #28]
 8000712:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000716:	d902      	bls.n	800071e <tcp_http_mt+0x102>
 8000718:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800071c:	61fb      	str	r3, [r7, #28]
            ret = recv(sn,buf,size);
 800071e:	69fb      	ldr	r3, [r7, #28]
 8000720:	b29a      	uxth	r2, r3
 8000722:	79fb      	ldrb	r3, [r7, #7]
 8000724:	6839      	ldr	r1, [r7, #0]
 8000726:	4618      	mov	r0, r3
 8000728:	f001 fd60 	bl	80021ec <recv>
 800072c:	6178      	str	r0, [r7, #20]

            HTTP_reset(sn);
 800072e:	79fb      	ldrb	r3, [r7, #7]
 8000730:	4618      	mov	r0, r3
 8000732:	f7ff ff5b 	bl	80005ec <HTTP_reset>

            if(ret <= 0)
 8000736:	697b      	ldr	r3, [r7, #20]
 8000738:	2b00      	cmp	r3, #0
 800073a:	dc02      	bgt.n	8000742 <tcp_http_mt+0x126>
            return ret;
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	f000 bfb0 	b.w	80016a2 <tcp_http_mt+0x1086>

            url =(char*) buf + 4;
 8000742:	683b      	ldr	r3, [r7, #0]
 8000744:	3304      	adds	r3, #4
 8000746:	613b      	str	r3, [r7, #16]

            if((http_state[sn]==HTTP_IDLE)&&(memcmp(buf, "GET ", 4)==0)&&((p = strchr(url, ' '))))// extract URL from request header
 8000748:	79fb      	ldrb	r3, [r7, #7]
 800074a:	4aa1      	ldr	r2, [pc, #644]	; (80009d0 <tcp_http_mt+0x3b4>)
 800074c:	5cd3      	ldrb	r3, [r2, r3]
 800074e:	2b00      	cmp	r3, #0
 8000750:	f040 879f 	bne.w	8001692 <tcp_http_mt+0x1076>
 8000754:	2204      	movs	r2, #4
 8000756:	499f      	ldr	r1, [pc, #636]	; (80009d4 <tcp_http_mt+0x3b8>)
 8000758:	6838      	ldr	r0, [r7, #0]
 800075a:	f006 ff53 	bl	8007604 <memcmp>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	f040 8796 	bne.w	8001692 <tcp_http_mt+0x1076>
 8000766:	2120      	movs	r1, #32
 8000768:	6938      	ldr	r0, [r7, #16]
 800076a:	f006 ff6d 	bl	8007648 <strchr>
 800076e:	60f8      	str	r0, [r7, #12]
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	2b00      	cmp	r3, #0
 8000774:	f000 878d 	beq.w	8001692 <tcp_http_mt+0x1076>
            {
              *(p++) = 0;//making zeroed url string
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	1c5a      	adds	r2, r3, #1
 800077c:	60fa      	str	r2, [r7, #12]
 800077e:	2200      	movs	r2, #0
 8000780:	701a      	strb	r2, [r3, #0]

				if ((url != NULL)&&(strncmp("/favicon.ico",url,12) != 0))
 8000782:	693b      	ldr	r3, [r7, #16]
 8000784:	2b00      	cmp	r3, #0
 8000786:	f000 8745 	beq.w	8001614 <tcp_http_mt+0xff8>
 800078a:	220c      	movs	r2, #12
 800078c:	6939      	ldr	r1, [r7, #16]
 800078e:	4892      	ldr	r0, [pc, #584]	; (80009d8 <tcp_http_mt+0x3bc>)
 8000790:	f006 ff67 	bl	8007662 <strncmp>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	f000 873c 	beq.w	8001614 <tcp_http_mt+0xff8>
				{
					flagHtmlGen = 1;
 800079c:	2301      	movs	r3, #1
 800079e:	76fb      	strb	r3, [r7, #27]

					//Gera��o da HTML
					if(flagHtmlGen == 1)
 80007a0:	7efb      	ldrb	r3, [r7, #27]
 80007a2:	2b01      	cmp	r3, #1
 80007a4:	f040 873f 	bne.w	8001626 <tcp_http_mt+0x100a>
					{
						if(strncmp("/rede", url, 6) == 0)
 80007a8:	2206      	movs	r2, #6
 80007aa:	6939      	ldr	r1, [r7, #16]
 80007ac:	488b      	ldr	r0, [pc, #556]	; (80009dc <tcp_http_mt+0x3c0>)
 80007ae:	f006 ff58 	bl	8007662 <strncmp>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	f040 8131 	bne.w	8000a1c <tcp_http_mt+0x400>
						{
							strcpy((char*)buf,"HTTP/1.0 200 OK\r\nContent-Type: text/html\r\n\r\n");
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	4a88      	ldr	r2, [pc, #544]	; (80009e0 <tcp_http_mt+0x3c4>)
 80007be:	4614      	mov	r4, r2
 80007c0:	469c      	mov	ip, r3
 80007c2:	f104 0e20 	add.w	lr, r4, #32
 80007c6:	4665      	mov	r5, ip
 80007c8:	4626      	mov	r6, r4
 80007ca:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80007cc:	6028      	str	r0, [r5, #0]
 80007ce:	6069      	str	r1, [r5, #4]
 80007d0:	60aa      	str	r2, [r5, #8]
 80007d2:	60eb      	str	r3, [r5, #12]
 80007d4:	3410      	adds	r4, #16
 80007d6:	f10c 0c10 	add.w	ip, ip, #16
 80007da:	4574      	cmp	r4, lr
 80007dc:	d1f3      	bne.n	80007c6 <tcp_http_mt+0x1aa>
 80007de:	4665      	mov	r5, ip
 80007e0:	4623      	mov	r3, r4
 80007e2:	cb07      	ldmia	r3!, {r0, r1, r2}
 80007e4:	6028      	str	r0, [r5, #0]
 80007e6:	6069      	str	r1, [r5, #4]
 80007e8:	60aa      	str	r2, [r5, #8]
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	732b      	strb	r3, [r5, #12]
							strcat((char*)buf, "<html><head>");
 80007ee:	6838      	ldr	r0, [r7, #0]
 80007f0:	f7ff fcae 	bl	8000150 <strlen>
 80007f4:	4603      	mov	r3, r0
 80007f6:	461a      	mov	r2, r3
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	4413      	add	r3, r2
 80007fc:	4a79      	ldr	r2, [pc, #484]	; (80009e4 <tcp_http_mt+0x3c8>)
 80007fe:	461c      	mov	r4, r3
 8000800:	4613      	mov	r3, r2
 8000802:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000804:	6020      	str	r0, [r4, #0]
 8000806:	6061      	str	r1, [r4, #4]
 8000808:	60a2      	str	r2, [r4, #8]
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	7323      	strb	r3, [r4, #12]
							strcat((char*)buf, "<title>Mestre Config</title>");
 800080e:	6838      	ldr	r0, [r7, #0]
 8000810:	f7ff fc9e 	bl	8000150 <strlen>
 8000814:	4603      	mov	r3, r0
 8000816:	461a      	mov	r2, r3
 8000818:	683b      	ldr	r3, [r7, #0]
 800081a:	4413      	add	r3, r2
 800081c:	4a72      	ldr	r2, [pc, #456]	; (80009e8 <tcp_http_mt+0x3cc>)
 800081e:	461d      	mov	r5, r3
 8000820:	4614      	mov	r4, r2
 8000822:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000824:	6028      	str	r0, [r5, #0]
 8000826:	6069      	str	r1, [r5, #4]
 8000828:	60aa      	str	r2, [r5, #8]
 800082a:	60eb      	str	r3, [r5, #12]
 800082c:	cc07      	ldmia	r4!, {r0, r1, r2}
 800082e:	6128      	str	r0, [r5, #16]
 8000830:	6169      	str	r1, [r5, #20]
 8000832:	61aa      	str	r2, [r5, #24]
 8000834:	7823      	ldrb	r3, [r4, #0]
 8000836:	772b      	strb	r3, [r5, #28]
							strcat((char*)buf, "</head>");
 8000838:	6838      	ldr	r0, [r7, #0]
 800083a:	f7ff fc89 	bl	8000150 <strlen>
 800083e:	4603      	mov	r3, r0
 8000840:	461a      	mov	r2, r3
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	4413      	add	r3, r2
 8000846:	4969      	ldr	r1, [pc, #420]	; (80009ec <tcp_http_mt+0x3d0>)
 8000848:	461a      	mov	r2, r3
 800084a:	460b      	mov	r3, r1
 800084c:	cb03      	ldmia	r3!, {r0, r1}
 800084e:	6010      	str	r0, [r2, #0]
 8000850:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<body>");
 8000852:	6838      	ldr	r0, [r7, #0]
 8000854:	f7ff fc7c 	bl	8000150 <strlen>
 8000858:	4603      	mov	r3, r0
 800085a:	461a      	mov	r2, r3
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	4413      	add	r3, r2
 8000860:	4a63      	ldr	r2, [pc, #396]	; (80009f0 <tcp_http_mt+0x3d4>)
 8000862:	6810      	ldr	r0, [r2, #0]
 8000864:	6018      	str	r0, [r3, #0]
 8000866:	8891      	ldrh	r1, [r2, #4]
 8000868:	7992      	ldrb	r2, [r2, #6]
 800086a:	8099      	strh	r1, [r3, #4]
 800086c:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<b><center>Configuracao da Placa de rede</b></center><br>");
 800086e:	6838      	ldr	r0, [r7, #0]
 8000870:	f7ff fc6e 	bl	8000150 <strlen>
 8000874:	4603      	mov	r3, r0
 8000876:	461a      	mov	r2, r3
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	4413      	add	r3, r2
 800087c:	4a5d      	ldr	r2, [pc, #372]	; (80009f4 <tcp_http_mt+0x3d8>)
 800087e:	4614      	mov	r4, r2
 8000880:	469c      	mov	ip, r3
 8000882:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000886:	4665      	mov	r5, ip
 8000888:	4626      	mov	r6, r4
 800088a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800088c:	6028      	str	r0, [r5, #0]
 800088e:	6069      	str	r1, [r5, #4]
 8000890:	60aa      	str	r2, [r5, #8]
 8000892:	60eb      	str	r3, [r5, #12]
 8000894:	3410      	adds	r4, #16
 8000896:	f10c 0c10 	add.w	ip, ip, #16
 800089a:	4574      	cmp	r4, lr
 800089c:	d1f3      	bne.n	8000886 <tcp_http_mt+0x26a>
 800089e:	4662      	mov	r2, ip
 80008a0:	4623      	mov	r3, r4
 80008a2:	cb03      	ldmia	r3!, {r0, r1}
 80008a4:	6010      	str	r0, [r2, #0]
 80008a6:	6051      	str	r1, [r2, #4]
 80008a8:	881b      	ldrh	r3, [r3, #0]
 80008aa:	8113      	strh	r3, [r2, #8]
							strcat((char*)buf, "<center><form action=''>");
 80008ac:	6838      	ldr	r0, [r7, #0]
 80008ae:	f7ff fc4f 	bl	8000150 <strlen>
 80008b2:	4603      	mov	r3, r0
 80008b4:	461a      	mov	r2, r3
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	4413      	add	r3, r2
 80008ba:	4a4f      	ldr	r2, [pc, #316]	; (80009f8 <tcp_http_mt+0x3dc>)
 80008bc:	461d      	mov	r5, r3
 80008be:	4614      	mov	r4, r2
 80008c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80008c2:	6028      	str	r0, [r5, #0]
 80008c4:	6069      	str	r1, [r5, #4]
 80008c6:	60aa      	str	r2, [r5, #8]
 80008c8:	60eb      	str	r3, [r5, #12]
 80008ca:	cc03      	ldmia	r4!, {r0, r1}
 80008cc:	6128      	str	r0, [r5, #16]
 80008ce:	6169      	str	r1, [r5, #20]
 80008d0:	7823      	ldrb	r3, [r4, #0]
 80008d2:	762b      	strb	r3, [r5, #24]
							strcat((char*)buf, "IP: <input type='text' name='ip'>		Mascara: <input type='text' name='mascara'><br><br>");
 80008d4:	6838      	ldr	r0, [r7, #0]
 80008d6:	f7ff fc3b 	bl	8000150 <strlen>
 80008da:	4603      	mov	r3, r0
 80008dc:	461a      	mov	r2, r3
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	4413      	add	r3, r2
 80008e2:	4a46      	ldr	r2, [pc, #280]	; (80009fc <tcp_http_mt+0x3e0>)
 80008e4:	4618      	mov	r0, r3
 80008e6:	4611      	mov	r1, r2
 80008e8:	2357      	movs	r3, #87	; 0x57
 80008ea:	461a      	mov	r2, r3
 80008ec:	f006 fe99 	bl	8007622 <memcpy>
							strcat((char*)buf, "Porta: <input type='text' name='porta'>		Gateway: <input type='text' name='gateway'><br><br>");
 80008f0:	6838      	ldr	r0, [r7, #0]
 80008f2:	f7ff fc2d 	bl	8000150 <strlen>
 80008f6:	4603      	mov	r3, r0
 80008f8:	461a      	mov	r2, r3
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	4413      	add	r3, r2
 80008fe:	4a40      	ldr	r2, [pc, #256]	; (8000a00 <tcp_http_mt+0x3e4>)
 8000900:	4618      	mov	r0, r3
 8000902:	4611      	mov	r1, r2
 8000904:	235d      	movs	r3, #93	; 0x5d
 8000906:	461a      	mov	r2, r3
 8000908:	f006 fe8b 	bl	8007622 <memcpy>
							strcat((char*)buf, "DNS 1: <input type='text' name='dns1'>		DNS 2: <input type='text' name='dns2'><br><br>");
 800090c:	6838      	ldr	r0, [r7, #0]
 800090e:	f7ff fc1f 	bl	8000150 <strlen>
 8000912:	4603      	mov	r3, r0
 8000914:	461a      	mov	r2, r3
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	4413      	add	r3, r2
 800091a:	4a3a      	ldr	r2, [pc, #232]	; (8000a04 <tcp_http_mt+0x3e8>)
 800091c:	4618      	mov	r0, r3
 800091e:	4611      	mov	r1, r2
 8000920:	2357      	movs	r3, #87	; 0x57
 8000922:	461a      	mov	r2, r3
 8000924:	f006 fe7d 	bl	8007622 <memcpy>
							strcat((char*)buf, "DHCP: <button>On</button>  <button>Off</button>");
 8000928:	6838      	ldr	r0, [r7, #0]
 800092a:	f7ff fc11 	bl	8000150 <strlen>
 800092e:	4603      	mov	r3, r0
 8000930:	461a      	mov	r2, r3
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	4413      	add	r3, r2
 8000936:	4a34      	ldr	r2, [pc, #208]	; (8000a08 <tcp_http_mt+0x3ec>)
 8000938:	4614      	mov	r4, r2
 800093a:	469c      	mov	ip, r3
 800093c:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000940:	4665      	mov	r5, ip
 8000942:	4626      	mov	r6, r4
 8000944:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000946:	6028      	str	r0, [r5, #0]
 8000948:	6069      	str	r1, [r5, #4]
 800094a:	60aa      	str	r2, [r5, #8]
 800094c:	60eb      	str	r3, [r5, #12]
 800094e:	3410      	adds	r4, #16
 8000950:	f10c 0c10 	add.w	ip, ip, #16
 8000954:	4574      	cmp	r4, lr
 8000956:	d1f3      	bne.n	8000940 <tcp_http_mt+0x324>
							strcat((char*)buf, "</center></form>");
 8000958:	6838      	ldr	r0, [r7, #0]
 800095a:	f7ff fbf9 	bl	8000150 <strlen>
 800095e:	4603      	mov	r3, r0
 8000960:	461a      	mov	r2, r3
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	4413      	add	r3, r2
 8000966:	4a29      	ldr	r2, [pc, #164]	; (8000a0c <tcp_http_mt+0x3f0>)
 8000968:	461d      	mov	r5, r3
 800096a:	4614      	mov	r4, r2
 800096c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800096e:	6028      	str	r0, [r5, #0]
 8000970:	6069      	str	r1, [r5, #4]
 8000972:	60aa      	str	r2, [r5, #8]
 8000974:	60eb      	str	r3, [r5, #12]
 8000976:	7823      	ldrb	r3, [r4, #0]
 8000978:	742b      	strb	r3, [r5, #16]
							strcat((char*)buf, "<center><button>Salvar</button><br><br><a href='http://192.168.0.231'>Voltar</a><br></center>");
 800097a:	6838      	ldr	r0, [r7, #0]
 800097c:	f7ff fbe8 	bl	8000150 <strlen>
 8000980:	4603      	mov	r3, r0
 8000982:	461a      	mov	r2, r3
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	4413      	add	r3, r2
 8000988:	4a21      	ldr	r2, [pc, #132]	; (8000a10 <tcp_http_mt+0x3f4>)
 800098a:	4618      	mov	r0, r3
 800098c:	4611      	mov	r1, r2
 800098e:	235e      	movs	r3, #94	; 0x5e
 8000990:	461a      	mov	r2, r3
 8000992:	f006 fe46 	bl	8007622 <memcpy>

							strcat((char*)buf, "</body>");
 8000996:	6838      	ldr	r0, [r7, #0]
 8000998:	f7ff fbda 	bl	8000150 <strlen>
 800099c:	4603      	mov	r3, r0
 800099e:	461a      	mov	r2, r3
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	4413      	add	r3, r2
 80009a4:	491b      	ldr	r1, [pc, #108]	; (8000a14 <tcp_http_mt+0x3f8>)
 80009a6:	461a      	mov	r2, r3
 80009a8:	460b      	mov	r3, r1
 80009aa:	cb03      	ldmia	r3!, {r0, r1}
 80009ac:	6010      	str	r0, [r2, #0]
 80009ae:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "</html>");
 80009b0:	6838      	ldr	r0, [r7, #0]
 80009b2:	f7ff fbcd 	bl	8000150 <strlen>
 80009b6:	4603      	mov	r3, r0
 80009b8:	461a      	mov	r2, r3
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	4413      	add	r3, r2
 80009be:	4916      	ldr	r1, [pc, #88]	; (8000a18 <tcp_http_mt+0x3fc>)
 80009c0:	461a      	mov	r2, r3
 80009c2:	460b      	mov	r3, r1
 80009c4:	cb03      	ldmia	r3!, {r0, r1}
 80009c6:	6010      	str	r0, [r2, #0]
 80009c8:	6051      	str	r1, [r2, #4]
 80009ca:	f000 be05 	b.w	80015d8 <tcp_http_mt+0xfbc>
 80009ce:	bf00      	nop
 80009d0:	20001c24 	.word	0x20001c24
 80009d4:	08007700 	.word	0x08007700
 80009d8:	08007708 	.word	0x08007708
 80009dc:	08007718 	.word	0x08007718
 80009e0:	08007720 	.word	0x08007720
 80009e4:	08007750 	.word	0x08007750
 80009e8:	08007760 	.word	0x08007760
 80009ec:	08007780 	.word	0x08007780
 80009f0:	08007788 	.word	0x08007788
 80009f4:	08007790 	.word	0x08007790
 80009f8:	080077cc 	.word	0x080077cc
 80009fc:	080077e8 	.word	0x080077e8
 8000a00:	08007840 	.word	0x08007840
 8000a04:	080078a0 	.word	0x080078a0
 8000a08:	080078f8 	.word	0x080078f8
 8000a0c:	08007928 	.word	0x08007928
 8000a10:	0800793c 	.word	0x0800793c
 8000a14:	0800799c 	.word	0x0800799c
 8000a18:	080079a4 	.word	0x080079a4
						}
						else if(strncmp("/interfaces", url, 6) == 0)
 8000a1c:	2206      	movs	r2, #6
 8000a1e:	6939      	ldr	r1, [r7, #16]
 8000a20:	48ce      	ldr	r0, [pc, #824]	; (8000d5c <tcp_http_mt+0x740>)
 8000a22:	f006 fe1e 	bl	8007662 <strncmp>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	f040 84e9 	bne.w	8001400 <tcp_http_mt+0xde4>
						{
							strcpy((char*)buf,"HTTP/1.0 200 OK\r\nContent-Type: text/html\r\n\r\n");
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	4acb      	ldr	r2, [pc, #812]	; (8000d60 <tcp_http_mt+0x744>)
 8000a32:	4614      	mov	r4, r2
 8000a34:	469c      	mov	ip, r3
 8000a36:	f104 0e20 	add.w	lr, r4, #32
 8000a3a:	4665      	mov	r5, ip
 8000a3c:	4626      	mov	r6, r4
 8000a3e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000a40:	6028      	str	r0, [r5, #0]
 8000a42:	6069      	str	r1, [r5, #4]
 8000a44:	60aa      	str	r2, [r5, #8]
 8000a46:	60eb      	str	r3, [r5, #12]
 8000a48:	3410      	adds	r4, #16
 8000a4a:	f10c 0c10 	add.w	ip, ip, #16
 8000a4e:	4574      	cmp	r4, lr
 8000a50:	d1f3      	bne.n	8000a3a <tcp_http_mt+0x41e>
 8000a52:	4665      	mov	r5, ip
 8000a54:	4623      	mov	r3, r4
 8000a56:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000a58:	6028      	str	r0, [r5, #0]
 8000a5a:	6069      	str	r1, [r5, #4]
 8000a5c:	60aa      	str	r2, [r5, #8]
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	732b      	strb	r3, [r5, #12]
							strcat((char*)buf, "<html><head><title>Escrava Config</title>");
 8000a62:	6838      	ldr	r0, [r7, #0]
 8000a64:	f7ff fb74 	bl	8000150 <strlen>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	461a      	mov	r2, r3
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	4413      	add	r3, r2
 8000a70:	4abc      	ldr	r2, [pc, #752]	; (8000d64 <tcp_http_mt+0x748>)
 8000a72:	4614      	mov	r4, r2
 8000a74:	469c      	mov	ip, r3
 8000a76:	f104 0e20 	add.w	lr, r4, #32
 8000a7a:	4665      	mov	r5, ip
 8000a7c:	4626      	mov	r6, r4
 8000a7e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000a80:	6028      	str	r0, [r5, #0]
 8000a82:	6069      	str	r1, [r5, #4]
 8000a84:	60aa      	str	r2, [r5, #8]
 8000a86:	60eb      	str	r3, [r5, #12]
 8000a88:	3410      	adds	r4, #16
 8000a8a:	f10c 0c10 	add.w	ip, ip, #16
 8000a8e:	4574      	cmp	r4, lr
 8000a90:	d1f3      	bne.n	8000a7a <tcp_http_mt+0x45e>
 8000a92:	4662      	mov	r2, ip
 8000a94:	4623      	mov	r3, r4
 8000a96:	cb03      	ldmia	r3!, {r0, r1}
 8000a98:	6010      	str	r0, [r2, #0]
 8000a9a:	6051      	str	r1, [r2, #4]
 8000a9c:	881b      	ldrh	r3, [r3, #0]
 8000a9e:	8113      	strh	r3, [r2, #8]
							strcat((char*)buf, "<center><table border='1'><tr>");
 8000aa0:	6838      	ldr	r0, [r7, #0]
 8000aa2:	f7ff fb55 	bl	8000150 <strlen>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	461a      	mov	r2, r3
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	4413      	add	r3, r2
 8000aae:	4aae      	ldr	r2, [pc, #696]	; (8000d68 <tcp_http_mt+0x74c>)
 8000ab0:	461d      	mov	r5, r3
 8000ab2:	4614      	mov	r4, r2
 8000ab4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ab6:	6028      	str	r0, [r5, #0]
 8000ab8:	6069      	str	r1, [r5, #4]
 8000aba:	60aa      	str	r2, [r5, #8]
 8000abc:	60eb      	str	r3, [r5, #12]
 8000abe:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000ac0:	6128      	str	r0, [r5, #16]
 8000ac2:	6169      	str	r1, [r5, #20]
 8000ac4:	61aa      	str	r2, [r5, #24]
 8000ac6:	8823      	ldrh	r3, [r4, #0]
 8000ac8:	78a2      	ldrb	r2, [r4, #2]
 8000aca:	83ab      	strh	r3, [r5, #28]
 8000acc:	4613      	mov	r3, r2
 8000ace:	77ab      	strb	r3, [r5, #30]
							strcat((char*)buf, "<td><b>Entrada / IP da placa destino</b></td>");
 8000ad0:	6838      	ldr	r0, [r7, #0]
 8000ad2:	f7ff fb3d 	bl	8000150 <strlen>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	461a      	mov	r2, r3
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	4413      	add	r3, r2
 8000ade:	4aa3      	ldr	r2, [pc, #652]	; (8000d6c <tcp_http_mt+0x750>)
 8000ae0:	4614      	mov	r4, r2
 8000ae2:	469c      	mov	ip, r3
 8000ae4:	f104 0e20 	add.w	lr, r4, #32
 8000ae8:	4665      	mov	r5, ip
 8000aea:	4626      	mov	r6, r4
 8000aec:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000aee:	6028      	str	r0, [r5, #0]
 8000af0:	6069      	str	r1, [r5, #4]
 8000af2:	60aa      	str	r2, [r5, #8]
 8000af4:	60eb      	str	r3, [r5, #12]
 8000af6:	3410      	adds	r4, #16
 8000af8:	f10c 0c10 	add.w	ip, ip, #16
 8000afc:	4574      	cmp	r4, lr
 8000afe:	d1f3      	bne.n	8000ae8 <tcp_http_mt+0x4cc>
 8000b00:	4665      	mov	r5, ip
 8000b02:	4623      	mov	r3, r4
 8000b04:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000b06:	6028      	str	r0, [r5, #0]
 8000b08:	6069      	str	r1, [r5, #4]
 8000b0a:	60aa      	str	r2, [r5, #8]
 8000b0c:	881b      	ldrh	r3, [r3, #0]
 8000b0e:	81ab      	strh	r3, [r5, #12]
							strcat((char*)buf, "<td><b>Rele da placa destino</b></td></tr>");
 8000b10:	6838      	ldr	r0, [r7, #0]
 8000b12:	f7ff fb1d 	bl	8000150 <strlen>
 8000b16:	4603      	mov	r3, r0
 8000b18:	461a      	mov	r2, r3
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	4413      	add	r3, r2
 8000b1e:	4a94      	ldr	r2, [pc, #592]	; (8000d70 <tcp_http_mt+0x754>)
 8000b20:	4614      	mov	r4, r2
 8000b22:	469c      	mov	ip, r3
 8000b24:	f104 0e20 	add.w	lr, r4, #32
 8000b28:	4665      	mov	r5, ip
 8000b2a:	4626      	mov	r6, r4
 8000b2c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000b2e:	6028      	str	r0, [r5, #0]
 8000b30:	6069      	str	r1, [r5, #4]
 8000b32:	60aa      	str	r2, [r5, #8]
 8000b34:	60eb      	str	r3, [r5, #12]
 8000b36:	3410      	adds	r4, #16
 8000b38:	f10c 0c10 	add.w	ip, ip, #16
 8000b3c:	4574      	cmp	r4, lr
 8000b3e:	d1f3      	bne.n	8000b28 <tcp_http_mt+0x50c>
 8000b40:	4662      	mov	r2, ip
 8000b42:	4623      	mov	r3, r4
 8000b44:	cb03      	ldmia	r3!, {r0, r1}
 8000b46:	6010      	str	r0, [r2, #0]
 8000b48:	6051      	str	r1, [r2, #4]
 8000b4a:	8819      	ldrh	r1, [r3, #0]
 8000b4c:	789b      	ldrb	r3, [r3, #2]
 8000b4e:	8111      	strh	r1, [r2, #8]
 8000b50:	7293      	strb	r3, [r2, #10]

							strcat((char*)buf, "<tr><td>1:  <input type='text' name='ipDestino1'></td>");
 8000b52:	6838      	ldr	r0, [r7, #0]
 8000b54:	f7ff fafc 	bl	8000150 <strlen>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	461a      	mov	r2, r3
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	4413      	add	r3, r2
 8000b60:	4a84      	ldr	r2, [pc, #528]	; (8000d74 <tcp_http_mt+0x758>)
 8000b62:	4614      	mov	r4, r2
 8000b64:	469c      	mov	ip, r3
 8000b66:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000b6a:	4665      	mov	r5, ip
 8000b6c:	4626      	mov	r6, r4
 8000b6e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000b70:	6028      	str	r0, [r5, #0]
 8000b72:	6069      	str	r1, [r5, #4]
 8000b74:	60aa      	str	r2, [r5, #8]
 8000b76:	60eb      	str	r3, [r5, #12]
 8000b78:	3410      	adds	r4, #16
 8000b7a:	f10c 0c10 	add.w	ip, ip, #16
 8000b7e:	4574      	cmp	r4, lr
 8000b80:	d1f3      	bne.n	8000b6a <tcp_http_mt+0x54e>
 8000b82:	4663      	mov	r3, ip
 8000b84:	4622      	mov	r2, r4
 8000b86:	6810      	ldr	r0, [r2, #0]
 8000b88:	6018      	str	r0, [r3, #0]
 8000b8a:	8891      	ldrh	r1, [r2, #4]
 8000b8c:	7992      	ldrb	r2, [r2, #6]
 8000b8e:	8099      	strh	r1, [r3, #4]
 8000b90:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino1'></td></tr>");
 8000b92:	6838      	ldr	r0, [r7, #0]
 8000b94:	f7ff fadc 	bl	8000150 <strlen>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	461a      	mov	r2, r3
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	4413      	add	r3, r2
 8000ba0:	4a75      	ldr	r2, [pc, #468]	; (8000d78 <tcp_http_mt+0x75c>)
 8000ba2:	4614      	mov	r4, r2
 8000ba4:	469c      	mov	ip, r3
 8000ba6:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000baa:	4665      	mov	r5, ip
 8000bac:	4626      	mov	r6, r4
 8000bae:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000bb0:	6028      	str	r0, [r5, #0]
 8000bb2:	6069      	str	r1, [r5, #4]
 8000bb4:	60aa      	str	r2, [r5, #8]
 8000bb6:	60eb      	str	r3, [r5, #12]
 8000bb8:	3410      	adds	r4, #16
 8000bba:	f10c 0c10 	add.w	ip, ip, #16
 8000bbe:	4574      	cmp	r4, lr
 8000bc0:	d1f3      	bne.n	8000baa <tcp_http_mt+0x58e>
 8000bc2:	4663      	mov	r3, ip
 8000bc4:	4622      	mov	r2, r4
 8000bc6:	6810      	ldr	r0, [r2, #0]
 8000bc8:	6018      	str	r0, [r3, #0]
 8000bca:	8892      	ldrh	r2, [r2, #4]
 8000bcc:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>2:  <input type='text' name='ipDestino2'></td>");
 8000bce:	6838      	ldr	r0, [r7, #0]
 8000bd0:	f7ff fabe 	bl	8000150 <strlen>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	461a      	mov	r2, r3
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	4413      	add	r3, r2
 8000bdc:	4a67      	ldr	r2, [pc, #412]	; (8000d7c <tcp_http_mt+0x760>)
 8000bde:	4614      	mov	r4, r2
 8000be0:	469c      	mov	ip, r3
 8000be2:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000be6:	4665      	mov	r5, ip
 8000be8:	4626      	mov	r6, r4
 8000bea:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000bec:	6028      	str	r0, [r5, #0]
 8000bee:	6069      	str	r1, [r5, #4]
 8000bf0:	60aa      	str	r2, [r5, #8]
 8000bf2:	60eb      	str	r3, [r5, #12]
 8000bf4:	3410      	adds	r4, #16
 8000bf6:	f10c 0c10 	add.w	ip, ip, #16
 8000bfa:	4574      	cmp	r4, lr
 8000bfc:	d1f3      	bne.n	8000be6 <tcp_http_mt+0x5ca>
 8000bfe:	4663      	mov	r3, ip
 8000c00:	4622      	mov	r2, r4
 8000c02:	6810      	ldr	r0, [r2, #0]
 8000c04:	6018      	str	r0, [r3, #0]
 8000c06:	8891      	ldrh	r1, [r2, #4]
 8000c08:	7992      	ldrb	r2, [r2, #6]
 8000c0a:	8099      	strh	r1, [r3, #4]
 8000c0c:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino2'></td></tr>");
 8000c0e:	6838      	ldr	r0, [r7, #0]
 8000c10:	f7ff fa9e 	bl	8000150 <strlen>
 8000c14:	4603      	mov	r3, r0
 8000c16:	461a      	mov	r2, r3
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	4413      	add	r3, r2
 8000c1c:	4a58      	ldr	r2, [pc, #352]	; (8000d80 <tcp_http_mt+0x764>)
 8000c1e:	4614      	mov	r4, r2
 8000c20:	469c      	mov	ip, r3
 8000c22:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000c26:	4665      	mov	r5, ip
 8000c28:	4626      	mov	r6, r4
 8000c2a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000c2c:	6028      	str	r0, [r5, #0]
 8000c2e:	6069      	str	r1, [r5, #4]
 8000c30:	60aa      	str	r2, [r5, #8]
 8000c32:	60eb      	str	r3, [r5, #12]
 8000c34:	3410      	adds	r4, #16
 8000c36:	f10c 0c10 	add.w	ip, ip, #16
 8000c3a:	4574      	cmp	r4, lr
 8000c3c:	d1f3      	bne.n	8000c26 <tcp_http_mt+0x60a>
 8000c3e:	4663      	mov	r3, ip
 8000c40:	4622      	mov	r2, r4
 8000c42:	6810      	ldr	r0, [r2, #0]
 8000c44:	6018      	str	r0, [r3, #0]
 8000c46:	8892      	ldrh	r2, [r2, #4]
 8000c48:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>3:  <input type='text' name='ipDestino3'></td>");
 8000c4a:	6838      	ldr	r0, [r7, #0]
 8000c4c:	f7ff fa80 	bl	8000150 <strlen>
 8000c50:	4603      	mov	r3, r0
 8000c52:	461a      	mov	r2, r3
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	4413      	add	r3, r2
 8000c58:	4a4a      	ldr	r2, [pc, #296]	; (8000d84 <tcp_http_mt+0x768>)
 8000c5a:	4614      	mov	r4, r2
 8000c5c:	469c      	mov	ip, r3
 8000c5e:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000c62:	4665      	mov	r5, ip
 8000c64:	4626      	mov	r6, r4
 8000c66:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000c68:	6028      	str	r0, [r5, #0]
 8000c6a:	6069      	str	r1, [r5, #4]
 8000c6c:	60aa      	str	r2, [r5, #8]
 8000c6e:	60eb      	str	r3, [r5, #12]
 8000c70:	3410      	adds	r4, #16
 8000c72:	f10c 0c10 	add.w	ip, ip, #16
 8000c76:	4574      	cmp	r4, lr
 8000c78:	d1f3      	bne.n	8000c62 <tcp_http_mt+0x646>
 8000c7a:	4663      	mov	r3, ip
 8000c7c:	4622      	mov	r2, r4
 8000c7e:	6810      	ldr	r0, [r2, #0]
 8000c80:	6018      	str	r0, [r3, #0]
 8000c82:	8891      	ldrh	r1, [r2, #4]
 8000c84:	7992      	ldrb	r2, [r2, #6]
 8000c86:	8099      	strh	r1, [r3, #4]
 8000c88:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino3'></td></tr>");
 8000c8a:	6838      	ldr	r0, [r7, #0]
 8000c8c:	f7ff fa60 	bl	8000150 <strlen>
 8000c90:	4603      	mov	r3, r0
 8000c92:	461a      	mov	r2, r3
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	4413      	add	r3, r2
 8000c98:	4a3b      	ldr	r2, [pc, #236]	; (8000d88 <tcp_http_mt+0x76c>)
 8000c9a:	4614      	mov	r4, r2
 8000c9c:	469c      	mov	ip, r3
 8000c9e:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000ca2:	4665      	mov	r5, ip
 8000ca4:	4626      	mov	r6, r4
 8000ca6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000ca8:	6028      	str	r0, [r5, #0]
 8000caa:	6069      	str	r1, [r5, #4]
 8000cac:	60aa      	str	r2, [r5, #8]
 8000cae:	60eb      	str	r3, [r5, #12]
 8000cb0:	3410      	adds	r4, #16
 8000cb2:	f10c 0c10 	add.w	ip, ip, #16
 8000cb6:	4574      	cmp	r4, lr
 8000cb8:	d1f3      	bne.n	8000ca2 <tcp_http_mt+0x686>
 8000cba:	4663      	mov	r3, ip
 8000cbc:	4622      	mov	r2, r4
 8000cbe:	6810      	ldr	r0, [r2, #0]
 8000cc0:	6018      	str	r0, [r3, #0]
 8000cc2:	8892      	ldrh	r2, [r2, #4]
 8000cc4:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>4:  <input type='text' name='ipDestino4'></td>");
 8000cc6:	6838      	ldr	r0, [r7, #0]
 8000cc8:	f7ff fa42 	bl	8000150 <strlen>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	461a      	mov	r2, r3
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	4a2d      	ldr	r2, [pc, #180]	; (8000d8c <tcp_http_mt+0x770>)
 8000cd6:	4614      	mov	r4, r2
 8000cd8:	469c      	mov	ip, r3
 8000cda:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000cde:	4665      	mov	r5, ip
 8000ce0:	4626      	mov	r6, r4
 8000ce2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000ce4:	6028      	str	r0, [r5, #0]
 8000ce6:	6069      	str	r1, [r5, #4]
 8000ce8:	60aa      	str	r2, [r5, #8]
 8000cea:	60eb      	str	r3, [r5, #12]
 8000cec:	3410      	adds	r4, #16
 8000cee:	f10c 0c10 	add.w	ip, ip, #16
 8000cf2:	4574      	cmp	r4, lr
 8000cf4:	d1f3      	bne.n	8000cde <tcp_http_mt+0x6c2>
 8000cf6:	4663      	mov	r3, ip
 8000cf8:	4622      	mov	r2, r4
 8000cfa:	6810      	ldr	r0, [r2, #0]
 8000cfc:	6018      	str	r0, [r3, #0]
 8000cfe:	8891      	ldrh	r1, [r2, #4]
 8000d00:	7992      	ldrb	r2, [r2, #6]
 8000d02:	8099      	strh	r1, [r3, #4]
 8000d04:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino4'></td></tr>");
 8000d06:	6838      	ldr	r0, [r7, #0]
 8000d08:	f7ff fa22 	bl	8000150 <strlen>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	461a      	mov	r2, r3
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	4413      	add	r3, r2
 8000d14:	4a1e      	ldr	r2, [pc, #120]	; (8000d90 <tcp_http_mt+0x774>)
 8000d16:	4614      	mov	r4, r2
 8000d18:	469c      	mov	ip, r3
 8000d1a:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000d1e:	4665      	mov	r5, ip
 8000d20:	4626      	mov	r6, r4
 8000d22:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000d24:	6028      	str	r0, [r5, #0]
 8000d26:	6069      	str	r1, [r5, #4]
 8000d28:	60aa      	str	r2, [r5, #8]
 8000d2a:	60eb      	str	r3, [r5, #12]
 8000d2c:	3410      	adds	r4, #16
 8000d2e:	f10c 0c10 	add.w	ip, ip, #16
 8000d32:	4574      	cmp	r4, lr
 8000d34:	d1f3      	bne.n	8000d1e <tcp_http_mt+0x702>
 8000d36:	4663      	mov	r3, ip
 8000d38:	4622      	mov	r2, r4
 8000d3a:	6810      	ldr	r0, [r2, #0]
 8000d3c:	6018      	str	r0, [r3, #0]
 8000d3e:	8892      	ldrh	r2, [r2, #4]
 8000d40:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>5:  <input type='text' name='ipDestino5'></td>");
 8000d42:	6838      	ldr	r0, [r7, #0]
 8000d44:	f7ff fa04 	bl	8000150 <strlen>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	4413      	add	r3, r2
 8000d50:	4a10      	ldr	r2, [pc, #64]	; (8000d94 <tcp_http_mt+0x778>)
 8000d52:	4614      	mov	r4, r2
 8000d54:	469c      	mov	ip, r3
 8000d56:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000d5a:	e01d      	b.n	8000d98 <tcp_http_mt+0x77c>
 8000d5c:	080079ac 	.word	0x080079ac
 8000d60:	08007720 	.word	0x08007720
 8000d64:	080079b8 	.word	0x080079b8
 8000d68:	080079e4 	.word	0x080079e4
 8000d6c:	08007a04 	.word	0x08007a04
 8000d70:	08007a34 	.word	0x08007a34
 8000d74:	08007a60 	.word	0x08007a60
 8000d78:	08007a98 	.word	0x08007a98
 8000d7c:	08007ad0 	.word	0x08007ad0
 8000d80:	08007b08 	.word	0x08007b08
 8000d84:	08007b40 	.word	0x08007b40
 8000d88:	08007b78 	.word	0x08007b78
 8000d8c:	08007bb0 	.word	0x08007bb0
 8000d90:	08007be8 	.word	0x08007be8
 8000d94:	08007c20 	.word	0x08007c20
 8000d98:	4665      	mov	r5, ip
 8000d9a:	4626      	mov	r6, r4
 8000d9c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000d9e:	6028      	str	r0, [r5, #0]
 8000da0:	6069      	str	r1, [r5, #4]
 8000da2:	60aa      	str	r2, [r5, #8]
 8000da4:	60eb      	str	r3, [r5, #12]
 8000da6:	3410      	adds	r4, #16
 8000da8:	f10c 0c10 	add.w	ip, ip, #16
 8000dac:	4574      	cmp	r4, lr
 8000dae:	d1f3      	bne.n	8000d98 <tcp_http_mt+0x77c>
 8000db0:	4663      	mov	r3, ip
 8000db2:	4622      	mov	r2, r4
 8000db4:	6810      	ldr	r0, [r2, #0]
 8000db6:	6018      	str	r0, [r3, #0]
 8000db8:	8891      	ldrh	r1, [r2, #4]
 8000dba:	7992      	ldrb	r2, [r2, #6]
 8000dbc:	8099      	strh	r1, [r3, #4]
 8000dbe:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino5'></td></tr>");
 8000dc0:	6838      	ldr	r0, [r7, #0]
 8000dc2:	f7ff f9c5 	bl	8000150 <strlen>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	461a      	mov	r2, r3
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	4413      	add	r3, r2
 8000dce:	4acb      	ldr	r2, [pc, #812]	; (80010fc <tcp_http_mt+0xae0>)
 8000dd0:	4614      	mov	r4, r2
 8000dd2:	469c      	mov	ip, r3
 8000dd4:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000dd8:	4665      	mov	r5, ip
 8000dda:	4626      	mov	r6, r4
 8000ddc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000dde:	6028      	str	r0, [r5, #0]
 8000de0:	6069      	str	r1, [r5, #4]
 8000de2:	60aa      	str	r2, [r5, #8]
 8000de4:	60eb      	str	r3, [r5, #12]
 8000de6:	3410      	adds	r4, #16
 8000de8:	f10c 0c10 	add.w	ip, ip, #16
 8000dec:	4574      	cmp	r4, lr
 8000dee:	d1f3      	bne.n	8000dd8 <tcp_http_mt+0x7bc>
 8000df0:	4663      	mov	r3, ip
 8000df2:	4622      	mov	r2, r4
 8000df4:	6810      	ldr	r0, [r2, #0]
 8000df6:	6018      	str	r0, [r3, #0]
 8000df8:	8892      	ldrh	r2, [r2, #4]
 8000dfa:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>6:  <input type='text' name='ipDestino6'></td>");
 8000dfc:	6838      	ldr	r0, [r7, #0]
 8000dfe:	f7ff f9a7 	bl	8000150 <strlen>
 8000e02:	4603      	mov	r3, r0
 8000e04:	461a      	mov	r2, r3
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	4413      	add	r3, r2
 8000e0a:	4abd      	ldr	r2, [pc, #756]	; (8001100 <tcp_http_mt+0xae4>)
 8000e0c:	4614      	mov	r4, r2
 8000e0e:	469c      	mov	ip, r3
 8000e10:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000e14:	4665      	mov	r5, ip
 8000e16:	4626      	mov	r6, r4
 8000e18:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000e1a:	6028      	str	r0, [r5, #0]
 8000e1c:	6069      	str	r1, [r5, #4]
 8000e1e:	60aa      	str	r2, [r5, #8]
 8000e20:	60eb      	str	r3, [r5, #12]
 8000e22:	3410      	adds	r4, #16
 8000e24:	f10c 0c10 	add.w	ip, ip, #16
 8000e28:	4574      	cmp	r4, lr
 8000e2a:	d1f3      	bne.n	8000e14 <tcp_http_mt+0x7f8>
 8000e2c:	4663      	mov	r3, ip
 8000e2e:	4622      	mov	r2, r4
 8000e30:	6810      	ldr	r0, [r2, #0]
 8000e32:	6018      	str	r0, [r3, #0]
 8000e34:	8891      	ldrh	r1, [r2, #4]
 8000e36:	7992      	ldrb	r2, [r2, #6]
 8000e38:	8099      	strh	r1, [r3, #4]
 8000e3a:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino6'></td></tr>");
 8000e3c:	6838      	ldr	r0, [r7, #0]
 8000e3e:	f7ff f987 	bl	8000150 <strlen>
 8000e42:	4603      	mov	r3, r0
 8000e44:	461a      	mov	r2, r3
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	4413      	add	r3, r2
 8000e4a:	4aae      	ldr	r2, [pc, #696]	; (8001104 <tcp_http_mt+0xae8>)
 8000e4c:	4614      	mov	r4, r2
 8000e4e:	469c      	mov	ip, r3
 8000e50:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000e54:	4665      	mov	r5, ip
 8000e56:	4626      	mov	r6, r4
 8000e58:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000e5a:	6028      	str	r0, [r5, #0]
 8000e5c:	6069      	str	r1, [r5, #4]
 8000e5e:	60aa      	str	r2, [r5, #8]
 8000e60:	60eb      	str	r3, [r5, #12]
 8000e62:	3410      	adds	r4, #16
 8000e64:	f10c 0c10 	add.w	ip, ip, #16
 8000e68:	4574      	cmp	r4, lr
 8000e6a:	d1f3      	bne.n	8000e54 <tcp_http_mt+0x838>
 8000e6c:	4663      	mov	r3, ip
 8000e6e:	4622      	mov	r2, r4
 8000e70:	6810      	ldr	r0, [r2, #0]
 8000e72:	6018      	str	r0, [r3, #0]
 8000e74:	8892      	ldrh	r2, [r2, #4]
 8000e76:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>7:  <input type='text' name='ipDestino7'></td>");
 8000e78:	6838      	ldr	r0, [r7, #0]
 8000e7a:	f7ff f969 	bl	8000150 <strlen>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	461a      	mov	r2, r3
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	4413      	add	r3, r2
 8000e86:	4aa0      	ldr	r2, [pc, #640]	; (8001108 <tcp_http_mt+0xaec>)
 8000e88:	4614      	mov	r4, r2
 8000e8a:	469c      	mov	ip, r3
 8000e8c:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000e90:	4665      	mov	r5, ip
 8000e92:	4626      	mov	r6, r4
 8000e94:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000e96:	6028      	str	r0, [r5, #0]
 8000e98:	6069      	str	r1, [r5, #4]
 8000e9a:	60aa      	str	r2, [r5, #8]
 8000e9c:	60eb      	str	r3, [r5, #12]
 8000e9e:	3410      	adds	r4, #16
 8000ea0:	f10c 0c10 	add.w	ip, ip, #16
 8000ea4:	4574      	cmp	r4, lr
 8000ea6:	d1f3      	bne.n	8000e90 <tcp_http_mt+0x874>
 8000ea8:	4663      	mov	r3, ip
 8000eaa:	4622      	mov	r2, r4
 8000eac:	6810      	ldr	r0, [r2, #0]
 8000eae:	6018      	str	r0, [r3, #0]
 8000eb0:	8891      	ldrh	r1, [r2, #4]
 8000eb2:	7992      	ldrb	r2, [r2, #6]
 8000eb4:	8099      	strh	r1, [r3, #4]
 8000eb6:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino7'></td></tr>");
 8000eb8:	6838      	ldr	r0, [r7, #0]
 8000eba:	f7ff f949 	bl	8000150 <strlen>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	4a91      	ldr	r2, [pc, #580]	; (800110c <tcp_http_mt+0xaf0>)
 8000ec8:	4614      	mov	r4, r2
 8000eca:	469c      	mov	ip, r3
 8000ecc:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000ed0:	4665      	mov	r5, ip
 8000ed2:	4626      	mov	r6, r4
 8000ed4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000ed6:	6028      	str	r0, [r5, #0]
 8000ed8:	6069      	str	r1, [r5, #4]
 8000eda:	60aa      	str	r2, [r5, #8]
 8000edc:	60eb      	str	r3, [r5, #12]
 8000ede:	3410      	adds	r4, #16
 8000ee0:	f10c 0c10 	add.w	ip, ip, #16
 8000ee4:	4574      	cmp	r4, lr
 8000ee6:	d1f3      	bne.n	8000ed0 <tcp_http_mt+0x8b4>
 8000ee8:	4663      	mov	r3, ip
 8000eea:	4622      	mov	r2, r4
 8000eec:	6810      	ldr	r0, [r2, #0]
 8000eee:	6018      	str	r0, [r3, #0]
 8000ef0:	8892      	ldrh	r2, [r2, #4]
 8000ef2:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>8:  <input type='text' name='ipDestino8'></td>");
 8000ef4:	6838      	ldr	r0, [r7, #0]
 8000ef6:	f7ff f92b 	bl	8000150 <strlen>
 8000efa:	4603      	mov	r3, r0
 8000efc:	461a      	mov	r2, r3
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	4413      	add	r3, r2
 8000f02:	4a83      	ldr	r2, [pc, #524]	; (8001110 <tcp_http_mt+0xaf4>)
 8000f04:	4614      	mov	r4, r2
 8000f06:	469c      	mov	ip, r3
 8000f08:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000f0c:	4665      	mov	r5, ip
 8000f0e:	4626      	mov	r6, r4
 8000f10:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000f12:	6028      	str	r0, [r5, #0]
 8000f14:	6069      	str	r1, [r5, #4]
 8000f16:	60aa      	str	r2, [r5, #8]
 8000f18:	60eb      	str	r3, [r5, #12]
 8000f1a:	3410      	adds	r4, #16
 8000f1c:	f10c 0c10 	add.w	ip, ip, #16
 8000f20:	4574      	cmp	r4, lr
 8000f22:	d1f3      	bne.n	8000f0c <tcp_http_mt+0x8f0>
 8000f24:	4663      	mov	r3, ip
 8000f26:	4622      	mov	r2, r4
 8000f28:	6810      	ldr	r0, [r2, #0]
 8000f2a:	6018      	str	r0, [r3, #0]
 8000f2c:	8891      	ldrh	r1, [r2, #4]
 8000f2e:	7992      	ldrb	r2, [r2, #6]
 8000f30:	8099      	strh	r1, [r3, #4]
 8000f32:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino8'></td></tr>");
 8000f34:	6838      	ldr	r0, [r7, #0]
 8000f36:	f7ff f90b 	bl	8000150 <strlen>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	4413      	add	r3, r2
 8000f42:	4a74      	ldr	r2, [pc, #464]	; (8001114 <tcp_http_mt+0xaf8>)
 8000f44:	4614      	mov	r4, r2
 8000f46:	469c      	mov	ip, r3
 8000f48:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000f4c:	4665      	mov	r5, ip
 8000f4e:	4626      	mov	r6, r4
 8000f50:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000f52:	6028      	str	r0, [r5, #0]
 8000f54:	6069      	str	r1, [r5, #4]
 8000f56:	60aa      	str	r2, [r5, #8]
 8000f58:	60eb      	str	r3, [r5, #12]
 8000f5a:	3410      	adds	r4, #16
 8000f5c:	f10c 0c10 	add.w	ip, ip, #16
 8000f60:	4574      	cmp	r4, lr
 8000f62:	d1f3      	bne.n	8000f4c <tcp_http_mt+0x930>
 8000f64:	4663      	mov	r3, ip
 8000f66:	4622      	mov	r2, r4
 8000f68:	6810      	ldr	r0, [r2, #0]
 8000f6a:	6018      	str	r0, [r3, #0]
 8000f6c:	8892      	ldrh	r2, [r2, #4]
 8000f6e:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>9:  <input type='text' name='ipDestino9'></td>");
 8000f70:	6838      	ldr	r0, [r7, #0]
 8000f72:	f7ff f8ed 	bl	8000150 <strlen>
 8000f76:	4603      	mov	r3, r0
 8000f78:	461a      	mov	r2, r3
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	4413      	add	r3, r2
 8000f7e:	4a66      	ldr	r2, [pc, #408]	; (8001118 <tcp_http_mt+0xafc>)
 8000f80:	4614      	mov	r4, r2
 8000f82:	469c      	mov	ip, r3
 8000f84:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000f88:	4665      	mov	r5, ip
 8000f8a:	4626      	mov	r6, r4
 8000f8c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000f8e:	6028      	str	r0, [r5, #0]
 8000f90:	6069      	str	r1, [r5, #4]
 8000f92:	60aa      	str	r2, [r5, #8]
 8000f94:	60eb      	str	r3, [r5, #12]
 8000f96:	3410      	adds	r4, #16
 8000f98:	f10c 0c10 	add.w	ip, ip, #16
 8000f9c:	4574      	cmp	r4, lr
 8000f9e:	d1f3      	bne.n	8000f88 <tcp_http_mt+0x96c>
 8000fa0:	4663      	mov	r3, ip
 8000fa2:	4622      	mov	r2, r4
 8000fa4:	6810      	ldr	r0, [r2, #0]
 8000fa6:	6018      	str	r0, [r3, #0]
 8000fa8:	8891      	ldrh	r1, [r2, #4]
 8000faa:	7992      	ldrb	r2, [r2, #6]
 8000fac:	8099      	strh	r1, [r3, #4]
 8000fae:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<td><input type='text' name='releDestino9'></td></tr>");
 8000fb0:	6838      	ldr	r0, [r7, #0]
 8000fb2:	f7ff f8cd 	bl	8000150 <strlen>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	461a      	mov	r2, r3
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	4a57      	ldr	r2, [pc, #348]	; (800111c <tcp_http_mt+0xb00>)
 8000fc0:	4614      	mov	r4, r2
 8000fc2:	469c      	mov	ip, r3
 8000fc4:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8000fc8:	4665      	mov	r5, ip
 8000fca:	4626      	mov	r6, r4
 8000fcc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000fce:	6028      	str	r0, [r5, #0]
 8000fd0:	6069      	str	r1, [r5, #4]
 8000fd2:	60aa      	str	r2, [r5, #8]
 8000fd4:	60eb      	str	r3, [r5, #12]
 8000fd6:	3410      	adds	r4, #16
 8000fd8:	f10c 0c10 	add.w	ip, ip, #16
 8000fdc:	4574      	cmp	r4, lr
 8000fde:	d1f3      	bne.n	8000fc8 <tcp_http_mt+0x9ac>
 8000fe0:	4663      	mov	r3, ip
 8000fe2:	4622      	mov	r2, r4
 8000fe4:	6810      	ldr	r0, [r2, #0]
 8000fe6:	6018      	str	r0, [r3, #0]
 8000fe8:	8892      	ldrh	r2, [r2, #4]
 8000fea:	809a      	strh	r2, [r3, #4]

							strcat((char*)buf, "<tr><td>10: <input type='text' name='ipDestino10'></td>");
 8000fec:	6838      	ldr	r0, [r7, #0]
 8000fee:	f7ff f8af 	bl	8000150 <strlen>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	4a49      	ldr	r2, [pc, #292]	; (8001120 <tcp_http_mt+0xb04>)
 8000ffc:	4614      	mov	r4, r2
 8000ffe:	469c      	mov	ip, r3
 8001000:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001004:	4665      	mov	r5, ip
 8001006:	4626      	mov	r6, r4
 8001008:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800100a:	6028      	str	r0, [r5, #0]
 800100c:	6069      	str	r1, [r5, #4]
 800100e:	60aa      	str	r2, [r5, #8]
 8001010:	60eb      	str	r3, [r5, #12]
 8001012:	3410      	adds	r4, #16
 8001014:	f10c 0c10 	add.w	ip, ip, #16
 8001018:	4574      	cmp	r4, lr
 800101a:	d1f3      	bne.n	8001004 <tcp_http_mt+0x9e8>
 800101c:	4662      	mov	r2, ip
 800101e:	4623      	mov	r3, r4
 8001020:	cb03      	ldmia	r3!, {r0, r1}
 8001022:	6010      	str	r0, [r2, #0]
 8001024:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino10'></td></tr>");
 8001026:	6838      	ldr	r0, [r7, #0]
 8001028:	f7ff f892 	bl	8000150 <strlen>
 800102c:	4603      	mov	r3, r0
 800102e:	461a      	mov	r2, r3
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	4413      	add	r3, r2
 8001034:	4a3b      	ldr	r2, [pc, #236]	; (8001124 <tcp_http_mt+0xb08>)
 8001036:	4614      	mov	r4, r2
 8001038:	469c      	mov	ip, r3
 800103a:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 800103e:	4665      	mov	r5, ip
 8001040:	4626      	mov	r6, r4
 8001042:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001044:	6028      	str	r0, [r5, #0]
 8001046:	6069      	str	r1, [r5, #4]
 8001048:	60aa      	str	r2, [r5, #8]
 800104a:	60eb      	str	r3, [r5, #12]
 800104c:	3410      	adds	r4, #16
 800104e:	f10c 0c10 	add.w	ip, ip, #16
 8001052:	4574      	cmp	r4, lr
 8001054:	d1f3      	bne.n	800103e <tcp_http_mt+0xa22>
 8001056:	4663      	mov	r3, ip
 8001058:	4622      	mov	r2, r4
 800105a:	6810      	ldr	r0, [r2, #0]
 800105c:	6018      	str	r0, [r3, #0]
 800105e:	8891      	ldrh	r1, [r2, #4]
 8001060:	7992      	ldrb	r2, [r2, #6]
 8001062:	8099      	strh	r1, [r3, #4]
 8001064:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "<tr><td>11: <input type='text' name='ipDestino11'></td>");
 8001066:	6838      	ldr	r0, [r7, #0]
 8001068:	f7ff f872 	bl	8000150 <strlen>
 800106c:	4603      	mov	r3, r0
 800106e:	461a      	mov	r2, r3
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	4413      	add	r3, r2
 8001074:	4a2c      	ldr	r2, [pc, #176]	; (8001128 <tcp_http_mt+0xb0c>)
 8001076:	4614      	mov	r4, r2
 8001078:	469c      	mov	ip, r3
 800107a:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 800107e:	4665      	mov	r5, ip
 8001080:	4626      	mov	r6, r4
 8001082:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001084:	6028      	str	r0, [r5, #0]
 8001086:	6069      	str	r1, [r5, #4]
 8001088:	60aa      	str	r2, [r5, #8]
 800108a:	60eb      	str	r3, [r5, #12]
 800108c:	3410      	adds	r4, #16
 800108e:	f10c 0c10 	add.w	ip, ip, #16
 8001092:	4574      	cmp	r4, lr
 8001094:	d1f3      	bne.n	800107e <tcp_http_mt+0xa62>
 8001096:	4662      	mov	r2, ip
 8001098:	4623      	mov	r3, r4
 800109a:	cb03      	ldmia	r3!, {r0, r1}
 800109c:	6010      	str	r0, [r2, #0]
 800109e:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino11'></td></tr>");
 80010a0:	6838      	ldr	r0, [r7, #0]
 80010a2:	f7ff f855 	bl	8000150 <strlen>
 80010a6:	4603      	mov	r3, r0
 80010a8:	461a      	mov	r2, r3
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	4413      	add	r3, r2
 80010ae:	4a1f      	ldr	r2, [pc, #124]	; (800112c <tcp_http_mt+0xb10>)
 80010b0:	4614      	mov	r4, r2
 80010b2:	469c      	mov	ip, r3
 80010b4:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80010b8:	4665      	mov	r5, ip
 80010ba:	4626      	mov	r6, r4
 80010bc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80010be:	6028      	str	r0, [r5, #0]
 80010c0:	6069      	str	r1, [r5, #4]
 80010c2:	60aa      	str	r2, [r5, #8]
 80010c4:	60eb      	str	r3, [r5, #12]
 80010c6:	3410      	adds	r4, #16
 80010c8:	f10c 0c10 	add.w	ip, ip, #16
 80010cc:	4574      	cmp	r4, lr
 80010ce:	d1f3      	bne.n	80010b8 <tcp_http_mt+0xa9c>
 80010d0:	4663      	mov	r3, ip
 80010d2:	4622      	mov	r2, r4
 80010d4:	6810      	ldr	r0, [r2, #0]
 80010d6:	6018      	str	r0, [r3, #0]
 80010d8:	8891      	ldrh	r1, [r2, #4]
 80010da:	7992      	ldrb	r2, [r2, #6]
 80010dc:	8099      	strh	r1, [r3, #4]
 80010de:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "<tr><td>12: <input type='text' name='ipDestino12'></td>");
 80010e0:	6838      	ldr	r0, [r7, #0]
 80010e2:	f7ff f835 	bl	8000150 <strlen>
 80010e6:	4603      	mov	r3, r0
 80010e8:	461a      	mov	r2, r3
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	4413      	add	r3, r2
 80010ee:	4a10      	ldr	r2, [pc, #64]	; (8001130 <tcp_http_mt+0xb14>)
 80010f0:	4614      	mov	r4, r2
 80010f2:	469c      	mov	ip, r3
 80010f4:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80010f8:	e01c      	b.n	8001134 <tcp_http_mt+0xb18>
 80010fa:	bf00      	nop
 80010fc:	08007c58 	.word	0x08007c58
 8001100:	08007c90 	.word	0x08007c90
 8001104:	08007cc8 	.word	0x08007cc8
 8001108:	08007d00 	.word	0x08007d00
 800110c:	08007d38 	.word	0x08007d38
 8001110:	08007d70 	.word	0x08007d70
 8001114:	08007da8 	.word	0x08007da8
 8001118:	08007de0 	.word	0x08007de0
 800111c:	08007e18 	.word	0x08007e18
 8001120:	08007e50 	.word	0x08007e50
 8001124:	08007e88 	.word	0x08007e88
 8001128:	08007ec0 	.word	0x08007ec0
 800112c:	08007ef8 	.word	0x08007ef8
 8001130:	08007f30 	.word	0x08007f30
 8001134:	4665      	mov	r5, ip
 8001136:	4626      	mov	r6, r4
 8001138:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800113a:	6028      	str	r0, [r5, #0]
 800113c:	6069      	str	r1, [r5, #4]
 800113e:	60aa      	str	r2, [r5, #8]
 8001140:	60eb      	str	r3, [r5, #12]
 8001142:	3410      	adds	r4, #16
 8001144:	f10c 0c10 	add.w	ip, ip, #16
 8001148:	4574      	cmp	r4, lr
 800114a:	d1f3      	bne.n	8001134 <tcp_http_mt+0xb18>
 800114c:	4662      	mov	r2, ip
 800114e:	4623      	mov	r3, r4
 8001150:	cb03      	ldmia	r3!, {r0, r1}
 8001152:	6010      	str	r0, [r2, #0]
 8001154:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino12'></td></tr>");
 8001156:	6838      	ldr	r0, [r7, #0]
 8001158:	f7fe fffa 	bl	8000150 <strlen>
 800115c:	4603      	mov	r3, r0
 800115e:	461a      	mov	r2, r3
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	4413      	add	r3, r2
 8001164:	4a9a      	ldr	r2, [pc, #616]	; (80013d0 <tcp_http_mt+0xdb4>)
 8001166:	4614      	mov	r4, r2
 8001168:	469c      	mov	ip, r3
 800116a:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 800116e:	4665      	mov	r5, ip
 8001170:	4626      	mov	r6, r4
 8001172:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001174:	6028      	str	r0, [r5, #0]
 8001176:	6069      	str	r1, [r5, #4]
 8001178:	60aa      	str	r2, [r5, #8]
 800117a:	60eb      	str	r3, [r5, #12]
 800117c:	3410      	adds	r4, #16
 800117e:	f10c 0c10 	add.w	ip, ip, #16
 8001182:	4574      	cmp	r4, lr
 8001184:	d1f3      	bne.n	800116e <tcp_http_mt+0xb52>
 8001186:	4663      	mov	r3, ip
 8001188:	4622      	mov	r2, r4
 800118a:	6810      	ldr	r0, [r2, #0]
 800118c:	6018      	str	r0, [r3, #0]
 800118e:	8891      	ldrh	r1, [r2, #4]
 8001190:	7992      	ldrb	r2, [r2, #6]
 8001192:	8099      	strh	r1, [r3, #4]
 8001194:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "<tr><td>13: <input type='text' name='ipDestino13'></td>");
 8001196:	6838      	ldr	r0, [r7, #0]
 8001198:	f7fe ffda 	bl	8000150 <strlen>
 800119c:	4603      	mov	r3, r0
 800119e:	461a      	mov	r2, r3
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	4413      	add	r3, r2
 80011a4:	4a8b      	ldr	r2, [pc, #556]	; (80013d4 <tcp_http_mt+0xdb8>)
 80011a6:	4614      	mov	r4, r2
 80011a8:	469c      	mov	ip, r3
 80011aa:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80011ae:	4665      	mov	r5, ip
 80011b0:	4626      	mov	r6, r4
 80011b2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011b4:	6028      	str	r0, [r5, #0]
 80011b6:	6069      	str	r1, [r5, #4]
 80011b8:	60aa      	str	r2, [r5, #8]
 80011ba:	60eb      	str	r3, [r5, #12]
 80011bc:	3410      	adds	r4, #16
 80011be:	f10c 0c10 	add.w	ip, ip, #16
 80011c2:	4574      	cmp	r4, lr
 80011c4:	d1f3      	bne.n	80011ae <tcp_http_mt+0xb92>
 80011c6:	4662      	mov	r2, ip
 80011c8:	4623      	mov	r3, r4
 80011ca:	cb03      	ldmia	r3!, {r0, r1}
 80011cc:	6010      	str	r0, [r2, #0]
 80011ce:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino13'></td></tr>");
 80011d0:	6838      	ldr	r0, [r7, #0]
 80011d2:	f7fe ffbd 	bl	8000150 <strlen>
 80011d6:	4603      	mov	r3, r0
 80011d8:	461a      	mov	r2, r3
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	4413      	add	r3, r2
 80011de:	4a7e      	ldr	r2, [pc, #504]	; (80013d8 <tcp_http_mt+0xdbc>)
 80011e0:	4614      	mov	r4, r2
 80011e2:	469c      	mov	ip, r3
 80011e4:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80011e8:	4665      	mov	r5, ip
 80011ea:	4626      	mov	r6, r4
 80011ec:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011ee:	6028      	str	r0, [r5, #0]
 80011f0:	6069      	str	r1, [r5, #4]
 80011f2:	60aa      	str	r2, [r5, #8]
 80011f4:	60eb      	str	r3, [r5, #12]
 80011f6:	3410      	adds	r4, #16
 80011f8:	f10c 0c10 	add.w	ip, ip, #16
 80011fc:	4574      	cmp	r4, lr
 80011fe:	d1f3      	bne.n	80011e8 <tcp_http_mt+0xbcc>
 8001200:	4663      	mov	r3, ip
 8001202:	4622      	mov	r2, r4
 8001204:	6810      	ldr	r0, [r2, #0]
 8001206:	6018      	str	r0, [r3, #0]
 8001208:	8891      	ldrh	r1, [r2, #4]
 800120a:	7992      	ldrb	r2, [r2, #6]
 800120c:	8099      	strh	r1, [r3, #4]
 800120e:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "<tr><td>14: <input type='text' name='ipDestino14'></td>");
 8001210:	6838      	ldr	r0, [r7, #0]
 8001212:	f7fe ff9d 	bl	8000150 <strlen>
 8001216:	4603      	mov	r3, r0
 8001218:	461a      	mov	r2, r3
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	4413      	add	r3, r2
 800121e:	4a6f      	ldr	r2, [pc, #444]	; (80013dc <tcp_http_mt+0xdc0>)
 8001220:	4614      	mov	r4, r2
 8001222:	469c      	mov	ip, r3
 8001224:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001228:	4665      	mov	r5, ip
 800122a:	4626      	mov	r6, r4
 800122c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800122e:	6028      	str	r0, [r5, #0]
 8001230:	6069      	str	r1, [r5, #4]
 8001232:	60aa      	str	r2, [r5, #8]
 8001234:	60eb      	str	r3, [r5, #12]
 8001236:	3410      	adds	r4, #16
 8001238:	f10c 0c10 	add.w	ip, ip, #16
 800123c:	4574      	cmp	r4, lr
 800123e:	d1f3      	bne.n	8001228 <tcp_http_mt+0xc0c>
 8001240:	4662      	mov	r2, ip
 8001242:	4623      	mov	r3, r4
 8001244:	cb03      	ldmia	r3!, {r0, r1}
 8001246:	6010      	str	r0, [r2, #0]
 8001248:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino14'></td></tr>");
 800124a:	6838      	ldr	r0, [r7, #0]
 800124c:	f7fe ff80 	bl	8000150 <strlen>
 8001250:	4603      	mov	r3, r0
 8001252:	461a      	mov	r2, r3
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	4413      	add	r3, r2
 8001258:	4a61      	ldr	r2, [pc, #388]	; (80013e0 <tcp_http_mt+0xdc4>)
 800125a:	4614      	mov	r4, r2
 800125c:	469c      	mov	ip, r3
 800125e:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001262:	4665      	mov	r5, ip
 8001264:	4626      	mov	r6, r4
 8001266:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001268:	6028      	str	r0, [r5, #0]
 800126a:	6069      	str	r1, [r5, #4]
 800126c:	60aa      	str	r2, [r5, #8]
 800126e:	60eb      	str	r3, [r5, #12]
 8001270:	3410      	adds	r4, #16
 8001272:	f10c 0c10 	add.w	ip, ip, #16
 8001276:	4574      	cmp	r4, lr
 8001278:	d1f3      	bne.n	8001262 <tcp_http_mt+0xc46>
 800127a:	4663      	mov	r3, ip
 800127c:	4622      	mov	r2, r4
 800127e:	6810      	ldr	r0, [r2, #0]
 8001280:	6018      	str	r0, [r3, #0]
 8001282:	8891      	ldrh	r1, [r2, #4]
 8001284:	7992      	ldrb	r2, [r2, #6]
 8001286:	8099      	strh	r1, [r3, #4]
 8001288:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "<tr><td>15: <input type='text' name='ipDestino15'></td>");
 800128a:	6838      	ldr	r0, [r7, #0]
 800128c:	f7fe ff60 	bl	8000150 <strlen>
 8001290:	4603      	mov	r3, r0
 8001292:	461a      	mov	r2, r3
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	4413      	add	r3, r2
 8001298:	4a52      	ldr	r2, [pc, #328]	; (80013e4 <tcp_http_mt+0xdc8>)
 800129a:	4614      	mov	r4, r2
 800129c:	469c      	mov	ip, r3
 800129e:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80012a2:	4665      	mov	r5, ip
 80012a4:	4626      	mov	r6, r4
 80012a6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80012a8:	6028      	str	r0, [r5, #0]
 80012aa:	6069      	str	r1, [r5, #4]
 80012ac:	60aa      	str	r2, [r5, #8]
 80012ae:	60eb      	str	r3, [r5, #12]
 80012b0:	3410      	adds	r4, #16
 80012b2:	f10c 0c10 	add.w	ip, ip, #16
 80012b6:	4574      	cmp	r4, lr
 80012b8:	d1f3      	bne.n	80012a2 <tcp_http_mt+0xc86>
 80012ba:	4662      	mov	r2, ip
 80012bc:	4623      	mov	r3, r4
 80012be:	cb03      	ldmia	r3!, {r0, r1}
 80012c0:	6010      	str	r0, [r2, #0]
 80012c2:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino15'></td></tr>");
 80012c4:	6838      	ldr	r0, [r7, #0]
 80012c6:	f7fe ff43 	bl	8000150 <strlen>
 80012ca:	4603      	mov	r3, r0
 80012cc:	461a      	mov	r2, r3
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	4413      	add	r3, r2
 80012d2:	4a45      	ldr	r2, [pc, #276]	; (80013e8 <tcp_http_mt+0xdcc>)
 80012d4:	4614      	mov	r4, r2
 80012d6:	469c      	mov	ip, r3
 80012d8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80012dc:	4665      	mov	r5, ip
 80012de:	4626      	mov	r6, r4
 80012e0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80012e2:	6028      	str	r0, [r5, #0]
 80012e4:	6069      	str	r1, [r5, #4]
 80012e6:	60aa      	str	r2, [r5, #8]
 80012e8:	60eb      	str	r3, [r5, #12]
 80012ea:	3410      	adds	r4, #16
 80012ec:	f10c 0c10 	add.w	ip, ip, #16
 80012f0:	4574      	cmp	r4, lr
 80012f2:	d1f3      	bne.n	80012dc <tcp_http_mt+0xcc0>
 80012f4:	4663      	mov	r3, ip
 80012f6:	4622      	mov	r2, r4
 80012f8:	6810      	ldr	r0, [r2, #0]
 80012fa:	6018      	str	r0, [r3, #0]
 80012fc:	8891      	ldrh	r1, [r2, #4]
 80012fe:	7992      	ldrb	r2, [r2, #6]
 8001300:	8099      	strh	r1, [r3, #4]
 8001302:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "<tr><td>16: <input type='text' name='ipDestino16'></td>");
 8001304:	6838      	ldr	r0, [r7, #0]
 8001306:	f7fe ff23 	bl	8000150 <strlen>
 800130a:	4603      	mov	r3, r0
 800130c:	461a      	mov	r2, r3
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	4413      	add	r3, r2
 8001312:	4a36      	ldr	r2, [pc, #216]	; (80013ec <tcp_http_mt+0xdd0>)
 8001314:	4614      	mov	r4, r2
 8001316:	469c      	mov	ip, r3
 8001318:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 800131c:	4665      	mov	r5, ip
 800131e:	4626      	mov	r6, r4
 8001320:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001322:	6028      	str	r0, [r5, #0]
 8001324:	6069      	str	r1, [r5, #4]
 8001326:	60aa      	str	r2, [r5, #8]
 8001328:	60eb      	str	r3, [r5, #12]
 800132a:	3410      	adds	r4, #16
 800132c:	f10c 0c10 	add.w	ip, ip, #16
 8001330:	4574      	cmp	r4, lr
 8001332:	d1f3      	bne.n	800131c <tcp_http_mt+0xd00>
 8001334:	4662      	mov	r2, ip
 8001336:	4623      	mov	r3, r4
 8001338:	cb03      	ldmia	r3!, {r0, r1}
 800133a:	6010      	str	r0, [r2, #0]
 800133c:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<td><input type='text' name='releDestino16'></td></tr>");
 800133e:	6838      	ldr	r0, [r7, #0]
 8001340:	f7fe ff06 	bl	8000150 <strlen>
 8001344:	4603      	mov	r3, r0
 8001346:	461a      	mov	r2, r3
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	4413      	add	r3, r2
 800134c:	4a28      	ldr	r2, [pc, #160]	; (80013f0 <tcp_http_mt+0xdd4>)
 800134e:	4614      	mov	r4, r2
 8001350:	469c      	mov	ip, r3
 8001352:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001356:	4665      	mov	r5, ip
 8001358:	4626      	mov	r6, r4
 800135a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800135c:	6028      	str	r0, [r5, #0]
 800135e:	6069      	str	r1, [r5, #4]
 8001360:	60aa      	str	r2, [r5, #8]
 8001362:	60eb      	str	r3, [r5, #12]
 8001364:	3410      	adds	r4, #16
 8001366:	f10c 0c10 	add.w	ip, ip, #16
 800136a:	4574      	cmp	r4, lr
 800136c:	d1f3      	bne.n	8001356 <tcp_http_mt+0xd3a>
 800136e:	4663      	mov	r3, ip
 8001370:	4622      	mov	r2, r4
 8001372:	6810      	ldr	r0, [r2, #0]
 8001374:	6018      	str	r0, [r3, #0]
 8001376:	8891      	ldrh	r1, [r2, #4]
 8001378:	7992      	ldrb	r2, [r2, #6]
 800137a:	8099      	strh	r1, [r3, #4]
 800137c:	719a      	strb	r2, [r3, #6]

							strcat((char*)buf, "</table><br><button>Salvar</button><br><br><a href='http://192.168.0.231'>Voltar</a><br></center>");
 800137e:	6838      	ldr	r0, [r7, #0]
 8001380:	f7fe fee6 	bl	8000150 <strlen>
 8001384:	4603      	mov	r3, r0
 8001386:	461a      	mov	r2, r3
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	4413      	add	r3, r2
 800138c:	4a19      	ldr	r2, [pc, #100]	; (80013f4 <tcp_http_mt+0xdd8>)
 800138e:	4618      	mov	r0, r3
 8001390:	4611      	mov	r1, r2
 8001392:	2362      	movs	r3, #98	; 0x62
 8001394:	461a      	mov	r2, r3
 8001396:	f006 f944 	bl	8007622 <memcpy>

							strcat((char*)buf, "</body>");
 800139a:	6838      	ldr	r0, [r7, #0]
 800139c:	f7fe fed8 	bl	8000150 <strlen>
 80013a0:	4603      	mov	r3, r0
 80013a2:	461a      	mov	r2, r3
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	4413      	add	r3, r2
 80013a8:	4913      	ldr	r1, [pc, #76]	; (80013f8 <tcp_http_mt+0xddc>)
 80013aa:	461a      	mov	r2, r3
 80013ac:	460b      	mov	r3, r1
 80013ae:	cb03      	ldmia	r3!, {r0, r1}
 80013b0:	6010      	str	r0, [r2, #0]
 80013b2:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "</html>");
 80013b4:	6838      	ldr	r0, [r7, #0]
 80013b6:	f7fe fecb 	bl	8000150 <strlen>
 80013ba:	4603      	mov	r3, r0
 80013bc:	461a      	mov	r2, r3
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	4413      	add	r3, r2
 80013c2:	490e      	ldr	r1, [pc, #56]	; (80013fc <tcp_http_mt+0xde0>)
 80013c4:	461a      	mov	r2, r3
 80013c6:	460b      	mov	r3, r1
 80013c8:	cb03      	ldmia	r3!, {r0, r1}
 80013ca:	6010      	str	r0, [r2, #0]
 80013cc:	6051      	str	r1, [r2, #4]
 80013ce:	e103      	b.n	80015d8 <tcp_http_mt+0xfbc>
 80013d0:	08007f68 	.word	0x08007f68
 80013d4:	08007fa0 	.word	0x08007fa0
 80013d8:	08007fd8 	.word	0x08007fd8
 80013dc:	08008010 	.word	0x08008010
 80013e0:	08008048 	.word	0x08008048
 80013e4:	08008080 	.word	0x08008080
 80013e8:	080080b8 	.word	0x080080b8
 80013ec:	080080f0 	.word	0x080080f0
 80013f0:	08008128 	.word	0x08008128
 80013f4:	08008160 	.word	0x08008160
 80013f8:	0800799c 	.word	0x0800799c
 80013fc:	080079a4 	.word	0x080079a4
						}
						else
						{
							strcpy((char*)buf,"HTTP/1.0 200 OK\r\nContent-Type: text/html\r\n\r\n");
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	4aaa      	ldr	r2, [pc, #680]	; (80016ac <tcp_http_mt+0x1090>)
 8001404:	4614      	mov	r4, r2
 8001406:	469c      	mov	ip, r3
 8001408:	f104 0e20 	add.w	lr, r4, #32
 800140c:	4665      	mov	r5, ip
 800140e:	4626      	mov	r6, r4
 8001410:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001412:	6028      	str	r0, [r5, #0]
 8001414:	6069      	str	r1, [r5, #4]
 8001416:	60aa      	str	r2, [r5, #8]
 8001418:	60eb      	str	r3, [r5, #12]
 800141a:	3410      	adds	r4, #16
 800141c:	f10c 0c10 	add.w	ip, ip, #16
 8001420:	4574      	cmp	r4, lr
 8001422:	d1f3      	bne.n	800140c <tcp_http_mt+0xdf0>
 8001424:	4665      	mov	r5, ip
 8001426:	4623      	mov	r3, r4
 8001428:	cb07      	ldmia	r3!, {r0, r1, r2}
 800142a:	6028      	str	r0, [r5, #0]
 800142c:	6069      	str	r1, [r5, #4]
 800142e:	60aa      	str	r2, [r5, #8]
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	732b      	strb	r3, [r5, #12]
							strcat((char*)buf, "<html><head>");
 8001434:	6838      	ldr	r0, [r7, #0]
 8001436:	f7fe fe8b 	bl	8000150 <strlen>
 800143a:	4603      	mov	r3, r0
 800143c:	461a      	mov	r2, r3
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	4413      	add	r3, r2
 8001442:	4a9b      	ldr	r2, [pc, #620]	; (80016b0 <tcp_http_mt+0x1094>)
 8001444:	461c      	mov	r4, r3
 8001446:	4613      	mov	r3, r2
 8001448:	cb07      	ldmia	r3!, {r0, r1, r2}
 800144a:	6020      	str	r0, [r4, #0]
 800144c:	6061      	str	r1, [r4, #4]
 800144e:	60a2      	str	r2, [r4, #8]
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	7323      	strb	r3, [r4, #12]
							strcat((char*)buf, "<title>Escrava Config</title>");
 8001454:	6838      	ldr	r0, [r7, #0]
 8001456:	f7fe fe7b 	bl	8000150 <strlen>
 800145a:	4603      	mov	r3, r0
 800145c:	461a      	mov	r2, r3
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	4413      	add	r3, r2
 8001462:	4a94      	ldr	r2, [pc, #592]	; (80016b4 <tcp_http_mt+0x1098>)
 8001464:	461d      	mov	r5, r3
 8001466:	4614      	mov	r4, r2
 8001468:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800146a:	6028      	str	r0, [r5, #0]
 800146c:	6069      	str	r1, [r5, #4]
 800146e:	60aa      	str	r2, [r5, #8]
 8001470:	60eb      	str	r3, [r5, #12]
 8001472:	cc07      	ldmia	r4!, {r0, r1, r2}
 8001474:	6128      	str	r0, [r5, #16]
 8001476:	6169      	str	r1, [r5, #20]
 8001478:	61aa      	str	r2, [r5, #24]
 800147a:	8823      	ldrh	r3, [r4, #0]
 800147c:	83ab      	strh	r3, [r5, #28]
							strcat((char*)buf, "<link href='https://maxcdn.bootstrapcdn.com/bootstrap/3.3.1/css/bootstrap.min.css' rel='stylesheet'></link>");
 800147e:	6838      	ldr	r0, [r7, #0]
 8001480:	f7fe fe66 	bl	8000150 <strlen>
 8001484:	4603      	mov	r3, r0
 8001486:	461a      	mov	r2, r3
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	4413      	add	r3, r2
 800148c:	4a8a      	ldr	r2, [pc, #552]	; (80016b8 <tcp_http_mt+0x109c>)
 800148e:	4618      	mov	r0, r3
 8001490:	4611      	mov	r1, r2
 8001492:	236c      	movs	r3, #108	; 0x6c
 8001494:	461a      	mov	r2, r3
 8001496:	f006 f8c4 	bl	8007622 <memcpy>
							strcat((char*)buf, "</head>");
 800149a:	6838      	ldr	r0, [r7, #0]
 800149c:	f7fe fe58 	bl	8000150 <strlen>
 80014a0:	4603      	mov	r3, r0
 80014a2:	461a      	mov	r2, r3
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	4413      	add	r3, r2
 80014a8:	4984      	ldr	r1, [pc, #528]	; (80016bc <tcp_http_mt+0x10a0>)
 80014aa:	461a      	mov	r2, r3
 80014ac:	460b      	mov	r3, r1
 80014ae:	cb03      	ldmia	r3!, {r0, r1}
 80014b0:	6010      	str	r0, [r2, #0]
 80014b2:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "<body>");
 80014b4:	6838      	ldr	r0, [r7, #0]
 80014b6:	f7fe fe4b 	bl	8000150 <strlen>
 80014ba:	4603      	mov	r3, r0
 80014bc:	461a      	mov	r2, r3
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	4413      	add	r3, r2
 80014c2:	4a7f      	ldr	r2, [pc, #508]	; (80016c0 <tcp_http_mt+0x10a4>)
 80014c4:	6810      	ldr	r0, [r2, #0]
 80014c6:	6018      	str	r0, [r3, #0]
 80014c8:	8891      	ldrh	r1, [r2, #4]
 80014ca:	7992      	ldrb	r2, [r2, #6]
 80014cc:	8099      	strh	r1, [r3, #4]
 80014ce:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "<div class = 'entradas'>");
 80014d0:	6838      	ldr	r0, [r7, #0]
 80014d2:	f7fe fe3d 	bl	8000150 <strlen>
 80014d6:	4603      	mov	r3, r0
 80014d8:	461a      	mov	r2, r3
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	4413      	add	r3, r2
 80014de:	4a79      	ldr	r2, [pc, #484]	; (80016c4 <tcp_http_mt+0x10a8>)
 80014e0:	461d      	mov	r5, r3
 80014e2:	4614      	mov	r4, r2
 80014e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014e6:	6028      	str	r0, [r5, #0]
 80014e8:	6069      	str	r1, [r5, #4]
 80014ea:	60aa      	str	r2, [r5, #8]
 80014ec:	60eb      	str	r3, [r5, #12]
 80014ee:	cc03      	ldmia	r4!, {r0, r1}
 80014f0:	6128      	str	r0, [r5, #16]
 80014f2:	6169      	str	r1, [r5, #20]
 80014f4:	7823      	ldrb	r3, [r4, #0]
 80014f6:	762b      	strb	r3, [r5, #24]

							strcat((char*)buf, "<b><center>Menus para configuracao</b><br><br>");
 80014f8:	6838      	ldr	r0, [r7, #0]
 80014fa:	f7fe fe29 	bl	8000150 <strlen>
 80014fe:	4603      	mov	r3, r0
 8001500:	461a      	mov	r2, r3
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	4413      	add	r3, r2
 8001506:	4a70      	ldr	r2, [pc, #448]	; (80016c8 <tcp_http_mt+0x10ac>)
 8001508:	4615      	mov	r5, r2
 800150a:	469c      	mov	ip, r3
 800150c:	f105 0e20 	add.w	lr, r5, #32
 8001510:	4664      	mov	r4, ip
 8001512:	462e      	mov	r6, r5
 8001514:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001516:	6020      	str	r0, [r4, #0]
 8001518:	6061      	str	r1, [r4, #4]
 800151a:	60a2      	str	r2, [r4, #8]
 800151c:	60e3      	str	r3, [r4, #12]
 800151e:	3510      	adds	r5, #16
 8001520:	f10c 0c10 	add.w	ip, ip, #16
 8001524:	4575      	cmp	r5, lr
 8001526:	d1f3      	bne.n	8001510 <tcp_http_mt+0xef4>
 8001528:	4664      	mov	r4, ip
 800152a:	462b      	mov	r3, r5
 800152c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800152e:	6020      	str	r0, [r4, #0]
 8001530:	6061      	str	r1, [r4, #4]
 8001532:	60a2      	str	r2, [r4, #8]
 8001534:	881a      	ldrh	r2, [r3, #0]
 8001536:	789b      	ldrb	r3, [r3, #2]
 8001538:	81a2      	strh	r2, [r4, #12]
 800153a:	73a3      	strb	r3, [r4, #14]
							strcat((char*)buf, "<a href='http://192.168.0.231/rede'>Configurar rede</a><br><br>");
 800153c:	6838      	ldr	r0, [r7, #0]
 800153e:	f7fe fe07 	bl	8000150 <strlen>
 8001542:	4603      	mov	r3, r0
 8001544:	461a      	mov	r2, r3
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	4413      	add	r3, r2
 800154a:	4a60      	ldr	r2, [pc, #384]	; (80016cc <tcp_http_mt+0x10b0>)
 800154c:	4614      	mov	r4, r2
 800154e:	469c      	mov	ip, r3
 8001550:	f104 0e40 	add.w	lr, r4, #64	; 0x40
 8001554:	4665      	mov	r5, ip
 8001556:	4626      	mov	r6, r4
 8001558:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800155a:	6028      	str	r0, [r5, #0]
 800155c:	6069      	str	r1, [r5, #4]
 800155e:	60aa      	str	r2, [r5, #8]
 8001560:	60eb      	str	r3, [r5, #12]
 8001562:	3410      	adds	r4, #16
 8001564:	f10c 0c10 	add.w	ip, ip, #16
 8001568:	4574      	cmp	r4, lr
 800156a:	d1f3      	bne.n	8001554 <tcp_http_mt+0xf38>
							strcat((char*)buf, "<a href='http://192.168.0.231/interfaces'>Configurar interfaces\n</a><br>");
 800156c:	6838      	ldr	r0, [r7, #0]
 800156e:	f7fe fdef 	bl	8000150 <strlen>
 8001572:	4603      	mov	r3, r0
 8001574:	461a      	mov	r2, r3
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	4413      	add	r3, r2
 800157a:	4a55      	ldr	r2, [pc, #340]	; (80016d0 <tcp_http_mt+0x10b4>)
 800157c:	4618      	mov	r0, r3
 800157e:	4611      	mov	r1, r2
 8001580:	2349      	movs	r3, #73	; 0x49
 8001582:	461a      	mov	r2, r3
 8001584:	f006 f84d 	bl	8007622 <memcpy>

							strcat((char*)buf, "</div>");
 8001588:	6838      	ldr	r0, [r7, #0]
 800158a:	f7fe fde1 	bl	8000150 <strlen>
 800158e:	4603      	mov	r3, r0
 8001590:	461a      	mov	r2, r3
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	4413      	add	r3, r2
 8001596:	4a4f      	ldr	r2, [pc, #316]	; (80016d4 <tcp_http_mt+0x10b8>)
 8001598:	6810      	ldr	r0, [r2, #0]
 800159a:	6018      	str	r0, [r3, #0]
 800159c:	8891      	ldrh	r1, [r2, #4]
 800159e:	7992      	ldrb	r2, [r2, #6]
 80015a0:	8099      	strh	r1, [r3, #4]
 80015a2:	719a      	strb	r2, [r3, #6]
							strcat((char*)buf, "</body>");
 80015a4:	6838      	ldr	r0, [r7, #0]
 80015a6:	f7fe fdd3 	bl	8000150 <strlen>
 80015aa:	4603      	mov	r3, r0
 80015ac:	461a      	mov	r2, r3
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	4413      	add	r3, r2
 80015b2:	4949      	ldr	r1, [pc, #292]	; (80016d8 <tcp_http_mt+0x10bc>)
 80015b4:	461a      	mov	r2, r3
 80015b6:	460b      	mov	r3, r1
 80015b8:	cb03      	ldmia	r3!, {r0, r1}
 80015ba:	6010      	str	r0, [r2, #0]
 80015bc:	6051      	str	r1, [r2, #4]
							strcat((char*)buf, "</html>");
 80015be:	6838      	ldr	r0, [r7, #0]
 80015c0:	f7fe fdc6 	bl	8000150 <strlen>
 80015c4:	4603      	mov	r3, r0
 80015c6:	461a      	mov	r2, r3
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	4413      	add	r3, r2
 80015cc:	4943      	ldr	r1, [pc, #268]	; (80016dc <tcp_http_mt+0x10c0>)
 80015ce:	461a      	mov	r2, r3
 80015d0:	460b      	mov	r3, r1
 80015d2:	cb03      	ldmia	r3!, {r0, r1}
 80015d4:	6010      	str	r0, [r2, #0]
 80015d6:	6051      	str	r1, [r2, #4]
						}

						blocklen = strlen((char*)buf);
 80015d8:	6838      	ldr	r0, [r7, #0]
 80015da:	f7fe fdb9 	bl	8000150 <strlen>
 80015de:	4603      	mov	r3, r0
 80015e0:	833b      	strh	r3, [r7, #24]

						ret = send(sn,buf,blocklen);
 80015e2:	8b3a      	ldrh	r2, [r7, #24]
 80015e4:	79fb      	ldrb	r3, [r7, #7]
 80015e6:	6839      	ldr	r1, [r7, #0]
 80015e8:	4618      	mov	r0, r3
 80015ea:	f000 fd05 	bl	8001ff8 <send>
 80015ee:	6178      	str	r0, [r7, #20]
						if(ret < 0)
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	da05      	bge.n	8001602 <tcp_http_mt+0xfe6>
						{
							close(sn);
 80015f6:	79fb      	ldrb	r3, [r7, #7]
 80015f8:	4618      	mov	r0, r3
 80015fa:	f000 fbc5 	bl	8001d88 <close>
							return ret;
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	e04f      	b.n	80016a2 <tcp_http_mt+0x1086>
						}
						else
						{
							HTTP_reset(sn);
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	4618      	mov	r0, r3
 8001606:	f7fe fff1 	bl	80005ec <HTTP_reset>
							disconnect(sn);
 800160a:	79fb      	ldrb	r3, [r7, #7]
 800160c:	4618      	mov	r0, r3
 800160e:	f000 fc7d 	bl	8001f0c <disconnect>
					if(flagHtmlGen == 1)
 8001612:	e008      	b.n	8001626 <tcp_http_mt+0x100a>
						}
					}
				}
				else
				{
					HTTP_reset(sn);
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	4618      	mov	r0, r3
 8001618:	f7fe ffe8 	bl	80005ec <HTTP_reset>
					disconnect(sn);
 800161c:	79fb      	ldrb	r3, [r7, #7]
 800161e:	4618      	mov	r0, r3
 8001620:	f000 fc74 	bl	8001f0c <disconnect>
				}

        	  }
         }
         break;
 8001624:	e035      	b.n	8001692 <tcp_http_mt+0x1076>
 8001626:	e034      	b.n	8001692 <tcp_http_mt+0x1076>
      case SOCK_CLOSE_WAIT :

    	  HTTP_reset(sn);
 8001628:	79fb      	ldrb	r3, [r7, #7]
 800162a:	4618      	mov	r0, r3
 800162c:	f7fe ffde 	bl	80005ec <HTTP_reset>

         if((ret=disconnect(sn)) != SOCK_OK)
 8001630:	79fb      	ldrb	r3, [r7, #7]
 8001632:	4618      	mov	r0, r3
 8001634:	f000 fc6a 	bl	8001f0c <disconnect>
 8001638:	4603      	mov	r3, r0
 800163a:	617b      	str	r3, [r7, #20]
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	2b01      	cmp	r3, #1
 8001640:	d029      	beq.n	8001696 <tcp_http_mt+0x107a>
         return ret;
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	e02d      	b.n	80016a2 <tcp_http_mt+0x1086>

         break;
      case SOCK_INIT :

    	  HTTP_reset(sn);
 8001646:	79fb      	ldrb	r3, [r7, #7]
 8001648:	4618      	mov	r0, r3
 800164a:	f7fe ffcf 	bl	80005ec <HTTP_reset>

         if( (ret = listen(sn)) != SOCK_OK) return ret;
 800164e:	79fb      	ldrb	r3, [r7, #7]
 8001650:	4618      	mov	r0, r3
 8001652:	f000 fbf5 	bl	8001e40 <listen>
 8001656:	4603      	mov	r3, r0
 8001658:	617b      	str	r3, [r7, #20]
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	2b01      	cmp	r3, #1
 800165e:	d01c      	beq.n	800169a <tcp_http_mt+0x107e>
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	e01e      	b.n	80016a2 <tcp_http_mt+0x1086>
         break;
      case SOCK_CLOSED:

    	  HTTP_reset(sn);
 8001664:	79fb      	ldrb	r3, [r7, #7]
 8001666:	4618      	mov	r0, r3
 8001668:	f7fe ffc0 	bl	80005ec <HTTP_reset>

         if((ret=socket(sn,Sn_MR_TCP,port,0x00)) != sn)
 800166c:	88ba      	ldrh	r2, [r7, #4]
 800166e:	79f8      	ldrb	r0, [r7, #7]
 8001670:	2300      	movs	r3, #0
 8001672:	2101      	movs	r1, #1
 8001674:	f000 fa90 	bl	8001b98 <socket>
 8001678:	4603      	mov	r3, r0
 800167a:	617b      	str	r3, [r7, #20]
 800167c:	79fb      	ldrb	r3, [r7, #7]
 800167e:	697a      	ldr	r2, [r7, #20]
 8001680:	429a      	cmp	r2, r3
 8001682:	d00c      	beq.n	800169e <tcp_http_mt+0x1082>
         return ret;
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	e00c      	b.n	80016a2 <tcp_http_mt+0x1086>

         break;

      default:
    	  HTTP_reset(sn);
 8001688:	79fb      	ldrb	r3, [r7, #7]
 800168a:	4618      	mov	r0, r3
 800168c:	f7fe ffae 	bl	80005ec <HTTP_reset>
         break;
 8001690:	e006      	b.n	80016a0 <tcp_http_mt+0x1084>
         break;
 8001692:	bf00      	nop
 8001694:	e004      	b.n	80016a0 <tcp_http_mt+0x1084>
         break;
 8001696:	bf00      	nop
 8001698:	e002      	b.n	80016a0 <tcp_http_mt+0x1084>
         break;
 800169a:	bf00      	nop
 800169c:	e000      	b.n	80016a0 <tcp_http_mt+0x1084>
         break;
 800169e:	bf00      	nop
   }
   return 1;
 80016a0:	2301      	movs	r3, #1
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3724      	adds	r7, #36	; 0x24
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016aa:	bf00      	nop
 80016ac:	08007720 	.word	0x08007720
 80016b0:	08007750 	.word	0x08007750
 80016b4:	080081c4 	.word	0x080081c4
 80016b8:	080081e4 	.word	0x080081e4
 80016bc:	08007780 	.word	0x08007780
 80016c0:	08007788 	.word	0x08007788
 80016c4:	08008250 	.word	0x08008250
 80016c8:	0800826c 	.word	0x0800826c
 80016cc:	0800829c 	.word	0x0800829c
 80016d0:	080082dc 	.word	0x080082dc
 80016d4:	08008328 	.word	0x08008328
 80016d8:	0800799c 	.word	0x0800799c
 80016dc:	080079a4 	.word	0x080079a4

080016e0 <StartEthernet>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartEthernet */
void StartEthernet(void *argument)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t i;
  /* Infinite loop */
  for(;;)
  {
	  for(i=4;i<_WIZCHIP_SOCK_NUM_;i++)
 80016e8:	2304      	movs	r3, #4
 80016ea:	73fb      	strb	r3, [r7, #15]
 80016ec:	e008      	b.n	8001700 <StartEthernet+0x20>
	  {
	  	tcp_http_mt(i, gDATABUF, 80);
 80016ee:	7bfb      	ldrb	r3, [r7, #15]
 80016f0:	2250      	movs	r2, #80	; 0x50
 80016f2:	490d      	ldr	r1, [pc, #52]	; (8001728 <StartEthernet+0x48>)
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7fe ff91 	bl	800061c <tcp_http_mt>
	  for(i=4;i<_WIZCHIP_SOCK_NUM_;i++)
 80016fa:	7bfb      	ldrb	r3, [r7, #15]
 80016fc:	3301      	adds	r3, #1
 80016fe:	73fb      	strb	r3, [r7, #15]
 8001700:	7bfb      	ldrb	r3, [r7, #15]
 8001702:	2b07      	cmp	r3, #7
 8001704:	d9f3      	bls.n	80016ee <StartEthernet+0xe>
	  }
	  //4 sockets para modbus TCP
	  for(i=0;i<4;i++)
 8001706:	2300      	movs	r3, #0
 8001708:	73fb      	strb	r3, [r7, #15]
 800170a:	e009      	b.n	8001720 <StartEthernet+0x40>
	  {
	  	tcp_http_mt(i, gDATABUF, 502);
 800170c:	7bfb      	ldrb	r3, [r7, #15]
 800170e:	f44f 72fb 	mov.w	r2, #502	; 0x1f6
 8001712:	4905      	ldr	r1, [pc, #20]	; (8001728 <StartEthernet+0x48>)
 8001714:	4618      	mov	r0, r3
 8001716:	f7fe ff81 	bl	800061c <tcp_http_mt>
	  for(i=0;i<4;i++)
 800171a:	7bfb      	ldrb	r3, [r7, #15]
 800171c:	3301      	adds	r3, #1
 800171e:	73fb      	strb	r3, [r7, #15]
 8001720:	7bfb      	ldrb	r3, [r7, #15]
 8001722:	2b03      	cmp	r3, #3
 8001724:	d9f2      	bls.n	800170c <StartEthernet+0x2c>
	  for(i=4;i<_WIZCHIP_SOCK_NUM_;i++)
 8001726:	e7df      	b.n	80016e8 <StartEthernet+0x8>
 8001728:	20001c2c 	.word	0x20001c2c

0800172c <StartReadInput1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadInput1 */
void StartReadInput1(void *argument)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadInput1 */
  /* Infinite loop */
  for(;;)
  {
	  inputs[0] = HAL_GPIO_ReadPin(OUT1_OP1_GPIO_Port, OUT1_OP1_Pin);
 8001734:	2108      	movs	r1, #8
 8001736:	4811      	ldr	r0, [pc, #68]	; (800177c <StartReadInput1+0x50>)
 8001738:	f001 ffdc 	bl	80036f4 <HAL_GPIO_ReadPin>
 800173c:	4603      	mov	r3, r0
 800173e:	461a      	mov	r2, r3
 8001740:	4b0f      	ldr	r3, [pc, #60]	; (8001780 <StartReadInput1+0x54>)
 8001742:	701a      	strb	r2, [r3, #0]
	  inputs[1] = HAL_GPIO_ReadPin(OUT1_OP2_GPIO_Port, OUT1_OP2_Pin);
 8001744:	2104      	movs	r1, #4
 8001746:	480d      	ldr	r0, [pc, #52]	; (800177c <StartReadInput1+0x50>)
 8001748:	f001 ffd4 	bl	80036f4 <HAL_GPIO_ReadPin>
 800174c:	4603      	mov	r3, r0
 800174e:	461a      	mov	r2, r3
 8001750:	4b0b      	ldr	r3, [pc, #44]	; (8001780 <StartReadInput1+0x54>)
 8001752:	705a      	strb	r2, [r3, #1]
	  inputs[2] = HAL_GPIO_ReadPin(OUT1_OP3_GPIO_Port, OUT1_OP3_Pin);
 8001754:	2102      	movs	r1, #2
 8001756:	4809      	ldr	r0, [pc, #36]	; (800177c <StartReadInput1+0x50>)
 8001758:	f001 ffcc 	bl	80036f4 <HAL_GPIO_ReadPin>
 800175c:	4603      	mov	r3, r0
 800175e:	461a      	mov	r2, r3
 8001760:	4b07      	ldr	r3, [pc, #28]	; (8001780 <StartReadInput1+0x54>)
 8001762:	709a      	strb	r2, [r3, #2]
	  inputs[3] = HAL_GPIO_ReadPin(OUT1_OP4_GPIO_Port, OUT1_OP4_Pin);
 8001764:	2101      	movs	r1, #1
 8001766:	4805      	ldr	r0, [pc, #20]	; (800177c <StartReadInput1+0x50>)
 8001768:	f001 ffc4 	bl	80036f4 <HAL_GPIO_ReadPin>
 800176c:	4603      	mov	r3, r0
 800176e:	461a      	mov	r2, r3
 8001770:	4b03      	ldr	r3, [pc, #12]	; (8001780 <StartReadInput1+0x54>)
 8001772:	70da      	strb	r2, [r3, #3]
    osDelay(1);
 8001774:	2001      	movs	r0, #1
 8001776:	f003 fb97 	bl	8004ea8 <osDelay>
	  inputs[0] = HAL_GPIO_ReadPin(OUT1_OP1_GPIO_Port, OUT1_OP1_Pin);
 800177a:	e7db      	b.n	8001734 <StartReadInput1+0x8>
 800177c:	40010800 	.word	0x40010800
 8001780:	20000068 	.word	0x20000068

08001784 <StartReadInput2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadInput2 */
void StartReadInput2(void *argument)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadInput2 */
  /* Infinite loop */
  for(;;)
  {
	  inputs[4] = HAL_GPIO_ReadPin(OUT1_OP5_GPIO_Port, OUT1_OP5_Pin);
 800178c:	2180      	movs	r1, #128	; 0x80
 800178e:	4811      	ldr	r0, [pc, #68]	; (80017d4 <StartReadInput2+0x50>)
 8001790:	f001 ffb0 	bl	80036f4 <HAL_GPIO_ReadPin>
 8001794:	4603      	mov	r3, r0
 8001796:	461a      	mov	r2, r3
 8001798:	4b0f      	ldr	r3, [pc, #60]	; (80017d8 <StartReadInput2+0x54>)
 800179a:	711a      	strb	r2, [r3, #4]
	  inputs[5] = HAL_GPIO_ReadPin(OUT1_OP6_GPIO_Port, OUT1_OP6_Pin);
 800179c:	2140      	movs	r1, #64	; 0x40
 800179e:	480d      	ldr	r0, [pc, #52]	; (80017d4 <StartReadInput2+0x50>)
 80017a0:	f001 ffa8 	bl	80036f4 <HAL_GPIO_ReadPin>
 80017a4:	4603      	mov	r3, r0
 80017a6:	461a      	mov	r2, r3
 80017a8:	4b0b      	ldr	r3, [pc, #44]	; (80017d8 <StartReadInput2+0x54>)
 80017aa:	715a      	strb	r2, [r3, #5]
	  inputs[6] = HAL_GPIO_ReadPin(OUT1_OP7_GPIO_Port, OUT1_OP7_Pin);
 80017ac:	2120      	movs	r1, #32
 80017ae:	4809      	ldr	r0, [pc, #36]	; (80017d4 <StartReadInput2+0x50>)
 80017b0:	f001 ffa0 	bl	80036f4 <HAL_GPIO_ReadPin>
 80017b4:	4603      	mov	r3, r0
 80017b6:	461a      	mov	r2, r3
 80017b8:	4b07      	ldr	r3, [pc, #28]	; (80017d8 <StartReadInput2+0x54>)
 80017ba:	719a      	strb	r2, [r3, #6]
	  inputs[7] = HAL_GPIO_ReadPin(OUT1_OP8_GPIO_Port, OUT1_OP8_Pin);
 80017bc:	2110      	movs	r1, #16
 80017be:	4805      	ldr	r0, [pc, #20]	; (80017d4 <StartReadInput2+0x50>)
 80017c0:	f001 ff98 	bl	80036f4 <HAL_GPIO_ReadPin>
 80017c4:	4603      	mov	r3, r0
 80017c6:	461a      	mov	r2, r3
 80017c8:	4b03      	ldr	r3, [pc, #12]	; (80017d8 <StartReadInput2+0x54>)
 80017ca:	71da      	strb	r2, [r3, #7]
    osDelay(1);
 80017cc:	2001      	movs	r0, #1
 80017ce:	f003 fb6b 	bl	8004ea8 <osDelay>
	  inputs[4] = HAL_GPIO_ReadPin(OUT1_OP5_GPIO_Port, OUT1_OP5_Pin);
 80017d2:	e7db      	b.n	800178c <StartReadInput2+0x8>
 80017d4:	40010800 	.word	0x40010800
 80017d8:	20000068 	.word	0x20000068

080017dc <StartReadInput3>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadInput3 */
void StartReadInput3(void *argument)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadInput3 */
  /* Infinite loop */
  for(;;)
  {
	  inputs[8] = HAL_GPIO_ReadPin(OUT1_OP8_GPIO_Port, OUT1_OP9_Pin);
 80017e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017e8:	4811      	ldr	r0, [pc, #68]	; (8001830 <StartReadInput3+0x54>)
 80017ea:	f001 ff83 	bl	80036f4 <HAL_GPIO_ReadPin>
 80017ee:	4603      	mov	r3, r0
 80017f0:	461a      	mov	r2, r3
 80017f2:	4b10      	ldr	r3, [pc, #64]	; (8001834 <StartReadInput3+0x58>)
 80017f4:	721a      	strb	r2, [r3, #8]
	  inputs[9] = HAL_GPIO_ReadPin(OUT1_OP9_GPIO_Port, OUT1_OP10_Pin);
 80017f6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017fa:	480f      	ldr	r0, [pc, #60]	; (8001838 <StartReadInput3+0x5c>)
 80017fc:	f001 ff7a 	bl	80036f4 <HAL_GPIO_ReadPin>
 8001800:	4603      	mov	r3, r0
 8001802:	461a      	mov	r2, r3
 8001804:	4b0b      	ldr	r3, [pc, #44]	; (8001834 <StartReadInput3+0x58>)
 8001806:	725a      	strb	r2, [r3, #9]
	  inputs[10] = HAL_GPIO_ReadPin(OUT1_OP10_GPIO_Port, OUT1_OP11_Pin);
 8001808:	2104      	movs	r1, #4
 800180a:	480b      	ldr	r0, [pc, #44]	; (8001838 <StartReadInput3+0x5c>)
 800180c:	f001 ff72 	bl	80036f4 <HAL_GPIO_ReadPin>
 8001810:	4603      	mov	r3, r0
 8001812:	461a      	mov	r2, r3
 8001814:	4b07      	ldr	r3, [pc, #28]	; (8001834 <StartReadInput3+0x58>)
 8001816:	729a      	strb	r2, [r3, #10]
	  inputs[11] = HAL_GPIO_ReadPin(OUT1_OP11_GPIO_Port, OUT1_OP12_Pin);
 8001818:	2102      	movs	r1, #2
 800181a:	4808      	ldr	r0, [pc, #32]	; (800183c <StartReadInput3+0x60>)
 800181c:	f001 ff6a 	bl	80036f4 <HAL_GPIO_ReadPin>
 8001820:	4603      	mov	r3, r0
 8001822:	461a      	mov	r2, r3
 8001824:	4b03      	ldr	r3, [pc, #12]	; (8001834 <StartReadInput3+0x58>)
 8001826:	72da      	strb	r2, [r3, #11]
    osDelay(1);
 8001828:	2001      	movs	r0, #1
 800182a:	f003 fb3d 	bl	8004ea8 <osDelay>
	  inputs[8] = HAL_GPIO_ReadPin(OUT1_OP8_GPIO_Port, OUT1_OP9_Pin);
 800182e:	e7d9      	b.n	80017e4 <StartReadInput3+0x8>
 8001830:	40010800 	.word	0x40010800
 8001834:	20000068 	.word	0x20000068
 8001838:	40011000 	.word	0x40011000
 800183c:	40010c00 	.word	0x40010c00

08001840 <StartReadInput4>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadInput4 */
void StartReadInput4(void *argument)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadInput4 */
  /* Infinite loop */
  for(;;)
  {
	  inputs[12] = HAL_GPIO_ReadPin(OUT1_OP13_GPIO_Port, OUT1_OP13_Pin);
 8001848:	2140      	movs	r1, #64	; 0x40
 800184a:	4811      	ldr	r0, [pc, #68]	; (8001890 <StartReadInput4+0x50>)
 800184c:	f001 ff52 	bl	80036f4 <HAL_GPIO_ReadPin>
 8001850:	4603      	mov	r3, r0
 8001852:	461a      	mov	r2, r3
 8001854:	4b0f      	ldr	r3, [pc, #60]	; (8001894 <StartReadInput4+0x54>)
 8001856:	731a      	strb	r2, [r3, #12]
	  inputs[13] = HAL_GPIO_ReadPin(OUT1_OP14_GPIO_Port, OUT1_OP14_Pin);
 8001858:	2120      	movs	r1, #32
 800185a:	480d      	ldr	r0, [pc, #52]	; (8001890 <StartReadInput4+0x50>)
 800185c:	f001 ff4a 	bl	80036f4 <HAL_GPIO_ReadPin>
 8001860:	4603      	mov	r3, r0
 8001862:	461a      	mov	r2, r3
 8001864:	4b0b      	ldr	r3, [pc, #44]	; (8001894 <StartReadInput4+0x54>)
 8001866:	735a      	strb	r2, [r3, #13]
	  inputs[14] = HAL_GPIO_ReadPin(OUT1_OP15_GPIO_Port, OUT1_OP15_Pin);
 8001868:	2108      	movs	r1, #8
 800186a:	4809      	ldr	r0, [pc, #36]	; (8001890 <StartReadInput4+0x50>)
 800186c:	f001 ff42 	bl	80036f4 <HAL_GPIO_ReadPin>
 8001870:	4603      	mov	r3, r0
 8001872:	461a      	mov	r2, r3
 8001874:	4b07      	ldr	r3, [pc, #28]	; (8001894 <StartReadInput4+0x54>)
 8001876:	739a      	strb	r2, [r3, #14]
	  inputs[15] = HAL_GPIO_ReadPin(OUT1_OP16_GPIO_Port, OUT1_OP16_Pin);
 8001878:	2110      	movs	r1, #16
 800187a:	4805      	ldr	r0, [pc, #20]	; (8001890 <StartReadInput4+0x50>)
 800187c:	f001 ff3a 	bl	80036f4 <HAL_GPIO_ReadPin>
 8001880:	4603      	mov	r3, r0
 8001882:	461a      	mov	r2, r3
 8001884:	4b03      	ldr	r3, [pc, #12]	; (8001894 <StartReadInput4+0x54>)
 8001886:	73da      	strb	r2, [r3, #15]
    osDelay(1);
 8001888:	2001      	movs	r0, #1
 800188a:	f003 fb0d 	bl	8004ea8 <osDelay>
	  inputs[12] = HAL_GPIO_ReadPin(OUT1_OP13_GPIO_Port, OUT1_OP13_Pin);
 800188e:	e7db      	b.n	8001848 <StartReadInput4+0x8>
 8001890:	40010c00 	.word	0x40010c00
 8001894:	20000068 	.word	0x20000068

08001898 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a04      	ldr	r2, [pc, #16]	; (80018b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d101      	bne.n	80018ae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80018aa:	f001 fccd 	bl	8003248 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80018ae:	bf00      	nop
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40012c00 	.word	0x40012c00

080018bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr

080018c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018ce:	4b18      	ldr	r3, [pc, #96]	; (8001930 <HAL_MspInit+0x68>)
 80018d0:	699b      	ldr	r3, [r3, #24]
 80018d2:	4a17      	ldr	r2, [pc, #92]	; (8001930 <HAL_MspInit+0x68>)
 80018d4:	f043 0301 	orr.w	r3, r3, #1
 80018d8:	6193      	str	r3, [r2, #24]
 80018da:	4b15      	ldr	r3, [pc, #84]	; (8001930 <HAL_MspInit+0x68>)
 80018dc:	699b      	ldr	r3, [r3, #24]
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	60bb      	str	r3, [r7, #8]
 80018e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018e6:	4b12      	ldr	r3, [pc, #72]	; (8001930 <HAL_MspInit+0x68>)
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	4a11      	ldr	r2, [pc, #68]	; (8001930 <HAL_MspInit+0x68>)
 80018ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018f0:	61d3      	str	r3, [r2, #28]
 80018f2:	4b0f      	ldr	r3, [pc, #60]	; (8001930 <HAL_MspInit+0x68>)
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018fa:	607b      	str	r3, [r7, #4]
 80018fc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80018fe:	2200      	movs	r2, #0
 8001900:	210f      	movs	r1, #15
 8001902:	f06f 0001 	mvn.w	r0, #1
 8001906:	f001 fd70 	bl	80033ea <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800190a:	4b0a      	ldr	r3, [pc, #40]	; (8001934 <HAL_MspInit+0x6c>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001916:	60fb      	str	r3, [r7, #12]
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	4a04      	ldr	r2, [pc, #16]	; (8001934 <HAL_MspInit+0x6c>)
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001926:	bf00      	nop
 8001928:	3710      	adds	r7, #16
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40021000 	.word	0x40021000
 8001934:	40010000 	.word	0x40010000

08001938 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b088      	sub	sp, #32
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001940:	f107 0310 	add.w	r3, r7, #16
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
 8001948:	605a      	str	r2, [r3, #4]
 800194a:	609a      	str	r2, [r3, #8]
 800194c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a16      	ldr	r2, [pc, #88]	; (80019ac <HAL_I2C_MspInit+0x74>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d124      	bne.n	80019a2 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001958:	4b15      	ldr	r3, [pc, #84]	; (80019b0 <HAL_I2C_MspInit+0x78>)
 800195a:	699b      	ldr	r3, [r3, #24]
 800195c:	4a14      	ldr	r2, [pc, #80]	; (80019b0 <HAL_I2C_MspInit+0x78>)
 800195e:	f043 0308 	orr.w	r3, r3, #8
 8001962:	6193      	str	r3, [r2, #24]
 8001964:	4b12      	ldr	r3, [pc, #72]	; (80019b0 <HAL_I2C_MspInit+0x78>)
 8001966:	699b      	ldr	r3, [r3, #24]
 8001968:	f003 0308 	and.w	r3, r3, #8
 800196c:	60fb      	str	r3, [r7, #12]
 800196e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001970:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001974:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001976:	2312      	movs	r3, #18
 8001978:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800197a:	2303      	movs	r3, #3
 800197c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800197e:	f107 0310 	add.w	r3, r7, #16
 8001982:	4619      	mov	r1, r3
 8001984:	480b      	ldr	r0, [pc, #44]	; (80019b4 <HAL_I2C_MspInit+0x7c>)
 8001986:	f001 fd5b 	bl	8003440 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800198a:	4b09      	ldr	r3, [pc, #36]	; (80019b0 <HAL_I2C_MspInit+0x78>)
 800198c:	69db      	ldr	r3, [r3, #28]
 800198e:	4a08      	ldr	r2, [pc, #32]	; (80019b0 <HAL_I2C_MspInit+0x78>)
 8001990:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001994:	61d3      	str	r3, [r2, #28]
 8001996:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <HAL_I2C_MspInit+0x78>)
 8001998:	69db      	ldr	r3, [r3, #28]
 800199a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800199e:	60bb      	str	r3, [r7, #8]
 80019a0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80019a2:	bf00      	nop
 80019a4:	3720      	adds	r7, #32
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40005800 	.word	0x40005800
 80019b0:	40021000 	.word	0x40021000
 80019b4:	40010c00 	.word	0x40010c00

080019b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b088      	sub	sp, #32
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c0:	f107 0310 	add.w	r3, r7, #16
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a1c      	ldr	r2, [pc, #112]	; (8001a44 <HAL_SPI_MspInit+0x8c>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d131      	bne.n	8001a3c <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80019d8:	4b1b      	ldr	r3, [pc, #108]	; (8001a48 <HAL_SPI_MspInit+0x90>)
 80019da:	69db      	ldr	r3, [r3, #28]
 80019dc:	4a1a      	ldr	r2, [pc, #104]	; (8001a48 <HAL_SPI_MspInit+0x90>)
 80019de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019e2:	61d3      	str	r3, [r2, #28]
 80019e4:	4b18      	ldr	r3, [pc, #96]	; (8001a48 <HAL_SPI_MspInit+0x90>)
 80019e6:	69db      	ldr	r3, [r3, #28]
 80019e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019ec:	60fb      	str	r3, [r7, #12]
 80019ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f0:	4b15      	ldr	r3, [pc, #84]	; (8001a48 <HAL_SPI_MspInit+0x90>)
 80019f2:	699b      	ldr	r3, [r3, #24]
 80019f4:	4a14      	ldr	r2, [pc, #80]	; (8001a48 <HAL_SPI_MspInit+0x90>)
 80019f6:	f043 0308 	orr.w	r3, r3, #8
 80019fa:	6193      	str	r3, [r2, #24]
 80019fc:	4b12      	ldr	r3, [pc, #72]	; (8001a48 <HAL_SPI_MspInit+0x90>)
 80019fe:	699b      	ldr	r3, [r3, #24]
 8001a00:	f003 0308 	and.w	r3, r3, #8
 8001a04:	60bb      	str	r3, [r7, #8]
 8001a06:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MOSI_Pin;
 8001a08:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001a0c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0e:	2302      	movs	r3, #2
 8001a10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a12:	2303      	movs	r3, #3
 8001a14:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a16:	f107 0310 	add.w	r3, r7, #16
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	480b      	ldr	r0, [pc, #44]	; (8001a4c <HAL_SPI_MspInit+0x94>)
 8001a1e:	f001 fd0f 	bl	8003440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_MISO_Pin;
 8001a22:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001a26:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(SPI_MISO_GPIO_Port, &GPIO_InitStruct);
 8001a30:	f107 0310 	add.w	r3, r7, #16
 8001a34:	4619      	mov	r1, r3
 8001a36:	4805      	ldr	r0, [pc, #20]	; (8001a4c <HAL_SPI_MspInit+0x94>)
 8001a38:	f001 fd02 	bl	8003440 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001a3c:	bf00      	nop
 8001a3e:	3720      	adds	r7, #32
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40003800 	.word	0x40003800
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	40010c00 	.word	0x40010c00

08001a50 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08c      	sub	sp, #48	; 0x30
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8001a60:	2200      	movs	r2, #0
 8001a62:	6879      	ldr	r1, [r7, #4]
 8001a64:	2019      	movs	r0, #25
 8001a66:	f001 fcc0 	bl	80033ea <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001a6a:	2019      	movs	r0, #25
 8001a6c:	f001 fcd9 	bl	8003422 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001a70:	4b1e      	ldr	r3, [pc, #120]	; (8001aec <HAL_InitTick+0x9c>)
 8001a72:	699b      	ldr	r3, [r3, #24]
 8001a74:	4a1d      	ldr	r2, [pc, #116]	; (8001aec <HAL_InitTick+0x9c>)
 8001a76:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a7a:	6193      	str	r3, [r2, #24]
 8001a7c:	4b1b      	ldr	r3, [pc, #108]	; (8001aec <HAL_InitTick+0x9c>)
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a88:	f107 0210 	add.w	r2, r7, #16
 8001a8c:	f107 0314 	add.w	r3, r7, #20
 8001a90:	4611      	mov	r1, r2
 8001a92:	4618      	mov	r0, r3
 8001a94:	f002 fb94 	bl	80041c0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001a98:	f002 fb7e 	bl	8004198 <HAL_RCC_GetPCLK2Freq>
 8001a9c:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aa0:	4a13      	ldr	r2, [pc, #76]	; (8001af0 <HAL_InitTick+0xa0>)
 8001aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8001aa6:	0c9b      	lsrs	r3, r3, #18
 8001aa8:	3b01      	subs	r3, #1
 8001aaa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001aac:	4b11      	ldr	r3, [pc, #68]	; (8001af4 <HAL_InitTick+0xa4>)
 8001aae:	4a12      	ldr	r2, [pc, #72]	; (8001af8 <HAL_InitTick+0xa8>)
 8001ab0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8001ab2:	4b10      	ldr	r3, [pc, #64]	; (8001af4 <HAL_InitTick+0xa4>)
 8001ab4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ab8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001aba:	4a0e      	ldr	r2, [pc, #56]	; (8001af4 <HAL_InitTick+0xa4>)
 8001abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001abe:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001ac0:	4b0c      	ldr	r3, [pc, #48]	; (8001af4 <HAL_InitTick+0xa4>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ac6:	4b0b      	ldr	r3, [pc, #44]	; (8001af4 <HAL_InitTick+0xa4>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001acc:	4809      	ldr	r0, [pc, #36]	; (8001af4 <HAL_InitTick+0xa4>)
 8001ace:	f002 fe91 	bl	80047f4 <HAL_TIM_Base_Init>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d104      	bne.n	8001ae2 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001ad8:	4806      	ldr	r0, [pc, #24]	; (8001af4 <HAL_InitTick+0xa4>)
 8001ada:	f002 fee3 	bl	80048a4 <HAL_TIM_Base_Start_IT>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	e000      	b.n	8001ae4 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3730      	adds	r7, #48	; 0x30
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40021000 	.word	0x40021000
 8001af0:	431bde83 	.word	0x431bde83
 8001af4:	20002c58 	.word	0x20002c58
 8001af8:	40012c00 	.word	0x40012c00

08001afc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001b00:	bf00      	nop
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bc80      	pop	{r7}
 8001b06:	4770      	bx	lr

08001b08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b0c:	e7fe      	b.n	8001b0c <HardFault_Handler+0x4>

08001b0e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b12:	e7fe      	b.n	8001b12 <MemManage_Handler+0x4>

08001b14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b18:	e7fe      	b.n	8001b18 <BusFault_Handler+0x4>

08001b1a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b1e:	e7fe      	b.n	8001b1e <UsageFault_Handler+0x4>

08001b20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bc80      	pop	{r7}
 8001b2a:	4770      	bx	lr

08001b2c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b30:	4802      	ldr	r0, [pc, #8]	; (8001b3c <TIM1_UP_IRQHandler+0x10>)
 8001b32:	f002 ff09 	bl	8004948 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	20002c58 	.word	0x20002c58

08001b40 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bc80      	pop	{r7}
 8001b4a:	4770      	bx	lr

08001b4c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001b4c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001b4e:	e003      	b.n	8001b58 <LoopCopyDataInit>

08001b50 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001b50:	4b0b      	ldr	r3, [pc, #44]	; (8001b80 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001b52:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001b54:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001b56:	3104      	adds	r1, #4

08001b58 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001b58:	480a      	ldr	r0, [pc, #40]	; (8001b84 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001b5a:	4b0b      	ldr	r3, [pc, #44]	; (8001b88 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001b5c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001b5e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001b60:	d3f6      	bcc.n	8001b50 <CopyDataInit>
  ldr r2, =_sbss
 8001b62:	4a0a      	ldr	r2, [pc, #40]	; (8001b8c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001b64:	e002      	b.n	8001b6c <LoopFillZerobss>

08001b66 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001b66:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001b68:	f842 3b04 	str.w	r3, [r2], #4

08001b6c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001b6c:	4b08      	ldr	r3, [pc, #32]	; (8001b90 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001b6e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001b70:	d3f9      	bcc.n	8001b66 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b72:	f7ff ffe5 	bl	8001b40 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b76:	f005 fd21 	bl	80075bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b7a:	f7fe faf1 	bl	8000160 <main>
  bx lr
 8001b7e:	4770      	bx	lr
  ldr r3, =_sidata
 8001b80:	08008430 	.word	0x08008430
  ldr r0, =_sdata
 8001b84:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001b88:	2000004c 	.word	0x2000004c
  ldr r2, =_sbss
 8001b8c:	2000004c 	.word	0x2000004c
  ldr r3, = _ebss
 8001b90:	20002ce4 	.word	0x20002ce4

08001b94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b94:	e7fe      	b.n	8001b94 <ADC1_2_IRQHandler>
	...

08001b98 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8001b98:	b590      	push	{r4, r7, lr}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	4604      	mov	r4, r0
 8001ba0:	4608      	mov	r0, r1
 8001ba2:	4611      	mov	r1, r2
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	4623      	mov	r3, r4
 8001ba8:	71fb      	strb	r3, [r7, #7]
 8001baa:	4603      	mov	r3, r0
 8001bac:	71bb      	strb	r3, [r7, #6]
 8001bae:	460b      	mov	r3, r1
 8001bb0:	80bb      	strh	r3, [r7, #4]
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8001bb6:	79fb      	ldrb	r3, [r7, #7]
 8001bb8:	2b08      	cmp	r3, #8
 8001bba:	d902      	bls.n	8001bc2 <socket+0x2a>
 8001bbc:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc0:	e0d3      	b.n	8001d6a <socket+0x1d2>
	switch(protocol)
 8001bc2:	79bb      	ldrb	r3, [r7, #6]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	db03      	blt.n	8001bd0 <socket+0x38>
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	dd04      	ble.n	8001bd6 <socket+0x3e>
 8001bcc:	2b04      	cmp	r3, #4
 8001bce:	d002      	beq.n	8001bd6 <socket+0x3e>
      case Sn_MR_IPRAW :
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8001bd0:	f06f 0304 	mvn.w	r3, #4
 8001bd4:	e0c9      	b.n	8001d6a <socket+0x1d2>
         break;
 8001bd6:	bf00      	nop
	}
	if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
 8001bd8:	78fb      	ldrb	r3, [r7, #3]
 8001bda:	f003 0306 	and.w	r3, r3, #6
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d002      	beq.n	8001be8 <socket+0x50>
 8001be2:	f06f 0305 	mvn.w	r3, #5
 8001be6:	e0c0      	b.n	8001d6a <socket+0x1d2>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif

	if(flag != 0)
 8001be8:	78fb      	ldrb	r3, [r7, #3]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d025      	beq.n	8001c3a <socket+0xa2>
	{
   	switch(protocol)
 8001bee:	79bb      	ldrb	r3, [r7, #6]
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d002      	beq.n	8001bfa <socket+0x62>
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d008      	beq.n	8001c0a <socket+0x72>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8001bf8:	e024      	b.n	8001c44 <socket+0xac>
   	      if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8001bfa:	78fb      	ldrb	r3, [r7, #3]
 8001bfc:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d11c      	bne.n	8001c3e <socket+0xa6>
 8001c04:	f06f 0305 	mvn.w	r3, #5
 8001c08:	e0af      	b.n	8001d6a <socket+0x1d2>
   	      if(flag & SF_IGMP_VER2)
 8001c0a:	78fb      	ldrb	r3, [r7, #3]
 8001c0c:	f003 0320 	and.w	r3, r3, #32
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d006      	beq.n	8001c22 <socket+0x8a>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8001c14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	db02      	blt.n	8001c22 <socket+0x8a>
 8001c1c:	f06f 0305 	mvn.w	r3, #5
 8001c20:	e0a3      	b.n	8001d6a <socket+0x1d2>
      	      if(flag & SF_UNI_BLOCK)
 8001c22:	78fb      	ldrb	r3, [r7, #3]
 8001c24:	f003 0310 	and.w	r3, r3, #16
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d00a      	beq.n	8001c42 <socket+0xaa>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 8001c2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	db06      	blt.n	8001c42 <socket+0xaa>
 8001c34:	f06f 0305 	mvn.w	r3, #5
 8001c38:	e097      	b.n	8001d6a <socket+0x1d2>
   	}
   }
 8001c3a:	bf00      	nop
 8001c3c:	e002      	b.n	8001c44 <socket+0xac>
   	      break;
 8001c3e:	bf00      	nop
 8001c40:	e000      	b.n	8001c44 <socket+0xac>
   	      break;
 8001c42:	bf00      	nop
	close(sn);
 8001c44:	79fb      	ldrb	r3, [r7, #7]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f000 f89e 	bl	8001d88 <close>
	setSn_MR(sn, (protocol | (flag & 0xF0)));
 8001c4c:	79fb      	ldrb	r3, [r7, #7]
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	3301      	adds	r3, #1
 8001c52:	00db      	lsls	r3, r3, #3
 8001c54:	4618      	mov	r0, r3
 8001c56:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c5a:	f023 030f 	bic.w	r3, r3, #15
 8001c5e:	b25a      	sxtb	r2, r3
 8001c60:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001c64:	4313      	orrs	r3, r2
 8001c66:	b25b      	sxtb	r3, r3
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	f000 fba4 	bl	80023b8 <WIZCHIP_WRITE>
	if(!port)
 8001c70:	88bb      	ldrh	r3, [r7, #4]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d110      	bne.n	8001c98 <socket+0x100>
	{
	   port = sock_any_port++;
 8001c76:	4b3f      	ldr	r3, [pc, #252]	; (8001d74 <socket+0x1dc>)
 8001c78:	881b      	ldrh	r3, [r3, #0]
 8001c7a:	1c5a      	adds	r2, r3, #1
 8001c7c:	b291      	uxth	r1, r2
 8001c7e:	4a3d      	ldr	r2, [pc, #244]	; (8001d74 <socket+0x1dc>)
 8001c80:	8011      	strh	r1, [r2, #0]
 8001c82:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8001c84:	4b3b      	ldr	r3, [pc, #236]	; (8001d74 <socket+0x1dc>)
 8001c86:	881b      	ldrh	r3, [r3, #0]
 8001c88:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d103      	bne.n	8001c98 <socket+0x100>
 8001c90:	4b38      	ldr	r3, [pc, #224]	; (8001d74 <socket+0x1dc>)
 8001c92:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8001c96:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);
 8001c98:	79fb      	ldrb	r3, [r7, #7]
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	00db      	lsls	r3, r3, #3
 8001ca0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	88bb      	ldrh	r3, [r7, #4]
 8001ca8:	0a1b      	lsrs	r3, r3, #8
 8001caa:	b29b      	uxth	r3, r3
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4610      	mov	r0, r2
 8001cb2:	f000 fb81 	bl	80023b8 <WIZCHIP_WRITE>
 8001cb6:	79fb      	ldrb	r3, [r7, #7]
 8001cb8:	009b      	lsls	r3, r3, #2
 8001cba:	3301      	adds	r3, #1
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	88bb      	ldrh	r3, [r7, #4]
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4610      	mov	r0, r2
 8001ccc:	f000 fb74 	bl	80023b8 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8001cd0:	79fb      	ldrb	r3, [r7, #7]
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	00db      	lsls	r3, r3, #3
 8001cd8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001cdc:	2101      	movs	r1, #1
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f000 fb6a 	bl	80023b8 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001ce4:	bf00      	nop
 8001ce6:	79fb      	ldrb	r3, [r7, #7]
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	3301      	adds	r3, #1
 8001cec:	00db      	lsls	r3, r3, #3
 8001cee:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f000 fb30 	bl	8002358 <WIZCHIP_READ>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d1f3      	bne.n	8001ce6 <socket+0x14e>
   sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);
 8001cfe:	78fb      	ldrb	r3, [r7, #3]
 8001d00:	f003 0201 	and.w	r2, r3, #1
 8001d04:	79fb      	ldrb	r3, [r7, #7]
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	b21a      	sxth	r2, r3
 8001d0c:	4b1a      	ldr	r3, [pc, #104]	; (8001d78 <socket+0x1e0>)
 8001d0e:	881b      	ldrh	r3, [r3, #0]
 8001d10:	b21b      	sxth	r3, r3
 8001d12:	4313      	orrs	r3, r2
 8001d14:	b21b      	sxth	r3, r3
 8001d16:	b29a      	uxth	r2, r3
 8001d18:	4b17      	ldr	r3, [pc, #92]	; (8001d78 <socket+0x1e0>)
 8001d1a:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8001d1c:	79fb      	ldrb	r3, [r7, #7]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	b21b      	sxth	r3, r3
 8001d26:	43db      	mvns	r3, r3
 8001d28:	b21a      	sxth	r2, r3
 8001d2a:	4b14      	ldr	r3, [pc, #80]	; (8001d7c <socket+0x1e4>)
 8001d2c:	881b      	ldrh	r3, [r3, #0]
 8001d2e:	b21b      	sxth	r3, r3
 8001d30:	4013      	ands	r3, r2
 8001d32:	b21b      	sxth	r3, r3
 8001d34:	b29a      	uxth	r2, r3
 8001d36:	4b11      	ldr	r3, [pc, #68]	; (8001d7c <socket+0x1e4>)
 8001d38:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8001d3a:	79fb      	ldrb	r3, [r7, #7]
 8001d3c:	4a10      	ldr	r2, [pc, #64]	; (8001d80 <socket+0x1e8>)
 8001d3e:	2100      	movs	r1, #0
 8001d40:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   sock_pack_info[sn] = 0;
 8001d44:	79fb      	ldrb	r3, [r7, #7]
 8001d46:	4a0f      	ldr	r2, [pc, #60]	; (8001d84 <socket+0x1ec>)
 8001d48:	2100      	movs	r1, #0
 8001d4a:	54d1      	strb	r1, [r2, r3]
   while(getSn_SR(sn) == SOCK_CLOSED);
 8001d4c:	bf00      	nop
 8001d4e:	79fb      	ldrb	r3, [r7, #7]
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	3301      	adds	r3, #1
 8001d54:	00db      	lsls	r3, r3, #3
 8001d56:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f000 fafc 	bl	8002358 <WIZCHIP_READ>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d0f3      	beq.n	8001d4e <socket+0x1b6>
   return (int8_t)sn;
 8001d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	370c      	adds	r7, #12
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd90      	pop	{r4, r7, pc}
 8001d72:	bf00      	nop
 8001d74:	2000001c 	.word	0x2000001c
 8001d78:	20000078 	.word	0x20000078
 8001d7c:	2000007a 	.word	0x2000007a
 8001d80:	2000007c 	.word	0x2000007c
 8001d84:	2000008c 	.word	0x2000008c

08001d88 <close>:

int8_t close(uint8_t sn)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	4603      	mov	r3, r0
 8001d90:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8001d92:	79fb      	ldrb	r3, [r7, #7]
 8001d94:	2b08      	cmp	r3, #8
 8001d96:	d902      	bls.n	8001d9e <close+0x16>
 8001d98:	f04f 33ff 	mov.w	r3, #4294967295
 8001d9c:	e046      	b.n	8001e2c <close+0xa4>

	setSn_CR(sn,Sn_CR_CLOSE);
 8001d9e:	79fb      	ldrb	r3, [r7, #7]
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	3301      	adds	r3, #1
 8001da4:	00db      	lsls	r3, r3, #3
 8001da6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001daa:	2110      	movs	r1, #16
 8001dac:	4618      	mov	r0, r3
 8001dae:	f000 fb03 	bl	80023b8 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8001db2:	bf00      	nop
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	3301      	adds	r3, #1
 8001dba:	00db      	lsls	r3, r3, #3
 8001dbc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f000 fac9 	bl	8002358 <WIZCHIP_READ>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d1f3      	bne.n	8001db4 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	00db      	lsls	r3, r3, #3
 8001dd4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001dd8:	211f      	movs	r1, #31
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f000 faec 	bl	80023b8 <WIZCHIP_WRITE>
	sock_is_sending &= ~(1<<sn);
 8001de0:	79fb      	ldrb	r3, [r7, #7]
 8001de2:	2201      	movs	r2, #1
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	b21b      	sxth	r3, r3
 8001dea:	43db      	mvns	r3, r3
 8001dec:	b21a      	sxth	r2, r3
 8001dee:	4b11      	ldr	r3, [pc, #68]	; (8001e34 <close+0xac>)
 8001df0:	881b      	ldrh	r3, [r3, #0]
 8001df2:	b21b      	sxth	r3, r3
 8001df4:	4013      	ands	r3, r2
 8001df6:	b21b      	sxth	r3, r3
 8001df8:	b29a      	uxth	r2, r3
 8001dfa:	4b0e      	ldr	r3, [pc, #56]	; (8001e34 <close+0xac>)
 8001dfc:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8001dfe:	79fb      	ldrb	r3, [r7, #7]
 8001e00:	4a0d      	ldr	r2, [pc, #52]	; (8001e38 <close+0xb0>)
 8001e02:	2100      	movs	r1, #0
 8001e04:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8001e08:	79fb      	ldrb	r3, [r7, #7]
 8001e0a:	4a0c      	ldr	r2, [pc, #48]	; (8001e3c <close+0xb4>)
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8001e10:	bf00      	nop
 8001e12:	79fb      	ldrb	r3, [r7, #7]
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	3301      	adds	r3, #1
 8001e18:	00db      	lsls	r3, r3, #3
 8001e1a:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f000 fa9a 	bl	8002358 <WIZCHIP_READ>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1f3      	bne.n	8001e12 <close+0x8a>
	return SOCK_OK;
 8001e2a:	2301      	movs	r3, #1
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3708      	adds	r7, #8
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	2000007a 	.word	0x2000007a
 8001e38:	2000007c 	.word	0x2000007c
 8001e3c:	2000008c 	.word	0x2000008c

08001e40 <listen>:

int8_t listen(uint8_t sn)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8001e4a:	79fb      	ldrb	r3, [r7, #7]
 8001e4c:	2b08      	cmp	r3, #8
 8001e4e:	d902      	bls.n	8001e56 <listen+0x16>
 8001e50:	f04f 33ff 	mov.w	r3, #4294967295
 8001e54:	e055      	b.n	8001f02 <listen+0xc2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001e56:	79fb      	ldrb	r3, [r7, #7]
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	00db      	lsls	r3, r3, #3
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f000 fa7a 	bl	8002358 <WIZCHIP_READ>
 8001e64:	4603      	mov	r3, r0
 8001e66:	f003 030f 	and.w	r3, r3, #15
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d002      	beq.n	8001e74 <listen+0x34>
 8001e6e:	f06f 0304 	mvn.w	r3, #4
 8001e72:	e046      	b.n	8001f02 <listen+0xc2>
	CHECK_SOCKINIT();
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	3301      	adds	r3, #1
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001e80:	4618      	mov	r0, r3
 8001e82:	f000 fa69 	bl	8002358 <WIZCHIP_READ>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b13      	cmp	r3, #19
 8001e8a:	d002      	beq.n	8001e92 <listen+0x52>
 8001e8c:	f06f 0302 	mvn.w	r3, #2
 8001e90:	e037      	b.n	8001f02 <listen+0xc2>
	setSn_CR(sn,Sn_CR_LISTEN);
 8001e92:	79fb      	ldrb	r3, [r7, #7]
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	3301      	adds	r3, #1
 8001e98:	00db      	lsls	r3, r3, #3
 8001e9a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001e9e:	2102      	movs	r1, #2
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f000 fa89 	bl	80023b8 <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 8001ea6:	bf00      	nop
 8001ea8:	79fb      	ldrb	r3, [r7, #7]
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	3301      	adds	r3, #1
 8001eae:	00db      	lsls	r3, r3, #3
 8001eb0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f000 fa4f 	bl	8002358 <WIZCHIP_READ>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d1f3      	bne.n	8001ea8 <listen+0x68>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8001ec0:	e012      	b.n	8001ee8 <listen+0xa8>
   {
      if(getSn_CR(sn) == SOCK_CLOSED)
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	00db      	lsls	r3, r3, #3
 8001eca:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f000 fa42 	bl	8002358 <WIZCHIP_READ>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d106      	bne.n	8001ee8 <listen+0xa8>
      {
         close(sn);
 8001eda:	79fb      	ldrb	r3, [r7, #7]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7ff ff53 	bl	8001d88 <close>
         return SOCKERR_SOCKCLOSED;
 8001ee2:	f06f 0303 	mvn.w	r3, #3
 8001ee6:	e00c      	b.n	8001f02 <listen+0xc2>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8001ee8:	79fb      	ldrb	r3, [r7, #7]
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	3301      	adds	r3, #1
 8001eee:	00db      	lsls	r3, r3, #3
 8001ef0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f000 fa2f 	bl	8002358 <WIZCHIP_READ>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b14      	cmp	r3, #20
 8001efe:	d1e0      	bne.n	8001ec2 <listen+0x82>
      }
   }
   return SOCK_OK;
 8001f00:	2301      	movs	r3, #1
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3708      	adds	r7, #8
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
	...

08001f0c <disconnect>:

   return SOCK_OK;
}

int8_t disconnect(uint8_t sn)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	4603      	mov	r3, r0
 8001f14:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 8001f16:	79fb      	ldrb	r3, [r7, #7]
 8001f18:	2b08      	cmp	r3, #8
 8001f1a:	d902      	bls.n	8001f22 <disconnect+0x16>
 8001f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f20:	e062      	b.n	8001fe8 <disconnect+0xdc>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001f22:	79fb      	ldrb	r3, [r7, #7]
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	3301      	adds	r3, #1
 8001f28:	00db      	lsls	r3, r3, #3
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f000 fa14 	bl	8002358 <WIZCHIP_READ>
 8001f30:	4603      	mov	r3, r0
 8001f32:	f003 030f 	and.w	r3, r3, #15
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d002      	beq.n	8001f40 <disconnect+0x34>
 8001f3a:	f06f 0304 	mvn.w	r3, #4
 8001f3e:	e053      	b.n	8001fe8 <disconnect+0xdc>
	setSn_CR(sn,Sn_CR_DISCON);
 8001f40:	79fb      	ldrb	r3, [r7, #7]
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	3301      	adds	r3, #1
 8001f46:	00db      	lsls	r3, r3, #3
 8001f48:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001f4c:	2108      	movs	r1, #8
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f000 fa32 	bl	80023b8 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8001f54:	bf00      	nop
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	00db      	lsls	r3, r3, #3
 8001f5e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001f62:	4618      	mov	r0, r3
 8001f64:	f000 f9f8 	bl	8002358 <WIZCHIP_READ>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d1f3      	bne.n	8001f56 <disconnect+0x4a>
	sock_is_sending &= ~(1<<sn);
 8001f6e:	79fb      	ldrb	r3, [r7, #7]
 8001f70:	2201      	movs	r2, #1
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	b21b      	sxth	r3, r3
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	b21a      	sxth	r2, r3
 8001f7c:	4b1c      	ldr	r3, [pc, #112]	; (8001ff0 <disconnect+0xe4>)
 8001f7e:	881b      	ldrh	r3, [r3, #0]
 8001f80:	b21b      	sxth	r3, r3
 8001f82:	4013      	ands	r3, r2
 8001f84:	b21b      	sxth	r3, r3
 8001f86:	b29a      	uxth	r2, r3
 8001f88:	4b19      	ldr	r3, [pc, #100]	; (8001ff0 <disconnect+0xe4>)
 8001f8a:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8001f8c:	4b19      	ldr	r3, [pc, #100]	; (8001ff4 <disconnect+0xe8>)
 8001f8e:	881b      	ldrh	r3, [r3, #0]
 8001f90:	461a      	mov	r2, r3
 8001f92:	79fb      	ldrb	r3, [r7, #7]
 8001f94:	fa42 f303 	asr.w	r3, r2, r3
 8001f98:	f003 0301 	and.w	r3, r3, #1
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d016      	beq.n	8001fce <disconnect+0xc2>
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	e021      	b.n	8001fe8 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8001fa4:	79fb      	ldrb	r3, [r7, #7]
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	3301      	adds	r3, #1
 8001faa:	00db      	lsls	r3, r3, #3
 8001fac:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f000 f9d1 	bl	8002358 <WIZCHIP_READ>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	f003 0308 	and.w	r3, r3, #8
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d006      	beq.n	8001fce <disconnect+0xc2>
	   {
	      close(sn);
 8001fc0:	79fb      	ldrb	r3, [r7, #7]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7ff fee0 	bl	8001d88 <close>
	      return SOCKERR_TIMEOUT;
 8001fc8:	f06f 030c 	mvn.w	r3, #12
 8001fcc:	e00c      	b.n	8001fe8 <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8001fce:	79fb      	ldrb	r3, [r7, #7]
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	00db      	lsls	r3, r3, #3
 8001fd6:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f000 f9bc 	bl	8002358 <WIZCHIP_READ>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d1de      	bne.n	8001fa4 <disconnect+0x98>
	   }
	}
	return SOCK_OK;
 8001fe6:	2301      	movs	r3, #1
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3708      	adds	r7, #8
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	2000007a 	.word	0x2000007a
 8001ff4:	20000078 	.word	0x20000078

08001ff8 <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	4603      	mov	r3, r0
 8002000:	6039      	str	r1, [r7, #0]
 8002002:	71fb      	strb	r3, [r7, #7]
 8002004:	4613      	mov	r3, r2
 8002006:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8002008:	2300      	movs	r3, #0
 800200a:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 800200c:	2300      	movs	r3, #0
 800200e:	81bb      	strh	r3, [r7, #12]

   CHECK_SOCKNUM();
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	2b08      	cmp	r3, #8
 8002014:	d902      	bls.n	800201c <send+0x24>
 8002016:	f04f 33ff 	mov.w	r3, #4294967295
 800201a:	e0de      	b.n	80021da <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 800201c:	79fb      	ldrb	r3, [r7, #7]
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	3301      	adds	r3, #1
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	4618      	mov	r0, r3
 8002026:	f000 f997 	bl	8002358 <WIZCHIP_READ>
 800202a:	4603      	mov	r3, r0
 800202c:	f003 030f 	and.w	r3, r3, #15
 8002030:	2b01      	cmp	r3, #1
 8002032:	d002      	beq.n	800203a <send+0x42>
 8002034:	f06f 0304 	mvn.w	r3, #4
 8002038:	e0cf      	b.n	80021da <send+0x1e2>
   CHECK_SOCKDATA();
 800203a:	88bb      	ldrh	r3, [r7, #4]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d102      	bne.n	8002046 <send+0x4e>
 8002040:	f06f 030d 	mvn.w	r3, #13
 8002044:	e0c9      	b.n	80021da <send+0x1e2>
   tmp = getSn_SR(sn);
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	3301      	adds	r3, #1
 800204c:	00db      	lsls	r3, r3, #3
 800204e:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002052:	4618      	mov	r0, r3
 8002054:	f000 f980 	bl	8002358 <WIZCHIP_READ>
 8002058:	4603      	mov	r3, r0
 800205a:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 800205c:	7bfb      	ldrb	r3, [r7, #15]
 800205e:	2b17      	cmp	r3, #23
 8002060:	d005      	beq.n	800206e <send+0x76>
 8002062:	7bfb      	ldrb	r3, [r7, #15]
 8002064:	2b1c      	cmp	r3, #28
 8002066:	d002      	beq.n	800206e <send+0x76>
 8002068:	f06f 0306 	mvn.w	r3, #6
 800206c:	e0b5      	b.n	80021da <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 800206e:	4b5d      	ldr	r3, [pc, #372]	; (80021e4 <send+0x1ec>)
 8002070:	881b      	ldrh	r3, [r3, #0]
 8002072:	461a      	mov	r2, r3
 8002074:	79fb      	ldrb	r3, [r7, #7]
 8002076:	fa42 f303 	asr.w	r3, r2, r3
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	2b00      	cmp	r3, #0
 8002080:	d039      	beq.n	80020f6 <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8002082:	79fb      	ldrb	r3, [r7, #7]
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	3301      	adds	r3, #1
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800208e:	4618      	mov	r0, r3
 8002090:	f000 f962 	bl	8002358 <WIZCHIP_READ>
 8002094:	4603      	mov	r3, r0
 8002096:	f003 031f 	and.w	r3, r3, #31
 800209a:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 800209c:	7bfb      	ldrb	r3, [r7, #15]
 800209e:	f003 0310 	and.w	r3, r3, #16
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d019      	beq.n	80020da <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 80020a6:	79fb      	ldrb	r3, [r7, #7]
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	3301      	adds	r3, #1
 80020ac:	00db      	lsls	r3, r3, #3
 80020ae:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80020b2:	2110      	movs	r1, #16
 80020b4:	4618      	mov	r0, r3
 80020b6:	f000 f97f 	bl	80023b8 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCKERR_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);
 80020ba:	79fb      	ldrb	r3, [r7, #7]
 80020bc:	2201      	movs	r2, #1
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	b21b      	sxth	r3, r3
 80020c4:	43db      	mvns	r3, r3
 80020c6:	b21a      	sxth	r2, r3
 80020c8:	4b46      	ldr	r3, [pc, #280]	; (80021e4 <send+0x1ec>)
 80020ca:	881b      	ldrh	r3, [r3, #0]
 80020cc:	b21b      	sxth	r3, r3
 80020ce:	4013      	ands	r3, r2
 80020d0:	b21b      	sxth	r3, r3
 80020d2:	b29a      	uxth	r2, r3
 80020d4:	4b43      	ldr	r3, [pc, #268]	; (80021e4 <send+0x1ec>)
 80020d6:	801a      	strh	r2, [r3, #0]
 80020d8:	e00d      	b.n	80020f6 <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 80020da:	7bfb      	ldrb	r3, [r7, #15]
 80020dc:	f003 0308 	and.w	r3, r3, #8
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d006      	beq.n	80020f2 <send+0xfa>
      {
         close(sn);
 80020e4:	79fb      	ldrb	r3, [r7, #7]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff fe4e 	bl	8001d88 <close>
         return SOCKERR_TIMEOUT;
 80020ec:	f06f 030c 	mvn.w	r3, #12
 80020f0:	e073      	b.n	80021da <send+0x1e2>
      }
      else return SOCK_BUSY;
 80020f2:	2300      	movs	r3, #0
 80020f4:	e071      	b.n	80021da <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	3301      	adds	r3, #1
 80020fc:	00db      	lsls	r3, r3, #3
 80020fe:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8002102:	4618      	mov	r0, r3
 8002104:	f000 f928 	bl	8002358 <WIZCHIP_READ>
 8002108:	4603      	mov	r3, r0
 800210a:	b29b      	uxth	r3, r3
 800210c:	029b      	lsls	r3, r3, #10
 800210e:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8002110:	88ba      	ldrh	r2, [r7, #4]
 8002112:	89bb      	ldrh	r3, [r7, #12]
 8002114:	429a      	cmp	r2, r3
 8002116:	d901      	bls.n	800211c <send+0x124>
 8002118:	89bb      	ldrh	r3, [r7, #12]
 800211a:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 800211c:	79fb      	ldrb	r3, [r7, #7]
 800211e:	4618      	mov	r0, r3
 8002120:	f000 fa0c 	bl	800253c <getSn_TX_FSR>
 8002124:	4603      	mov	r3, r0
 8002126:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8002128:	79fb      	ldrb	r3, [r7, #7]
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	3301      	adds	r3, #1
 800212e:	00db      	lsls	r3, r3, #3
 8002130:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002134:	4618      	mov	r0, r3
 8002136:	f000 f90f 	bl	8002358 <WIZCHIP_READ>
 800213a:	4603      	mov	r3, r0
 800213c:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 800213e:	7bfb      	ldrb	r3, [r7, #15]
 8002140:	2b17      	cmp	r3, #23
 8002142:	d009      	beq.n	8002158 <send+0x160>
 8002144:	7bfb      	ldrb	r3, [r7, #15]
 8002146:	2b1c      	cmp	r3, #28
 8002148:	d006      	beq.n	8002158 <send+0x160>
      {
         close(sn);
 800214a:	79fb      	ldrb	r3, [r7, #7]
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff fe1b 	bl	8001d88 <close>
         return SOCKERR_SOCKSTATUS;
 8002152:	f06f 0306 	mvn.w	r3, #6
 8002156:	e040      	b.n	80021da <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8002158:	4b23      	ldr	r3, [pc, #140]	; (80021e8 <send+0x1f0>)
 800215a:	881b      	ldrh	r3, [r3, #0]
 800215c:	461a      	mov	r2, r3
 800215e:	79fb      	ldrb	r3, [r7, #7]
 8002160:	fa42 f303 	asr.w	r3, r2, r3
 8002164:	f003 0301 	and.w	r3, r3, #1
 8002168:	2b00      	cmp	r3, #0
 800216a:	d005      	beq.n	8002178 <send+0x180>
 800216c:	88ba      	ldrh	r2, [r7, #4]
 800216e:	89bb      	ldrh	r3, [r7, #12]
 8002170:	429a      	cmp	r2, r3
 8002172:	d901      	bls.n	8002178 <send+0x180>
 8002174:	2300      	movs	r3, #0
 8002176:	e030      	b.n	80021da <send+0x1e2>
      if(len <= freesize) break;
 8002178:	88ba      	ldrh	r2, [r7, #4]
 800217a:	89bb      	ldrh	r3, [r7, #12]
 800217c:	429a      	cmp	r2, r3
 800217e:	d900      	bls.n	8002182 <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 8002180:	e7cc      	b.n	800211c <send+0x124>
      if(len <= freesize) break;
 8002182:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8002184:	88ba      	ldrh	r2, [r7, #4]
 8002186:	79fb      	ldrb	r3, [r7, #7]
 8002188:	6839      	ldr	r1, [r7, #0]
 800218a:	4618      	mov	r0, r3
 800218c:	f000 fa6c 	bl	8002668 <wiz_send_data>
   #if _WIZCHIP_ == 5200
      sock_next_rd[sn] = getSn_TX_RD(sn) + len;
   #endif
   setSn_CR(sn,Sn_CR_SEND);
 8002190:	79fb      	ldrb	r3, [r7, #7]
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	3301      	adds	r3, #1
 8002196:	00db      	lsls	r3, r3, #3
 8002198:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800219c:	2120      	movs	r1, #32
 800219e:	4618      	mov	r0, r3
 80021a0:	f000 f90a 	bl	80023b8 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 80021a4:	bf00      	nop
 80021a6:	79fb      	ldrb	r3, [r7, #7]
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	3301      	adds	r3, #1
 80021ac:	00db      	lsls	r3, r3, #3
 80021ae:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80021b2:	4618      	mov	r0, r3
 80021b4:	f000 f8d0 	bl	8002358 <WIZCHIP_READ>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1f3      	bne.n	80021a6 <send+0x1ae>
   sock_is_sending |= (1 << sn);
 80021be:	79fb      	ldrb	r3, [r7, #7]
 80021c0:	2201      	movs	r2, #1
 80021c2:	fa02 f303 	lsl.w	r3, r2, r3
 80021c6:	b21a      	sxth	r2, r3
 80021c8:	4b06      	ldr	r3, [pc, #24]	; (80021e4 <send+0x1ec>)
 80021ca:	881b      	ldrh	r3, [r3, #0]
 80021cc:	b21b      	sxth	r3, r3
 80021ce:	4313      	orrs	r3, r2
 80021d0:	b21b      	sxth	r3, r3
 80021d2:	b29a      	uxth	r2, r3
 80021d4:	4b03      	ldr	r3, [pc, #12]	; (80021e4 <send+0x1ec>)
 80021d6:	801a      	strh	r2, [r3, #0]
   return len;
 80021d8:	88bb      	ldrh	r3, [r7, #4]
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3710      	adds	r7, #16
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	2000007a 	.word	0x2000007a
 80021e8:	20000078 	.word	0x20000078

080021ec <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 80021ec:	b590      	push	{r4, r7, lr}
 80021ee:	b085      	sub	sp, #20
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	4603      	mov	r3, r0
 80021f4:	6039      	str	r1, [r7, #0]
 80021f6:	71fb      	strb	r3, [r7, #7]
 80021f8:	4613      	mov	r3, r2
 80021fa:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 80021fc:	2300      	movs	r3, #0
 80021fe:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 8002200:	2300      	movs	r3, #0
 8002202:	81bb      	strh	r3, [r7, #12]
   CHECK_SOCKNUM();
 8002204:	79fb      	ldrb	r3, [r7, #7]
 8002206:	2b08      	cmp	r3, #8
 8002208:	d902      	bls.n	8002210 <recv+0x24>
 800220a:	f04f 33ff 	mov.w	r3, #4294967295
 800220e:	e09c      	b.n	800234a <recv+0x15e>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8002210:	79fb      	ldrb	r3, [r7, #7]
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	3301      	adds	r3, #1
 8002216:	00db      	lsls	r3, r3, #3
 8002218:	4618      	mov	r0, r3
 800221a:	f000 f89d 	bl	8002358 <WIZCHIP_READ>
 800221e:	4603      	mov	r3, r0
 8002220:	f003 030f 	and.w	r3, r3, #15
 8002224:	2b01      	cmp	r3, #1
 8002226:	d002      	beq.n	800222e <recv+0x42>
 8002228:	f06f 0304 	mvn.w	r3, #4
 800222c:	e08d      	b.n	800234a <recv+0x15e>
   CHECK_SOCKDATA();
 800222e:	88bb      	ldrh	r3, [r7, #4]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d102      	bne.n	800223a <recv+0x4e>
 8002234:	f06f 030d 	mvn.w	r3, #13
 8002238:	e087      	b.n	800234a <recv+0x15e>

   recvsize = getSn_RxMAX(sn);
 800223a:	79fb      	ldrb	r3, [r7, #7]
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	3301      	adds	r3, #1
 8002240:	00db      	lsls	r3, r3, #3
 8002242:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8002246:	4618      	mov	r0, r3
 8002248:	f000 f886 	bl	8002358 <WIZCHIP_READ>
 800224c:	4603      	mov	r3, r0
 800224e:	b29b      	uxth	r3, r3
 8002250:	029b      	lsls	r3, r3, #10
 8002252:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8002254:	89ba      	ldrh	r2, [r7, #12]
 8002256:	88bb      	ldrh	r3, [r7, #4]
 8002258:	429a      	cmp	r2, r3
 800225a:	d201      	bcs.n	8002260 <recv+0x74>
 800225c:	89bb      	ldrh	r3, [r7, #12]
 800225e:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      recvsize = getSn_RX_RSR(sn);
 8002260:	79fb      	ldrb	r3, [r7, #7]
 8002262:	4618      	mov	r0, r3
 8002264:	f000 f9b5 	bl	80025d2 <getSn_RX_RSR>
 8002268:	4603      	mov	r3, r0
 800226a:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 800226c:	79fb      	ldrb	r3, [r7, #7]
 800226e:	009b      	lsls	r3, r3, #2
 8002270:	3301      	adds	r3, #1
 8002272:	00db      	lsls	r3, r3, #3
 8002274:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8002278:	4618      	mov	r0, r3
 800227a:	f000 f86d 	bl	8002358 <WIZCHIP_READ>
 800227e:	4603      	mov	r3, r0
 8002280:	73fb      	strb	r3, [r7, #15]
      if (tmp != SOCK_ESTABLISHED)
 8002282:	7bfb      	ldrb	r3, [r7, #15]
 8002284:	2b17      	cmp	r3, #23
 8002286:	d026      	beq.n	80022d6 <recv+0xea>
      {
         if(tmp == SOCK_CLOSE_WAIT)
 8002288:	7bfb      	ldrb	r3, [r7, #15]
 800228a:	2b1c      	cmp	r3, #28
 800228c:	d11c      	bne.n	80022c8 <recv+0xdc>
         {
            if(recvsize != 0) break;
 800228e:	89bb      	ldrh	r3, [r7, #12]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d133      	bne.n	80022fc <recv+0x110>
            else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8002294:	79fb      	ldrb	r3, [r7, #7]
 8002296:	4618      	mov	r0, r3
 8002298:	f000 f950 	bl	800253c <getSn_TX_FSR>
 800229c:	4603      	mov	r3, r0
 800229e:	461c      	mov	r4, r3
 80022a0:	79fb      	ldrb	r3, [r7, #7]
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	3301      	adds	r3, #1
 80022a6:	00db      	lsls	r3, r3, #3
 80022a8:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80022ac:	4618      	mov	r0, r3
 80022ae:	f000 f853 	bl	8002358 <WIZCHIP_READ>
 80022b2:	4603      	mov	r3, r0
 80022b4:	029b      	lsls	r3, r3, #10
 80022b6:	429c      	cmp	r4, r3
 80022b8:	d10d      	bne.n	80022d6 <recv+0xea>
            {
               close(sn);
 80022ba:	79fb      	ldrb	r3, [r7, #7]
 80022bc:	4618      	mov	r0, r3
 80022be:	f7ff fd63 	bl	8001d88 <close>
               return SOCKERR_SOCKSTATUS;
 80022c2:	f06f 0306 	mvn.w	r3, #6
 80022c6:	e040      	b.n	800234a <recv+0x15e>
            }
         }
         else
         {
            close(sn);
 80022c8:	79fb      	ldrb	r3, [r7, #7]
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7ff fd5c 	bl	8001d88 <close>
            return SOCKERR_SOCKSTATUS;
 80022d0:	f06f 0306 	mvn.w	r3, #6
 80022d4:	e039      	b.n	800234a <recv+0x15e>
         }
      }
      if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 80022d6:	4b1f      	ldr	r3, [pc, #124]	; (8002354 <recv+0x168>)
 80022d8:	881b      	ldrh	r3, [r3, #0]
 80022da:	461a      	mov	r2, r3
 80022dc:	79fb      	ldrb	r3, [r7, #7]
 80022de:	fa42 f303 	asr.w	r3, r2, r3
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d004      	beq.n	80022f4 <recv+0x108>
 80022ea:	89bb      	ldrh	r3, [r7, #12]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d101      	bne.n	80022f4 <recv+0x108>
 80022f0:	2300      	movs	r3, #0
 80022f2:	e02a      	b.n	800234a <recv+0x15e>
      if(recvsize != 0) break;
 80022f4:	89bb      	ldrh	r3, [r7, #12]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d102      	bne.n	8002300 <recv+0x114>
      recvsize = getSn_RX_RSR(sn);
 80022fa:	e7b1      	b.n	8002260 <recv+0x74>
            if(recvsize != 0) break;
 80022fc:	bf00      	nop
 80022fe:	e000      	b.n	8002302 <recv+0x116>
      if(recvsize != 0) break;
 8002300:	bf00      	nop
   };
   if(recvsize < len) len = recvsize;
 8002302:	89ba      	ldrh	r2, [r7, #12]
 8002304:	88bb      	ldrh	r3, [r7, #4]
 8002306:	429a      	cmp	r2, r3
 8002308:	d201      	bcs.n	800230e <recv+0x122>
 800230a:	89bb      	ldrh	r3, [r7, #12]
 800230c:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 800230e:	88ba      	ldrh	r2, [r7, #4]
 8002310:	79fb      	ldrb	r3, [r7, #7]
 8002312:	6839      	ldr	r1, [r7, #0]
 8002314:	4618      	mov	r0, r3
 8002316:	f000 fa03 	bl	8002720 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 800231a:	79fb      	ldrb	r3, [r7, #7]
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	3301      	adds	r3, #1
 8002320:	00db      	lsls	r3, r3, #3
 8002322:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002326:	2140      	movs	r1, #64	; 0x40
 8002328:	4618      	mov	r0, r3
 800232a:	f000 f845 	bl	80023b8 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 800232e:	bf00      	nop
 8002330:	79fb      	ldrb	r3, [r7, #7]
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	3301      	adds	r3, #1
 8002336:	00db      	lsls	r3, r3, #3
 8002338:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800233c:	4618      	mov	r0, r3
 800233e:	f000 f80b 	bl	8002358 <WIZCHIP_READ>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d1f3      	bne.n	8002330 <recv+0x144>
   return len;
 8002348:	88bb      	ldrh	r3, [r7, #4]
}
 800234a:	4618      	mov	r0, r3
 800234c:	3714      	adds	r7, #20
 800234e:	46bd      	mov	sp, r7
 8002350:	bd90      	pop	{r4, r7, pc}
 8002352:	bf00      	nop
 8002354:	20000078 	.word	0x20000078

08002358 <WIZCHIP_READ>:
#define _W5500_SPI_FDM_OP_LEN4_     0x03

////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
   uint8_t ret;

   WIZCHIP_CRITICAL_ENTER();
 8002360:	4b14      	ldr	r3, [pc, #80]	; (80023b4 <WIZCHIP_READ+0x5c>)
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002366:	4b13      	ldr	r3, [pc, #76]	; (80023b4 <WIZCHIP_READ+0x5c>)
 8002368:	691b      	ldr	r3, [r3, #16]
 800236a:	4798      	blx	r3
   	   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_FDM_OP_LEN1_);
   #else
      #error "Unsupported _WIZCHIP_IO_SPI_ in W5500 !!!"
   #endif

   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800236c:	4b11      	ldr	r3, [pc, #68]	; (80023b4 <WIZCHIP_READ+0x5c>)
 800236e:	69db      	ldr	r3, [r3, #28]
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	0c12      	lsrs	r2, r2, #16
 8002374:	b2d2      	uxtb	r2, r2
 8002376:	4610      	mov	r0, r2
 8002378:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800237a:	4b0e      	ldr	r3, [pc, #56]	; (80023b4 <WIZCHIP_READ+0x5c>)
 800237c:	69db      	ldr	r3, [r3, #28]
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	0a12      	lsrs	r2, r2, #8
 8002382:	b2d2      	uxtb	r2, r2
 8002384:	4610      	mov	r0, r2
 8002386:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002388:	4b0a      	ldr	r3, [pc, #40]	; (80023b4 <WIZCHIP_READ+0x5c>)
 800238a:	69db      	ldr	r3, [r3, #28]
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	b2d2      	uxtb	r2, r2
 8002390:	4610      	mov	r0, r2
 8002392:	4798      	blx	r3
   ret = WIZCHIP.IF.SPI._read_byte();
 8002394:	4b07      	ldr	r3, [pc, #28]	; (80023b4 <WIZCHIP_READ+0x5c>)
 8002396:	699b      	ldr	r3, [r3, #24]
 8002398:	4798      	blx	r3
 800239a:	4603      	mov	r3, r0
 800239c:	73fb      	strb	r3, [r7, #15]
   #endif
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5000. !!!"
#endif

   WIZCHIP.CS._deselect();
 800239e:	4b05      	ldr	r3, [pc, #20]	; (80023b4 <WIZCHIP_READ+0x5c>)
 80023a0:	695b      	ldr	r3, [r3, #20]
 80023a2:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80023a4:	4b03      	ldr	r3, [pc, #12]	; (80023b4 <WIZCHIP_READ+0x5c>)
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	4798      	blx	r3
   return ret;
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3710      	adds	r7, #16
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	20000020 	.word	0x20000020

080023b8 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	460b      	mov	r3, r1
 80023c2:	70fb      	strb	r3, [r7, #3]
    WIZCHIP_CRITICAL_ENTER();
 80023c4:	4b16      	ldr	r3, [pc, #88]	; (8002420 <WIZCHIP_WRITE+0x68>)
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	4798      	blx	r3
    WIZCHIP.CS._select();
 80023ca:	4b15      	ldr	r3, [pc, #84]	; (8002420 <WIZCHIP_WRITE+0x68>)
 80023cc:	691b      	ldr	r3, [r3, #16]
 80023ce:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))

   #if  ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_SPI_VDM_ )
   	   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	f043 0304 	orr.w	r3, r3, #4
 80023d6:	607b      	str	r3, [r7, #4]
   	   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_FDM_OP_LEN1_);
   #else
      #error "Unsupported _WIZCHIP_IO_SPI_ in W5500 !!!"
   #endif

   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80023d8:	4b11      	ldr	r3, [pc, #68]	; (8002420 <WIZCHIP_WRITE+0x68>)
 80023da:	69db      	ldr	r3, [r3, #28]
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	0c12      	lsrs	r2, r2, #16
 80023e0:	b2d2      	uxtb	r2, r2
 80023e2:	4610      	mov	r0, r2
 80023e4:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80023e6:	4b0e      	ldr	r3, [pc, #56]	; (8002420 <WIZCHIP_WRITE+0x68>)
 80023e8:	69db      	ldr	r3, [r3, #28]
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	0a12      	lsrs	r2, r2, #8
 80023ee:	b2d2      	uxtb	r2, r2
 80023f0:	4610      	mov	r0, r2
 80023f2:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80023f4:	4b0a      	ldr	r3, [pc, #40]	; (8002420 <WIZCHIP_WRITE+0x68>)
 80023f6:	69db      	ldr	r3, [r3, #28]
 80023f8:	687a      	ldr	r2, [r7, #4]
 80023fa:	b2d2      	uxtb	r2, r2
 80023fc:	4610      	mov	r0, r2
 80023fe:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(wb);
 8002400:	4b07      	ldr	r3, [pc, #28]	; (8002420 <WIZCHIP_WRITE+0x68>)
 8002402:	69db      	ldr	r3, [r3, #28]
 8002404:	78fa      	ldrb	r2, [r7, #3]
 8002406:	4610      	mov	r0, r2
 8002408:	4798      	blx	r3
   #endif
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5500. !!!"
#endif

   WIZCHIP.CS._deselect();
 800240a:	4b05      	ldr	r3, [pc, #20]	; (8002420 <WIZCHIP_WRITE+0x68>)
 800240c:	695b      	ldr	r3, [r3, #20]
 800240e:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002410:	4b03      	ldr	r3, [pc, #12]	; (8002420 <WIZCHIP_WRITE+0x68>)
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	4798      	blx	r3
}
 8002416:	bf00      	nop
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	20000020 	.word	0x20000020

08002424 <WIZCHIP_READ_BUF>:

void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8002424:	b590      	push	{r4, r7, lr}
 8002426:	b087      	sub	sp, #28
 8002428:	af00      	add	r7, sp, #0
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	4613      	mov	r3, r2
 8002430:	80fb      	strh	r3, [r7, #6]
   uint16_t i = 0;
 8002432:	2300      	movs	r3, #0
 8002434:	82fb      	strh	r3, [r7, #22]
   uint16_t j = 0;
 8002436:	2300      	movs	r3, #0
 8002438:	82bb      	strh	r3, [r7, #20]
   WIZCHIP_CRITICAL_ENTER();
 800243a:	4b1b      	ldr	r3, [pc, #108]	; (80024a8 <WIZCHIP_READ_BUF+0x84>)
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002440:	4b19      	ldr	r3, [pc, #100]	; (80024a8 <WIZCHIP_READ_BUF+0x84>)
 8002442:	691b      	ldr	r3, [r3, #16]
 8002444:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))

   #if  ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_SPI_VDM_ )
      AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002446:	4b18      	ldr	r3, [pc, #96]	; (80024a8 <WIZCHIP_READ_BUF+0x84>)
 8002448:	69db      	ldr	r3, [r3, #28]
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	0c12      	lsrs	r2, r2, #16
 800244e:	b2d2      	uxtb	r2, r2
 8002450:	4610      	mov	r0, r2
 8002452:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002454:	4b14      	ldr	r3, [pc, #80]	; (80024a8 <WIZCHIP_READ_BUF+0x84>)
 8002456:	69db      	ldr	r3, [r3, #28]
 8002458:	68fa      	ldr	r2, [r7, #12]
 800245a:	0a12      	lsrs	r2, r2, #8
 800245c:	b2d2      	uxtb	r2, r2
 800245e:	4610      	mov	r0, r2
 8002460:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002462:	4b11      	ldr	r3, [pc, #68]	; (80024a8 <WIZCHIP_READ_BUF+0x84>)
 8002464:	69db      	ldr	r3, [r3, #28]
 8002466:	68fa      	ldr	r2, [r7, #12]
 8002468:	b2d2      	uxtb	r2, r2
 800246a:	4610      	mov	r0, r2
 800246c:	4798      	blx	r3
      for(i = 0; i < len; i++,j)
 800246e:	2300      	movs	r3, #0
 8002470:	82fb      	strh	r3, [r7, #22]
 8002472:	e00a      	b.n	800248a <WIZCHIP_READ_BUF+0x66>
        pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8002474:	4b0c      	ldr	r3, [pc, #48]	; (80024a8 <WIZCHIP_READ_BUF+0x84>)
 8002476:	699b      	ldr	r3, [r3, #24]
 8002478:	8afa      	ldrh	r2, [r7, #22]
 800247a:	68b9      	ldr	r1, [r7, #8]
 800247c:	188c      	adds	r4, r1, r2
 800247e:	4798      	blx	r3
 8002480:	4603      	mov	r3, r0
 8002482:	7023      	strb	r3, [r4, #0]
      for(i = 0; i < len; i++,j)
 8002484:	8afb      	ldrh	r3, [r7, #22]
 8002486:	3301      	adds	r3, #1
 8002488:	82fb      	strh	r3, [r7, #22]
 800248a:	8afa      	ldrh	r2, [r7, #22]
 800248c:	88fb      	ldrh	r3, [r7, #6]
 800248e:	429a      	cmp	r2, r3
 8002490:	d3f0      	bcc.n	8002474 <WIZCHIP_READ_BUF+0x50>
   #endif
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5500. !!!!"
#endif

   WIZCHIP.CS._deselect();
 8002492:	4b05      	ldr	r3, [pc, #20]	; (80024a8 <WIZCHIP_READ_BUF+0x84>)
 8002494:	695b      	ldr	r3, [r3, #20]
 8002496:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002498:	4b03      	ldr	r3, [pc, #12]	; (80024a8 <WIZCHIP_READ_BUF+0x84>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	4798      	blx	r3
}
 800249e:	bf00      	nop
 80024a0:	371c      	adds	r7, #28
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd90      	pop	{r4, r7, pc}
 80024a6:	bf00      	nop
 80024a8:	20000020 	.word	0x20000020

080024ac <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	4613      	mov	r3, r2
 80024b8:	80fb      	strh	r3, [r7, #6]
   uint16_t i = 0;
 80024ba:	2300      	movs	r3, #0
 80024bc:	82fb      	strh	r3, [r7, #22]
   uint16_t j = 0;
 80024be:	2300      	movs	r3, #0
 80024c0:	82bb      	strh	r3, [r7, #20]
   WIZCHIP_CRITICAL_ENTER();
 80024c2:	4b1d      	ldr	r3, [pc, #116]	; (8002538 <WIZCHIP_WRITE_BUF+0x8c>)
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	4798      	blx	r3
   WIZCHIP.CS._select();
 80024c8:	4b1b      	ldr	r3, [pc, #108]	; (8002538 <WIZCHIP_WRITE_BUF+0x8c>)
 80024ca:	691b      	ldr	r3, [r3, #16]
 80024cc:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))

   #if  ( _WIZCHIP_IO_MODE_ == _WIZCHIP_IO_MODE_SPI_VDM_ )
      AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	f043 0304 	orr.w	r3, r3, #4
 80024d4:	60fb      	str	r3, [r7, #12]
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80024d6:	4b18      	ldr	r3, [pc, #96]	; (8002538 <WIZCHIP_WRITE_BUF+0x8c>)
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	68fa      	ldr	r2, [r7, #12]
 80024dc:	0c12      	lsrs	r2, r2, #16
 80024de:	b2d2      	uxtb	r2, r2
 80024e0:	4610      	mov	r0, r2
 80024e2:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80024e4:	4b14      	ldr	r3, [pc, #80]	; (8002538 <WIZCHIP_WRITE_BUF+0x8c>)
 80024e6:	69db      	ldr	r3, [r3, #28]
 80024e8:	68fa      	ldr	r2, [r7, #12]
 80024ea:	0a12      	lsrs	r2, r2, #8
 80024ec:	b2d2      	uxtb	r2, r2
 80024ee:	4610      	mov	r0, r2
 80024f0:	4798      	blx	r3
      WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80024f2:	4b11      	ldr	r3, [pc, #68]	; (8002538 <WIZCHIP_WRITE_BUF+0x8c>)
 80024f4:	69db      	ldr	r3, [r3, #28]
 80024f6:	68fa      	ldr	r2, [r7, #12]
 80024f8:	b2d2      	uxtb	r2, r2
 80024fa:	4610      	mov	r0, r2
 80024fc:	4798      	blx	r3
      for(i = 0; i < len; i++,j)
 80024fe:	2300      	movs	r3, #0
 8002500:	82fb      	strh	r3, [r7, #22]
 8002502:	e00a      	b.n	800251a <WIZCHIP_WRITE_BUF+0x6e>
         WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8002504:	4b0c      	ldr	r3, [pc, #48]	; (8002538 <WIZCHIP_WRITE_BUF+0x8c>)
 8002506:	69db      	ldr	r3, [r3, #28]
 8002508:	8afa      	ldrh	r2, [r7, #22]
 800250a:	68b9      	ldr	r1, [r7, #8]
 800250c:	440a      	add	r2, r1
 800250e:	7812      	ldrb	r2, [r2, #0]
 8002510:	4610      	mov	r0, r2
 8002512:	4798      	blx	r3
      for(i = 0; i < len; i++,j)
 8002514:	8afb      	ldrh	r3, [r7, #22]
 8002516:	3301      	adds	r3, #1
 8002518:	82fb      	strh	r3, [r7, #22]
 800251a:	8afa      	ldrh	r2, [r7, #22]
 800251c:	88fb      	ldrh	r3, [r7, #6]
 800251e:	429a      	cmp	r2, r3
 8002520:	d3f0      	bcc.n	8002504 <WIZCHIP_WRITE_BUF+0x58>
   #endif
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5500. !!!!"
#endif

   WIZCHIP.CS._deselect();
 8002522:	4b05      	ldr	r3, [pc, #20]	; (8002538 <WIZCHIP_WRITE_BUF+0x8c>)
 8002524:	695b      	ldr	r3, [r3, #20]
 8002526:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002528:	4b03      	ldr	r3, [pc, #12]	; (8002538 <WIZCHIP_WRITE_BUF+0x8c>)
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	4798      	blx	r3
}
 800252e:	bf00      	nop
 8002530:	3718      	adds	r7, #24
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20000020 	.word	0x20000020

0800253c <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 800253c:	b590      	push	{r4, r7, lr}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8002546:	2300      	movs	r3, #0
 8002548:	81fb      	strh	r3, [r7, #14]
 800254a:	2300      	movs	r3, #0
 800254c:	81bb      	strh	r3, [r7, #12]
   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 800254e:	79fb      	ldrb	r3, [r7, #7]
 8002550:	009b      	lsls	r3, r3, #2
 8002552:	3301      	adds	r3, #1
 8002554:	00db      	lsls	r3, r3, #3
 8002556:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff fefc 	bl	8002358 <WIZCHIP_READ>
 8002560:	4603      	mov	r3, r0
 8002562:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8002564:	89bb      	ldrh	r3, [r7, #12]
 8002566:	021b      	lsls	r3, r3, #8
 8002568:	b29c      	uxth	r4, r3
 800256a:	79fb      	ldrb	r3, [r7, #7]
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	3301      	adds	r3, #1
 8002570:	00db      	lsls	r3, r3, #3
 8002572:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8002576:	4618      	mov	r0, r3
 8002578:	f7ff feee 	bl	8002358 <WIZCHIP_READ>
 800257c:	4603      	mov	r3, r0
 800257e:	b29b      	uxth	r3, r3
 8002580:	4423      	add	r3, r4
 8002582:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8002584:	89bb      	ldrh	r3, [r7, #12]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d01a      	beq.n	80025c0 <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 800258a:	79fb      	ldrb	r3, [r7, #7]
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	3301      	adds	r3, #1
 8002590:	00db      	lsls	r3, r3, #3
 8002592:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002596:	4618      	mov	r0, r3
 8002598:	f7ff fede 	bl	8002358 <WIZCHIP_READ>
 800259c:	4603      	mov	r3, r0
 800259e:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 80025a0:	89fb      	ldrh	r3, [r7, #14]
 80025a2:	021b      	lsls	r3, r3, #8
 80025a4:	b29c      	uxth	r4, r3
 80025a6:	79fb      	ldrb	r3, [r7, #7]
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	3301      	adds	r3, #1
 80025ac:	00db      	lsls	r3, r3, #3
 80025ae:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7ff fed0 	bl	8002358 <WIZCHIP_READ>
 80025b8:	4603      	mov	r3, r0
 80025ba:	b29b      	uxth	r3, r3
 80025bc:	4423      	add	r3, r4
 80025be:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 80025c0:	89fa      	ldrh	r2, [r7, #14]
 80025c2:	89bb      	ldrh	r3, [r7, #12]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d1c2      	bne.n	800254e <getSn_TX_FSR+0x12>
   return val;
 80025c8:	89fb      	ldrh	r3, [r7, #14]
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3714      	adds	r7, #20
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd90      	pop	{r4, r7, pc}

080025d2 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 80025d2:	b590      	push	{r4, r7, lr}
 80025d4:	b085      	sub	sp, #20
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	4603      	mov	r3, r0
 80025da:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80025dc:	2300      	movs	r3, #0
 80025de:	81fb      	strh	r3, [r7, #14]
 80025e0:	2300      	movs	r3, #0
 80025e2:	81bb      	strh	r3, [r7, #12]
   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 80025e4:	79fb      	ldrb	r3, [r7, #7]
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	3301      	adds	r3, #1
 80025ea:	00db      	lsls	r3, r3, #3
 80025ec:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7ff feb1 	bl	8002358 <WIZCHIP_READ>
 80025f6:	4603      	mov	r3, r0
 80025f8:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 80025fa:	89bb      	ldrh	r3, [r7, #12]
 80025fc:	021b      	lsls	r3, r3, #8
 80025fe:	b29c      	uxth	r4, r3
 8002600:	79fb      	ldrb	r3, [r7, #7]
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	3301      	adds	r3, #1
 8002606:	00db      	lsls	r3, r3, #3
 8002608:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 800260c:	4618      	mov	r0, r3
 800260e:	f7ff fea3 	bl	8002358 <WIZCHIP_READ>
 8002612:	4603      	mov	r3, r0
 8002614:	b29b      	uxth	r3, r3
 8002616:	4423      	add	r3, r4
 8002618:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 800261a:	89bb      	ldrh	r3, [r7, #12]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d01a      	beq.n	8002656 <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8002620:	79fb      	ldrb	r3, [r7, #7]
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	3301      	adds	r3, #1
 8002626:	00db      	lsls	r3, r3, #3
 8002628:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 800262c:	4618      	mov	r0, r3
 800262e:	f7ff fe93 	bl	8002358 <WIZCHIP_READ>
 8002632:	4603      	mov	r3, r0
 8002634:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8002636:	89fb      	ldrh	r3, [r7, #14]
 8002638:	021b      	lsls	r3, r3, #8
 800263a:	b29c      	uxth	r4, r3
 800263c:	79fb      	ldrb	r3, [r7, #7]
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	3301      	adds	r3, #1
 8002642:	00db      	lsls	r3, r3, #3
 8002644:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff fe85 	bl	8002358 <WIZCHIP_READ>
 800264e:	4603      	mov	r3, r0
 8002650:	b29b      	uxth	r3, r3
 8002652:	4423      	add	r3, r4
 8002654:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8002656:	89fa      	ldrh	r2, [r7, #14]
 8002658:	89bb      	ldrh	r3, [r7, #12]
 800265a:	429a      	cmp	r2, r3
 800265c:	d1c2      	bne.n	80025e4 <getSn_RX_RSR+0x12>
   return val;
 800265e:	89fb      	ldrh	r3, [r7, #14]
}
 8002660:	4618      	mov	r0, r3
 8002662:	3714      	adds	r7, #20
 8002664:	46bd      	mov	sp, r7
 8002666:	bd90      	pop	{r4, r7, pc}

08002668 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8002668:	b590      	push	{r4, r7, lr}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	4603      	mov	r3, r0
 8002670:	6039      	str	r1, [r7, #0]
 8002672:	71fb      	strb	r3, [r7, #7]
 8002674:	4613      	mov	r3, r2
 8002676:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8002678:	2300      	movs	r3, #0
 800267a:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 800267c:	2300      	movs	r3, #0
 800267e:	60bb      	str	r3, [r7, #8]
   if(len == 0)  return;
 8002680:	88bb      	ldrh	r3, [r7, #4]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d048      	beq.n	8002718 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 8002686:	79fb      	ldrb	r3, [r7, #7]
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	3301      	adds	r3, #1
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002692:	4618      	mov	r0, r3
 8002694:	f7ff fe60 	bl	8002358 <WIZCHIP_READ>
 8002698:	4603      	mov	r3, r0
 800269a:	b29b      	uxth	r3, r3
 800269c:	021b      	lsls	r3, r3, #8
 800269e:	b29c      	uxth	r4, r3
 80026a0:	79fb      	ldrb	r3, [r7, #7]
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	3301      	adds	r3, #1
 80026a6:	00db      	lsls	r3, r3, #3
 80026a8:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7ff fe53 	bl	8002358 <WIZCHIP_READ>
 80026b2:	4603      	mov	r3, r0
 80026b4:	b29b      	uxth	r3, r3
 80026b6:	4423      	add	r3, r4
 80026b8:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 80026ba:	89fb      	ldrh	r3, [r7, #14]
 80026bc:	021b      	lsls	r3, r3, #8
 80026be:	79fa      	ldrb	r2, [r7, #7]
 80026c0:	0092      	lsls	r2, r2, #2
 80026c2:	3202      	adds	r2, #2
 80026c4:	00d2      	lsls	r2, r2, #3
 80026c6:	4413      	add	r3, r2
 80026c8:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 80026ca:	88bb      	ldrh	r3, [r7, #4]
 80026cc:	461a      	mov	r2, r3
 80026ce:	6839      	ldr	r1, [r7, #0]
 80026d0:	68b8      	ldr	r0, [r7, #8]
 80026d2:	f7ff feeb 	bl	80024ac <WIZCHIP_WRITE_BUF>

   ptr += len;
 80026d6:	89fa      	ldrh	r2, [r7, #14]
 80026d8:	88bb      	ldrh	r3, [r7, #4]
 80026da:	4413      	add	r3, r2
 80026dc:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 80026de:	79fb      	ldrb	r3, [r7, #7]
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	3301      	adds	r3, #1
 80026e4:	00db      	lsls	r3, r3, #3
 80026e6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80026ea:	461a      	mov	r2, r3
 80026ec:	89fb      	ldrh	r3, [r7, #14]
 80026ee:	0a1b      	lsrs	r3, r3, #8
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	4619      	mov	r1, r3
 80026f6:	4610      	mov	r0, r2
 80026f8:	f7ff fe5e 	bl	80023b8 <WIZCHIP_WRITE>
 80026fc:	79fb      	ldrb	r3, [r7, #7]
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	3301      	adds	r3, #1
 8002702:	00db      	lsls	r3, r3, #3
 8002704:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8002708:	461a      	mov	r2, r3
 800270a:	89fb      	ldrh	r3, [r7, #14]
 800270c:	b2db      	uxtb	r3, r3
 800270e:	4619      	mov	r1, r3
 8002710:	4610      	mov	r0, r2
 8002712:	f7ff fe51 	bl	80023b8 <WIZCHIP_WRITE>
 8002716:	e000      	b.n	800271a <wiz_send_data+0xb2>
   if(len == 0)  return;
 8002718:	bf00      	nop
}
 800271a:	3714      	adds	r7, #20
 800271c:	46bd      	mov	sp, r7
 800271e:	bd90      	pop	{r4, r7, pc}

08002720 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8002720:	b590      	push	{r4, r7, lr}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	4603      	mov	r3, r0
 8002728:	6039      	str	r1, [r7, #0]
 800272a:	71fb      	strb	r3, [r7, #7]
 800272c:	4613      	mov	r3, r2
 800272e:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8002730:	2300      	movs	r3, #0
 8002732:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8002734:	2300      	movs	r3, #0
 8002736:	60bb      	str	r3, [r7, #8]

   if(len == 0) return;
 8002738:	88bb      	ldrh	r3, [r7, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d048      	beq.n	80027d0 <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 800273e:	79fb      	ldrb	r3, [r7, #7]
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	3301      	adds	r3, #1
 8002744:	00db      	lsls	r3, r3, #3
 8002746:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800274a:	4618      	mov	r0, r3
 800274c:	f7ff fe04 	bl	8002358 <WIZCHIP_READ>
 8002750:	4603      	mov	r3, r0
 8002752:	b29b      	uxth	r3, r3
 8002754:	021b      	lsls	r3, r3, #8
 8002756:	b29c      	uxth	r4, r3
 8002758:	79fb      	ldrb	r3, [r7, #7]
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	3301      	adds	r3, #1
 800275e:	00db      	lsls	r3, r3, #3
 8002760:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8002764:	4618      	mov	r0, r3
 8002766:	f7ff fdf7 	bl	8002358 <WIZCHIP_READ>
 800276a:	4603      	mov	r3, r0
 800276c:	b29b      	uxth	r3, r3
 800276e:	4423      	add	r3, r4
 8002770:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8002772:	89fb      	ldrh	r3, [r7, #14]
 8002774:	021b      	lsls	r3, r3, #8
 8002776:	79fa      	ldrb	r2, [r7, #7]
 8002778:	0092      	lsls	r2, r2, #2
 800277a:	3203      	adds	r2, #3
 800277c:	00d2      	lsls	r2, r2, #3
 800277e:	4413      	add	r3, r2
 8002780:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8002782:	88bb      	ldrh	r3, [r7, #4]
 8002784:	461a      	mov	r2, r3
 8002786:	6839      	ldr	r1, [r7, #0]
 8002788:	68b8      	ldr	r0, [r7, #8]
 800278a:	f7ff fe4b 	bl	8002424 <WIZCHIP_READ_BUF>
   ptr += len;
 800278e:	89fa      	ldrh	r2, [r7, #14]
 8002790:	88bb      	ldrh	r3, [r7, #4]
 8002792:	4413      	add	r3, r2
 8002794:	81fb      	strh	r3, [r7, #14]

   setSn_RX_RD(sn,ptr);
 8002796:	79fb      	ldrb	r3, [r7, #7]
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	3301      	adds	r3, #1
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80027a2:	461a      	mov	r2, r3
 80027a4:	89fb      	ldrh	r3, [r7, #14]
 80027a6:	0a1b      	lsrs	r3, r3, #8
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	4619      	mov	r1, r3
 80027ae:	4610      	mov	r0, r2
 80027b0:	f7ff fe02 	bl	80023b8 <WIZCHIP_WRITE>
 80027b4:	79fb      	ldrb	r3, [r7, #7]
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	3301      	adds	r3, #1
 80027ba:	00db      	lsls	r3, r3, #3
 80027bc:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 80027c0:	461a      	mov	r2, r3
 80027c2:	89fb      	ldrh	r3, [r7, #14]
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	4619      	mov	r1, r3
 80027c8:	4610      	mov	r0, r2
 80027ca:	f7ff fdf5 	bl	80023b8 <WIZCHIP_WRITE>
 80027ce:	e000      	b.n	80027d2 <wiz_recv_data+0xb2>
   if(len == 0) return;
 80027d0:	bf00      	nop
}
 80027d2:	3714      	adds	r7, #20
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd90      	pop	{r4, r7, pc}

080027d8 <wizchip_cris_enter>:
/**
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	  wizchip_cris_enter(void)           {};
 80027d8:	b480      	push	{r7}
 80027da:	af00      	add	r7, sp, #0
 80027dc:	bf00      	nop
 80027de:	46bd      	mov	sp, r7
 80027e0:	bc80      	pop	{r7}
 80027e2:	4770      	bx	lr

080027e4 <wizchip_cris_exit>:
/**
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	  wizchip_cris_exit(void)          {};
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	bf00      	nop
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr

080027f0 <wizchip_cs_select>:
/**
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	wizchip_cs_select(void)            {};
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	bf00      	nop
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bc80      	pop	{r7}
 80027fa:	4770      	bx	lr

080027fc <wizchip_cs_deselect>:
/**
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	wizchip_cs_deselect(void)          {};
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0
 8002800:	bf00      	nop
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr

08002808 <wizchip_bus_readbyte>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20140501 : Explict pointer type casting
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *) AddrSel); };
uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); };
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	b2db      	uxtb	r3, r3
 8002816:	4618      	mov	r0, r3
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	bc80      	pop	{r7}
 800281e:	4770      	bx	lr

08002820 <wizchip_bus_writebyte>:
 * null function is called.
 */

//M20140501 : Explict pointer type casting
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*) AddrSel) = wb; };
void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; };
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	460b      	mov	r3, r1
 800282a:	70fb      	strb	r3, [r7, #3]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	78fa      	ldrb	r2, [r7, #3]
 8002830:	701a      	strb	r2, [r3, #0]
 8002832:	bf00      	nop
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr

0800283c <wizchip_spi_readbyte>:
/**
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
uint8_t wizchip_spi_readbyte(void)        {return 0;};
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
 8002840:	2300      	movs	r3, #0
 8002842:	4618      	mov	r0, r3
 8002844:	46bd      	mov	sp, r7
 8002846:	bc80      	pop	{r7}
 8002848:	4770      	bx	lr

0800284a <wizchip_spi_writebyte>:
/**
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
void 	wizchip_spi_writebyte(uint8_t wb) {};
 800284a:	b480      	push	{r7}
 800284c:	b083      	sub	sp, #12
 800284e:	af00      	add	r7, sp, #0
 8002850:	4603      	mov	r3, r0
 8002852:	71fb      	strb	r3, [r7, #7]
 8002854:	bf00      	nop
 8002856:	370c      	adds	r7, #12
 8002858:	46bd      	mov	sp, r7
 800285a:	bc80      	pop	{r7}
 800285c:	4770      	bx	lr
	...

08002860 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d002      	beq.n	8002876 <reg_wizchip_cs_cbfunc+0x16>
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d106      	bne.n	8002884 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8002876:	4b09      	ldr	r3, [pc, #36]	; (800289c <reg_wizchip_cs_cbfunc+0x3c>)
 8002878:	4a09      	ldr	r2, [pc, #36]	; (80028a0 <reg_wizchip_cs_cbfunc+0x40>)
 800287a:	611a      	str	r2, [r3, #16]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 800287c:	4b07      	ldr	r3, [pc, #28]	; (800289c <reg_wizchip_cs_cbfunc+0x3c>)
 800287e:	4a09      	ldr	r2, [pc, #36]	; (80028a4 <reg_wizchip_cs_cbfunc+0x44>)
 8002880:	615a      	str	r2, [r3, #20]
 8002882:	e005      	b.n	8002890 <reg_wizchip_cs_cbfunc+0x30>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8002884:	4a05      	ldr	r2, [pc, #20]	; (800289c <reg_wizchip_cs_cbfunc+0x3c>)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6113      	str	r3, [r2, #16]
      WIZCHIP.CS._deselect = cs_desel;
 800288a:	4a04      	ldr	r2, [pc, #16]	; (800289c <reg_wizchip_cs_cbfunc+0x3c>)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	6153      	str	r3, [r2, #20]
   }
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	bc80      	pop	{r7}
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	20000020 	.word	0x20000020
 80028a0:	080027f1 	.word	0x080027f1
 80028a4:	080027fd 	.word	0x080027fd

080028a8 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_byte  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 80028b2:	bf00      	nop
 80028b4:	4b0e      	ldr	r3, [pc, #56]	; (80028f0 <reg_wizchip_spi_cbfunc+0x48>)
 80028b6:	881b      	ldrh	r3, [r3, #0]
 80028b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d0f9      	beq.n	80028b4 <reg_wizchip_spi_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d002      	beq.n	80028cc <reg_wizchip_spi_cbfunc+0x24>
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d106      	bne.n	80028da <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 80028cc:	4b08      	ldr	r3, [pc, #32]	; (80028f0 <reg_wizchip_spi_cbfunc+0x48>)
 80028ce:	4a09      	ldr	r2, [pc, #36]	; (80028f4 <reg_wizchip_spi_cbfunc+0x4c>)
 80028d0:	619a      	str	r2, [r3, #24]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 80028d2:	4b07      	ldr	r3, [pc, #28]	; (80028f0 <reg_wizchip_spi_cbfunc+0x48>)
 80028d4:	4a08      	ldr	r2, [pc, #32]	; (80028f8 <reg_wizchip_spi_cbfunc+0x50>)
 80028d6:	61da      	str	r2, [r3, #28]
 80028d8:	e005      	b.n	80028e6 <reg_wizchip_spi_cbfunc+0x3e>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 80028da:	4a05      	ldr	r2, [pc, #20]	; (80028f0 <reg_wizchip_spi_cbfunc+0x48>)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6193      	str	r3, [r2, #24]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 80028e0:	4a03      	ldr	r2, [pc, #12]	; (80028f0 <reg_wizchip_spi_cbfunc+0x48>)
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	61d3      	str	r3, [r2, #28]
   }
}
 80028e6:	bf00      	nop
 80028e8:	370c      	adds	r7, #12
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bc80      	pop	{r7}
 80028ee:	4770      	bx	lr
 80028f0:	20000020 	.word	0x20000020
 80028f4:	0800283d 	.word	0x0800283d
 80028f8:	0800284b 	.word	0x0800284b

080028fc <ctlwizchip>:

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 80028fc:	b590      	push	{r4, r7, lr}
 80028fe:	b087      	sub	sp, #28
 8002900:	af00      	add	r7, sp, #0
 8002902:	4603      	mov	r3, r0
 8002904:	6039      	str	r1, [r7, #0]
 8002906:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8002908:	2300      	movs	r3, #0
 800290a:	75fb      	strb	r3, [r7, #23]
   uint8_t* ptmp[2] = {0,0};
 800290c:	2300      	movs	r3, #0
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	2300      	movs	r3, #0
 8002912:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 8002914:	79fb      	ldrb	r3, [r7, #7]
 8002916:	2b0f      	cmp	r3, #15
 8002918:	f200 80c2 	bhi.w	8002aa0 <ctlwizchip+0x1a4>
 800291c:	a201      	add	r2, pc, #4	; (adr r2, 8002924 <ctlwizchip+0x28>)
 800291e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002922:	bf00      	nop
 8002924:	08002965 	.word	0x08002965
 8002928:	0800296b 	.word	0x0800296b
 800292c:	08002997 	.word	0x08002997
 8002930:	0800298b 	.word	0x0800298b
 8002934:	080029a5 	.word	0x080029a5
 8002938:	080029b1 	.word	0x080029b1
 800293c:	080029bf 	.word	0x080029bf
 8002940:	080029e5 	.word	0x080029e5
 8002944:	08002a0b 	.word	0x08002a0b
 8002948:	08002a45 	.word	0x08002a45
 800294c:	08002a4b 	.word	0x08002a4b
 8002950:	08002a53 	.word	0x08002a53
 8002954:	08002aa7 	.word	0x08002aa7
 8002958:	08002a5b 	.word	0x08002a5b
 800295c:	08002a69 	.word	0x08002a69
 8002960:	08002a85 	.word	0x08002a85
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 8002964:	f000 f8e6 	bl	8002b34 <wizchip_sw_reset>
         break;
 8002968:	e09e      	b.n	8002aa8 <ctlwizchip+0x1ac>
      case CW_INIT_WIZCHIP:
         if(arg != 0)
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d004      	beq.n	800297a <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	3308      	adds	r3, #8
 8002978:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	693a      	ldr	r2, [r7, #16]
 800297e:	4611      	mov	r1, r2
 8002980:	4618      	mov	r0, r3
 8002982:	f000 f923 	bl	8002bcc <wizchip_init>
 8002986:	4603      	mov	r3, r0
 8002988:	e08f      	b.n	8002aaa <ctlwizchip+0x1ae>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	881b      	ldrh	r3, [r3, #0]
 800298e:	4618      	mov	r0, r3
 8002990:	f000 f9a8 	bl	8002ce4 <wizchip_clrinterrupt>
         break;
 8002994:	e088      	b.n	8002aa8 <ctlwizchip+0x1ac>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8002996:	f000 f9c3 	bl	8002d20 <wizchip_getinterrupt>
 800299a:	4603      	mov	r3, r0
 800299c:	461a      	mov	r2, r3
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	801a      	strh	r2, [r3, #0]
         break;
 80029a2:	e081      	b.n	8002aa8 <ctlwizchip+0x1ac>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	881b      	ldrh	r3, [r3, #0]
 80029a8:	4618      	mov	r0, r3
 80029aa:	f000 f9de 	bl	8002d6a <wizchip_setinterruptmask>
         break;
 80029ae:	e07b      	b.n	8002aa8 <ctlwizchip+0x1ac>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 80029b0:	f000 f9f6 	bl	8002da0 <wizchip_getinterruptmask>
 80029b4:	4603      	mov	r3, r0
 80029b6:	461a      	mov	r2, r3
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	801a      	strh	r2, [r3, #0]
         break;
 80029bc:	e074      	b.n	8002aa8 <ctlwizchip+0x1ac>
   #if _WIZCHIP_ > 5100
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	881b      	ldrh	r3, [r3, #0]
 80029c2:	0a1b      	lsrs	r3, r3, #8
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	4619      	mov	r1, r3
 80029ca:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 80029ce:	f7ff fcf3 	bl	80023b8 <WIZCHIP_WRITE>
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	881b      	ldrh	r3, [r3, #0]
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	4619      	mov	r1, r3
 80029da:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 80029de:	f7ff fceb 	bl	80023b8 <WIZCHIP_WRITE>
         break;
 80029e2:	e061      	b.n	8002aa8 <ctlwizchip+0x1ac>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 80029e4:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 80029e8:	f7ff fcb6 	bl	8002358 <WIZCHIP_READ>
 80029ec:	4603      	mov	r3, r0
 80029ee:	b29b      	uxth	r3, r3
 80029f0:	021b      	lsls	r3, r3, #8
 80029f2:	b29c      	uxth	r4, r3
 80029f4:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 80029f8:	f7ff fcae 	bl	8002358 <WIZCHIP_READ>
 80029fc:	4603      	mov	r3, r0
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	4423      	add	r3, r4
 8002a02:	b29a      	uxth	r2, r3
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	801a      	strh	r2, [r3, #0]
         break;
 8002a08:	e04e      	b.n	8002aa8 <ctlwizchip+0x1ac>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8002a0a:	4b2a      	ldr	r3, [pc, #168]	; (8002ab4 <ctlwizchip+0x1b8>)
 8002a0c:	789a      	ldrb	r2, [r3, #2]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	3301      	adds	r3, #1
 8002a16:	4a27      	ldr	r2, [pc, #156]	; (8002ab4 <ctlwizchip+0x1b8>)
 8002a18:	78d2      	ldrb	r2, [r2, #3]
 8002a1a:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	3302      	adds	r3, #2
 8002a20:	4a24      	ldr	r2, [pc, #144]	; (8002ab4 <ctlwizchip+0x1b8>)
 8002a22:	7912      	ldrb	r2, [r2, #4]
 8002a24:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	3303      	adds	r3, #3
 8002a2a:	4a22      	ldr	r2, [pc, #136]	; (8002ab4 <ctlwizchip+0x1b8>)
 8002a2c:	7952      	ldrb	r2, [r2, #5]
 8002a2e:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	3304      	adds	r3, #4
 8002a34:	4a1f      	ldr	r2, [pc, #124]	; (8002ab4 <ctlwizchip+0x1b8>)
 8002a36:	7992      	ldrb	r2, [r2, #6]
 8002a38:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = 0;
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	3305      	adds	r3, #5
 8002a3e:	2200      	movs	r2, #0
 8002a40:	701a      	strb	r2, [r3, #0]
         break;
 8002a42:	e031      	b.n	8002aa8 <ctlwizchip+0x1ac>
   #if _WIZCHIP_ ==  5500
      case CW_RESET_PHY:
         wizphy_reset();
 8002a44:	f000 f9ff 	bl	8002e46 <wizphy_reset>
         break;
 8002a48:	e02e      	b.n	8002aa8 <ctlwizchip+0x1ac>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 8002a4a:	6838      	ldr	r0, [r7, #0]
 8002a4c:	f000 fa22 	bl	8002e94 <wizphy_setphyconf>
         break;
 8002a50:	e02a      	b.n	8002aa8 <ctlwizchip+0x1ac>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 8002a52:	6838      	ldr	r0, [r7, #0]
 8002a54:	f000 fa60 	bl	8002f18 <wizphy_getphyconf>
         break;
 8002a58:	e026      	b.n	8002aa8 <ctlwizchip+0x1ac>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f000 faa3 	bl	8002faa <wizphy_setphypmode>
 8002a64:	4603      	mov	r3, r0
 8002a66:	e020      	b.n	8002aaa <ctlwizchip+0x1ae>
   #endif
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 8002a68:	f000 f9d4 	bl	8002e14 <wizphy_getphypmode>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8002a70:	7dfb      	ldrb	r3, [r7, #23]
 8002a72:	2bff      	cmp	r3, #255	; 0xff
 8002a74:	d102      	bne.n	8002a7c <ctlwizchip+0x180>
 8002a76:	f04f 33ff 	mov.w	r3, #4294967295
 8002a7a:	e016      	b.n	8002aaa <ctlwizchip+0x1ae>
         *(uint8_t*)arg = tmp;
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	7dfa      	ldrb	r2, [r7, #23]
 8002a80:	701a      	strb	r2, [r3, #0]
         break;
 8002a82:	e011      	b.n	8002aa8 <ctlwizchip+0x1ac>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 8002a84:	f000 f9af 	bl	8002de6 <wizphy_getphylink>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8002a8c:	7dfb      	ldrb	r3, [r7, #23]
 8002a8e:	2bff      	cmp	r3, #255	; 0xff
 8002a90:	d102      	bne.n	8002a98 <ctlwizchip+0x19c>
 8002a92:	f04f 33ff 	mov.w	r3, #4294967295
 8002a96:	e008      	b.n	8002aaa <ctlwizchip+0x1ae>
         *(uint8_t*)arg = tmp;
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	7dfa      	ldrb	r2, [r7, #23]
 8002a9c:	701a      	strb	r2, [r3, #0]
         break;
 8002a9e:	e003      	b.n	8002aa8 <ctlwizchip+0x1ac>
      default:
         return -1;
 8002aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8002aa4:	e001      	b.n	8002aaa <ctlwizchip+0x1ae>
         break;
 8002aa6:	bf00      	nop
   }
   return 0;
 8002aa8:	2300      	movs	r3, #0
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	371c      	adds	r7, #28
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd90      	pop	{r4, r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	20000020 	.word	0x20000020

08002ab8 <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	4603      	mov	r3, r0
 8002ac0:	6039      	str	r1, [r7, #0]
 8002ac2:	71fb      	strb	r3, [r7, #7]

   switch(cntype)
 8002ac4:	79fb      	ldrb	r3, [r7, #7]
 8002ac6:	2b05      	cmp	r3, #5
 8002ac8:	d82c      	bhi.n	8002b24 <ctlnetwork+0x6c>
 8002aca:	a201      	add	r2, pc, #4	; (adr r2, 8002ad0 <ctlnetwork+0x18>)
 8002acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ad0:	08002ae9 	.word	0x08002ae9
 8002ad4:	08002af1 	.word	0x08002af1
 8002ad8:	08002af9 	.word	0x08002af9
 8002adc:	08002b07 	.word	0x08002b07
 8002ae0:	08002b15 	.word	0x08002b15
 8002ae4:	08002b1d 	.word	0x08002b1d
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 8002ae8:	6838      	ldr	r0, [r7, #0]
 8002aea:	f000 faa9 	bl	8003040 <wizchip_setnetinfo>
         break;
 8002aee:	e01c      	b.n	8002b2a <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 8002af0:	6838      	ldr	r0, [r7, #0]
 8002af2:	f000 fae5 	bl	80030c0 <wizchip_getnetinfo>
         break;
 8002af6:	e018      	b.n	8002b2a <ctlnetwork+0x72>
      case CN_SET_NETMODE:
         return wizchip_setnetmode(*(netmode_type*)arg);
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	4618      	mov	r0, r3
 8002afe:	f000 fb1f 	bl	8003140 <wizchip_setnetmode>
 8002b02:	4603      	mov	r3, r0
 8002b04:	e012      	b.n	8002b2c <ctlnetwork+0x74>
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 8002b06:	f000 fb3d 	bl	8003184 <wizchip_getnetmode>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	701a      	strb	r2, [r3, #0]
         break;
 8002b12:	e00a      	b.n	8002b2a <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 8002b14:	6838      	ldr	r0, [r7, #0]
 8002b16:	f000 fb3d 	bl	8003194 <wizchip_settimeout>
         break;
 8002b1a:	e006      	b.n	8002b2a <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 8002b1c:	6838      	ldr	r0, [r7, #0]
 8002b1e:	f000 fb5a 	bl	80031d6 <wizchip_gettimeout>
         break;
 8002b22:	e002      	b.n	8002b2a <ctlnetwork+0x72>
      default:
         return -1;
 8002b24:	f04f 33ff 	mov.w	r3, #4294967295
 8002b28:	e000      	b.n	8002b2c <ctlnetwork+0x74>
   }
   return 0;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3708      	adds	r7, #8
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b086      	sub	sp, #24
 8002b38:	af00      	add	r7, sp, #0
   uint8_t gw[4], sn[4], sip[4];
   uint8_t mac[6];
   getSHAR(mac);
 8002b3a:	1d3b      	adds	r3, r7, #4
 8002b3c:	2206      	movs	r2, #6
 8002b3e:	4619      	mov	r1, r3
 8002b40:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002b44:	f7ff fc6e 	bl	8002424 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8002b48:	f107 0314 	add.w	r3, r7, #20
 8002b4c:	2204      	movs	r2, #4
 8002b4e:	4619      	mov	r1, r3
 8002b50:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002b54:	f7ff fc66 	bl	8002424 <WIZCHIP_READ_BUF>
 8002b58:	f107 0310 	add.w	r3, r7, #16
 8002b5c:	2204      	movs	r2, #4
 8002b5e:	4619      	mov	r1, r3
 8002b60:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8002b64:	f7ff fc5e 	bl	8002424 <WIZCHIP_READ_BUF>
 8002b68:	f107 030c 	add.w	r3, r7, #12
 8002b6c:	2204      	movs	r2, #4
 8002b6e:	4619      	mov	r1, r3
 8002b70:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002b74:	f7ff fc56 	bl	8002424 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8002b78:	2180      	movs	r1, #128	; 0x80
 8002b7a:	2000      	movs	r0, #0
 8002b7c:	f7ff fc1c 	bl	80023b8 <WIZCHIP_WRITE>
   getMR(); // for delay
 8002b80:	2000      	movs	r0, #0
 8002b82:	f7ff fbe9 	bl	8002358 <WIZCHIP_READ>
   setSHAR(mac);
 8002b86:	1d3b      	adds	r3, r7, #4
 8002b88:	2206      	movs	r2, #6
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002b90:	f7ff fc8c 	bl	80024ac <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8002b94:	f107 0314 	add.w	r3, r7, #20
 8002b98:	2204      	movs	r2, #4
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002ba0:	f7ff fc84 	bl	80024ac <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8002ba4:	f107 0310 	add.w	r3, r7, #16
 8002ba8:	2204      	movs	r2, #4
 8002baa:	4619      	mov	r1, r3
 8002bac:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8002bb0:	f7ff fc7c 	bl	80024ac <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8002bb4:	f107 030c 	add.w	r3, r7, #12
 8002bb8:	2204      	movs	r2, #4
 8002bba:	4619      	mov	r1, r3
 8002bbc:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002bc0:	f7ff fc74 	bl	80024ac <WIZCHIP_WRITE_BUF>
}
 8002bc4:	bf00      	nop
 8002bc6:	3718      	adds	r7, #24
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
 8002bd4:	6039      	str	r1, [r7, #0]
   int8_t i;
   int8_t tmp = 0;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 8002bda:	f7ff ffab 	bl	8002b34 <wizchip_sw_reset>
   if(txsize)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d03b      	beq.n	8002c5c <wizchip_init+0x90>
   {
      tmp = 0;
 8002be4:	2300      	movs	r3, #0
 8002be6:	73bb      	strb	r3, [r7, #14]
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002be8:	2300      	movs	r3, #0
 8002bea:	73fb      	strb	r3, [r7, #15]
 8002bec:	e00e      	b.n	8002c0c <wizchip_init+0x40>
         tmp += txsize[i];
 8002bee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	781a      	ldrb	r2, [r3, #0]
 8002bf8:	7bbb      	ldrb	r3, [r7, #14]
 8002bfa:	4413      	add	r3, r2
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	73bb      	strb	r3, [r7, #14]
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002c00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	3301      	adds	r3, #1
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	73fb      	strb	r3, [r7, #15]
 8002c0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c10:	2b07      	cmp	r3, #7
 8002c12:	ddec      	ble.n	8002bee <wizchip_init+0x22>
      if(tmp > 16) return -1;
 8002c14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002c18:	2b10      	cmp	r3, #16
 8002c1a:	dd02      	ble.n	8002c22 <wizchip_init+0x56>
 8002c1c:	f04f 33ff 	mov.w	r3, #4294967295
 8002c20:	e05c      	b.n	8002cdc <wizchip_init+0x110>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002c22:	2300      	movs	r3, #0
 8002c24:	73fb      	strb	r3, [r7, #15]
 8002c26:	e015      	b.n	8002c54 <wizchip_init+0x88>
         setSn_TXBUF_SIZE(i, txsize[i]);
 8002c28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	3301      	adds	r3, #1
 8002c30:	00db      	lsls	r3, r3, #3
 8002c32:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8002c36:	4618      	mov	r0, r3
 8002c38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	4413      	add	r3, r2
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	4619      	mov	r1, r3
 8002c44:	f7ff fbb8 	bl	80023b8 <WIZCHIP_WRITE>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002c48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	3301      	adds	r3, #1
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	73fb      	strb	r3, [r7, #15]
 8002c54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c58:	2b07      	cmp	r3, #7
 8002c5a:	dde5      	ble.n	8002c28 <wizchip_init+0x5c>
   }
   if(rxsize)
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d03b      	beq.n	8002cda <wizchip_init+0x10e>
   {
      tmp = 0;
 8002c62:	2300      	movs	r3, #0
 8002c64:	73bb      	strb	r3, [r7, #14]
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002c66:	2300      	movs	r3, #0
 8002c68:	73fb      	strb	r3, [r7, #15]
 8002c6a:	e00e      	b.n	8002c8a <wizchip_init+0xbe>
         tmp += rxsize[i];
 8002c6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c70:	683a      	ldr	r2, [r7, #0]
 8002c72:	4413      	add	r3, r2
 8002c74:	781a      	ldrb	r2, [r3, #0]
 8002c76:	7bbb      	ldrb	r3, [r7, #14]
 8002c78:	4413      	add	r3, r2
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	73bb      	strb	r3, [r7, #14]
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002c7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	3301      	adds	r3, #1
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	73fb      	strb	r3, [r7, #15]
 8002c8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c8e:	2b07      	cmp	r3, #7
 8002c90:	ddec      	ble.n	8002c6c <wizchip_init+0xa0>
      if(tmp > 16) return -1;
 8002c92:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002c96:	2b10      	cmp	r3, #16
 8002c98:	dd02      	ble.n	8002ca0 <wizchip_init+0xd4>
 8002c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c9e:	e01d      	b.n	8002cdc <wizchip_init+0x110>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	73fb      	strb	r3, [r7, #15]
 8002ca4:	e015      	b.n	8002cd2 <wizchip_init+0x106>
         setSn_RXBUF_SIZE(i, rxsize[i]);
 8002ca6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	3301      	adds	r3, #1
 8002cae:	00db      	lsls	r3, r3, #3
 8002cb0:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cba:	683a      	ldr	r2, [r7, #0]
 8002cbc:	4413      	add	r3, r2
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	f7ff fb79 	bl	80023b8 <WIZCHIP_WRITE>
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002cc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	3301      	adds	r3, #1
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	73fb      	strb	r3, [r7, #15]
 8002cd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cd6:	2b07      	cmp	r3, #7
 8002cd8:	dde5      	ble.n	8002ca6 <wizchip_init+0xda>
   }
   return 0;
 8002cda:	2300      	movs	r3, #0
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3710      	adds	r7, #16
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}

08002ce4 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	4603      	mov	r3, r0
 8002cec:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 8002cee:	88fb      	ldrh	r3, [r7, #6]
 8002cf0:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8002cf2:	88fb      	ldrh	r3, [r7, #6]
 8002cf4:	0a1b      	lsrs	r3, r3, #8
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	73bb      	strb	r3, [r7, #14]

#if _WIZCHIP_ == 5100
   ir |= sir;
   setIR(ir);
#else
   setIR(ir);
 8002cfa:	7bfb      	ldrb	r3, [r7, #15]
 8002cfc:	f023 030f 	bic.w	r3, r3, #15
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	4619      	mov	r1, r3
 8002d04:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8002d08:	f7ff fb56 	bl	80023b8 <WIZCHIP_WRITE>
   setSIR(sir);
 8002d0c:	7bbb      	ldrb	r3, [r7, #14]
 8002d0e:	4619      	mov	r1, r3
 8002d10:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 8002d14:	f7ff fb50 	bl	80023b8 <WIZCHIP_WRITE>
#endif
}
 8002d18:	bf00      	nop
 8002d1a:	3710      	adds	r7, #16
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 8002d26:	2300      	movs	r3, #0
 8002d28:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	80bb      	strh	r3, [r7, #4]
#if _WIZCHIP_ == 5100
   ir = getIR();
   sir = ir 0x0F;
#else
   ir  = getIR();
 8002d32:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8002d36:	f7ff fb0f 	bl	8002358 <WIZCHIP_READ>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	f023 030f 	bic.w	r3, r3, #15
 8002d40:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 8002d42:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 8002d46:	f7ff fb07 	bl	8002358 <WIZCHIP_READ>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == 5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 8002d4e:	79bb      	ldrb	r3, [r7, #6]
 8002d50:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 8002d52:	88bb      	ldrh	r3, [r7, #4]
 8002d54:	021b      	lsls	r3, r3, #8
 8002d56:	b29a      	uxth	r2, r3
 8002d58:	79fb      	ldrb	r3, [r7, #7]
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	4413      	add	r3, r2
 8002d5e:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8002d60:	88bb      	ldrh	r3, [r7, #4]
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b084      	sub	sp, #16
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	4603      	mov	r3, r0
 8002d72:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8002d74:	88fb      	ldrh	r3, [r7, #6]
 8002d76:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8002d78:	88fb      	ldrh	r3, [r7, #6]
 8002d7a:	0a1b      	lsrs	r3, r3, #8
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	73bb      	strb	r3, [r7, #14]

#if _WIZCHIP_ == 5100
   imr |= simr;
   setIMR(imr);
#else
   setIMR(imr);
 8002d80:	7bfb      	ldrb	r3, [r7, #15]
 8002d82:	4619      	mov	r1, r3
 8002d84:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8002d88:	f7ff fb16 	bl	80023b8 <WIZCHIP_WRITE>
   setSIMR(simr);
 8002d8c:	7bbb      	ldrb	r3, [r7, #14]
 8002d8e:	4619      	mov	r1, r3
 8002d90:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8002d94:	f7ff fb10 	bl	80023b8 <WIZCHIP_WRITE>
#endif
}
 8002d98:	bf00      	nop
 8002d9a:	3710      	adds	r7, #16
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 8002da6:	2300      	movs	r3, #0
 8002da8:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8002daa:	2300      	movs	r3, #0
 8002dac:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8002dae:	2300      	movs	r3, #0
 8002db0:	80bb      	strh	r3, [r7, #4]
#if _WIZCHIP_ == 5100
   imr  = getIMR();
   simr = imr 0x0F;
#else
   imr  = getIMR();
 8002db2:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8002db6:	f7ff facf 	bl	8002358 <WIZCHIP_READ>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 8002dbe:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8002dc2:	f7ff fac9 	bl	8002358 <WIZCHIP_READ>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == 5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 8002dca:	79bb      	ldrb	r3, [r7, #6]
 8002dcc:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 8002dce:	88bb      	ldrh	r3, [r7, #4]
 8002dd0:	021b      	lsls	r3, r3, #8
 8002dd2:	b29a      	uxth	r2, r3
 8002dd4:	79fb      	ldrb	r3, [r7, #7]
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	4413      	add	r3, r2
 8002dda:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8002ddc:	88bb      	ldrh	r3, [r7, #4]
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}

08002de6 <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b082      	sub	sp, #8
 8002dea:	af00      	add	r7, sp, #0
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
   else
      tmp = PHY_LINK_OFF;
#elif _WIZCHIP_ == 5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 8002dec:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002df0:	f7ff fab2 	bl	8002358 <WIZCHIP_READ>
 8002df4:	4603      	mov	r3, r0
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d002      	beq.n	8002e04 <wizphy_getphylink+0x1e>
      tmp = PHY_LINK_ON;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	71fb      	strb	r3, [r7, #7]
 8002e02:	e001      	b.n	8002e08 <wizphy_getphylink+0x22>
   else
      tmp = PHY_LINK_OFF;
 8002e04:	2300      	movs	r3, #0
 8002e06:	71fb      	strb	r3, [r7, #7]
#else
   tmp = -1;
#endif
   return tmp;
 8002e08:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3708      	adds	r7, #8
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <wizphy_getphypmode>:

#if _WIZCHIP_ > 5100

int8_t wizphy_getphypmode(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if(getPHYCFGR() & PHYCFGR_OPMDC_PDOWN)
 8002e1e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002e22:	f7ff fa99 	bl	8002358 <WIZCHIP_READ>
 8002e26:	4603      	mov	r3, r0
 8002e28:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d002      	beq.n	8002e36 <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 8002e30:	2301      	movs	r3, #1
 8002e32:	71fb      	strb	r3, [r7, #7]
 8002e34:	e001      	b.n	8002e3a <wizphy_getphypmode+0x26>
      else
         tmp = PHY_POWER_NORM;
 8002e36:	2300      	movs	r3, #0
 8002e38:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 8002e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3708      	adds	r7, #8
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <wizphy_reset>:
#endif

#if _WIZCHIP_ == 5500
void wizphy_reset(void)
{
 8002e46:	b580      	push	{r7, lr}
 8002e48:	b082      	sub	sp, #8
 8002e4a:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 8002e4c:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002e50:	f7ff fa82 	bl	8002358 <WIZCHIP_READ>
 8002e54:	4603      	mov	r3, r0
 8002e56:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 8002e58:	79fb      	ldrb	r3, [r7, #7]
 8002e5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e5e:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8002e60:	79fb      	ldrb	r3, [r7, #7]
 8002e62:	4619      	mov	r1, r3
 8002e64:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002e68:	f7ff faa6 	bl	80023b8 <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 8002e6c:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002e70:	f7ff fa72 	bl	8002358 <WIZCHIP_READ>
 8002e74:	4603      	mov	r3, r0
 8002e76:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 8002e78:	79fb      	ldrb	r3, [r7, #7]
 8002e7a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002e7e:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8002e80:	79fb      	ldrb	r3, [r7, #7]
 8002e82:	4619      	mov	r1, r3
 8002e84:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002e88:	f7ff fa96 	bl	80023b8 <WIZCHIP_WRITE>
}
 8002e8c:	bf00      	nop
 8002e8e:	3708      	adds	r7, #8
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d104      	bne.n	8002eb2 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 8002ea8:	7bfb      	ldrb	r3, [r7, #15]
 8002eaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002eae:	73fb      	strb	r3, [r7, #15]
 8002eb0:	e003      	b.n	8002eba <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8002eb2:	7bfb      	ldrb	r3, [r7, #15]
 8002eb4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002eb8:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	785b      	ldrb	r3, [r3, #1]
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d104      	bne.n	8002ecc <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8002ec2:	7bfb      	ldrb	r3, [r7, #15]
 8002ec4:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8002ec8:	73fb      	strb	r3, [r7, #15]
 8002eca:	e019      	b.n	8002f00 <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	78db      	ldrb	r3, [r3, #3]
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d10d      	bne.n	8002ef0 <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	789b      	ldrb	r3, [r3, #2]
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d104      	bne.n	8002ee6 <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 8002edc:	7bfb      	ldrb	r3, [r7, #15]
 8002ede:	f043 0318 	orr.w	r3, r3, #24
 8002ee2:	73fb      	strb	r3, [r7, #15]
 8002ee4:	e00c      	b.n	8002f00 <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 8002ee6:	7bfb      	ldrb	r3, [r7, #15]
 8002ee8:	f043 0308 	orr.w	r3, r3, #8
 8002eec:	73fb      	strb	r3, [r7, #15]
 8002eee:	e007      	b.n	8002f00 <wizphy_setphyconf+0x6c>
      }
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	789b      	ldrb	r3, [r3, #2]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d103      	bne.n	8002f00 <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 8002ef8:	7bfb      	ldrb	r3, [r7, #15]
 8002efa:	f043 0310 	orr.w	r3, r3, #16
 8002efe:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 8002f00:	7bfb      	ldrb	r3, [r7, #15]
 8002f02:	4619      	mov	r1, r3
 8002f04:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002f08:	f7ff fa56 	bl	80023b8 <WIZCHIP_WRITE>
   wizphy_reset();
 8002f0c:	f7ff ff9b 	bl	8002e46 <wizphy_reset>
}
 8002f10:	bf00      	nop
 8002f12:	3710      	adds	r7, #16
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8002f20:	2300      	movs	r3, #0
 8002f22:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8002f24:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002f28:	f7ff fa16 	bl	8002358 <WIZCHIP_READ>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 8002f30:	7bfb      	ldrb	r3, [r7, #15]
 8002f32:	119b      	asrs	r3, r3, #6
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	b2da      	uxtb	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002f40:	7bfb      	ldrb	r3, [r7, #15]
 8002f42:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002f46:	2b20      	cmp	r3, #32
 8002f48:	d001      	beq.n	8002f4e <wizphy_getphyconf+0x36>
 8002f4a:	2b38      	cmp	r3, #56	; 0x38
 8002f4c:	d103      	bne.n	8002f56 <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA:
         phyconf->mode = PHY_MODE_AUTONEGO;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2201      	movs	r2, #1
 8002f52:	705a      	strb	r2, [r3, #1]
         break;
 8002f54:	e003      	b.n	8002f5e <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	705a      	strb	r2, [r3, #1]
         break;
 8002f5c:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002f5e:	7bfb      	ldrb	r3, [r7, #15]
 8002f60:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002f64:	2b18      	cmp	r3, #24
 8002f66:	d003      	beq.n	8002f70 <wizphy_getphyconf+0x58>
 8002f68:	2b20      	cmp	r3, #32
 8002f6a:	d001      	beq.n	8002f70 <wizphy_getphyconf+0x58>
 8002f6c:	2b10      	cmp	r3, #16
 8002f6e:	d103      	bne.n	8002f78 <wizphy_getphyconf+0x60>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	709a      	strb	r2, [r3, #2]
         break;
 8002f76:	e003      	b.n	8002f80 <wizphy_getphyconf+0x68>
      default:
         phyconf->speed = PHY_SPEED_10;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	709a      	strb	r2, [r3, #2]
         break;
 8002f7e:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002f80:	7bfb      	ldrb	r3, [r7, #15]
 8002f82:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002f86:	2b18      	cmp	r3, #24
 8002f88:	d003      	beq.n	8002f92 <wizphy_getphyconf+0x7a>
 8002f8a:	2b20      	cmp	r3, #32
 8002f8c:	d001      	beq.n	8002f92 <wizphy_getphyconf+0x7a>
 8002f8e:	2b08      	cmp	r3, #8
 8002f90:	d103      	bne.n	8002f9a <wizphy_getphyconf+0x82>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2201      	movs	r2, #1
 8002f96:	70da      	strb	r2, [r3, #3]
         break;
 8002f98:	e003      	b.n	8002fa2 <wizphy_getphyconf+0x8a>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	70da      	strb	r2, [r3, #3]
         break;
 8002fa0:	bf00      	nop
   }
}
 8002fa2:	bf00      	nop
 8002fa4:	3710      	adds	r7, #16
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b084      	sub	sp, #16
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8002fb8:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002fbc:	f7ff f9cc 	bl	8002358 <WIZCHIP_READ>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 8002fc4:	7bfb      	ldrb	r3, [r7, #15]
 8002fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d102      	bne.n	8002fd4 <wizphy_setphypmode+0x2a>
 8002fce:	f04f 33ff 	mov.w	r3, #4294967295
 8002fd2:	e030      	b.n	8003036 <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;
 8002fd4:	7bfb      	ldrb	r3, [r7, #15]
 8002fd6:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8002fda:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8002fdc:	79fb      	ldrb	r3, [r7, #7]
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d104      	bne.n	8002fec <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 8002fe2:	7bfb      	ldrb	r3, [r7, #15]
 8002fe4:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002fe8:	73fb      	strb	r3, [r7, #15]
 8002fea:	e003      	b.n	8002ff4 <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 8002fec:	7bfb      	ldrb	r3, [r7, #15]
 8002fee:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8002ff2:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 8002ff4:	7bfb      	ldrb	r3, [r7, #15]
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8002ffc:	f7ff f9dc 	bl	80023b8 <WIZCHIP_WRITE>
   wizphy_reset();
 8003000:	f7ff ff21 	bl	8002e46 <wizphy_reset>
   tmp = getPHYCFGR();
 8003004:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003008:	f7ff f9a6 	bl	8002358 <WIZCHIP_READ>
 800300c:	4603      	mov	r3, r0
 800300e:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8003010:	79fb      	ldrb	r3, [r7, #7]
 8003012:	2b01      	cmp	r3, #1
 8003014:	d106      	bne.n	8003024 <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8003016:	7bfb      	ldrb	r3, [r7, #15]
 8003018:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800301c:	2b00      	cmp	r3, #0
 800301e:	d008      	beq.n	8003032 <wizphy_setphypmode+0x88>
 8003020:	2300      	movs	r3, #0
 8003022:	e008      	b.n	8003036 <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 8003024:	7bfb      	ldrb	r3, [r7, #15]
 8003026:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800302a:	2b00      	cmp	r3, #0
 800302c:	d001      	beq.n	8003032 <wizphy_setphypmode+0x88>
 800302e:	2300      	movs	r3, #0
 8003030:	e001      	b.n	8003036 <wizphy_setphypmode+0x8c>
   }
   return -1;
 8003032:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003036:	4618      	mov	r0, r3
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
	...

08003040 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2206      	movs	r2, #6
 800304c:	4619      	mov	r1, r3
 800304e:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8003052:	f7ff fa2b 	bl	80024ac <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	330e      	adds	r3, #14
 800305a:	2204      	movs	r2, #4
 800305c:	4619      	mov	r1, r3
 800305e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003062:	f7ff fa23 	bl	80024ac <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	330a      	adds	r3, #10
 800306a:	2204      	movs	r2, #4
 800306c:	4619      	mov	r1, r3
 800306e:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003072:	f7ff fa1b 	bl	80024ac <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	3306      	adds	r3, #6
 800307a:	2204      	movs	r2, #4
 800307c:	4619      	mov	r1, r3
 800307e:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8003082:	f7ff fa13 	bl	80024ac <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	7c9a      	ldrb	r2, [r3, #18]
 800308a:	4b0b      	ldr	r3, [pc, #44]	; (80030b8 <wizchip_setnetinfo+0x78>)
 800308c:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	7cda      	ldrb	r2, [r3, #19]
 8003092:	4b09      	ldr	r3, [pc, #36]	; (80030b8 <wizchip_setnetinfo+0x78>)
 8003094:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	7d1a      	ldrb	r2, [r3, #20]
 800309a:	4b07      	ldr	r3, [pc, #28]	; (80030b8 <wizchip_setnetinfo+0x78>)
 800309c:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	7d5a      	ldrb	r2, [r3, #21]
 80030a2:	4b05      	ldr	r3, [pc, #20]	; (80030b8 <wizchip_setnetinfo+0x78>)
 80030a4:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	7d9a      	ldrb	r2, [r3, #22]
 80030aa:	4b04      	ldr	r3, [pc, #16]	; (80030bc <wizchip_setnetinfo+0x7c>)
 80030ac:	701a      	strb	r2, [r3, #0]
}
 80030ae:	bf00      	nop
 80030b0:	3708      	adds	r7, #8
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	20000094 	.word	0x20000094
 80030bc:	20000098 	.word	0x20000098

080030c0 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2206      	movs	r2, #6
 80030cc:	4619      	mov	r1, r3
 80030ce:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80030d2:	f7ff f9a7 	bl	8002424 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	330e      	adds	r3, #14
 80030da:	2204      	movs	r2, #4
 80030dc:	4619      	mov	r1, r3
 80030de:	f44f 7080 	mov.w	r0, #256	; 0x100
 80030e2:	f7ff f99f 	bl	8002424 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	330a      	adds	r3, #10
 80030ea:	2204      	movs	r2, #4
 80030ec:	4619      	mov	r1, r3
 80030ee:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80030f2:	f7ff f997 	bl	8002424 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	3306      	adds	r3, #6
 80030fa:	2204      	movs	r2, #4
 80030fc:	4619      	mov	r1, r3
 80030fe:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8003102:	f7ff f98f 	bl	8002424 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 8003106:	4b0c      	ldr	r3, [pc, #48]	; (8003138 <wizchip_getnetinfo+0x78>)
 8003108:	781a      	ldrb	r2, [r3, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 800310e:	4b0a      	ldr	r3, [pc, #40]	; (8003138 <wizchip_getnetinfo+0x78>)
 8003110:	785a      	ldrb	r2, [r3, #1]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 8003116:	4b08      	ldr	r3, [pc, #32]	; (8003138 <wizchip_getnetinfo+0x78>)
 8003118:	789a      	ldrb	r2, [r3, #2]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 800311e:	4b06      	ldr	r3, [pc, #24]	; (8003138 <wizchip_getnetinfo+0x78>)
 8003120:	78da      	ldrb	r2, [r3, #3]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8003126:	4b05      	ldr	r3, [pc, #20]	; (800313c <wizchip_getnetinfo+0x7c>)
 8003128:	781a      	ldrb	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	759a      	strb	r2, [r3, #22]
}
 800312e:	bf00      	nop
 8003130:	3708      	adds	r7, #8
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	20000094 	.word	0x20000094
 800313c:	20000098 	.word	0x20000098

08003140 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	4603      	mov	r3, r0
 8003148:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 800314a:	2300      	movs	r3, #0
 800314c:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != 5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 800314e:	79fb      	ldrb	r3, [r7, #7]
 8003150:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8003154:	2b00      	cmp	r3, #0
 8003156:	d002      	beq.n	800315e <wizchip_setnetmode+0x1e>
 8003158:	f04f 33ff 	mov.w	r3, #4294967295
 800315c:	e00e      	b.n	800317c <wizchip_setnetmode+0x3c>
#endif
   tmp = getMR();
 800315e:	2000      	movs	r0, #0
 8003160:	f7ff f8fa 	bl	8002358 <WIZCHIP_READ>
 8003164:	4603      	mov	r3, r0
 8003166:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 8003168:	7bfa      	ldrb	r2, [r7, #15]
 800316a:	79fb      	ldrb	r3, [r7, #7]
 800316c:	4313      	orrs	r3, r2
 800316e:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 8003170:	7bfb      	ldrb	r3, [r7, #15]
 8003172:	4619      	mov	r1, r3
 8003174:	2000      	movs	r0, #0
 8003176:	f7ff f91f 	bl	80023b8 <WIZCHIP_WRITE>
   return 0;
 800317a:	2300      	movs	r3, #0
}
 800317c:	4618      	mov	r0, r3
 800317e:	3710      	adds	r7, #16
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 8003188:	2000      	movs	r0, #0
 800318a:	f7ff f8e5 	bl	8002358 <WIZCHIP_READ>
 800318e:	4603      	mov	r3, r0
}
 8003190:	4618      	mov	r0, r3
 8003192:	bd80      	pop	{r7, pc}

08003194 <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	4619      	mov	r1, r3
 80031a2:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 80031a6:	f7ff f907 	bl	80023b8 <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	885b      	ldrh	r3, [r3, #2]
 80031ae:	0a1b      	lsrs	r3, r3, #8
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	4619      	mov	r1, r3
 80031b6:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 80031ba:	f7ff f8fd 	bl	80023b8 <WIZCHIP_WRITE>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	885b      	ldrh	r3, [r3, #2]
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	4619      	mov	r1, r3
 80031c6:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 80031ca:	f7ff f8f5 	bl	80023b8 <WIZCHIP_WRITE>
}
 80031ce:	bf00      	nop
 80031d0:	3708      	adds	r7, #8
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 80031d6:	b590      	push	{r4, r7, lr}
 80031d8:	b083      	sub	sp, #12
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 80031de:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 80031e2:	f7ff f8b9 	bl	8002358 <WIZCHIP_READ>
 80031e6:	4603      	mov	r3, r0
 80031e8:	461a      	mov	r2, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 80031ee:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 80031f2:	f7ff f8b1 	bl	8002358 <WIZCHIP_READ>
 80031f6:	4603      	mov	r3, r0
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	021b      	lsls	r3, r3, #8
 80031fc:	b29c      	uxth	r4, r3
 80031fe:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 8003202:	f7ff f8a9 	bl	8002358 <WIZCHIP_READ>
 8003206:	4603      	mov	r3, r0
 8003208:	b29b      	uxth	r3, r3
 800320a:	4423      	add	r3, r4
 800320c:	b29a      	uxth	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	805a      	strh	r2, [r3, #2]
}
 8003212:	bf00      	nop
 8003214:	370c      	adds	r7, #12
 8003216:	46bd      	mov	sp, r7
 8003218:	bd90      	pop	{r4, r7, pc}
	...

0800321c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003220:	4b08      	ldr	r3, [pc, #32]	; (8003244 <HAL_Init+0x28>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a07      	ldr	r2, [pc, #28]	; (8003244 <HAL_Init+0x28>)
 8003226:	f043 0310 	orr.w	r3, r3, #16
 800322a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800322c:	2003      	movs	r0, #3
 800322e:	f000 f8d1 	bl	80033d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003232:	2000      	movs	r0, #0
 8003234:	f7fe fc0c 	bl	8001a50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003238:	f7fe fb46 	bl	80018c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800323c:	2300      	movs	r3, #0
}
 800323e:	4618      	mov	r0, r3
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	40022000 	.word	0x40022000

08003248 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003248:	b480      	push	{r7}
 800324a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800324c:	4b05      	ldr	r3, [pc, #20]	; (8003264 <HAL_IncTick+0x1c>)
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	461a      	mov	r2, r3
 8003252:	4b05      	ldr	r3, [pc, #20]	; (8003268 <HAL_IncTick+0x20>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4413      	add	r3, r2
 8003258:	4a03      	ldr	r2, [pc, #12]	; (8003268 <HAL_IncTick+0x20>)
 800325a:	6013      	str	r3, [r2, #0]
}
 800325c:	bf00      	nop
 800325e:	46bd      	mov	sp, r7
 8003260:	bc80      	pop	{r7}
 8003262:	4770      	bx	lr
 8003264:	20000044 	.word	0x20000044
 8003268:	20002ca0 	.word	0x20002ca0

0800326c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800326c:	b480      	push	{r7}
 800326e:	af00      	add	r7, sp, #0
  return uwTick;
 8003270:	4b02      	ldr	r3, [pc, #8]	; (800327c <HAL_GetTick+0x10>)
 8003272:	681b      	ldr	r3, [r3, #0]
}
 8003274:	4618      	mov	r0, r3
 8003276:	46bd      	mov	sp, r7
 8003278:	bc80      	pop	{r7}
 800327a:	4770      	bx	lr
 800327c:	20002ca0 	.word	0x20002ca0

08003280 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003280:	b480      	push	{r7}
 8003282:	b085      	sub	sp, #20
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f003 0307 	and.w	r3, r3, #7
 800328e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003290:	4b0c      	ldr	r3, [pc, #48]	; (80032c4 <__NVIC_SetPriorityGrouping+0x44>)
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003296:	68ba      	ldr	r2, [r7, #8]
 8003298:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800329c:	4013      	ands	r3, r2
 800329e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032b2:	4a04      	ldr	r2, [pc, #16]	; (80032c4 <__NVIC_SetPriorityGrouping+0x44>)
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	60d3      	str	r3, [r2, #12]
}
 80032b8:	bf00      	nop
 80032ba:	3714      	adds	r7, #20
 80032bc:	46bd      	mov	sp, r7
 80032be:	bc80      	pop	{r7}
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop
 80032c4:	e000ed00 	.word	0xe000ed00

080032c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032c8:	b480      	push	{r7}
 80032ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032cc:	4b04      	ldr	r3, [pc, #16]	; (80032e0 <__NVIC_GetPriorityGrouping+0x18>)
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	0a1b      	lsrs	r3, r3, #8
 80032d2:	f003 0307 	and.w	r3, r3, #7
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	46bd      	mov	sp, r7
 80032da:	bc80      	pop	{r7}
 80032dc:	4770      	bx	lr
 80032de:	bf00      	nop
 80032e0:	e000ed00 	.word	0xe000ed00

080032e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	4603      	mov	r3, r0
 80032ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	db0b      	blt.n	800330e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032f6:	79fb      	ldrb	r3, [r7, #7]
 80032f8:	f003 021f 	and.w	r2, r3, #31
 80032fc:	4906      	ldr	r1, [pc, #24]	; (8003318 <__NVIC_EnableIRQ+0x34>)
 80032fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003302:	095b      	lsrs	r3, r3, #5
 8003304:	2001      	movs	r0, #1
 8003306:	fa00 f202 	lsl.w	r2, r0, r2
 800330a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800330e:	bf00      	nop
 8003310:	370c      	adds	r7, #12
 8003312:	46bd      	mov	sp, r7
 8003314:	bc80      	pop	{r7}
 8003316:	4770      	bx	lr
 8003318:	e000e100 	.word	0xe000e100

0800331c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800331c:	b480      	push	{r7}
 800331e:	b083      	sub	sp, #12
 8003320:	af00      	add	r7, sp, #0
 8003322:	4603      	mov	r3, r0
 8003324:	6039      	str	r1, [r7, #0]
 8003326:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003328:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800332c:	2b00      	cmp	r3, #0
 800332e:	db0a      	blt.n	8003346 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	b2da      	uxtb	r2, r3
 8003334:	490c      	ldr	r1, [pc, #48]	; (8003368 <__NVIC_SetPriority+0x4c>)
 8003336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800333a:	0112      	lsls	r2, r2, #4
 800333c:	b2d2      	uxtb	r2, r2
 800333e:	440b      	add	r3, r1
 8003340:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003344:	e00a      	b.n	800335c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	b2da      	uxtb	r2, r3
 800334a:	4908      	ldr	r1, [pc, #32]	; (800336c <__NVIC_SetPriority+0x50>)
 800334c:	79fb      	ldrb	r3, [r7, #7]
 800334e:	f003 030f 	and.w	r3, r3, #15
 8003352:	3b04      	subs	r3, #4
 8003354:	0112      	lsls	r2, r2, #4
 8003356:	b2d2      	uxtb	r2, r2
 8003358:	440b      	add	r3, r1
 800335a:	761a      	strb	r2, [r3, #24]
}
 800335c:	bf00      	nop
 800335e:	370c      	adds	r7, #12
 8003360:	46bd      	mov	sp, r7
 8003362:	bc80      	pop	{r7}
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	e000e100 	.word	0xe000e100
 800336c:	e000ed00 	.word	0xe000ed00

08003370 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003370:	b480      	push	{r7}
 8003372:	b089      	sub	sp, #36	; 0x24
 8003374:	af00      	add	r7, sp, #0
 8003376:	60f8      	str	r0, [r7, #12]
 8003378:	60b9      	str	r1, [r7, #8]
 800337a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f003 0307 	and.w	r3, r3, #7
 8003382:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	f1c3 0307 	rsb	r3, r3, #7
 800338a:	2b04      	cmp	r3, #4
 800338c:	bf28      	it	cs
 800338e:	2304      	movcs	r3, #4
 8003390:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	3304      	adds	r3, #4
 8003396:	2b06      	cmp	r3, #6
 8003398:	d902      	bls.n	80033a0 <NVIC_EncodePriority+0x30>
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	3b03      	subs	r3, #3
 800339e:	e000      	b.n	80033a2 <NVIC_EncodePriority+0x32>
 80033a0:	2300      	movs	r3, #0
 80033a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033a4:	f04f 32ff 	mov.w	r2, #4294967295
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	fa02 f303 	lsl.w	r3, r2, r3
 80033ae:	43da      	mvns	r2, r3
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	401a      	ands	r2, r3
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033b8:	f04f 31ff 	mov.w	r1, #4294967295
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	fa01 f303 	lsl.w	r3, r1, r3
 80033c2:	43d9      	mvns	r1, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033c8:	4313      	orrs	r3, r2
         );
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3724      	adds	r7, #36	; 0x24
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bc80      	pop	{r7}
 80033d2:	4770      	bx	lr

080033d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f7ff ff4f 	bl	8003280 <__NVIC_SetPriorityGrouping>
}
 80033e2:	bf00      	nop
 80033e4:	3708      	adds	r7, #8
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033ea:	b580      	push	{r7, lr}
 80033ec:	b086      	sub	sp, #24
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	4603      	mov	r3, r0
 80033f2:	60b9      	str	r1, [r7, #8]
 80033f4:	607a      	str	r2, [r7, #4]
 80033f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033f8:	2300      	movs	r3, #0
 80033fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033fc:	f7ff ff64 	bl	80032c8 <__NVIC_GetPriorityGrouping>
 8003400:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	68b9      	ldr	r1, [r7, #8]
 8003406:	6978      	ldr	r0, [r7, #20]
 8003408:	f7ff ffb2 	bl	8003370 <NVIC_EncodePriority>
 800340c:	4602      	mov	r2, r0
 800340e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003412:	4611      	mov	r1, r2
 8003414:	4618      	mov	r0, r3
 8003416:	f7ff ff81 	bl	800331c <__NVIC_SetPriority>
}
 800341a:	bf00      	nop
 800341c:	3718      	adds	r7, #24
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}

08003422 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003422:	b580      	push	{r7, lr}
 8003424:	b082      	sub	sp, #8
 8003426:	af00      	add	r7, sp, #0
 8003428:	4603      	mov	r3, r0
 800342a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800342c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003430:	4618      	mov	r0, r3
 8003432:	f7ff ff57 	bl	80032e4 <__NVIC_EnableIRQ>
}
 8003436:	bf00      	nop
 8003438:	3708      	adds	r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
	...

08003440 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003440:	b480      	push	{r7}
 8003442:	b08b      	sub	sp, #44	; 0x2c
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800344a:	2300      	movs	r3, #0
 800344c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800344e:	2300      	movs	r3, #0
 8003450:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003452:	e127      	b.n	80036a4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003454:	2201      	movs	r2, #1
 8003456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003458:	fa02 f303 	lsl.w	r3, r2, r3
 800345c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	69fa      	ldr	r2, [r7, #28]
 8003464:	4013      	ands	r3, r2
 8003466:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003468:	69ba      	ldr	r2, [r7, #24]
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	429a      	cmp	r2, r3
 800346e:	f040 8116 	bne.w	800369e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	2b12      	cmp	r3, #18
 8003478:	d034      	beq.n	80034e4 <HAL_GPIO_Init+0xa4>
 800347a:	2b12      	cmp	r3, #18
 800347c:	d80d      	bhi.n	800349a <HAL_GPIO_Init+0x5a>
 800347e:	2b02      	cmp	r3, #2
 8003480:	d02b      	beq.n	80034da <HAL_GPIO_Init+0x9a>
 8003482:	2b02      	cmp	r3, #2
 8003484:	d804      	bhi.n	8003490 <HAL_GPIO_Init+0x50>
 8003486:	2b00      	cmp	r3, #0
 8003488:	d031      	beq.n	80034ee <HAL_GPIO_Init+0xae>
 800348a:	2b01      	cmp	r3, #1
 800348c:	d01c      	beq.n	80034c8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800348e:	e048      	b.n	8003522 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003490:	2b03      	cmp	r3, #3
 8003492:	d043      	beq.n	800351c <HAL_GPIO_Init+0xdc>
 8003494:	2b11      	cmp	r3, #17
 8003496:	d01b      	beq.n	80034d0 <HAL_GPIO_Init+0x90>
          break;
 8003498:	e043      	b.n	8003522 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800349a:	4a89      	ldr	r2, [pc, #548]	; (80036c0 <HAL_GPIO_Init+0x280>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d026      	beq.n	80034ee <HAL_GPIO_Init+0xae>
 80034a0:	4a87      	ldr	r2, [pc, #540]	; (80036c0 <HAL_GPIO_Init+0x280>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d806      	bhi.n	80034b4 <HAL_GPIO_Init+0x74>
 80034a6:	4a87      	ldr	r2, [pc, #540]	; (80036c4 <HAL_GPIO_Init+0x284>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d020      	beq.n	80034ee <HAL_GPIO_Init+0xae>
 80034ac:	4a86      	ldr	r2, [pc, #536]	; (80036c8 <HAL_GPIO_Init+0x288>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d01d      	beq.n	80034ee <HAL_GPIO_Init+0xae>
          break;
 80034b2:	e036      	b.n	8003522 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80034b4:	4a85      	ldr	r2, [pc, #532]	; (80036cc <HAL_GPIO_Init+0x28c>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d019      	beq.n	80034ee <HAL_GPIO_Init+0xae>
 80034ba:	4a85      	ldr	r2, [pc, #532]	; (80036d0 <HAL_GPIO_Init+0x290>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d016      	beq.n	80034ee <HAL_GPIO_Init+0xae>
 80034c0:	4a84      	ldr	r2, [pc, #528]	; (80036d4 <HAL_GPIO_Init+0x294>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d013      	beq.n	80034ee <HAL_GPIO_Init+0xae>
          break;
 80034c6:	e02c      	b.n	8003522 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	623b      	str	r3, [r7, #32]
          break;
 80034ce:	e028      	b.n	8003522 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	3304      	adds	r3, #4
 80034d6:	623b      	str	r3, [r7, #32]
          break;
 80034d8:	e023      	b.n	8003522 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	3308      	adds	r3, #8
 80034e0:	623b      	str	r3, [r7, #32]
          break;
 80034e2:	e01e      	b.n	8003522 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	330c      	adds	r3, #12
 80034ea:	623b      	str	r3, [r7, #32]
          break;
 80034ec:	e019      	b.n	8003522 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d102      	bne.n	80034fc <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80034f6:	2304      	movs	r3, #4
 80034f8:	623b      	str	r3, [r7, #32]
          break;
 80034fa:	e012      	b.n	8003522 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	2b01      	cmp	r3, #1
 8003502:	d105      	bne.n	8003510 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003504:	2308      	movs	r3, #8
 8003506:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	69fa      	ldr	r2, [r7, #28]
 800350c:	611a      	str	r2, [r3, #16]
          break;
 800350e:	e008      	b.n	8003522 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003510:	2308      	movs	r3, #8
 8003512:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	69fa      	ldr	r2, [r7, #28]
 8003518:	615a      	str	r2, [r3, #20]
          break;
 800351a:	e002      	b.n	8003522 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800351c:	2300      	movs	r3, #0
 800351e:	623b      	str	r3, [r7, #32]
          break;
 8003520:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003522:	69bb      	ldr	r3, [r7, #24]
 8003524:	2bff      	cmp	r3, #255	; 0xff
 8003526:	d801      	bhi.n	800352c <HAL_GPIO_Init+0xec>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	e001      	b.n	8003530 <HAL_GPIO_Init+0xf0>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	3304      	adds	r3, #4
 8003530:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	2bff      	cmp	r3, #255	; 0xff
 8003536:	d802      	bhi.n	800353e <HAL_GPIO_Init+0xfe>
 8003538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	e002      	b.n	8003544 <HAL_GPIO_Init+0x104>
 800353e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003540:	3b08      	subs	r3, #8
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	210f      	movs	r1, #15
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	fa01 f303 	lsl.w	r3, r1, r3
 8003552:	43db      	mvns	r3, r3
 8003554:	401a      	ands	r2, r3
 8003556:	6a39      	ldr	r1, [r7, #32]
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	fa01 f303 	lsl.w	r3, r1, r3
 800355e:	431a      	orrs	r2, r3
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800356c:	2b00      	cmp	r3, #0
 800356e:	f000 8096 	beq.w	800369e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003572:	4b59      	ldr	r3, [pc, #356]	; (80036d8 <HAL_GPIO_Init+0x298>)
 8003574:	699b      	ldr	r3, [r3, #24]
 8003576:	4a58      	ldr	r2, [pc, #352]	; (80036d8 <HAL_GPIO_Init+0x298>)
 8003578:	f043 0301 	orr.w	r3, r3, #1
 800357c:	6193      	str	r3, [r2, #24]
 800357e:	4b56      	ldr	r3, [pc, #344]	; (80036d8 <HAL_GPIO_Init+0x298>)
 8003580:	699b      	ldr	r3, [r3, #24]
 8003582:	f003 0301 	and.w	r3, r3, #1
 8003586:	60bb      	str	r3, [r7, #8]
 8003588:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800358a:	4a54      	ldr	r2, [pc, #336]	; (80036dc <HAL_GPIO_Init+0x29c>)
 800358c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358e:	089b      	lsrs	r3, r3, #2
 8003590:	3302      	adds	r3, #2
 8003592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003596:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800359a:	f003 0303 	and.w	r3, r3, #3
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	220f      	movs	r2, #15
 80035a2:	fa02 f303 	lsl.w	r3, r2, r3
 80035a6:	43db      	mvns	r3, r3
 80035a8:	68fa      	ldr	r2, [r7, #12]
 80035aa:	4013      	ands	r3, r2
 80035ac:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a4b      	ldr	r2, [pc, #300]	; (80036e0 <HAL_GPIO_Init+0x2a0>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d013      	beq.n	80035de <HAL_GPIO_Init+0x19e>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a4a      	ldr	r2, [pc, #296]	; (80036e4 <HAL_GPIO_Init+0x2a4>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d00d      	beq.n	80035da <HAL_GPIO_Init+0x19a>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a49      	ldr	r2, [pc, #292]	; (80036e8 <HAL_GPIO_Init+0x2a8>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d007      	beq.n	80035d6 <HAL_GPIO_Init+0x196>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a48      	ldr	r2, [pc, #288]	; (80036ec <HAL_GPIO_Init+0x2ac>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d101      	bne.n	80035d2 <HAL_GPIO_Init+0x192>
 80035ce:	2303      	movs	r3, #3
 80035d0:	e006      	b.n	80035e0 <HAL_GPIO_Init+0x1a0>
 80035d2:	2304      	movs	r3, #4
 80035d4:	e004      	b.n	80035e0 <HAL_GPIO_Init+0x1a0>
 80035d6:	2302      	movs	r3, #2
 80035d8:	e002      	b.n	80035e0 <HAL_GPIO_Init+0x1a0>
 80035da:	2301      	movs	r3, #1
 80035dc:	e000      	b.n	80035e0 <HAL_GPIO_Init+0x1a0>
 80035de:	2300      	movs	r3, #0
 80035e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035e2:	f002 0203 	and.w	r2, r2, #3
 80035e6:	0092      	lsls	r2, r2, #2
 80035e8:	4093      	lsls	r3, r2
 80035ea:	68fa      	ldr	r2, [r7, #12]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80035f0:	493a      	ldr	r1, [pc, #232]	; (80036dc <HAL_GPIO_Init+0x29c>)
 80035f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f4:	089b      	lsrs	r3, r3, #2
 80035f6:	3302      	adds	r3, #2
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d006      	beq.n	8003618 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800360a:	4b39      	ldr	r3, [pc, #228]	; (80036f0 <HAL_GPIO_Init+0x2b0>)
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	4938      	ldr	r1, [pc, #224]	; (80036f0 <HAL_GPIO_Init+0x2b0>)
 8003610:	69bb      	ldr	r3, [r7, #24]
 8003612:	4313      	orrs	r3, r2
 8003614:	600b      	str	r3, [r1, #0]
 8003616:	e006      	b.n	8003626 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003618:	4b35      	ldr	r3, [pc, #212]	; (80036f0 <HAL_GPIO_Init+0x2b0>)
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	43db      	mvns	r3, r3
 8003620:	4933      	ldr	r1, [pc, #204]	; (80036f0 <HAL_GPIO_Init+0x2b0>)
 8003622:	4013      	ands	r3, r2
 8003624:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d006      	beq.n	8003640 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003632:	4b2f      	ldr	r3, [pc, #188]	; (80036f0 <HAL_GPIO_Init+0x2b0>)
 8003634:	685a      	ldr	r2, [r3, #4]
 8003636:	492e      	ldr	r1, [pc, #184]	; (80036f0 <HAL_GPIO_Init+0x2b0>)
 8003638:	69bb      	ldr	r3, [r7, #24]
 800363a:	4313      	orrs	r3, r2
 800363c:	604b      	str	r3, [r1, #4]
 800363e:	e006      	b.n	800364e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003640:	4b2b      	ldr	r3, [pc, #172]	; (80036f0 <HAL_GPIO_Init+0x2b0>)
 8003642:	685a      	ldr	r2, [r3, #4]
 8003644:	69bb      	ldr	r3, [r7, #24]
 8003646:	43db      	mvns	r3, r3
 8003648:	4929      	ldr	r1, [pc, #164]	; (80036f0 <HAL_GPIO_Init+0x2b0>)
 800364a:	4013      	ands	r3, r2
 800364c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d006      	beq.n	8003668 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800365a:	4b25      	ldr	r3, [pc, #148]	; (80036f0 <HAL_GPIO_Init+0x2b0>)
 800365c:	689a      	ldr	r2, [r3, #8]
 800365e:	4924      	ldr	r1, [pc, #144]	; (80036f0 <HAL_GPIO_Init+0x2b0>)
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	4313      	orrs	r3, r2
 8003664:	608b      	str	r3, [r1, #8]
 8003666:	e006      	b.n	8003676 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003668:	4b21      	ldr	r3, [pc, #132]	; (80036f0 <HAL_GPIO_Init+0x2b0>)
 800366a:	689a      	ldr	r2, [r3, #8]
 800366c:	69bb      	ldr	r3, [r7, #24]
 800366e:	43db      	mvns	r3, r3
 8003670:	491f      	ldr	r1, [pc, #124]	; (80036f0 <HAL_GPIO_Init+0x2b0>)
 8003672:	4013      	ands	r3, r2
 8003674:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d006      	beq.n	8003690 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003682:	4b1b      	ldr	r3, [pc, #108]	; (80036f0 <HAL_GPIO_Init+0x2b0>)
 8003684:	68da      	ldr	r2, [r3, #12]
 8003686:	491a      	ldr	r1, [pc, #104]	; (80036f0 <HAL_GPIO_Init+0x2b0>)
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	4313      	orrs	r3, r2
 800368c:	60cb      	str	r3, [r1, #12]
 800368e:	e006      	b.n	800369e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003690:	4b17      	ldr	r3, [pc, #92]	; (80036f0 <HAL_GPIO_Init+0x2b0>)
 8003692:	68da      	ldr	r2, [r3, #12]
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	43db      	mvns	r3, r3
 8003698:	4915      	ldr	r1, [pc, #84]	; (80036f0 <HAL_GPIO_Init+0x2b0>)
 800369a:	4013      	ands	r3, r2
 800369c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800369e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a0:	3301      	adds	r3, #1
 80036a2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036aa:	fa22 f303 	lsr.w	r3, r2, r3
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	f47f aed0 	bne.w	8003454 <HAL_GPIO_Init+0x14>
  }
}
 80036b4:	bf00      	nop
 80036b6:	372c      	adds	r7, #44	; 0x2c
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bc80      	pop	{r7}
 80036bc:	4770      	bx	lr
 80036be:	bf00      	nop
 80036c0:	10210000 	.word	0x10210000
 80036c4:	10110000 	.word	0x10110000
 80036c8:	10120000 	.word	0x10120000
 80036cc:	10310000 	.word	0x10310000
 80036d0:	10320000 	.word	0x10320000
 80036d4:	10220000 	.word	0x10220000
 80036d8:	40021000 	.word	0x40021000
 80036dc:	40010000 	.word	0x40010000
 80036e0:	40010800 	.word	0x40010800
 80036e4:	40010c00 	.word	0x40010c00
 80036e8:	40011000 	.word	0x40011000
 80036ec:	40011400 	.word	0x40011400
 80036f0:	40010400 	.word	0x40010400

080036f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	460b      	mov	r3, r1
 80036fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	689a      	ldr	r2, [r3, #8]
 8003704:	887b      	ldrh	r3, [r7, #2]
 8003706:	4013      	ands	r3, r2
 8003708:	2b00      	cmp	r3, #0
 800370a:	d002      	beq.n	8003712 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800370c:	2301      	movs	r3, #1
 800370e:	73fb      	strb	r3, [r7, #15]
 8003710:	e001      	b.n	8003716 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003712:	2300      	movs	r3, #0
 8003714:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003716:	7bfb      	ldrb	r3, [r7, #15]
}
 8003718:	4618      	mov	r0, r3
 800371a:	3714      	adds	r7, #20
 800371c:	46bd      	mov	sp, r7
 800371e:	bc80      	pop	{r7}
 8003720:	4770      	bx	lr

08003722 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003722:	b480      	push	{r7}
 8003724:	b083      	sub	sp, #12
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
 800372a:	460b      	mov	r3, r1
 800372c:	807b      	strh	r3, [r7, #2]
 800372e:	4613      	mov	r3, r2
 8003730:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003732:	787b      	ldrb	r3, [r7, #1]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d003      	beq.n	8003740 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003738:	887a      	ldrh	r2, [r7, #2]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800373e:	e003      	b.n	8003748 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003740:	887b      	ldrh	r3, [r7, #2]
 8003742:	041a      	lsls	r2, r3, #16
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	611a      	str	r2, [r3, #16]
}
 8003748:	bf00      	nop
 800374a:	370c      	adds	r7, #12
 800374c:	46bd      	mov	sp, r7
 800374e:	bc80      	pop	{r7}
 8003750:	4770      	bx	lr
	...

08003754 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d101      	bne.n	8003766 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e11f      	b.n	80039a6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800376c:	b2db      	uxtb	r3, r3
 800376e:	2b00      	cmp	r3, #0
 8003770:	d106      	bne.n	8003780 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f7fe f8dc 	bl	8001938 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2224      	movs	r2, #36	; 0x24
 8003784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f022 0201 	bic.w	r2, r2, #1
 8003796:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80037a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80037b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80037b8:	f000 fcda 	bl	8004170 <HAL_RCC_GetPCLK1Freq>
 80037bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	4a7b      	ldr	r2, [pc, #492]	; (80039b0 <HAL_I2C_Init+0x25c>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d807      	bhi.n	80037d8 <HAL_I2C_Init+0x84>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	4a7a      	ldr	r2, [pc, #488]	; (80039b4 <HAL_I2C_Init+0x260>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	bf94      	ite	ls
 80037d0:	2301      	movls	r3, #1
 80037d2:	2300      	movhi	r3, #0
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	e006      	b.n	80037e6 <HAL_I2C_Init+0x92>
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	4a77      	ldr	r2, [pc, #476]	; (80039b8 <HAL_I2C_Init+0x264>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	bf94      	ite	ls
 80037e0:	2301      	movls	r3, #1
 80037e2:	2300      	movhi	r3, #0
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d001      	beq.n	80037ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e0db      	b.n	80039a6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	4a72      	ldr	r2, [pc, #456]	; (80039bc <HAL_I2C_Init+0x268>)
 80037f2:	fba2 2303 	umull	r2, r3, r2, r3
 80037f6:	0c9b      	lsrs	r3, r3, #18
 80037f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68ba      	ldr	r2, [r7, #8]
 800380a:	430a      	orrs	r2, r1
 800380c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	6a1b      	ldr	r3, [r3, #32]
 8003814:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	4a64      	ldr	r2, [pc, #400]	; (80039b0 <HAL_I2C_Init+0x25c>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d802      	bhi.n	8003828 <HAL_I2C_Init+0xd4>
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	3301      	adds	r3, #1
 8003826:	e009      	b.n	800383c <HAL_I2C_Init+0xe8>
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800382e:	fb02 f303 	mul.w	r3, r2, r3
 8003832:	4a63      	ldr	r2, [pc, #396]	; (80039c0 <HAL_I2C_Init+0x26c>)
 8003834:	fba2 2303 	umull	r2, r3, r2, r3
 8003838:	099b      	lsrs	r3, r3, #6
 800383a:	3301      	adds	r3, #1
 800383c:	687a      	ldr	r2, [r7, #4]
 800383e:	6812      	ldr	r2, [r2, #0]
 8003840:	430b      	orrs	r3, r1
 8003842:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	69db      	ldr	r3, [r3, #28]
 800384a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800384e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	4956      	ldr	r1, [pc, #344]	; (80039b0 <HAL_I2C_Init+0x25c>)
 8003858:	428b      	cmp	r3, r1
 800385a:	d80d      	bhi.n	8003878 <HAL_I2C_Init+0x124>
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	1e59      	subs	r1, r3, #1
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	005b      	lsls	r3, r3, #1
 8003866:	fbb1 f3f3 	udiv	r3, r1, r3
 800386a:	3301      	adds	r3, #1
 800386c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003870:	2b04      	cmp	r3, #4
 8003872:	bf38      	it	cc
 8003874:	2304      	movcc	r3, #4
 8003876:	e04f      	b.n	8003918 <HAL_I2C_Init+0x1c4>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d111      	bne.n	80038a4 <HAL_I2C_Init+0x150>
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	1e58      	subs	r0, r3, #1
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6859      	ldr	r1, [r3, #4]
 8003888:	460b      	mov	r3, r1
 800388a:	005b      	lsls	r3, r3, #1
 800388c:	440b      	add	r3, r1
 800388e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003892:	3301      	adds	r3, #1
 8003894:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003898:	2b00      	cmp	r3, #0
 800389a:	bf0c      	ite	eq
 800389c:	2301      	moveq	r3, #1
 800389e:	2300      	movne	r3, #0
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	e012      	b.n	80038ca <HAL_I2C_Init+0x176>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	1e58      	subs	r0, r3, #1
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6859      	ldr	r1, [r3, #4]
 80038ac:	460b      	mov	r3, r1
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	440b      	add	r3, r1
 80038b2:	0099      	lsls	r1, r3, #2
 80038b4:	440b      	add	r3, r1
 80038b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80038ba:	3301      	adds	r3, #1
 80038bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	bf0c      	ite	eq
 80038c4:	2301      	moveq	r3, #1
 80038c6:	2300      	movne	r3, #0
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d001      	beq.n	80038d2 <HAL_I2C_Init+0x17e>
 80038ce:	2301      	movs	r3, #1
 80038d0:	e022      	b.n	8003918 <HAL_I2C_Init+0x1c4>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d10e      	bne.n	80038f8 <HAL_I2C_Init+0x1a4>
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	1e58      	subs	r0, r3, #1
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6859      	ldr	r1, [r3, #4]
 80038e2:	460b      	mov	r3, r1
 80038e4:	005b      	lsls	r3, r3, #1
 80038e6:	440b      	add	r3, r1
 80038e8:	fbb0 f3f3 	udiv	r3, r0, r3
 80038ec:	3301      	adds	r3, #1
 80038ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80038f6:	e00f      	b.n	8003918 <HAL_I2C_Init+0x1c4>
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	1e58      	subs	r0, r3, #1
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6859      	ldr	r1, [r3, #4]
 8003900:	460b      	mov	r3, r1
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	440b      	add	r3, r1
 8003906:	0099      	lsls	r1, r3, #2
 8003908:	440b      	add	r3, r1
 800390a:	fbb0 f3f3 	udiv	r3, r0, r3
 800390e:	3301      	adds	r3, #1
 8003910:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003914:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003918:	6879      	ldr	r1, [r7, #4]
 800391a:	6809      	ldr	r1, [r1, #0]
 800391c:	4313      	orrs	r3, r2
 800391e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	69da      	ldr	r2, [r3, #28]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a1b      	ldr	r3, [r3, #32]
 8003932:	431a      	orrs	r2, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	430a      	orrs	r2, r1
 800393a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003946:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	6911      	ldr	r1, [r2, #16]
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	68d2      	ldr	r2, [r2, #12]
 8003952:	4311      	orrs	r1, r2
 8003954:	687a      	ldr	r2, [r7, #4]
 8003956:	6812      	ldr	r2, [r2, #0]
 8003958:	430b      	orrs	r3, r1
 800395a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	68db      	ldr	r3, [r3, #12]
 8003962:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	695a      	ldr	r2, [r3, #20]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	699b      	ldr	r3, [r3, #24]
 800396e:	431a      	orrs	r2, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	430a      	orrs	r2, r1
 8003976:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f042 0201 	orr.w	r2, r2, #1
 8003986:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2220      	movs	r2, #32
 8003992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80039a4:	2300      	movs	r3, #0
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3710      	adds	r7, #16
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	000186a0 	.word	0x000186a0
 80039b4:	001e847f 	.word	0x001e847f
 80039b8:	003d08ff 	.word	0x003d08ff
 80039bc:	431bde83 	.word	0x431bde83
 80039c0:	10624dd3 	.word	0x10624dd3

080039c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b086      	sub	sp, #24
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d101      	bne.n	80039d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e26c      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0301 	and.w	r3, r3, #1
 80039de:	2b00      	cmp	r3, #0
 80039e0:	f000 8087 	beq.w	8003af2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80039e4:	4b92      	ldr	r3, [pc, #584]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f003 030c 	and.w	r3, r3, #12
 80039ec:	2b04      	cmp	r3, #4
 80039ee:	d00c      	beq.n	8003a0a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80039f0:	4b8f      	ldr	r3, [pc, #572]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f003 030c 	and.w	r3, r3, #12
 80039f8:	2b08      	cmp	r3, #8
 80039fa:	d112      	bne.n	8003a22 <HAL_RCC_OscConfig+0x5e>
 80039fc:	4b8c      	ldr	r3, [pc, #560]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a08:	d10b      	bne.n	8003a22 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a0a:	4b89      	ldr	r3, [pc, #548]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d06c      	beq.n	8003af0 <HAL_RCC_OscConfig+0x12c>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d168      	bne.n	8003af0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e246      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a2a:	d106      	bne.n	8003a3a <HAL_RCC_OscConfig+0x76>
 8003a2c:	4b80      	ldr	r3, [pc, #512]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a7f      	ldr	r2, [pc, #508]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003a32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a36:	6013      	str	r3, [r2, #0]
 8003a38:	e02e      	b.n	8003a98 <HAL_RCC_OscConfig+0xd4>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d10c      	bne.n	8003a5c <HAL_RCC_OscConfig+0x98>
 8003a42:	4b7b      	ldr	r3, [pc, #492]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a7a      	ldr	r2, [pc, #488]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003a48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a4c:	6013      	str	r3, [r2, #0]
 8003a4e:	4b78      	ldr	r3, [pc, #480]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a77      	ldr	r2, [pc, #476]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003a54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a58:	6013      	str	r3, [r2, #0]
 8003a5a:	e01d      	b.n	8003a98 <HAL_RCC_OscConfig+0xd4>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a64:	d10c      	bne.n	8003a80 <HAL_RCC_OscConfig+0xbc>
 8003a66:	4b72      	ldr	r3, [pc, #456]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a71      	ldr	r2, [pc, #452]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003a6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a70:	6013      	str	r3, [r2, #0]
 8003a72:	4b6f      	ldr	r3, [pc, #444]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a6e      	ldr	r2, [pc, #440]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003a78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a7c:	6013      	str	r3, [r2, #0]
 8003a7e:	e00b      	b.n	8003a98 <HAL_RCC_OscConfig+0xd4>
 8003a80:	4b6b      	ldr	r3, [pc, #428]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a6a      	ldr	r2, [pc, #424]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003a86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a8a:	6013      	str	r3, [r2, #0]
 8003a8c:	4b68      	ldr	r3, [pc, #416]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a67      	ldr	r2, [pc, #412]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003a92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a96:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d013      	beq.n	8003ac8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa0:	f7ff fbe4 	bl	800326c <HAL_GetTick>
 8003aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aa6:	e008      	b.n	8003aba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003aa8:	f7ff fbe0 	bl	800326c <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	2b64      	cmp	r3, #100	; 0x64
 8003ab4:	d901      	bls.n	8003aba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e1fa      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aba:	4b5d      	ldr	r3, [pc, #372]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d0f0      	beq.n	8003aa8 <HAL_RCC_OscConfig+0xe4>
 8003ac6:	e014      	b.n	8003af2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac8:	f7ff fbd0 	bl	800326c <HAL_GetTick>
 8003acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ace:	e008      	b.n	8003ae2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ad0:	f7ff fbcc 	bl	800326c <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b64      	cmp	r3, #100	; 0x64
 8003adc:	d901      	bls.n	8003ae2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e1e6      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ae2:	4b53      	ldr	r3, [pc, #332]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1f0      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x10c>
 8003aee:	e000      	b.n	8003af2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003af0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0302 	and.w	r3, r3, #2
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d063      	beq.n	8003bc6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003afe:	4b4c      	ldr	r3, [pc, #304]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f003 030c 	and.w	r3, r3, #12
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d00b      	beq.n	8003b22 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003b0a:	4b49      	ldr	r3, [pc, #292]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f003 030c 	and.w	r3, r3, #12
 8003b12:	2b08      	cmp	r3, #8
 8003b14:	d11c      	bne.n	8003b50 <HAL_RCC_OscConfig+0x18c>
 8003b16:	4b46      	ldr	r3, [pc, #280]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d116      	bne.n	8003b50 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b22:	4b43      	ldr	r3, [pc, #268]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d005      	beq.n	8003b3a <HAL_RCC_OscConfig+0x176>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	691b      	ldr	r3, [r3, #16]
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d001      	beq.n	8003b3a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e1ba      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b3a:	4b3d      	ldr	r3, [pc, #244]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	695b      	ldr	r3, [r3, #20]
 8003b46:	00db      	lsls	r3, r3, #3
 8003b48:	4939      	ldr	r1, [pc, #228]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b4e:	e03a      	b.n	8003bc6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	691b      	ldr	r3, [r3, #16]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d020      	beq.n	8003b9a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b58:	4b36      	ldr	r3, [pc, #216]	; (8003c34 <HAL_RCC_OscConfig+0x270>)
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b5e:	f7ff fb85 	bl	800326c <HAL_GetTick>
 8003b62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b64:	e008      	b.n	8003b78 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b66:	f7ff fb81 	bl	800326c <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d901      	bls.n	8003b78 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e19b      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b78:	4b2d      	ldr	r3, [pc, #180]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0302 	and.w	r3, r3, #2
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d0f0      	beq.n	8003b66 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b84:	4b2a      	ldr	r3, [pc, #168]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	695b      	ldr	r3, [r3, #20]
 8003b90:	00db      	lsls	r3, r3, #3
 8003b92:	4927      	ldr	r1, [pc, #156]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	600b      	str	r3, [r1, #0]
 8003b98:	e015      	b.n	8003bc6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b9a:	4b26      	ldr	r3, [pc, #152]	; (8003c34 <HAL_RCC_OscConfig+0x270>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ba0:	f7ff fb64 	bl	800326c <HAL_GetTick>
 8003ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ba6:	e008      	b.n	8003bba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ba8:	f7ff fb60 	bl	800326c <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d901      	bls.n	8003bba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e17a      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bba:	4b1d      	ldr	r3, [pc, #116]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0302 	and.w	r3, r3, #2
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d1f0      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0308 	and.w	r3, r3, #8
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d03a      	beq.n	8003c48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	699b      	ldr	r3, [r3, #24]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d019      	beq.n	8003c0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bda:	4b17      	ldr	r3, [pc, #92]	; (8003c38 <HAL_RCC_OscConfig+0x274>)
 8003bdc:	2201      	movs	r2, #1
 8003bde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003be0:	f7ff fb44 	bl	800326c <HAL_GetTick>
 8003be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003be6:	e008      	b.n	8003bfa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003be8:	f7ff fb40 	bl	800326c <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d901      	bls.n	8003bfa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e15a      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bfa:	4b0d      	ldr	r3, [pc, #52]	; (8003c30 <HAL_RCC_OscConfig+0x26c>)
 8003bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfe:	f003 0302 	and.w	r3, r3, #2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d0f0      	beq.n	8003be8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003c06:	2001      	movs	r0, #1
 8003c08:	f000 fb0a 	bl	8004220 <RCC_Delay>
 8003c0c:	e01c      	b.n	8003c48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c0e:	4b0a      	ldr	r3, [pc, #40]	; (8003c38 <HAL_RCC_OscConfig+0x274>)
 8003c10:	2200      	movs	r2, #0
 8003c12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c14:	f7ff fb2a 	bl	800326c <HAL_GetTick>
 8003c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c1a:	e00f      	b.n	8003c3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c1c:	f7ff fb26 	bl	800326c <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d908      	bls.n	8003c3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e140      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4ec>
 8003c2e:	bf00      	nop
 8003c30:	40021000 	.word	0x40021000
 8003c34:	42420000 	.word	0x42420000
 8003c38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c3c:	4b9e      	ldr	r3, [pc, #632]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c40:	f003 0302 	and.w	r3, r3, #2
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d1e9      	bne.n	8003c1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 0304 	and.w	r3, r3, #4
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	f000 80a6 	beq.w	8003da2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c56:	2300      	movs	r3, #0
 8003c58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c5a:	4b97      	ldr	r3, [pc, #604]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003c5c:	69db      	ldr	r3, [r3, #28]
 8003c5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d10d      	bne.n	8003c82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c66:	4b94      	ldr	r3, [pc, #592]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003c68:	69db      	ldr	r3, [r3, #28]
 8003c6a:	4a93      	ldr	r2, [pc, #588]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003c6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c70:	61d3      	str	r3, [r2, #28]
 8003c72:	4b91      	ldr	r3, [pc, #580]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003c74:	69db      	ldr	r3, [r3, #28]
 8003c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c7a:	60bb      	str	r3, [r7, #8]
 8003c7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c82:	4b8e      	ldr	r3, [pc, #568]	; (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d118      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c8e:	4b8b      	ldr	r3, [pc, #556]	; (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a8a      	ldr	r2, [pc, #552]	; (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003c94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c9a:	f7ff fae7 	bl	800326c <HAL_GetTick>
 8003c9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ca0:	e008      	b.n	8003cb4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ca2:	f7ff fae3 	bl	800326c <HAL_GetTick>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	2b64      	cmp	r3, #100	; 0x64
 8003cae:	d901      	bls.n	8003cb4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e0fd      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cb4:	4b81      	ldr	r3, [pc, #516]	; (8003ebc <HAL_RCC_OscConfig+0x4f8>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d0f0      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d106      	bne.n	8003cd6 <HAL_RCC_OscConfig+0x312>
 8003cc8:	4b7b      	ldr	r3, [pc, #492]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003cca:	6a1b      	ldr	r3, [r3, #32]
 8003ccc:	4a7a      	ldr	r2, [pc, #488]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003cce:	f043 0301 	orr.w	r3, r3, #1
 8003cd2:	6213      	str	r3, [r2, #32]
 8003cd4:	e02d      	b.n	8003d32 <HAL_RCC_OscConfig+0x36e>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d10c      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x334>
 8003cde:	4b76      	ldr	r3, [pc, #472]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003ce0:	6a1b      	ldr	r3, [r3, #32]
 8003ce2:	4a75      	ldr	r2, [pc, #468]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003ce4:	f023 0301 	bic.w	r3, r3, #1
 8003ce8:	6213      	str	r3, [r2, #32]
 8003cea:	4b73      	ldr	r3, [pc, #460]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003cec:	6a1b      	ldr	r3, [r3, #32]
 8003cee:	4a72      	ldr	r2, [pc, #456]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003cf0:	f023 0304 	bic.w	r3, r3, #4
 8003cf4:	6213      	str	r3, [r2, #32]
 8003cf6:	e01c      	b.n	8003d32 <HAL_RCC_OscConfig+0x36e>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	2b05      	cmp	r3, #5
 8003cfe:	d10c      	bne.n	8003d1a <HAL_RCC_OscConfig+0x356>
 8003d00:	4b6d      	ldr	r3, [pc, #436]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003d02:	6a1b      	ldr	r3, [r3, #32]
 8003d04:	4a6c      	ldr	r2, [pc, #432]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003d06:	f043 0304 	orr.w	r3, r3, #4
 8003d0a:	6213      	str	r3, [r2, #32]
 8003d0c:	4b6a      	ldr	r3, [pc, #424]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003d0e:	6a1b      	ldr	r3, [r3, #32]
 8003d10:	4a69      	ldr	r2, [pc, #420]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003d12:	f043 0301 	orr.w	r3, r3, #1
 8003d16:	6213      	str	r3, [r2, #32]
 8003d18:	e00b      	b.n	8003d32 <HAL_RCC_OscConfig+0x36e>
 8003d1a:	4b67      	ldr	r3, [pc, #412]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003d1c:	6a1b      	ldr	r3, [r3, #32]
 8003d1e:	4a66      	ldr	r2, [pc, #408]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003d20:	f023 0301 	bic.w	r3, r3, #1
 8003d24:	6213      	str	r3, [r2, #32]
 8003d26:	4b64      	ldr	r3, [pc, #400]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003d28:	6a1b      	ldr	r3, [r3, #32]
 8003d2a:	4a63      	ldr	r2, [pc, #396]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003d2c:	f023 0304 	bic.w	r3, r3, #4
 8003d30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d015      	beq.n	8003d66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d3a:	f7ff fa97 	bl	800326c <HAL_GetTick>
 8003d3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d40:	e00a      	b.n	8003d58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d42:	f7ff fa93 	bl	800326c <HAL_GetTick>
 8003d46:	4602      	mov	r2, r0
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	1ad3      	subs	r3, r2, r3
 8003d4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d901      	bls.n	8003d58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003d54:	2303      	movs	r3, #3
 8003d56:	e0ab      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d58:	4b57      	ldr	r3, [pc, #348]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003d5a:	6a1b      	ldr	r3, [r3, #32]
 8003d5c:	f003 0302 	and.w	r3, r3, #2
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d0ee      	beq.n	8003d42 <HAL_RCC_OscConfig+0x37e>
 8003d64:	e014      	b.n	8003d90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d66:	f7ff fa81 	bl	800326c <HAL_GetTick>
 8003d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d6c:	e00a      	b.n	8003d84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d6e:	f7ff fa7d 	bl	800326c <HAL_GetTick>
 8003d72:	4602      	mov	r2, r0
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e095      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d84:	4b4c      	ldr	r3, [pc, #304]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003d86:	6a1b      	ldr	r3, [r3, #32]
 8003d88:	f003 0302 	and.w	r3, r3, #2
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d1ee      	bne.n	8003d6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d90:	7dfb      	ldrb	r3, [r7, #23]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d105      	bne.n	8003da2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d96:	4b48      	ldr	r3, [pc, #288]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	4a47      	ldr	r2, [pc, #284]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003d9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003da0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	69db      	ldr	r3, [r3, #28]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	f000 8081 	beq.w	8003eae <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003dac:	4b42      	ldr	r3, [pc, #264]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f003 030c 	and.w	r3, r3, #12
 8003db4:	2b08      	cmp	r3, #8
 8003db6:	d061      	beq.n	8003e7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	69db      	ldr	r3, [r3, #28]
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d146      	bne.n	8003e4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dc0:	4b3f      	ldr	r3, [pc, #252]	; (8003ec0 <HAL_RCC_OscConfig+0x4fc>)
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc6:	f7ff fa51 	bl	800326c <HAL_GetTick>
 8003dca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dcc:	e008      	b.n	8003de0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dce:	f7ff fa4d 	bl	800326c <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d901      	bls.n	8003de0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e067      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003de0:	4b35      	ldr	r3, [pc, #212]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d1f0      	bne.n	8003dce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a1b      	ldr	r3, [r3, #32]
 8003df0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003df4:	d108      	bne.n	8003e08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003df6:	4b30      	ldr	r3, [pc, #192]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	492d      	ldr	r1, [pc, #180]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003e04:	4313      	orrs	r3, r2
 8003e06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e08:	4b2b      	ldr	r3, [pc, #172]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a19      	ldr	r1, [r3, #32]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e18:	430b      	orrs	r3, r1
 8003e1a:	4927      	ldr	r1, [pc, #156]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e20:	4b27      	ldr	r3, [pc, #156]	; (8003ec0 <HAL_RCC_OscConfig+0x4fc>)
 8003e22:	2201      	movs	r2, #1
 8003e24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e26:	f7ff fa21 	bl	800326c <HAL_GetTick>
 8003e2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e2c:	e008      	b.n	8003e40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e2e:	f7ff fa1d 	bl	800326c <HAL_GetTick>
 8003e32:	4602      	mov	r2, r0
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d901      	bls.n	8003e40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	e037      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e40:	4b1d      	ldr	r3, [pc, #116]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d0f0      	beq.n	8003e2e <HAL_RCC_OscConfig+0x46a>
 8003e4c:	e02f      	b.n	8003eae <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e4e:	4b1c      	ldr	r3, [pc, #112]	; (8003ec0 <HAL_RCC_OscConfig+0x4fc>)
 8003e50:	2200      	movs	r2, #0
 8003e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e54:	f7ff fa0a 	bl	800326c <HAL_GetTick>
 8003e58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e5a:	e008      	b.n	8003e6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e5c:	f7ff fa06 	bl	800326c <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d901      	bls.n	8003e6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e020      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e6e:	4b12      	ldr	r3, [pc, #72]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1f0      	bne.n	8003e5c <HAL_RCC_OscConfig+0x498>
 8003e7a:	e018      	b.n	8003eae <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	69db      	ldr	r3, [r3, #28]
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d101      	bne.n	8003e88 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e013      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e88:	4b0b      	ldr	r3, [pc, #44]	; (8003eb8 <HAL_RCC_OscConfig+0x4f4>)
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6a1b      	ldr	r3, [r3, #32]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d106      	bne.n	8003eaa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d001      	beq.n	8003eae <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e000      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003eae:	2300      	movs	r3, #0
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3718      	adds	r7, #24
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	40021000 	.word	0x40021000
 8003ebc:	40007000 	.word	0x40007000
 8003ec0:	42420060 	.word	0x42420060

08003ec4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b084      	sub	sp, #16
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d101      	bne.n	8003ed8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e0d0      	b.n	800407a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ed8:	4b6a      	ldr	r3, [pc, #424]	; (8004084 <HAL_RCC_ClockConfig+0x1c0>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0307 	and.w	r3, r3, #7
 8003ee0:	683a      	ldr	r2, [r7, #0]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d910      	bls.n	8003f08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ee6:	4b67      	ldr	r3, [pc, #412]	; (8004084 <HAL_RCC_ClockConfig+0x1c0>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f023 0207 	bic.w	r2, r3, #7
 8003eee:	4965      	ldr	r1, [pc, #404]	; (8004084 <HAL_RCC_ClockConfig+0x1c0>)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ef6:	4b63      	ldr	r3, [pc, #396]	; (8004084 <HAL_RCC_ClockConfig+0x1c0>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0307 	and.w	r3, r3, #7
 8003efe:	683a      	ldr	r2, [r7, #0]
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d001      	beq.n	8003f08 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e0b8      	b.n	800407a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 0302 	and.w	r3, r3, #2
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d020      	beq.n	8003f56 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0304 	and.w	r3, r3, #4
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d005      	beq.n	8003f2c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f20:	4b59      	ldr	r3, [pc, #356]	; (8004088 <HAL_RCC_ClockConfig+0x1c4>)
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	4a58      	ldr	r2, [pc, #352]	; (8004088 <HAL_RCC_ClockConfig+0x1c4>)
 8003f26:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003f2a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 0308 	and.w	r3, r3, #8
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d005      	beq.n	8003f44 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f38:	4b53      	ldr	r3, [pc, #332]	; (8004088 <HAL_RCC_ClockConfig+0x1c4>)
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	4a52      	ldr	r2, [pc, #328]	; (8004088 <HAL_RCC_ClockConfig+0x1c4>)
 8003f3e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003f42:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f44:	4b50      	ldr	r3, [pc, #320]	; (8004088 <HAL_RCC_ClockConfig+0x1c4>)
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	494d      	ldr	r1, [pc, #308]	; (8004088 <HAL_RCC_ClockConfig+0x1c4>)
 8003f52:	4313      	orrs	r3, r2
 8003f54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0301 	and.w	r3, r3, #1
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d040      	beq.n	8003fe4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d107      	bne.n	8003f7a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f6a:	4b47      	ldr	r3, [pc, #284]	; (8004088 <HAL_RCC_ClockConfig+0x1c4>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d115      	bne.n	8003fa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e07f      	b.n	800407a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d107      	bne.n	8003f92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f82:	4b41      	ldr	r3, [pc, #260]	; (8004088 <HAL_RCC_ClockConfig+0x1c4>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d109      	bne.n	8003fa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e073      	b.n	800407a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f92:	4b3d      	ldr	r3, [pc, #244]	; (8004088 <HAL_RCC_ClockConfig+0x1c4>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0302 	and.w	r3, r3, #2
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d101      	bne.n	8003fa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e06b      	b.n	800407a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fa2:	4b39      	ldr	r3, [pc, #228]	; (8004088 <HAL_RCC_ClockConfig+0x1c4>)
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	f023 0203 	bic.w	r2, r3, #3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	4936      	ldr	r1, [pc, #216]	; (8004088 <HAL_RCC_ClockConfig+0x1c4>)
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fb4:	f7ff f95a 	bl	800326c <HAL_GetTick>
 8003fb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fba:	e00a      	b.n	8003fd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fbc:	f7ff f956 	bl	800326c <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d901      	bls.n	8003fd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e053      	b.n	800407a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fd2:	4b2d      	ldr	r3, [pc, #180]	; (8004088 <HAL_RCC_ClockConfig+0x1c4>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f003 020c 	and.w	r2, r3, #12
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d1eb      	bne.n	8003fbc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fe4:	4b27      	ldr	r3, [pc, #156]	; (8004084 <HAL_RCC_ClockConfig+0x1c0>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0307 	and.w	r3, r3, #7
 8003fec:	683a      	ldr	r2, [r7, #0]
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d210      	bcs.n	8004014 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ff2:	4b24      	ldr	r3, [pc, #144]	; (8004084 <HAL_RCC_ClockConfig+0x1c0>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f023 0207 	bic.w	r2, r3, #7
 8003ffa:	4922      	ldr	r1, [pc, #136]	; (8004084 <HAL_RCC_ClockConfig+0x1c0>)
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004002:	4b20      	ldr	r3, [pc, #128]	; (8004084 <HAL_RCC_ClockConfig+0x1c0>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0307 	and.w	r3, r3, #7
 800400a:	683a      	ldr	r2, [r7, #0]
 800400c:	429a      	cmp	r2, r3
 800400e:	d001      	beq.n	8004014 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e032      	b.n	800407a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 0304 	and.w	r3, r3, #4
 800401c:	2b00      	cmp	r3, #0
 800401e:	d008      	beq.n	8004032 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004020:	4b19      	ldr	r3, [pc, #100]	; (8004088 <HAL_RCC_ClockConfig+0x1c4>)
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	4916      	ldr	r1, [pc, #88]	; (8004088 <HAL_RCC_ClockConfig+0x1c4>)
 800402e:	4313      	orrs	r3, r2
 8004030:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0308 	and.w	r3, r3, #8
 800403a:	2b00      	cmp	r3, #0
 800403c:	d009      	beq.n	8004052 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800403e:	4b12      	ldr	r3, [pc, #72]	; (8004088 <HAL_RCC_ClockConfig+0x1c4>)
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	691b      	ldr	r3, [r3, #16]
 800404a:	00db      	lsls	r3, r3, #3
 800404c:	490e      	ldr	r1, [pc, #56]	; (8004088 <HAL_RCC_ClockConfig+0x1c4>)
 800404e:	4313      	orrs	r3, r2
 8004050:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004052:	f000 f821 	bl	8004098 <HAL_RCC_GetSysClockFreq>
 8004056:	4601      	mov	r1, r0
 8004058:	4b0b      	ldr	r3, [pc, #44]	; (8004088 <HAL_RCC_ClockConfig+0x1c4>)
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	091b      	lsrs	r3, r3, #4
 800405e:	f003 030f 	and.w	r3, r3, #15
 8004062:	4a0a      	ldr	r2, [pc, #40]	; (800408c <HAL_RCC_ClockConfig+0x1c8>)
 8004064:	5cd3      	ldrb	r3, [r2, r3]
 8004066:	fa21 f303 	lsr.w	r3, r1, r3
 800406a:	4a09      	ldr	r2, [pc, #36]	; (8004090 <HAL_RCC_ClockConfig+0x1cc>)
 800406c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800406e:	4b09      	ldr	r3, [pc, #36]	; (8004094 <HAL_RCC_ClockConfig+0x1d0>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4618      	mov	r0, r3
 8004074:	f7fd fcec 	bl	8001a50 <HAL_InitTick>

  return HAL_OK;
 8004078:	2300      	movs	r3, #0
}
 800407a:	4618      	mov	r0, r3
 800407c:	3710      	adds	r7, #16
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	40022000 	.word	0x40022000
 8004088:	40021000 	.word	0x40021000
 800408c:	08008410 	.word	0x08008410
 8004090:	20000018 	.word	0x20000018
 8004094:	20000040 	.word	0x20000040

08004098 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004098:	b490      	push	{r4, r7}
 800409a:	b08a      	sub	sp, #40	; 0x28
 800409c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800409e:	4b2a      	ldr	r3, [pc, #168]	; (8004148 <HAL_RCC_GetSysClockFreq+0xb0>)
 80040a0:	1d3c      	adds	r4, r7, #4
 80040a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80040a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80040a8:	4b28      	ldr	r3, [pc, #160]	; (800414c <HAL_RCC_GetSysClockFreq+0xb4>)
 80040aa:	881b      	ldrh	r3, [r3, #0]
 80040ac:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80040ae:	2300      	movs	r3, #0
 80040b0:	61fb      	str	r3, [r7, #28]
 80040b2:	2300      	movs	r3, #0
 80040b4:	61bb      	str	r3, [r7, #24]
 80040b6:	2300      	movs	r3, #0
 80040b8:	627b      	str	r3, [r7, #36]	; 0x24
 80040ba:	2300      	movs	r3, #0
 80040bc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80040be:	2300      	movs	r3, #0
 80040c0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80040c2:	4b23      	ldr	r3, [pc, #140]	; (8004150 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	f003 030c 	and.w	r3, r3, #12
 80040ce:	2b04      	cmp	r3, #4
 80040d0:	d002      	beq.n	80040d8 <HAL_RCC_GetSysClockFreq+0x40>
 80040d2:	2b08      	cmp	r3, #8
 80040d4:	d003      	beq.n	80040de <HAL_RCC_GetSysClockFreq+0x46>
 80040d6:	e02d      	b.n	8004134 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80040d8:	4b1e      	ldr	r3, [pc, #120]	; (8004154 <HAL_RCC_GetSysClockFreq+0xbc>)
 80040da:	623b      	str	r3, [r7, #32]
      break;
 80040dc:	e02d      	b.n	800413a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	0c9b      	lsrs	r3, r3, #18
 80040e2:	f003 030f 	and.w	r3, r3, #15
 80040e6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80040ea:	4413      	add	r3, r2
 80040ec:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80040f0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d013      	beq.n	8004124 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80040fc:	4b14      	ldr	r3, [pc, #80]	; (8004150 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	0c5b      	lsrs	r3, r3, #17
 8004102:	f003 0301 	and.w	r3, r3, #1
 8004106:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800410a:	4413      	add	r3, r2
 800410c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004110:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	4a0f      	ldr	r2, [pc, #60]	; (8004154 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004116:	fb02 f203 	mul.w	r2, r2, r3
 800411a:	69bb      	ldr	r3, [r7, #24]
 800411c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004120:	627b      	str	r3, [r7, #36]	; 0x24
 8004122:	e004      	b.n	800412e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	4a0c      	ldr	r2, [pc, #48]	; (8004158 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004128:	fb02 f303 	mul.w	r3, r2, r3
 800412c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800412e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004130:	623b      	str	r3, [r7, #32]
      break;
 8004132:	e002      	b.n	800413a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004134:	4b07      	ldr	r3, [pc, #28]	; (8004154 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004136:	623b      	str	r3, [r7, #32]
      break;
 8004138:	bf00      	nop
    }
  }
  return sysclockfreq;
 800413a:	6a3b      	ldr	r3, [r7, #32]
}
 800413c:	4618      	mov	r0, r3
 800413e:	3728      	adds	r7, #40	; 0x28
 8004140:	46bd      	mov	sp, r7
 8004142:	bc90      	pop	{r4, r7}
 8004144:	4770      	bx	lr
 8004146:	bf00      	nop
 8004148:	08008330 	.word	0x08008330
 800414c:	08008340 	.word	0x08008340
 8004150:	40021000 	.word	0x40021000
 8004154:	007a1200 	.word	0x007a1200
 8004158:	003d0900 	.word	0x003d0900

0800415c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800415c:	b480      	push	{r7}
 800415e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004160:	4b02      	ldr	r3, [pc, #8]	; (800416c <HAL_RCC_GetHCLKFreq+0x10>)
 8004162:	681b      	ldr	r3, [r3, #0]
}
 8004164:	4618      	mov	r0, r3
 8004166:	46bd      	mov	sp, r7
 8004168:	bc80      	pop	{r7}
 800416a:	4770      	bx	lr
 800416c:	20000018 	.word	0x20000018

08004170 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004174:	f7ff fff2 	bl	800415c <HAL_RCC_GetHCLKFreq>
 8004178:	4601      	mov	r1, r0
 800417a:	4b05      	ldr	r3, [pc, #20]	; (8004190 <HAL_RCC_GetPCLK1Freq+0x20>)
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	0a1b      	lsrs	r3, r3, #8
 8004180:	f003 0307 	and.w	r3, r3, #7
 8004184:	4a03      	ldr	r2, [pc, #12]	; (8004194 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004186:	5cd3      	ldrb	r3, [r2, r3]
 8004188:	fa21 f303 	lsr.w	r3, r1, r3
}
 800418c:	4618      	mov	r0, r3
 800418e:	bd80      	pop	{r7, pc}
 8004190:	40021000 	.word	0x40021000
 8004194:	08008420 	.word	0x08008420

08004198 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800419c:	f7ff ffde 	bl	800415c <HAL_RCC_GetHCLKFreq>
 80041a0:	4601      	mov	r1, r0
 80041a2:	4b05      	ldr	r3, [pc, #20]	; (80041b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	0adb      	lsrs	r3, r3, #11
 80041a8:	f003 0307 	and.w	r3, r3, #7
 80041ac:	4a03      	ldr	r2, [pc, #12]	; (80041bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80041ae:	5cd3      	ldrb	r3, [r2, r3]
 80041b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	40021000 	.word	0x40021000
 80041bc:	08008420 	.word	0x08008420

080041c0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	220f      	movs	r2, #15
 80041ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80041d0:	4b11      	ldr	r3, [pc, #68]	; (8004218 <HAL_RCC_GetClockConfig+0x58>)
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	f003 0203 	and.w	r2, r3, #3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80041dc:	4b0e      	ldr	r3, [pc, #56]	; (8004218 <HAL_RCC_GetClockConfig+0x58>)
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80041e8:	4b0b      	ldr	r3, [pc, #44]	; (8004218 <HAL_RCC_GetClockConfig+0x58>)
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80041f4:	4b08      	ldr	r3, [pc, #32]	; (8004218 <HAL_RCC_GetClockConfig+0x58>)
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	08db      	lsrs	r3, r3, #3
 80041fa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004202:	4b06      	ldr	r3, [pc, #24]	; (800421c <HAL_RCC_GetClockConfig+0x5c>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0207 	and.w	r2, r3, #7
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800420e:	bf00      	nop
 8004210:	370c      	adds	r7, #12
 8004212:	46bd      	mov	sp, r7
 8004214:	bc80      	pop	{r7}
 8004216:	4770      	bx	lr
 8004218:	40021000 	.word	0x40021000
 800421c:	40022000 	.word	0x40022000

08004220 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004228:	4b0a      	ldr	r3, [pc, #40]	; (8004254 <RCC_Delay+0x34>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a0a      	ldr	r2, [pc, #40]	; (8004258 <RCC_Delay+0x38>)
 800422e:	fba2 2303 	umull	r2, r3, r2, r3
 8004232:	0a5b      	lsrs	r3, r3, #9
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	fb02 f303 	mul.w	r3, r2, r3
 800423a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800423c:	bf00      	nop
  }
  while (Delay --);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	1e5a      	subs	r2, r3, #1
 8004242:	60fa      	str	r2, [r7, #12]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d1f9      	bne.n	800423c <RCC_Delay+0x1c>
}
 8004248:	bf00      	nop
 800424a:	3714      	adds	r7, #20
 800424c:	46bd      	mov	sp, r7
 800424e:	bc80      	pop	{r7}
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop
 8004254:	20000018 	.word	0x20000018
 8004258:	10624dd3 	.word	0x10624dd3

0800425c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b082      	sub	sp, #8
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d101      	bne.n	800426e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e076      	b.n	800435c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004272:	2b00      	cmp	r3, #0
 8004274:	d108      	bne.n	8004288 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800427e:	d009      	beq.n	8004294 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2200      	movs	r2, #0
 8004284:	61da      	str	r2, [r3, #28]
 8004286:	e005      	b.n	8004294 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d106      	bne.n	80042b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2200      	movs	r2, #0
 80042aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f7fd fb82 	bl	80019b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2202      	movs	r2, #2
 80042b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042ca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80042dc:	431a      	orrs	r2, r3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042e6:	431a      	orrs	r2, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	691b      	ldr	r3, [r3, #16]
 80042ec:	f003 0302 	and.w	r3, r3, #2
 80042f0:	431a      	orrs	r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	695b      	ldr	r3, [r3, #20]
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	431a      	orrs	r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	699b      	ldr	r3, [r3, #24]
 8004300:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004304:	431a      	orrs	r2, r3
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	69db      	ldr	r3, [r3, #28]
 800430a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800430e:	431a      	orrs	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a1b      	ldr	r3, [r3, #32]
 8004314:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004318:	ea42 0103 	orr.w	r1, r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004320:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	430a      	orrs	r2, r1
 800432a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	699b      	ldr	r3, [r3, #24]
 8004330:	0c1a      	lsrs	r2, r3, #16
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f002 0204 	and.w	r2, r2, #4
 800433a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	69da      	ldr	r2, [r3, #28]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800434a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2200      	movs	r2, #0
 8004350:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2201      	movs	r2, #1
 8004356:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800435a:	2300      	movs	r3, #0
}
 800435c:	4618      	mov	r0, r3
 800435e:	3708      	adds	r7, #8
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}

08004364 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b08c      	sub	sp, #48	; 0x30
 8004368:	af00      	add	r7, sp, #0
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	60b9      	str	r1, [r7, #8]
 800436e:	607a      	str	r2, [r7, #4]
 8004370:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004372:	2301      	movs	r3, #1
 8004374:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004376:	2300      	movs	r3, #0
 8004378:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004382:	2b01      	cmp	r3, #1
 8004384:	d101      	bne.n	800438a <HAL_SPI_TransmitReceive+0x26>
 8004386:	2302      	movs	r3, #2
 8004388:	e18a      	b.n	80046a0 <HAL_SPI_TransmitReceive+0x33c>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2201      	movs	r2, #1
 800438e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004392:	f7fe ff6b 	bl	800326c <HAL_GetTick>
 8004396:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800439e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80043a8:	887b      	ldrh	r3, [r7, #2]
 80043aa:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80043ac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d00f      	beq.n	80043d4 <HAL_SPI_TransmitReceive+0x70>
 80043b4:	69fb      	ldr	r3, [r7, #28]
 80043b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043ba:	d107      	bne.n	80043cc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d103      	bne.n	80043cc <HAL_SPI_TransmitReceive+0x68>
 80043c4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80043c8:	2b04      	cmp	r3, #4
 80043ca:	d003      	beq.n	80043d4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80043cc:	2302      	movs	r3, #2
 80043ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80043d2:	e15b      	b.n	800468c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d005      	beq.n	80043e6 <HAL_SPI_TransmitReceive+0x82>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d002      	beq.n	80043e6 <HAL_SPI_TransmitReceive+0x82>
 80043e0:	887b      	ldrh	r3, [r7, #2]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d103      	bne.n	80043ee <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80043ec:	e14e      	b.n	800468c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	2b04      	cmp	r3, #4
 80043f8:	d003      	beq.n	8004402 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2205      	movs	r2, #5
 80043fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2200      	movs	r2, #0
 8004406:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	887a      	ldrh	r2, [r7, #2]
 8004412:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	887a      	ldrh	r2, [r7, #2]
 8004418:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	68ba      	ldr	r2, [r7, #8]
 800441e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	887a      	ldrh	r2, [r7, #2]
 8004424:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	887a      	ldrh	r2, [r7, #2]
 800442a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2200      	movs	r2, #0
 8004430:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2200      	movs	r2, #0
 8004436:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004442:	2b40      	cmp	r3, #64	; 0x40
 8004444:	d007      	beq.n	8004456 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004454:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800445e:	d178      	bne.n	8004552 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d002      	beq.n	800446e <HAL_SPI_TransmitReceive+0x10a>
 8004468:	8b7b      	ldrh	r3, [r7, #26]
 800446a:	2b01      	cmp	r3, #1
 800446c:	d166      	bne.n	800453c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004472:	881a      	ldrh	r2, [r3, #0]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800447e:	1c9a      	adds	r2, r3, #2
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004488:	b29b      	uxth	r3, r3
 800448a:	3b01      	subs	r3, #1
 800448c:	b29a      	uxth	r2, r3
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004492:	e053      	b.n	800453c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	f003 0302 	and.w	r3, r3, #2
 800449e:	2b02      	cmp	r3, #2
 80044a0:	d11b      	bne.n	80044da <HAL_SPI_TransmitReceive+0x176>
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d016      	beq.n	80044da <HAL_SPI_TransmitReceive+0x176>
 80044ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d113      	bne.n	80044da <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b6:	881a      	ldrh	r2, [r3, #0]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c2:	1c9a      	adds	r2, r3, #2
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	3b01      	subs	r3, #1
 80044d0:	b29a      	uxth	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044d6:	2300      	movs	r3, #0
 80044d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	f003 0301 	and.w	r3, r3, #1
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d119      	bne.n	800451c <HAL_SPI_TransmitReceive+0x1b8>
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d014      	beq.n	800451c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	68da      	ldr	r2, [r3, #12]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044fc:	b292      	uxth	r2, r2
 80044fe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004504:	1c9a      	adds	r2, r3, #2
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800450e:	b29b      	uxth	r3, r3
 8004510:	3b01      	subs	r3, #1
 8004512:	b29a      	uxth	r2, r3
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004518:	2301      	movs	r3, #1
 800451a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800451c:	f7fe fea6 	bl	800326c <HAL_GetTick>
 8004520:	4602      	mov	r2, r0
 8004522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004528:	429a      	cmp	r2, r3
 800452a:	d807      	bhi.n	800453c <HAL_SPI_TransmitReceive+0x1d8>
 800452c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800452e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004532:	d003      	beq.n	800453c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004534:	2303      	movs	r3, #3
 8004536:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800453a:	e0a7      	b.n	800468c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004540:	b29b      	uxth	r3, r3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d1a6      	bne.n	8004494 <HAL_SPI_TransmitReceive+0x130>
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800454a:	b29b      	uxth	r3, r3
 800454c:	2b00      	cmp	r3, #0
 800454e:	d1a1      	bne.n	8004494 <HAL_SPI_TransmitReceive+0x130>
 8004550:	e07c      	b.n	800464c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d002      	beq.n	8004560 <HAL_SPI_TransmitReceive+0x1fc>
 800455a:	8b7b      	ldrh	r3, [r7, #26]
 800455c:	2b01      	cmp	r3, #1
 800455e:	d16b      	bne.n	8004638 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	330c      	adds	r3, #12
 800456a:	7812      	ldrb	r2, [r2, #0]
 800456c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004572:	1c5a      	adds	r2, r3, #1
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800457c:	b29b      	uxth	r3, r3
 800457e:	3b01      	subs	r3, #1
 8004580:	b29a      	uxth	r2, r3
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004586:	e057      	b.n	8004638 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f003 0302 	and.w	r3, r3, #2
 8004592:	2b02      	cmp	r3, #2
 8004594:	d11c      	bne.n	80045d0 <HAL_SPI_TransmitReceive+0x26c>
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800459a:	b29b      	uxth	r3, r3
 800459c:	2b00      	cmp	r3, #0
 800459e:	d017      	beq.n	80045d0 <HAL_SPI_TransmitReceive+0x26c>
 80045a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d114      	bne.n	80045d0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	330c      	adds	r3, #12
 80045b0:	7812      	ldrb	r2, [r2, #0]
 80045b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b8:	1c5a      	adds	r2, r3, #1
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	3b01      	subs	r3, #1
 80045c6:	b29a      	uxth	r2, r3
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80045cc:	2300      	movs	r3, #0
 80045ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	f003 0301 	and.w	r3, r3, #1
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d119      	bne.n	8004612 <HAL_SPI_TransmitReceive+0x2ae>
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d014      	beq.n	8004612 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	68da      	ldr	r2, [r3, #12]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045f2:	b2d2      	uxtb	r2, r2
 80045f4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045fa:	1c5a      	adds	r2, r3, #1
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004604:	b29b      	uxth	r3, r3
 8004606:	3b01      	subs	r3, #1
 8004608:	b29a      	uxth	r2, r3
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800460e:	2301      	movs	r3, #1
 8004610:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004612:	f7fe fe2b 	bl	800326c <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800461e:	429a      	cmp	r2, r3
 8004620:	d803      	bhi.n	800462a <HAL_SPI_TransmitReceive+0x2c6>
 8004622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004628:	d102      	bne.n	8004630 <HAL_SPI_TransmitReceive+0x2cc>
 800462a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800462c:	2b00      	cmp	r3, #0
 800462e:	d103      	bne.n	8004638 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004630:	2303      	movs	r3, #3
 8004632:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004636:	e029      	b.n	800468c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800463c:	b29b      	uxth	r3, r3
 800463e:	2b00      	cmp	r3, #0
 8004640:	d1a2      	bne.n	8004588 <HAL_SPI_TransmitReceive+0x224>
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004646:	b29b      	uxth	r3, r3
 8004648:	2b00      	cmp	r3, #0
 800464a:	d19d      	bne.n	8004588 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800464c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800464e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004650:	68f8      	ldr	r0, [r7, #12]
 8004652:	f000 f8b1 	bl	80047b8 <SPI_EndRxTxTransaction>
 8004656:	4603      	mov	r3, r0
 8004658:	2b00      	cmp	r3, #0
 800465a:	d006      	beq.n	800466a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2220      	movs	r2, #32
 8004666:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004668:	e010      	b.n	800468c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d10b      	bne.n	800468a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004672:	2300      	movs	r3, #0
 8004674:	617b      	str	r3, [r7, #20]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	617b      	str	r3, [r7, #20]
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	617b      	str	r3, [r7, #20]
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	e000      	b.n	800468c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800468a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800469c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3730      	adds	r7, #48	; 0x30
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b088      	sub	sp, #32
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	60b9      	str	r1, [r7, #8]
 80046b2:	603b      	str	r3, [r7, #0]
 80046b4:	4613      	mov	r3, r2
 80046b6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80046b8:	f7fe fdd8 	bl	800326c <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046c0:	1a9b      	subs	r3, r3, r2
 80046c2:	683a      	ldr	r2, [r7, #0]
 80046c4:	4413      	add	r3, r2
 80046c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80046c8:	f7fe fdd0 	bl	800326c <HAL_GetTick>
 80046cc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80046ce:	4b39      	ldr	r3, [pc, #228]	; (80047b4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	015b      	lsls	r3, r3, #5
 80046d4:	0d1b      	lsrs	r3, r3, #20
 80046d6:	69fa      	ldr	r2, [r7, #28]
 80046d8:	fb02 f303 	mul.w	r3, r2, r3
 80046dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046de:	e054      	b.n	800478a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046e6:	d050      	beq.n	800478a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80046e8:	f7fe fdc0 	bl	800326c <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	69fa      	ldr	r2, [r7, #28]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d902      	bls.n	80046fe <SPI_WaitFlagStateUntilTimeout+0x56>
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d13d      	bne.n	800477a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	685a      	ldr	r2, [r3, #4]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800470c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004716:	d111      	bne.n	800473c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004720:	d004      	beq.n	800472c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800472a:	d107      	bne.n	800473c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800473a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004740:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004744:	d10f      	bne.n	8004766 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004754:	601a      	str	r2, [r3, #0]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004764:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2201      	movs	r2, #1
 800476a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2200      	movs	r2, #0
 8004772:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	e017      	b.n	80047aa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d101      	bne.n	8004784 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004780:	2300      	movs	r3, #0
 8004782:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	3b01      	subs	r3, #1
 8004788:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	689a      	ldr	r2, [r3, #8]
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	4013      	ands	r3, r2
 8004794:	68ba      	ldr	r2, [r7, #8]
 8004796:	429a      	cmp	r2, r3
 8004798:	bf0c      	ite	eq
 800479a:	2301      	moveq	r3, #1
 800479c:	2300      	movne	r3, #0
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	461a      	mov	r2, r3
 80047a2:	79fb      	ldrb	r3, [r7, #7]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d19b      	bne.n	80046e0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80047a8:	2300      	movs	r3, #0
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3720      	adds	r7, #32
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}
 80047b2:	bf00      	nop
 80047b4:	20000018 	.word	0x20000018

080047b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b086      	sub	sp, #24
 80047bc:	af02      	add	r7, sp, #8
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	60b9      	str	r1, [r7, #8]
 80047c2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	9300      	str	r3, [sp, #0]
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	2200      	movs	r2, #0
 80047cc:	2180      	movs	r1, #128	; 0x80
 80047ce:	68f8      	ldr	r0, [r7, #12]
 80047d0:	f7ff ff6a 	bl	80046a8 <SPI_WaitFlagStateUntilTimeout>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d007      	beq.n	80047ea <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047de:	f043 0220 	orr.w	r2, r3, #32
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e000      	b.n	80047ec <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80047ea:	2300      	movs	r3, #0
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3710      	adds	r7, #16
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b082      	sub	sp, #8
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d101      	bne.n	8004806 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e041      	b.n	800488a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800480c:	b2db      	uxtb	r3, r3
 800480e:	2b00      	cmp	r3, #0
 8004810:	d106      	bne.n	8004820 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f000 f839 	bl	8004892 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2202      	movs	r2, #2
 8004824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	3304      	adds	r3, #4
 8004830:	4619      	mov	r1, r3
 8004832:	4610      	mov	r0, r2
 8004834:	f000 f9b4 	bl	8004ba0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2201      	movs	r2, #1
 8004884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004888:	2300      	movs	r3, #0
}
 800488a:	4618      	mov	r0, r3
 800488c:	3708      	adds	r7, #8
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}

08004892 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004892:	b480      	push	{r7}
 8004894:	b083      	sub	sp, #12
 8004896:	af00      	add	r7, sp, #0
 8004898:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800489a:	bf00      	nop
 800489c:	370c      	adds	r7, #12
 800489e:	46bd      	mov	sp, r7
 80048a0:	bc80      	pop	{r7}
 80048a2:	4770      	bx	lr

080048a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b085      	sub	sp, #20
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d001      	beq.n	80048bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e03a      	b.n	8004932 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2202      	movs	r2, #2
 80048c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	68da      	ldr	r2, [r3, #12]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f042 0201 	orr.w	r2, r2, #1
 80048d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a18      	ldr	r2, [pc, #96]	; (800493c <HAL_TIM_Base_Start_IT+0x98>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d00e      	beq.n	80048fc <HAL_TIM_Base_Start_IT+0x58>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048e6:	d009      	beq.n	80048fc <HAL_TIM_Base_Start_IT+0x58>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a14      	ldr	r2, [pc, #80]	; (8004940 <HAL_TIM_Base_Start_IT+0x9c>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d004      	beq.n	80048fc <HAL_TIM_Base_Start_IT+0x58>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a13      	ldr	r2, [pc, #76]	; (8004944 <HAL_TIM_Base_Start_IT+0xa0>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d111      	bne.n	8004920 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	f003 0307 	and.w	r3, r3, #7
 8004906:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2b06      	cmp	r3, #6
 800490c:	d010      	beq.n	8004930 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f042 0201 	orr.w	r2, r2, #1
 800491c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800491e:	e007      	b.n	8004930 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f042 0201 	orr.w	r2, r2, #1
 800492e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	3714      	adds	r7, #20
 8004936:	46bd      	mov	sp, r7
 8004938:	bc80      	pop	{r7}
 800493a:	4770      	bx	lr
 800493c:	40012c00 	.word	0x40012c00
 8004940:	40000400 	.word	0x40000400
 8004944:	40000800 	.word	0x40000800

08004948 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	691b      	ldr	r3, [r3, #16]
 8004956:	f003 0302 	and.w	r3, r3, #2
 800495a:	2b02      	cmp	r3, #2
 800495c:	d122      	bne.n	80049a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	f003 0302 	and.w	r3, r3, #2
 8004968:	2b02      	cmp	r3, #2
 800496a:	d11b      	bne.n	80049a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f06f 0202 	mvn.w	r2, #2
 8004974:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2201      	movs	r2, #1
 800497a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	699b      	ldr	r3, [r3, #24]
 8004982:	f003 0303 	and.w	r3, r3, #3
 8004986:	2b00      	cmp	r3, #0
 8004988:	d003      	beq.n	8004992 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f000 f8ed 	bl	8004b6a <HAL_TIM_IC_CaptureCallback>
 8004990:	e005      	b.n	800499e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 f8e0 	bl	8004b58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f000 f8ef 	bl	8004b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	f003 0304 	and.w	r3, r3, #4
 80049ae:	2b04      	cmp	r3, #4
 80049b0:	d122      	bne.n	80049f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	f003 0304 	and.w	r3, r3, #4
 80049bc:	2b04      	cmp	r3, #4
 80049be:	d11b      	bne.n	80049f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f06f 0204 	mvn.w	r2, #4
 80049c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2202      	movs	r2, #2
 80049ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	699b      	ldr	r3, [r3, #24]
 80049d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d003      	beq.n	80049e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f000 f8c3 	bl	8004b6a <HAL_TIM_IC_CaptureCallback>
 80049e4:	e005      	b.n	80049f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f000 f8b6 	bl	8004b58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 f8c5 	bl	8004b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	691b      	ldr	r3, [r3, #16]
 80049fe:	f003 0308 	and.w	r3, r3, #8
 8004a02:	2b08      	cmp	r3, #8
 8004a04:	d122      	bne.n	8004a4c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	68db      	ldr	r3, [r3, #12]
 8004a0c:	f003 0308 	and.w	r3, r3, #8
 8004a10:	2b08      	cmp	r3, #8
 8004a12:	d11b      	bne.n	8004a4c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f06f 0208 	mvn.w	r2, #8
 8004a1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2204      	movs	r2, #4
 8004a22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	69db      	ldr	r3, [r3, #28]
 8004a2a:	f003 0303 	and.w	r3, r3, #3
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d003      	beq.n	8004a3a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f000 f899 	bl	8004b6a <HAL_TIM_IC_CaptureCallback>
 8004a38:	e005      	b.n	8004a46 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f000 f88c 	bl	8004b58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f000 f89b 	bl	8004b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	691b      	ldr	r3, [r3, #16]
 8004a52:	f003 0310 	and.w	r3, r3, #16
 8004a56:	2b10      	cmp	r3, #16
 8004a58:	d122      	bne.n	8004aa0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	f003 0310 	and.w	r3, r3, #16
 8004a64:	2b10      	cmp	r3, #16
 8004a66:	d11b      	bne.n	8004aa0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f06f 0210 	mvn.w	r2, #16
 8004a70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2208      	movs	r2, #8
 8004a76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	69db      	ldr	r3, [r3, #28]
 8004a7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d003      	beq.n	8004a8e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 f86f 	bl	8004b6a <HAL_TIM_IC_CaptureCallback>
 8004a8c:	e005      	b.n	8004a9a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f000 f862 	bl	8004b58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f000 f871 	bl	8004b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	691b      	ldr	r3, [r3, #16]
 8004aa6:	f003 0301 	and.w	r3, r3, #1
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d10e      	bne.n	8004acc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	f003 0301 	and.w	r3, r3, #1
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d107      	bne.n	8004acc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f06f 0201 	mvn.w	r2, #1
 8004ac4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f7fc fee6 	bl	8001898 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ad6:	2b80      	cmp	r3, #128	; 0x80
 8004ad8:	d10e      	bne.n	8004af8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ae4:	2b80      	cmp	r3, #128	; 0x80
 8004ae6:	d107      	bne.n	8004af8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004af0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f000 f8bf 	bl	8004c76 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	691b      	ldr	r3, [r3, #16]
 8004afe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b02:	2b40      	cmp	r3, #64	; 0x40
 8004b04:	d10e      	bne.n	8004b24 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b10:	2b40      	cmp	r3, #64	; 0x40
 8004b12:	d107      	bne.n	8004b24 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004b1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f000 f835 	bl	8004b8e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	691b      	ldr	r3, [r3, #16]
 8004b2a:	f003 0320 	and.w	r3, r3, #32
 8004b2e:	2b20      	cmp	r3, #32
 8004b30:	d10e      	bne.n	8004b50 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	f003 0320 	and.w	r3, r3, #32
 8004b3c:	2b20      	cmp	r3, #32
 8004b3e:	d107      	bne.n	8004b50 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f06f 0220 	mvn.w	r2, #32
 8004b48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f000 f88a 	bl	8004c64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b50:	bf00      	nop
 8004b52:	3708      	adds	r7, #8
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}

08004b58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b60:	bf00      	nop
 8004b62:	370c      	adds	r7, #12
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bc80      	pop	{r7}
 8004b68:	4770      	bx	lr

08004b6a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b6a:	b480      	push	{r7}
 8004b6c:	b083      	sub	sp, #12
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b72:	bf00      	nop
 8004b74:	370c      	adds	r7, #12
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bc80      	pop	{r7}
 8004b7a:	4770      	bx	lr

08004b7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b84:	bf00      	nop
 8004b86:	370c      	adds	r7, #12
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bc80      	pop	{r7}
 8004b8c:	4770      	bx	lr

08004b8e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b8e:	b480      	push	{r7}
 8004b90:	b083      	sub	sp, #12
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b96:	bf00      	nop
 8004b98:	370c      	adds	r7, #12
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bc80      	pop	{r7}
 8004b9e:	4770      	bx	lr

08004ba0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b085      	sub	sp, #20
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a29      	ldr	r2, [pc, #164]	; (8004c58 <TIM_Base_SetConfig+0xb8>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d00b      	beq.n	8004bd0 <TIM_Base_SetConfig+0x30>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bbe:	d007      	beq.n	8004bd0 <TIM_Base_SetConfig+0x30>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a26      	ldr	r2, [pc, #152]	; (8004c5c <TIM_Base_SetConfig+0xbc>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d003      	beq.n	8004bd0 <TIM_Base_SetConfig+0x30>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a25      	ldr	r2, [pc, #148]	; (8004c60 <TIM_Base_SetConfig+0xc0>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d108      	bne.n	8004be2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	68fa      	ldr	r2, [r7, #12]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a1c      	ldr	r2, [pc, #112]	; (8004c58 <TIM_Base_SetConfig+0xb8>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d00b      	beq.n	8004c02 <TIM_Base_SetConfig+0x62>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bf0:	d007      	beq.n	8004c02 <TIM_Base_SetConfig+0x62>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a19      	ldr	r2, [pc, #100]	; (8004c5c <TIM_Base_SetConfig+0xbc>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d003      	beq.n	8004c02 <TIM_Base_SetConfig+0x62>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a18      	ldr	r2, [pc, #96]	; (8004c60 <TIM_Base_SetConfig+0xc0>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d108      	bne.n	8004c14 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	68fa      	ldr	r2, [r7, #12]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	695b      	ldr	r3, [r3, #20]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	68fa      	ldr	r2, [r7, #12]
 8004c26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	689a      	ldr	r2, [r3, #8]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	4a07      	ldr	r2, [pc, #28]	; (8004c58 <TIM_Base_SetConfig+0xb8>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d103      	bne.n	8004c48 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	691a      	ldr	r2, [r3, #16]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	615a      	str	r2, [r3, #20]
}
 8004c4e:	bf00      	nop
 8004c50:	3714      	adds	r7, #20
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bc80      	pop	{r7}
 8004c56:	4770      	bx	lr
 8004c58:	40012c00 	.word	0x40012c00
 8004c5c:	40000400 	.word	0x40000400
 8004c60:	40000800 	.word	0x40000800

08004c64 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c6c:	bf00      	nop
 8004c6e:	370c      	adds	r7, #12
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bc80      	pop	{r7}
 8004c74:	4770      	bx	lr

08004c76 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c76:	b480      	push	{r7}
 8004c78:	b083      	sub	sp, #12
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c7e:	bf00      	nop
 8004c80:	370c      	adds	r7, #12
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bc80      	pop	{r7}
 8004c86:	4770      	bx	lr

08004c88 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004c88:	b480      	push	{r7}
 8004c8a:	b085      	sub	sp, #20
 8004c8c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c8e:	f3ef 8305 	mrs	r3, IPSR
 8004c92:	60bb      	str	r3, [r7, #8]
  return(result);
 8004c94:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d10f      	bne.n	8004cba <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c9a:	f3ef 8310 	mrs	r3, PRIMASK
 8004c9e:	607b      	str	r3, [r7, #4]
  return(result);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d109      	bne.n	8004cba <osKernelInitialize+0x32>
 8004ca6:	4b10      	ldr	r3, [pc, #64]	; (8004ce8 <osKernelInitialize+0x60>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	2b02      	cmp	r3, #2
 8004cac:	d109      	bne.n	8004cc2 <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004cae:	f3ef 8311 	mrs	r3, BASEPRI
 8004cb2:	603b      	str	r3, [r7, #0]
  return(result);
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d003      	beq.n	8004cc2 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8004cba:	f06f 0305 	mvn.w	r3, #5
 8004cbe:	60fb      	str	r3, [r7, #12]
 8004cc0:	e00c      	b.n	8004cdc <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004cc2:	4b09      	ldr	r3, [pc, #36]	; (8004ce8 <osKernelInitialize+0x60>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d105      	bne.n	8004cd6 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8004cca:	4b07      	ldr	r3, [pc, #28]	; (8004ce8 <osKernelInitialize+0x60>)
 8004ccc:	2201      	movs	r2, #1
 8004cce:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	60fb      	str	r3, [r7, #12]
 8004cd4:	e002      	b.n	8004cdc <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8004cda:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3714      	adds	r7, #20
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bc80      	pop	{r7}
 8004ce6:	4770      	bx	lr
 8004ce8:	2000009c 	.word	0x2000009c

08004cec <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b084      	sub	sp, #16
 8004cf0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004cf2:	f3ef 8305 	mrs	r3, IPSR
 8004cf6:	60bb      	str	r3, [r7, #8]
  return(result);
 8004cf8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d10f      	bne.n	8004d1e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cfe:	f3ef 8310 	mrs	r3, PRIMASK
 8004d02:	607b      	str	r3, [r7, #4]
  return(result);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d109      	bne.n	8004d1e <osKernelStart+0x32>
 8004d0a:	4b11      	ldr	r3, [pc, #68]	; (8004d50 <osKernelStart+0x64>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d109      	bne.n	8004d26 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004d12:	f3ef 8311 	mrs	r3, BASEPRI
 8004d16:	603b      	str	r3, [r7, #0]
  return(result);
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d003      	beq.n	8004d26 <osKernelStart+0x3a>
    stat = osErrorISR;
 8004d1e:	f06f 0305 	mvn.w	r3, #5
 8004d22:	60fb      	str	r3, [r7, #12]
 8004d24:	e00e      	b.n	8004d44 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8004d26:	4b0a      	ldr	r3, [pc, #40]	; (8004d50 <osKernelStart+0x64>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d107      	bne.n	8004d3e <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8004d2e:	4b08      	ldr	r3, [pc, #32]	; (8004d50 <osKernelStart+0x64>)
 8004d30:	2202      	movs	r2, #2
 8004d32:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004d34:	f001 f864 	bl	8005e00 <vTaskStartScheduler>
      stat = osOK;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	60fb      	str	r3, [r7, #12]
 8004d3c:	e002      	b.n	8004d44 <osKernelStart+0x58>
    } else {
      stat = osError;
 8004d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8004d42:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004d44:	68fb      	ldr	r3, [r7, #12]
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3710      	adds	r7, #16
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	2000009c 	.word	0x2000009c

08004d54 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b092      	sub	sp, #72	; 0x48
 8004d58:	af04      	add	r7, sp, #16
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	60b9      	str	r1, [r7, #8]
 8004d5e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004d60:	2300      	movs	r3, #0
 8004d62:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d64:	f3ef 8305 	mrs	r3, IPSR
 8004d68:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	f040 8094 	bne.w	8004e9a <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d72:	f3ef 8310 	mrs	r3, PRIMASK
 8004d76:	623b      	str	r3, [r7, #32]
  return(result);
 8004d78:	6a3b      	ldr	r3, [r7, #32]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	f040 808d 	bne.w	8004e9a <osThreadNew+0x146>
 8004d80:	4b48      	ldr	r3, [pc, #288]	; (8004ea4 <osThreadNew+0x150>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2b02      	cmp	r3, #2
 8004d86:	d106      	bne.n	8004d96 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004d88:	f3ef 8311 	mrs	r3, BASEPRI
 8004d8c:	61fb      	str	r3, [r7, #28]
  return(result);
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	f040 8082 	bne.w	8004e9a <osThreadNew+0x146>
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d07e      	beq.n	8004e9a <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8004d9c:	2380      	movs	r3, #128	; 0x80
 8004d9e:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8004da0:	2318      	movs	r3, #24
 8004da2:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8004da4:	2300      	movs	r3, #0
 8004da6:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8004da8:	f107 031b 	add.w	r3, r7, #27
 8004dac:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8004dae:	f04f 33ff 	mov.w	r3, #4294967295
 8004db2:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d045      	beq.n	8004e46 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d002      	beq.n	8004dc8 <osThreadNew+0x74>
        name = attr->name;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	699b      	ldr	r3, [r3, #24]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d002      	beq.n	8004dd6 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	699b      	ldr	r3, [r3, #24]
 8004dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d008      	beq.n	8004dee <osThreadNew+0x9a>
 8004ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dde:	2b38      	cmp	r3, #56	; 0x38
 8004de0:	d805      	bhi.n	8004dee <osThreadNew+0x9a>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	f003 0301 	and.w	r3, r3, #1
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d001      	beq.n	8004df2 <osThreadNew+0x9e>
        return (NULL);
 8004dee:	2300      	movs	r3, #0
 8004df0:	e054      	b.n	8004e9c <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	695b      	ldr	r3, [r3, #20]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d003      	beq.n	8004e02 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	695b      	ldr	r3, [r3, #20]
 8004dfe:	089b      	lsrs	r3, r3, #2
 8004e00:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00e      	beq.n	8004e28 <osThreadNew+0xd4>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	68db      	ldr	r3, [r3, #12]
 8004e0e:	2b5b      	cmp	r3, #91	; 0x5b
 8004e10:	d90a      	bls.n	8004e28 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d006      	beq.n	8004e28 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	695b      	ldr	r3, [r3, #20]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d002      	beq.n	8004e28 <osThreadNew+0xd4>
        mem = 1;
 8004e22:	2301      	movs	r3, #1
 8004e24:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e26:	e010      	b.n	8004e4a <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d10c      	bne.n	8004e4a <osThreadNew+0xf6>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	68db      	ldr	r3, [r3, #12]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d108      	bne.n	8004e4a <osThreadNew+0xf6>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	691b      	ldr	r3, [r3, #16]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d104      	bne.n	8004e4a <osThreadNew+0xf6>
          mem = 0;
 8004e40:	2300      	movs	r3, #0
 8004e42:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e44:	e001      	b.n	8004e4a <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8004e46:	2300      	movs	r3, #0
 8004e48:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8004e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d110      	bne.n	8004e72 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004e58:	9202      	str	r2, [sp, #8]
 8004e5a:	9301      	str	r3, [sp, #4]
 8004e5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e5e:	9300      	str	r3, [sp, #0]
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e64:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004e66:	68f8      	ldr	r0, [r7, #12]
 8004e68:	f000 fe02 	bl	8005a70 <xTaskCreateStatic>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	617b      	str	r3, [r7, #20]
 8004e70:	e013      	b.n	8004e9a <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8004e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d110      	bne.n	8004e9a <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e7a:	b29a      	uxth	r2, r3
 8004e7c:	f107 0314 	add.w	r3, r7, #20
 8004e80:	9301      	str	r3, [sp, #4]
 8004e82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e84:	9300      	str	r3, [sp, #0]
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004e8a:	68f8      	ldr	r0, [r7, #12]
 8004e8c:	f000 fe49 	bl	8005b22 <xTaskCreate>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d001      	beq.n	8004e9a <osThreadNew+0x146>
          hTask = NULL;
 8004e96:	2300      	movs	r3, #0
 8004e98:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004e9a:	697b      	ldr	r3, [r7, #20]
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3738      	adds	r7, #56	; 0x38
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	2000009c 	.word	0x2000009c

08004ea8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b086      	sub	sp, #24
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004eb0:	f3ef 8305 	mrs	r3, IPSR
 8004eb4:	613b      	str	r3, [r7, #16]
  return(result);
 8004eb6:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d10f      	bne.n	8004edc <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ebc:	f3ef 8310 	mrs	r3, PRIMASK
 8004ec0:	60fb      	str	r3, [r7, #12]
  return(result);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d109      	bne.n	8004edc <osDelay+0x34>
 8004ec8:	4b0d      	ldr	r3, [pc, #52]	; (8004f00 <osDelay+0x58>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	2b02      	cmp	r3, #2
 8004ece:	d109      	bne.n	8004ee4 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004ed0:	f3ef 8311 	mrs	r3, BASEPRI
 8004ed4:	60bb      	str	r3, [r7, #8]
  return(result);
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d003      	beq.n	8004ee4 <osDelay+0x3c>
    stat = osErrorISR;
 8004edc:	f06f 0305 	mvn.w	r3, #5
 8004ee0:	617b      	str	r3, [r7, #20]
 8004ee2:	e007      	b.n	8004ef4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d002      	beq.n	8004ef4 <osDelay+0x4c>
      vTaskDelay(ticks);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 ff52 	bl	8005d98 <vTaskDelay>
    }
  }

  return (stat);
 8004ef4:	697b      	ldr	r3, [r7, #20]
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3718      	adds	r7, #24
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	2000009c 	.word	0x2000009c

08004f04 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004f04:	b480      	push	{r7}
 8004f06:	b085      	sub	sp, #20
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	60f8      	str	r0, [r7, #12]
 8004f0c:	60b9      	str	r1, [r7, #8]
 8004f0e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	4a06      	ldr	r2, [pc, #24]	; (8004f2c <vApplicationGetIdleTaskMemory+0x28>)
 8004f14:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	4a05      	ldr	r2, [pc, #20]	; (8004f30 <vApplicationGetIdleTaskMemory+0x2c>)
 8004f1a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2280      	movs	r2, #128	; 0x80
 8004f20:	601a      	str	r2, [r3, #0]
}
 8004f22:	bf00      	nop
 8004f24:	3714      	adds	r7, #20
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bc80      	pop	{r7}
 8004f2a:	4770      	bx	lr
 8004f2c:	200000a0 	.word	0x200000a0
 8004f30:	200000fc 	.word	0x200000fc

08004f34 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004f34:	b480      	push	{r7}
 8004f36:	b085      	sub	sp, #20
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	4a07      	ldr	r2, [pc, #28]	; (8004f60 <vApplicationGetTimerTaskMemory+0x2c>)
 8004f44:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	4a06      	ldr	r2, [pc, #24]	; (8004f64 <vApplicationGetTimerTaskMemory+0x30>)
 8004f4a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004f52:	601a      	str	r2, [r3, #0]
}
 8004f54:	bf00      	nop
 8004f56:	3714      	adds	r7, #20
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bc80      	pop	{r7}
 8004f5c:	4770      	bx	lr
 8004f5e:	bf00      	nop
 8004f60:	200002fc 	.word	0x200002fc
 8004f64:	20000358 	.word	0x20000358

08004f68 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	f103 0208 	add.w	r2, r3, #8
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f04f 32ff 	mov.w	r2, #4294967295
 8004f80:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f103 0208 	add.w	r2, r3, #8
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f103 0208 	add.w	r2, r3, #8
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004f9c:	bf00      	nop
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bc80      	pop	{r7}
 8004fa4:	4770      	bx	lr

08004fa6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004fa6:	b480      	push	{r7}
 8004fa8:	b083      	sub	sp, #12
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004fb4:	bf00      	nop
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bc80      	pop	{r7}
 8004fbc:	4770      	bx	lr

08004fbe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004fbe:	b480      	push	{r7}
 8004fc0:	b085      	sub	sp, #20
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6078      	str	r0, [r7, #4]
 8004fc6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	68fa      	ldr	r2, [r7, #12]
 8004fd2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	689a      	ldr	r2, [r3, #8]
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	683a      	ldr	r2, [r7, #0]
 8004fe2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	683a      	ldr	r2, [r7, #0]
 8004fe8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	687a      	ldr	r2, [r7, #4]
 8004fee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	1c5a      	adds	r2, r3, #1
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	601a      	str	r2, [r3, #0]
}
 8004ffa:	bf00      	nop
 8004ffc:	3714      	adds	r7, #20
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bc80      	pop	{r7}
 8005002:	4770      	bx	lr

08005004 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005004:	b480      	push	{r7}
 8005006:	b085      	sub	sp, #20
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
 800500c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800501a:	d103      	bne.n	8005024 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	691b      	ldr	r3, [r3, #16]
 8005020:	60fb      	str	r3, [r7, #12]
 8005022:	e00c      	b.n	800503e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	3308      	adds	r3, #8
 8005028:	60fb      	str	r3, [r7, #12]
 800502a:	e002      	b.n	8005032 <vListInsert+0x2e>
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	60fb      	str	r3, [r7, #12]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	68ba      	ldr	r2, [r7, #8]
 800503a:	429a      	cmp	r2, r3
 800503c:	d2f6      	bcs.n	800502c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	685a      	ldr	r2, [r3, #4]
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	683a      	ldr	r2, [r7, #0]
 800504c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	68fa      	ldr	r2, [r7, #12]
 8005052:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	683a      	ldr	r2, [r7, #0]
 8005058:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	1c5a      	adds	r2, r3, #1
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	601a      	str	r2, [r3, #0]
}
 800506a:	bf00      	nop
 800506c:	3714      	adds	r7, #20
 800506e:	46bd      	mov	sp, r7
 8005070:	bc80      	pop	{r7}
 8005072:	4770      	bx	lr

08005074 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005074:	b480      	push	{r7}
 8005076:	b085      	sub	sp, #20
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	691b      	ldr	r3, [r3, #16]
 8005080:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	6892      	ldr	r2, [r2, #8]
 800508a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	687a      	ldr	r2, [r7, #4]
 8005092:	6852      	ldr	r2, [r2, #4]
 8005094:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	429a      	cmp	r2, r3
 800509e:	d103      	bne.n	80050a8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	689a      	ldr	r2, [r3, #8]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	1e5a      	subs	r2, r3, #1
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3714      	adds	r7, #20
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bc80      	pop	{r7}
 80050c4:	4770      	bx	lr
	...

080050c8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d109      	bne.n	80050f0 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80050dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050e0:	f383 8811 	msr	BASEPRI, r3
 80050e4:	f3bf 8f6f 	isb	sy
 80050e8:	f3bf 8f4f 	dsb	sy
 80050ec:	60bb      	str	r3, [r7, #8]
 80050ee:	e7fe      	b.n	80050ee <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80050f0:	f001 ff9a 	bl	8007028 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050fc:	68f9      	ldr	r1, [r7, #12]
 80050fe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005100:	fb01 f303 	mul.w	r3, r1, r3
 8005104:	441a      	add	r2, r3
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2200      	movs	r2, #0
 800510e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005120:	3b01      	subs	r3, #1
 8005122:	68f9      	ldr	r1, [r7, #12]
 8005124:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005126:	fb01 f303 	mul.w	r3, r1, r3
 800512a:	441a      	add	r2, r3
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	22ff      	movs	r2, #255	; 0xff
 8005134:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	22ff      	movs	r2, #255	; 0xff
 800513c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d114      	bne.n	8005170 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	691b      	ldr	r3, [r3, #16]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d01a      	beq.n	8005184 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	3310      	adds	r3, #16
 8005152:	4618      	mov	r0, r3
 8005154:	f001 f8d8 	bl	8006308 <xTaskRemoveFromEventList>
 8005158:	4603      	mov	r3, r0
 800515a:	2b00      	cmp	r3, #0
 800515c:	d012      	beq.n	8005184 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800515e:	4b0d      	ldr	r3, [pc, #52]	; (8005194 <xQueueGenericReset+0xcc>)
 8005160:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005164:	601a      	str	r2, [r3, #0]
 8005166:	f3bf 8f4f 	dsb	sy
 800516a:	f3bf 8f6f 	isb	sy
 800516e:	e009      	b.n	8005184 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	3310      	adds	r3, #16
 8005174:	4618      	mov	r0, r3
 8005176:	f7ff fef7 	bl	8004f68 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	3324      	adds	r3, #36	; 0x24
 800517e:	4618      	mov	r0, r3
 8005180:	f7ff fef2 	bl	8004f68 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005184:	f001 ff7e 	bl	8007084 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005188:	2301      	movs	r3, #1
}
 800518a:	4618      	mov	r0, r3
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	e000ed04 	.word	0xe000ed04

08005198 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005198:	b580      	push	{r7, lr}
 800519a:	b08e      	sub	sp, #56	; 0x38
 800519c:	af02      	add	r7, sp, #8
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
 80051a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d109      	bne.n	80051c0 <xQueueGenericCreateStatic+0x28>
 80051ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051b0:	f383 8811 	msr	BASEPRI, r3
 80051b4:	f3bf 8f6f 	isb	sy
 80051b8:	f3bf 8f4f 	dsb	sy
 80051bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80051be:	e7fe      	b.n	80051be <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d109      	bne.n	80051da <xQueueGenericCreateStatic+0x42>
 80051c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051ca:	f383 8811 	msr	BASEPRI, r3
 80051ce:	f3bf 8f6f 	isb	sy
 80051d2:	f3bf 8f4f 	dsb	sy
 80051d6:	627b      	str	r3, [r7, #36]	; 0x24
 80051d8:	e7fe      	b.n	80051d8 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d002      	beq.n	80051e6 <xQueueGenericCreateStatic+0x4e>
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d001      	beq.n	80051ea <xQueueGenericCreateStatic+0x52>
 80051e6:	2301      	movs	r3, #1
 80051e8:	e000      	b.n	80051ec <xQueueGenericCreateStatic+0x54>
 80051ea:	2300      	movs	r3, #0
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d109      	bne.n	8005204 <xQueueGenericCreateStatic+0x6c>
 80051f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051f4:	f383 8811 	msr	BASEPRI, r3
 80051f8:	f3bf 8f6f 	isb	sy
 80051fc:	f3bf 8f4f 	dsb	sy
 8005200:	623b      	str	r3, [r7, #32]
 8005202:	e7fe      	b.n	8005202 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d102      	bne.n	8005210 <xQueueGenericCreateStatic+0x78>
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d101      	bne.n	8005214 <xQueueGenericCreateStatic+0x7c>
 8005210:	2301      	movs	r3, #1
 8005212:	e000      	b.n	8005216 <xQueueGenericCreateStatic+0x7e>
 8005214:	2300      	movs	r3, #0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d109      	bne.n	800522e <xQueueGenericCreateStatic+0x96>
 800521a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800521e:	f383 8811 	msr	BASEPRI, r3
 8005222:	f3bf 8f6f 	isb	sy
 8005226:	f3bf 8f4f 	dsb	sy
 800522a:	61fb      	str	r3, [r7, #28]
 800522c:	e7fe      	b.n	800522c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800522e:	2350      	movs	r3, #80	; 0x50
 8005230:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	2b50      	cmp	r3, #80	; 0x50
 8005236:	d009      	beq.n	800524c <xQueueGenericCreateStatic+0xb4>
 8005238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800523c:	f383 8811 	msr	BASEPRI, r3
 8005240:	f3bf 8f6f 	isb	sy
 8005244:	f3bf 8f4f 	dsb	sy
 8005248:	61bb      	str	r3, [r7, #24]
 800524a:	e7fe      	b.n	800524a <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00d      	beq.n	8005272 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005258:	2201      	movs	r2, #1
 800525a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800525e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005264:	9300      	str	r3, [sp, #0]
 8005266:	4613      	mov	r3, r2
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	68b9      	ldr	r1, [r7, #8]
 800526c:	68f8      	ldr	r0, [r7, #12]
 800526e:	f000 f805 	bl	800527c <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8005272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005274:	4618      	mov	r0, r3
 8005276:	3730      	adds	r7, #48	; 0x30
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	607a      	str	r2, [r7, #4]
 8005288:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d103      	bne.n	8005298 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005290:	69bb      	ldr	r3, [r7, #24]
 8005292:	69ba      	ldr	r2, [r7, #24]
 8005294:	601a      	str	r2, [r3, #0]
 8005296:	e002      	b.n	800529e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005298:	69bb      	ldr	r3, [r7, #24]
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800529e:	69bb      	ldr	r3, [r7, #24]
 80052a0:	68fa      	ldr	r2, [r7, #12]
 80052a2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	68ba      	ldr	r2, [r7, #8]
 80052a8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80052aa:	2101      	movs	r1, #1
 80052ac:	69b8      	ldr	r0, [r7, #24]
 80052ae:	f7ff ff0b 	bl	80050c8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80052b2:	69bb      	ldr	r3, [r7, #24]
 80052b4:	78fa      	ldrb	r2, [r7, #3]
 80052b6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80052ba:	bf00      	nop
 80052bc:	3710      	adds	r7, #16
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
	...

080052c4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b08e      	sub	sp, #56	; 0x38
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	607a      	str	r2, [r7, #4]
 80052d0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80052d2:	2300      	movs	r3, #0
 80052d4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80052da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d109      	bne.n	80052f4 <xQueueGenericSend+0x30>
 80052e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052e4:	f383 8811 	msr	BASEPRI, r3
 80052e8:	f3bf 8f6f 	isb	sy
 80052ec:	f3bf 8f4f 	dsb	sy
 80052f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80052f2:	e7fe      	b.n	80052f2 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d103      	bne.n	8005302 <xQueueGenericSend+0x3e>
 80052fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d101      	bne.n	8005306 <xQueueGenericSend+0x42>
 8005302:	2301      	movs	r3, #1
 8005304:	e000      	b.n	8005308 <xQueueGenericSend+0x44>
 8005306:	2300      	movs	r3, #0
 8005308:	2b00      	cmp	r3, #0
 800530a:	d109      	bne.n	8005320 <xQueueGenericSend+0x5c>
 800530c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005310:	f383 8811 	msr	BASEPRI, r3
 8005314:	f3bf 8f6f 	isb	sy
 8005318:	f3bf 8f4f 	dsb	sy
 800531c:	627b      	str	r3, [r7, #36]	; 0x24
 800531e:	e7fe      	b.n	800531e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	2b02      	cmp	r3, #2
 8005324:	d103      	bne.n	800532e <xQueueGenericSend+0x6a>
 8005326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800532a:	2b01      	cmp	r3, #1
 800532c:	d101      	bne.n	8005332 <xQueueGenericSend+0x6e>
 800532e:	2301      	movs	r3, #1
 8005330:	e000      	b.n	8005334 <xQueueGenericSend+0x70>
 8005332:	2300      	movs	r3, #0
 8005334:	2b00      	cmp	r3, #0
 8005336:	d109      	bne.n	800534c <xQueueGenericSend+0x88>
 8005338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800533c:	f383 8811 	msr	BASEPRI, r3
 8005340:	f3bf 8f6f 	isb	sy
 8005344:	f3bf 8f4f 	dsb	sy
 8005348:	623b      	str	r3, [r7, #32]
 800534a:	e7fe      	b.n	800534a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800534c:	f001 f996 	bl	800667c <xTaskGetSchedulerState>
 8005350:	4603      	mov	r3, r0
 8005352:	2b00      	cmp	r3, #0
 8005354:	d102      	bne.n	800535c <xQueueGenericSend+0x98>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d101      	bne.n	8005360 <xQueueGenericSend+0x9c>
 800535c:	2301      	movs	r3, #1
 800535e:	e000      	b.n	8005362 <xQueueGenericSend+0x9e>
 8005360:	2300      	movs	r3, #0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d109      	bne.n	800537a <xQueueGenericSend+0xb6>
 8005366:	f04f 0350 	mov.w	r3, #80	; 0x50
 800536a:	f383 8811 	msr	BASEPRI, r3
 800536e:	f3bf 8f6f 	isb	sy
 8005372:	f3bf 8f4f 	dsb	sy
 8005376:	61fb      	str	r3, [r7, #28]
 8005378:	e7fe      	b.n	8005378 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800537a:	f001 fe55 	bl	8007028 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800537e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005380:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005384:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005386:	429a      	cmp	r2, r3
 8005388:	d302      	bcc.n	8005390 <xQueueGenericSend+0xcc>
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	2b02      	cmp	r3, #2
 800538e:	d129      	bne.n	80053e4 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005390:	683a      	ldr	r2, [r7, #0]
 8005392:	68b9      	ldr	r1, [r7, #8]
 8005394:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005396:	f000 f9ff 	bl	8005798 <prvCopyDataToQueue>
 800539a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800539c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800539e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d010      	beq.n	80053c6 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80053a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053a6:	3324      	adds	r3, #36	; 0x24
 80053a8:	4618      	mov	r0, r3
 80053aa:	f000 ffad 	bl	8006308 <xTaskRemoveFromEventList>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d013      	beq.n	80053dc <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80053b4:	4b3f      	ldr	r3, [pc, #252]	; (80054b4 <xQueueGenericSend+0x1f0>)
 80053b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053ba:	601a      	str	r2, [r3, #0]
 80053bc:	f3bf 8f4f 	dsb	sy
 80053c0:	f3bf 8f6f 	isb	sy
 80053c4:	e00a      	b.n	80053dc <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80053c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d007      	beq.n	80053dc <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80053cc:	4b39      	ldr	r3, [pc, #228]	; (80054b4 <xQueueGenericSend+0x1f0>)
 80053ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053d2:	601a      	str	r2, [r3, #0]
 80053d4:	f3bf 8f4f 	dsb	sy
 80053d8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80053dc:	f001 fe52 	bl	8007084 <vPortExitCritical>
				return pdPASS;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e063      	b.n	80054ac <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d103      	bne.n	80053f2 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80053ea:	f001 fe4b 	bl	8007084 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80053ee:	2300      	movs	r3, #0
 80053f0:	e05c      	b.n	80054ac <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80053f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d106      	bne.n	8005406 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80053f8:	f107 0314 	add.w	r3, r7, #20
 80053fc:	4618      	mov	r0, r3
 80053fe:	f000 ffe5 	bl	80063cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005402:	2301      	movs	r3, #1
 8005404:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005406:	f001 fe3d 	bl	8007084 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800540a:	f000 fd5d 	bl	8005ec8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800540e:	f001 fe0b 	bl	8007028 <vPortEnterCritical>
 8005412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005414:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005418:	b25b      	sxtb	r3, r3
 800541a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800541e:	d103      	bne.n	8005428 <xQueueGenericSend+0x164>
 8005420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005422:	2200      	movs	r2, #0
 8005424:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800542a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800542e:	b25b      	sxtb	r3, r3
 8005430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005434:	d103      	bne.n	800543e <xQueueGenericSend+0x17a>
 8005436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005438:	2200      	movs	r2, #0
 800543a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800543e:	f001 fe21 	bl	8007084 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005442:	1d3a      	adds	r2, r7, #4
 8005444:	f107 0314 	add.w	r3, r7, #20
 8005448:	4611      	mov	r1, r2
 800544a:	4618      	mov	r0, r3
 800544c:	f000 ffd4 	bl	80063f8 <xTaskCheckForTimeOut>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d124      	bne.n	80054a0 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005456:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005458:	f000 fa96 	bl	8005988 <prvIsQueueFull>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d018      	beq.n	8005494 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005464:	3310      	adds	r3, #16
 8005466:	687a      	ldr	r2, [r7, #4]
 8005468:	4611      	mov	r1, r2
 800546a:	4618      	mov	r0, r3
 800546c:	f000 fefe 	bl	800626c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005470:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005472:	f000 fa21 	bl	80058b8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005476:	f000 fd35 	bl	8005ee4 <xTaskResumeAll>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	f47f af7c 	bne.w	800537a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8005482:	4b0c      	ldr	r3, [pc, #48]	; (80054b4 <xQueueGenericSend+0x1f0>)
 8005484:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005488:	601a      	str	r2, [r3, #0]
 800548a:	f3bf 8f4f 	dsb	sy
 800548e:	f3bf 8f6f 	isb	sy
 8005492:	e772      	b.n	800537a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005494:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005496:	f000 fa0f 	bl	80058b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800549a:	f000 fd23 	bl	8005ee4 <xTaskResumeAll>
 800549e:	e76c      	b.n	800537a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80054a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80054a2:	f000 fa09 	bl	80058b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80054a6:	f000 fd1d 	bl	8005ee4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80054aa:	2300      	movs	r3, #0
		}
	}
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3738      	adds	r7, #56	; 0x38
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}
 80054b4:	e000ed04 	.word	0xe000ed04

080054b8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b08e      	sub	sp, #56	; 0x38
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	607a      	str	r2, [r7, #4]
 80054c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80054ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d109      	bne.n	80054e4 <xQueueGenericSendFromISR+0x2c>
 80054d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054d4:	f383 8811 	msr	BASEPRI, r3
 80054d8:	f3bf 8f6f 	isb	sy
 80054dc:	f3bf 8f4f 	dsb	sy
 80054e0:	627b      	str	r3, [r7, #36]	; 0x24
 80054e2:	e7fe      	b.n	80054e2 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d103      	bne.n	80054f2 <xQueueGenericSendFromISR+0x3a>
 80054ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d101      	bne.n	80054f6 <xQueueGenericSendFromISR+0x3e>
 80054f2:	2301      	movs	r3, #1
 80054f4:	e000      	b.n	80054f8 <xQueueGenericSendFromISR+0x40>
 80054f6:	2300      	movs	r3, #0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d109      	bne.n	8005510 <xQueueGenericSendFromISR+0x58>
 80054fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005500:	f383 8811 	msr	BASEPRI, r3
 8005504:	f3bf 8f6f 	isb	sy
 8005508:	f3bf 8f4f 	dsb	sy
 800550c:	623b      	str	r3, [r7, #32]
 800550e:	e7fe      	b.n	800550e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	2b02      	cmp	r3, #2
 8005514:	d103      	bne.n	800551e <xQueueGenericSendFromISR+0x66>
 8005516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800551a:	2b01      	cmp	r3, #1
 800551c:	d101      	bne.n	8005522 <xQueueGenericSendFromISR+0x6a>
 800551e:	2301      	movs	r3, #1
 8005520:	e000      	b.n	8005524 <xQueueGenericSendFromISR+0x6c>
 8005522:	2300      	movs	r3, #0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d109      	bne.n	800553c <xQueueGenericSendFromISR+0x84>
 8005528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800552c:	f383 8811 	msr	BASEPRI, r3
 8005530:	f3bf 8f6f 	isb	sy
 8005534:	f3bf 8f4f 	dsb	sy
 8005538:	61fb      	str	r3, [r7, #28]
 800553a:	e7fe      	b.n	800553a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800553c:	f001 fe2e 	bl	800719c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005540:	f3ef 8211 	mrs	r2, BASEPRI
 8005544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005548:	f383 8811 	msr	BASEPRI, r3
 800554c:	f3bf 8f6f 	isb	sy
 8005550:	f3bf 8f4f 	dsb	sy
 8005554:	61ba      	str	r2, [r7, #24]
 8005556:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005558:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800555a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800555c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800555e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005562:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005564:	429a      	cmp	r2, r3
 8005566:	d302      	bcc.n	800556e <xQueueGenericSendFromISR+0xb6>
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	2b02      	cmp	r3, #2
 800556c:	d12c      	bne.n	80055c8 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800556e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005570:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005574:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005578:	683a      	ldr	r2, [r7, #0]
 800557a:	68b9      	ldr	r1, [r7, #8]
 800557c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800557e:	f000 f90b 	bl	8005798 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005582:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8005586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800558a:	d112      	bne.n	80055b2 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800558c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800558e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005590:	2b00      	cmp	r3, #0
 8005592:	d016      	beq.n	80055c2 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005596:	3324      	adds	r3, #36	; 0x24
 8005598:	4618      	mov	r0, r3
 800559a:	f000 feb5 	bl	8006308 <xTaskRemoveFromEventList>
 800559e:	4603      	mov	r3, r0
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d00e      	beq.n	80055c2 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00b      	beq.n	80055c2 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2201      	movs	r2, #1
 80055ae:	601a      	str	r2, [r3, #0]
 80055b0:	e007      	b.n	80055c2 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80055b2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80055b6:	3301      	adds	r3, #1
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	b25a      	sxtb	r2, r3
 80055bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80055c2:	2301      	movs	r3, #1
 80055c4:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80055c6:	e001      	b.n	80055cc <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80055c8:	2300      	movs	r3, #0
 80055ca:	637b      	str	r3, [r7, #52]	; 0x34
 80055cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055ce:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80055d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3738      	adds	r7, #56	; 0x38
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}

080055e0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b08c      	sub	sp, #48	; 0x30
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	60f8      	str	r0, [r7, #12]
 80055e8:	60b9      	str	r1, [r7, #8]
 80055ea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80055ec:	2300      	movs	r3, #0
 80055ee:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80055f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d109      	bne.n	800560e <xQueueReceive+0x2e>
	__asm volatile
 80055fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055fe:	f383 8811 	msr	BASEPRI, r3
 8005602:	f3bf 8f6f 	isb	sy
 8005606:	f3bf 8f4f 	dsb	sy
 800560a:	623b      	str	r3, [r7, #32]
 800560c:	e7fe      	b.n	800560c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d103      	bne.n	800561c <xQueueReceive+0x3c>
 8005614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005618:	2b00      	cmp	r3, #0
 800561a:	d101      	bne.n	8005620 <xQueueReceive+0x40>
 800561c:	2301      	movs	r3, #1
 800561e:	e000      	b.n	8005622 <xQueueReceive+0x42>
 8005620:	2300      	movs	r3, #0
 8005622:	2b00      	cmp	r3, #0
 8005624:	d109      	bne.n	800563a <xQueueReceive+0x5a>
 8005626:	f04f 0350 	mov.w	r3, #80	; 0x50
 800562a:	f383 8811 	msr	BASEPRI, r3
 800562e:	f3bf 8f6f 	isb	sy
 8005632:	f3bf 8f4f 	dsb	sy
 8005636:	61fb      	str	r3, [r7, #28]
 8005638:	e7fe      	b.n	8005638 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800563a:	f001 f81f 	bl	800667c <xTaskGetSchedulerState>
 800563e:	4603      	mov	r3, r0
 8005640:	2b00      	cmp	r3, #0
 8005642:	d102      	bne.n	800564a <xQueueReceive+0x6a>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d101      	bne.n	800564e <xQueueReceive+0x6e>
 800564a:	2301      	movs	r3, #1
 800564c:	e000      	b.n	8005650 <xQueueReceive+0x70>
 800564e:	2300      	movs	r3, #0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d109      	bne.n	8005668 <xQueueReceive+0x88>
 8005654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005658:	f383 8811 	msr	BASEPRI, r3
 800565c:	f3bf 8f6f 	isb	sy
 8005660:	f3bf 8f4f 	dsb	sy
 8005664:	61bb      	str	r3, [r7, #24]
 8005666:	e7fe      	b.n	8005666 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8005668:	f001 fcde 	bl	8007028 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800566c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800566e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005670:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005674:	2b00      	cmp	r3, #0
 8005676:	d01f      	beq.n	80056b8 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005678:	68b9      	ldr	r1, [r7, #8]
 800567a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800567c:	f000 f8f6 	bl	800586c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005682:	1e5a      	subs	r2, r3, #1
 8005684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005686:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800568a:	691b      	ldr	r3, [r3, #16]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d00f      	beq.n	80056b0 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005692:	3310      	adds	r3, #16
 8005694:	4618      	mov	r0, r3
 8005696:	f000 fe37 	bl	8006308 <xTaskRemoveFromEventList>
 800569a:	4603      	mov	r3, r0
 800569c:	2b00      	cmp	r3, #0
 800569e:	d007      	beq.n	80056b0 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80056a0:	4b3c      	ldr	r3, [pc, #240]	; (8005794 <xQueueReceive+0x1b4>)
 80056a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056a6:	601a      	str	r2, [r3, #0]
 80056a8:	f3bf 8f4f 	dsb	sy
 80056ac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80056b0:	f001 fce8 	bl	8007084 <vPortExitCritical>
				return pdPASS;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e069      	b.n	800578c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d103      	bne.n	80056c6 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80056be:	f001 fce1 	bl	8007084 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80056c2:	2300      	movs	r3, #0
 80056c4:	e062      	b.n	800578c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80056c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d106      	bne.n	80056da <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80056cc:	f107 0310 	add.w	r3, r7, #16
 80056d0:	4618      	mov	r0, r3
 80056d2:	f000 fe7b 	bl	80063cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80056d6:	2301      	movs	r3, #1
 80056d8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80056da:	f001 fcd3 	bl	8007084 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80056de:	f000 fbf3 	bl	8005ec8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80056e2:	f001 fca1 	bl	8007028 <vPortEnterCritical>
 80056e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80056ec:	b25b      	sxtb	r3, r3
 80056ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056f2:	d103      	bne.n	80056fc <xQueueReceive+0x11c>
 80056f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056f6:	2200      	movs	r2, #0
 80056f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80056fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005702:	b25b      	sxtb	r3, r3
 8005704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005708:	d103      	bne.n	8005712 <xQueueReceive+0x132>
 800570a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800570c:	2200      	movs	r2, #0
 800570e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005712:	f001 fcb7 	bl	8007084 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005716:	1d3a      	adds	r2, r7, #4
 8005718:	f107 0310 	add.w	r3, r7, #16
 800571c:	4611      	mov	r1, r2
 800571e:	4618      	mov	r0, r3
 8005720:	f000 fe6a 	bl	80063f8 <xTaskCheckForTimeOut>
 8005724:	4603      	mov	r3, r0
 8005726:	2b00      	cmp	r3, #0
 8005728:	d123      	bne.n	8005772 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800572a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800572c:	f000 f916 	bl	800595c <prvIsQueueEmpty>
 8005730:	4603      	mov	r3, r0
 8005732:	2b00      	cmp	r3, #0
 8005734:	d017      	beq.n	8005766 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005738:	3324      	adds	r3, #36	; 0x24
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	4611      	mov	r1, r2
 800573e:	4618      	mov	r0, r3
 8005740:	f000 fd94 	bl	800626c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005744:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005746:	f000 f8b7 	bl	80058b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800574a:	f000 fbcb 	bl	8005ee4 <xTaskResumeAll>
 800574e:	4603      	mov	r3, r0
 8005750:	2b00      	cmp	r3, #0
 8005752:	d189      	bne.n	8005668 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8005754:	4b0f      	ldr	r3, [pc, #60]	; (8005794 <xQueueReceive+0x1b4>)
 8005756:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800575a:	601a      	str	r2, [r3, #0]
 800575c:	f3bf 8f4f 	dsb	sy
 8005760:	f3bf 8f6f 	isb	sy
 8005764:	e780      	b.n	8005668 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005766:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005768:	f000 f8a6 	bl	80058b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800576c:	f000 fbba 	bl	8005ee4 <xTaskResumeAll>
 8005770:	e77a      	b.n	8005668 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005772:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005774:	f000 f8a0 	bl	80058b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005778:	f000 fbb4 	bl	8005ee4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800577c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800577e:	f000 f8ed 	bl	800595c <prvIsQueueEmpty>
 8005782:	4603      	mov	r3, r0
 8005784:	2b00      	cmp	r3, #0
 8005786:	f43f af6f 	beq.w	8005668 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800578a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800578c:	4618      	mov	r0, r3
 800578e:	3730      	adds	r7, #48	; 0x30
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}
 8005794:	e000ed04 	.word	0xe000ed04

08005798 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b086      	sub	sp, #24
 800579c:	af00      	add	r7, sp, #0
 800579e:	60f8      	str	r0, [r7, #12]
 80057a0:	60b9      	str	r1, [r7, #8]
 80057a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80057a4:	2300      	movs	r3, #0
 80057a6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ac:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d10d      	bne.n	80057d2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d14d      	bne.n	800585a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	4618      	mov	r0, r3
 80057c4:	f000 ff78 	bl	80066b8 <xTaskPriorityDisinherit>
 80057c8:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2200      	movs	r2, #0
 80057ce:	605a      	str	r2, [r3, #4]
 80057d0:	e043      	b.n	800585a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d119      	bne.n	800580c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6898      	ldr	r0, [r3, #8]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e0:	461a      	mov	r2, r3
 80057e2:	68b9      	ldr	r1, [r7, #8]
 80057e4:	f001 ff1d 	bl	8007622 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	689a      	ldr	r2, [r3, #8]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057f0:	441a      	add	r2, r3
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	689a      	ldr	r2, [r3, #8]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	429a      	cmp	r2, r3
 8005800:	d32b      	bcc.n	800585a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	609a      	str	r2, [r3, #8]
 800580a:	e026      	b.n	800585a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	68d8      	ldr	r0, [r3, #12]
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005814:	461a      	mov	r2, r3
 8005816:	68b9      	ldr	r1, [r7, #8]
 8005818:	f001 ff03 	bl	8007622 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	68da      	ldr	r2, [r3, #12]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005824:	425b      	negs	r3, r3
 8005826:	441a      	add	r2, r3
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	68da      	ldr	r2, [r3, #12]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	429a      	cmp	r2, r3
 8005836:	d207      	bcs.n	8005848 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	685a      	ldr	r2, [r3, #4]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005840:	425b      	negs	r3, r3
 8005842:	441a      	add	r2, r3
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2b02      	cmp	r3, #2
 800584c:	d105      	bne.n	800585a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d002      	beq.n	800585a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	3b01      	subs	r3, #1
 8005858:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	1c5a      	adds	r2, r3, #1
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005862:	697b      	ldr	r3, [r7, #20]
}
 8005864:	4618      	mov	r0, r3
 8005866:	3718      	adds	r7, #24
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}

0800586c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b082      	sub	sp, #8
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800587a:	2b00      	cmp	r3, #0
 800587c:	d018      	beq.n	80058b0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	68da      	ldr	r2, [r3, #12]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005886:	441a      	add	r2, r3
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	68da      	ldr	r2, [r3, #12]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	429a      	cmp	r2, r3
 8005896:	d303      	bcc.n	80058a0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	68d9      	ldr	r1, [r3, #12]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a8:	461a      	mov	r2, r3
 80058aa:	6838      	ldr	r0, [r7, #0]
 80058ac:	f001 feb9 	bl	8007622 <memcpy>
	}
}
 80058b0:	bf00      	nop
 80058b2:	3708      	adds	r7, #8
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80058c0:	f001 fbb2 	bl	8007028 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80058ca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80058cc:	e011      	b.n	80058f2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d012      	beq.n	80058fc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	3324      	adds	r3, #36	; 0x24
 80058da:	4618      	mov	r0, r3
 80058dc:	f000 fd14 	bl	8006308 <xTaskRemoveFromEventList>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d001      	beq.n	80058ea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80058e6:	f000 fde7 	bl	80064b8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80058ea:	7bfb      	ldrb	r3, [r7, #15]
 80058ec:	3b01      	subs	r3, #1
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80058f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	dce9      	bgt.n	80058ce <prvUnlockQueue+0x16>
 80058fa:	e000      	b.n	80058fe <prvUnlockQueue+0x46>
					break;
 80058fc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	22ff      	movs	r2, #255	; 0xff
 8005902:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005906:	f001 fbbd 	bl	8007084 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800590a:	f001 fb8d 	bl	8007028 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005914:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005916:	e011      	b.n	800593c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d012      	beq.n	8005946 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	3310      	adds	r3, #16
 8005924:	4618      	mov	r0, r3
 8005926:	f000 fcef 	bl	8006308 <xTaskRemoveFromEventList>
 800592a:	4603      	mov	r3, r0
 800592c:	2b00      	cmp	r3, #0
 800592e:	d001      	beq.n	8005934 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005930:	f000 fdc2 	bl	80064b8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005934:	7bbb      	ldrb	r3, [r7, #14]
 8005936:	3b01      	subs	r3, #1
 8005938:	b2db      	uxtb	r3, r3
 800593a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800593c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005940:	2b00      	cmp	r3, #0
 8005942:	dce9      	bgt.n	8005918 <prvUnlockQueue+0x60>
 8005944:	e000      	b.n	8005948 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005946:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	22ff      	movs	r2, #255	; 0xff
 800594c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005950:	f001 fb98 	bl	8007084 <vPortExitCritical>
}
 8005954:	bf00      	nop
 8005956:	3710      	adds	r7, #16
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}

0800595c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b084      	sub	sp, #16
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005964:	f001 fb60 	bl	8007028 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800596c:	2b00      	cmp	r3, #0
 800596e:	d102      	bne.n	8005976 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005970:	2301      	movs	r3, #1
 8005972:	60fb      	str	r3, [r7, #12]
 8005974:	e001      	b.n	800597a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005976:	2300      	movs	r3, #0
 8005978:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800597a:	f001 fb83 	bl	8007084 <vPortExitCritical>

	return xReturn;
 800597e:	68fb      	ldr	r3, [r7, #12]
}
 8005980:	4618      	mov	r0, r3
 8005982:	3710      	adds	r7, #16
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}

08005988 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b084      	sub	sp, #16
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005990:	f001 fb4a 	bl	8007028 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800599c:	429a      	cmp	r2, r3
 800599e:	d102      	bne.n	80059a6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80059a0:	2301      	movs	r3, #1
 80059a2:	60fb      	str	r3, [r7, #12]
 80059a4:	e001      	b.n	80059aa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80059a6:	2300      	movs	r3, #0
 80059a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80059aa:	f001 fb6b 	bl	8007084 <vPortExitCritical>

	return xReturn;
 80059ae:	68fb      	ldr	r3, [r7, #12]
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3710      	adds	r7, #16
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}

080059b8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80059b8:	b480      	push	{r7}
 80059ba:	b085      	sub	sp, #20
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80059c2:	2300      	movs	r3, #0
 80059c4:	60fb      	str	r3, [r7, #12]
 80059c6:	e014      	b.n	80059f2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80059c8:	4a0e      	ldr	r2, [pc, #56]	; (8005a04 <vQueueAddToRegistry+0x4c>)
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d10b      	bne.n	80059ec <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80059d4:	490b      	ldr	r1, [pc, #44]	; (8005a04 <vQueueAddToRegistry+0x4c>)
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	683a      	ldr	r2, [r7, #0]
 80059da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80059de:	4a09      	ldr	r2, [pc, #36]	; (8005a04 <vQueueAddToRegistry+0x4c>)
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	00db      	lsls	r3, r3, #3
 80059e4:	4413      	add	r3, r2
 80059e6:	687a      	ldr	r2, [r7, #4]
 80059e8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80059ea:	e005      	b.n	80059f8 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	3301      	adds	r3, #1
 80059f0:	60fb      	str	r3, [r7, #12]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2b07      	cmp	r3, #7
 80059f6:	d9e7      	bls.n	80059c8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80059f8:	bf00      	nop
 80059fa:	3714      	adds	r7, #20
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bc80      	pop	{r7}
 8005a00:	4770      	bx	lr
 8005a02:	bf00      	nop
 8005a04:	20002ca4 	.word	0x20002ca4

08005a08 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b086      	sub	sp, #24
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	60f8      	str	r0, [r7, #12]
 8005a10:	60b9      	str	r1, [r7, #8]
 8005a12:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005a18:	f001 fb06 	bl	8007028 <vPortEnterCritical>
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005a22:	b25b      	sxtb	r3, r3
 8005a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a28:	d103      	bne.n	8005a32 <vQueueWaitForMessageRestricted+0x2a>
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005a38:	b25b      	sxtb	r3, r3
 8005a3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a3e:	d103      	bne.n	8005a48 <vQueueWaitForMessageRestricted+0x40>
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a48:	f001 fb1c 	bl	8007084 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d106      	bne.n	8005a62 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	3324      	adds	r3, #36	; 0x24
 8005a58:	687a      	ldr	r2, [r7, #4]
 8005a5a:	68b9      	ldr	r1, [r7, #8]
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	f000 fc29 	bl	80062b4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005a62:	6978      	ldr	r0, [r7, #20]
 8005a64:	f7ff ff28 	bl	80058b8 <prvUnlockQueue>
	}
 8005a68:	bf00      	nop
 8005a6a:	3718      	adds	r7, #24
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b08e      	sub	sp, #56	; 0x38
 8005a74:	af04      	add	r7, sp, #16
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	607a      	str	r2, [r7, #4]
 8005a7c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005a7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d109      	bne.n	8005a98 <xTaskCreateStatic+0x28>
 8005a84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a88:	f383 8811 	msr	BASEPRI, r3
 8005a8c:	f3bf 8f6f 	isb	sy
 8005a90:	f3bf 8f4f 	dsb	sy
 8005a94:	623b      	str	r3, [r7, #32]
 8005a96:	e7fe      	b.n	8005a96 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8005a98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d109      	bne.n	8005ab2 <xTaskCreateStatic+0x42>
 8005a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aa2:	f383 8811 	msr	BASEPRI, r3
 8005aa6:	f3bf 8f6f 	isb	sy
 8005aaa:	f3bf 8f4f 	dsb	sy
 8005aae:	61fb      	str	r3, [r7, #28]
 8005ab0:	e7fe      	b.n	8005ab0 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005ab2:	235c      	movs	r3, #92	; 0x5c
 8005ab4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	2b5c      	cmp	r3, #92	; 0x5c
 8005aba:	d009      	beq.n	8005ad0 <xTaskCreateStatic+0x60>
 8005abc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ac0:	f383 8811 	msr	BASEPRI, r3
 8005ac4:	f3bf 8f6f 	isb	sy
 8005ac8:	f3bf 8f4f 	dsb	sy
 8005acc:	61bb      	str	r3, [r7, #24]
 8005ace:	e7fe      	b.n	8005ace <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005ad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d01e      	beq.n	8005b14 <xTaskCreateStatic+0xa4>
 8005ad6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d01b      	beq.n	8005b14 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ade:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ae2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ae4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ae8:	2202      	movs	r2, #2
 8005aea:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005aee:	2300      	movs	r3, #0
 8005af0:	9303      	str	r3, [sp, #12]
 8005af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af4:	9302      	str	r3, [sp, #8]
 8005af6:	f107 0314 	add.w	r3, r7, #20
 8005afa:	9301      	str	r3, [sp, #4]
 8005afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005afe:	9300      	str	r3, [sp, #0]
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	687a      	ldr	r2, [r7, #4]
 8005b04:	68b9      	ldr	r1, [r7, #8]
 8005b06:	68f8      	ldr	r0, [r7, #12]
 8005b08:	f000 f850 	bl	8005bac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b0c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005b0e:	f000 f8d3 	bl	8005cb8 <prvAddNewTaskToReadyList>
 8005b12:	e001      	b.n	8005b18 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8005b14:	2300      	movs	r3, #0
 8005b16:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005b18:	697b      	ldr	r3, [r7, #20]
	}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3728      	adds	r7, #40	; 0x28
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}

08005b22 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005b22:	b580      	push	{r7, lr}
 8005b24:	b08c      	sub	sp, #48	; 0x30
 8005b26:	af04      	add	r7, sp, #16
 8005b28:	60f8      	str	r0, [r7, #12]
 8005b2a:	60b9      	str	r1, [r7, #8]
 8005b2c:	603b      	str	r3, [r7, #0]
 8005b2e:	4613      	mov	r3, r2
 8005b30:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b32:	88fb      	ldrh	r3, [r7, #6]
 8005b34:	009b      	lsls	r3, r3, #2
 8005b36:	4618      	mov	r0, r3
 8005b38:	f001 fb6c 	bl	8007214 <pvPortMalloc>
 8005b3c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d00e      	beq.n	8005b62 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005b44:	205c      	movs	r0, #92	; 0x5c
 8005b46:	f001 fb65 	bl	8007214 <pvPortMalloc>
 8005b4a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005b4c:	69fb      	ldr	r3, [r7, #28]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d003      	beq.n	8005b5a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	697a      	ldr	r2, [r7, #20]
 8005b56:	631a      	str	r2, [r3, #48]	; 0x30
 8005b58:	e005      	b.n	8005b66 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005b5a:	6978      	ldr	r0, [r7, #20]
 8005b5c:	f001 fc1c 	bl	8007398 <vPortFree>
 8005b60:	e001      	b.n	8005b66 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005b62:	2300      	movs	r3, #0
 8005b64:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d017      	beq.n	8005b9c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005b74:	88fa      	ldrh	r2, [r7, #6]
 8005b76:	2300      	movs	r3, #0
 8005b78:	9303      	str	r3, [sp, #12]
 8005b7a:	69fb      	ldr	r3, [r7, #28]
 8005b7c:	9302      	str	r3, [sp, #8]
 8005b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b80:	9301      	str	r3, [sp, #4]
 8005b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b84:	9300      	str	r3, [sp, #0]
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	68b9      	ldr	r1, [r7, #8]
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	f000 f80e 	bl	8005bac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b90:	69f8      	ldr	r0, [r7, #28]
 8005b92:	f000 f891 	bl	8005cb8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005b96:	2301      	movs	r3, #1
 8005b98:	61bb      	str	r3, [r7, #24]
 8005b9a:	e002      	b.n	8005ba2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005b9c:	f04f 33ff 	mov.w	r3, #4294967295
 8005ba0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005ba2:	69bb      	ldr	r3, [r7, #24]
	}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3720      	adds	r7, #32
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}

08005bac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b088      	sub	sp, #32
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	60f8      	str	r0, [r7, #12]
 8005bb4:	60b9      	str	r1, [r7, #8]
 8005bb6:	607a      	str	r2, [r7, #4]
 8005bb8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bbc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	009b      	lsls	r3, r3, #2
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	21a5      	movs	r1, #165	; 0xa5
 8005bc6:	f001 fd37 	bl	8007638 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005bd4:	3b01      	subs	r3, #1
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	4413      	add	r3, r2
 8005bda:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005bdc:	69bb      	ldr	r3, [r7, #24]
 8005bde:	f023 0307 	bic.w	r3, r3, #7
 8005be2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005be4:	69bb      	ldr	r3, [r7, #24]
 8005be6:	f003 0307 	and.w	r3, r3, #7
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d009      	beq.n	8005c02 <prvInitialiseNewTask+0x56>
 8005bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bf2:	f383 8811 	msr	BASEPRI, r3
 8005bf6:	f3bf 8f6f 	isb	sy
 8005bfa:	f3bf 8f4f 	dsb	sy
 8005bfe:	617b      	str	r3, [r7, #20]
 8005c00:	e7fe      	b.n	8005c00 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c02:	2300      	movs	r3, #0
 8005c04:	61fb      	str	r3, [r7, #28]
 8005c06:	e012      	b.n	8005c2e <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005c08:	68ba      	ldr	r2, [r7, #8]
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	4413      	add	r3, r2
 8005c0e:	7819      	ldrb	r1, [r3, #0]
 8005c10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c12:	69fb      	ldr	r3, [r7, #28]
 8005c14:	4413      	add	r3, r2
 8005c16:	3334      	adds	r3, #52	; 0x34
 8005c18:	460a      	mov	r2, r1
 8005c1a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005c1c:	68ba      	ldr	r2, [r7, #8]
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	4413      	add	r3, r2
 8005c22:	781b      	ldrb	r3, [r3, #0]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d006      	beq.n	8005c36 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c28:	69fb      	ldr	r3, [r7, #28]
 8005c2a:	3301      	adds	r3, #1
 8005c2c:	61fb      	str	r3, [r7, #28]
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	2b0f      	cmp	r3, #15
 8005c32:	d9e9      	bls.n	8005c08 <prvInitialiseNewTask+0x5c>
 8005c34:	e000      	b.n	8005c38 <prvInitialiseNewTask+0x8c>
		{
			break;
 8005c36:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005c40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c42:	2b37      	cmp	r3, #55	; 0x37
 8005c44:	d901      	bls.n	8005c4a <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005c46:	2337      	movs	r3, #55	; 0x37
 8005c48:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c4e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c54:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005c56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c58:	2200      	movs	r2, #0
 8005c5a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c5e:	3304      	adds	r3, #4
 8005c60:	4618      	mov	r0, r3
 8005c62:	f7ff f9a0 	bl	8004fa6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c68:	3318      	adds	r3, #24
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f7ff f99b 	bl	8004fa6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c74:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c78:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c7e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c84:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c88:	2200      	movs	r2, #0
 8005c8a:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005c94:	683a      	ldr	r2, [r7, #0]
 8005c96:	68f9      	ldr	r1, [r7, #12]
 8005c98:	69b8      	ldr	r0, [r7, #24]
 8005c9a:	f001 f8d7 	bl	8006e4c <pxPortInitialiseStack>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ca2:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005ca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d002      	beq.n	8005cb0 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cae:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005cb0:	bf00      	nop
 8005cb2:	3720      	adds	r7, #32
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}

08005cb8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b082      	sub	sp, #8
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005cc0:	f001 f9b2 	bl	8007028 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005cc4:	4b2d      	ldr	r3, [pc, #180]	; (8005d7c <prvAddNewTaskToReadyList+0xc4>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	3301      	adds	r3, #1
 8005cca:	4a2c      	ldr	r2, [pc, #176]	; (8005d7c <prvAddNewTaskToReadyList+0xc4>)
 8005ccc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005cce:	4b2c      	ldr	r3, [pc, #176]	; (8005d80 <prvAddNewTaskToReadyList+0xc8>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d109      	bne.n	8005cea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005cd6:	4a2a      	ldr	r2, [pc, #168]	; (8005d80 <prvAddNewTaskToReadyList+0xc8>)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005cdc:	4b27      	ldr	r3, [pc, #156]	; (8005d7c <prvAddNewTaskToReadyList+0xc4>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d110      	bne.n	8005d06 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005ce4:	f000 fc0c 	bl	8006500 <prvInitialiseTaskLists>
 8005ce8:	e00d      	b.n	8005d06 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005cea:	4b26      	ldr	r3, [pc, #152]	; (8005d84 <prvAddNewTaskToReadyList+0xcc>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d109      	bne.n	8005d06 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005cf2:	4b23      	ldr	r3, [pc, #140]	; (8005d80 <prvAddNewTaskToReadyList+0xc8>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d802      	bhi.n	8005d06 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005d00:	4a1f      	ldr	r2, [pc, #124]	; (8005d80 <prvAddNewTaskToReadyList+0xc8>)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005d06:	4b20      	ldr	r3, [pc, #128]	; (8005d88 <prvAddNewTaskToReadyList+0xd0>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	4a1e      	ldr	r2, [pc, #120]	; (8005d88 <prvAddNewTaskToReadyList+0xd0>)
 8005d0e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005d10:	4b1d      	ldr	r3, [pc, #116]	; (8005d88 <prvAddNewTaskToReadyList+0xd0>)
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d1c:	4b1b      	ldr	r3, [pc, #108]	; (8005d8c <prvAddNewTaskToReadyList+0xd4>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d903      	bls.n	8005d2c <prvAddNewTaskToReadyList+0x74>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d28:	4a18      	ldr	r2, [pc, #96]	; (8005d8c <prvAddNewTaskToReadyList+0xd4>)
 8005d2a:	6013      	str	r3, [r2, #0]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d30:	4613      	mov	r3, r2
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	4413      	add	r3, r2
 8005d36:	009b      	lsls	r3, r3, #2
 8005d38:	4a15      	ldr	r2, [pc, #84]	; (8005d90 <prvAddNewTaskToReadyList+0xd8>)
 8005d3a:	441a      	add	r2, r3
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	3304      	adds	r3, #4
 8005d40:	4619      	mov	r1, r3
 8005d42:	4610      	mov	r0, r2
 8005d44:	f7ff f93b 	bl	8004fbe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005d48:	f001 f99c 	bl	8007084 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005d4c:	4b0d      	ldr	r3, [pc, #52]	; (8005d84 <prvAddNewTaskToReadyList+0xcc>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d00e      	beq.n	8005d72 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005d54:	4b0a      	ldr	r3, [pc, #40]	; (8005d80 <prvAddNewTaskToReadyList+0xc8>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	d207      	bcs.n	8005d72 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005d62:	4b0c      	ldr	r3, [pc, #48]	; (8005d94 <prvAddNewTaskToReadyList+0xdc>)
 8005d64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d68:	601a      	str	r2, [r3, #0]
 8005d6a:	f3bf 8f4f 	dsb	sy
 8005d6e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d72:	bf00      	nop
 8005d74:	3708      	adds	r7, #8
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}
 8005d7a:	bf00      	nop
 8005d7c:	20000c2c 	.word	0x20000c2c
 8005d80:	20000758 	.word	0x20000758
 8005d84:	20000c38 	.word	0x20000c38
 8005d88:	20000c48 	.word	0x20000c48
 8005d8c:	20000c34 	.word	0x20000c34
 8005d90:	2000075c 	.word	0x2000075c
 8005d94:	e000ed04 	.word	0xe000ed04

08005d98 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b084      	sub	sp, #16
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005da0:	2300      	movs	r3, #0
 8005da2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d016      	beq.n	8005dd8 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005daa:	4b13      	ldr	r3, [pc, #76]	; (8005df8 <vTaskDelay+0x60>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d009      	beq.n	8005dc6 <vTaskDelay+0x2e>
 8005db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db6:	f383 8811 	msr	BASEPRI, r3
 8005dba:	f3bf 8f6f 	isb	sy
 8005dbe:	f3bf 8f4f 	dsb	sy
 8005dc2:	60bb      	str	r3, [r7, #8]
 8005dc4:	e7fe      	b.n	8005dc4 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8005dc6:	f000 f87f 	bl	8005ec8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005dca:	2100      	movs	r1, #0
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f000 fcdf 	bl	8006790 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005dd2:	f000 f887 	bl	8005ee4 <xTaskResumeAll>
 8005dd6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d107      	bne.n	8005dee <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8005dde:	4b07      	ldr	r3, [pc, #28]	; (8005dfc <vTaskDelay+0x64>)
 8005de0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005de4:	601a      	str	r2, [r3, #0]
 8005de6:	f3bf 8f4f 	dsb	sy
 8005dea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005dee:	bf00      	nop
 8005df0:	3710      	adds	r7, #16
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}
 8005df6:	bf00      	nop
 8005df8:	20000c54 	.word	0x20000c54
 8005dfc:	e000ed04 	.word	0xe000ed04

08005e00 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b08a      	sub	sp, #40	; 0x28
 8005e04:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005e06:	2300      	movs	r3, #0
 8005e08:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005e0e:	463a      	mov	r2, r7
 8005e10:	1d39      	adds	r1, r7, #4
 8005e12:	f107 0308 	add.w	r3, r7, #8
 8005e16:	4618      	mov	r0, r3
 8005e18:	f7ff f874 	bl	8004f04 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005e1c:	6839      	ldr	r1, [r7, #0]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	68ba      	ldr	r2, [r7, #8]
 8005e22:	9202      	str	r2, [sp, #8]
 8005e24:	9301      	str	r3, [sp, #4]
 8005e26:	2300      	movs	r3, #0
 8005e28:	9300      	str	r3, [sp, #0]
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	460a      	mov	r2, r1
 8005e2e:	4920      	ldr	r1, [pc, #128]	; (8005eb0 <vTaskStartScheduler+0xb0>)
 8005e30:	4820      	ldr	r0, [pc, #128]	; (8005eb4 <vTaskStartScheduler+0xb4>)
 8005e32:	f7ff fe1d 	bl	8005a70 <xTaskCreateStatic>
 8005e36:	4602      	mov	r2, r0
 8005e38:	4b1f      	ldr	r3, [pc, #124]	; (8005eb8 <vTaskStartScheduler+0xb8>)
 8005e3a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005e3c:	4b1e      	ldr	r3, [pc, #120]	; (8005eb8 <vTaskStartScheduler+0xb8>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d002      	beq.n	8005e4a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005e44:	2301      	movs	r3, #1
 8005e46:	617b      	str	r3, [r7, #20]
 8005e48:	e001      	b.n	8005e4e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d102      	bne.n	8005e5a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005e54:	f000 fcf0 	bl	8006838 <xTimerCreateTimerTask>
 8005e58:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d115      	bne.n	8005e8c <vTaskStartScheduler+0x8c>
 8005e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e64:	f383 8811 	msr	BASEPRI, r3
 8005e68:	f3bf 8f6f 	isb	sy
 8005e6c:	f3bf 8f4f 	dsb	sy
 8005e70:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005e72:	4b12      	ldr	r3, [pc, #72]	; (8005ebc <vTaskStartScheduler+0xbc>)
 8005e74:	f04f 32ff 	mov.w	r2, #4294967295
 8005e78:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005e7a:	4b11      	ldr	r3, [pc, #68]	; (8005ec0 <vTaskStartScheduler+0xc0>)
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005e80:	4b10      	ldr	r3, [pc, #64]	; (8005ec4 <vTaskStartScheduler+0xc4>)
 8005e82:	2200      	movs	r2, #0
 8005e84:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005e86:	f001 f85f 	bl	8006f48 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005e8a:	e00d      	b.n	8005ea8 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e92:	d109      	bne.n	8005ea8 <vTaskStartScheduler+0xa8>
 8005e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e98:	f383 8811 	msr	BASEPRI, r3
 8005e9c:	f3bf 8f6f 	isb	sy
 8005ea0:	f3bf 8f4f 	dsb	sy
 8005ea4:	60fb      	str	r3, [r7, #12]
 8005ea6:	e7fe      	b.n	8005ea6 <vTaskStartScheduler+0xa6>
}
 8005ea8:	bf00      	nop
 8005eaa:	3718      	adds	r7, #24
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}
 8005eb0:	08008344 	.word	0x08008344
 8005eb4:	080064d1 	.word	0x080064d1
 8005eb8:	20000c50 	.word	0x20000c50
 8005ebc:	20000c4c 	.word	0x20000c4c
 8005ec0:	20000c38 	.word	0x20000c38
 8005ec4:	20000c30 	.word	0x20000c30

08005ec8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005ec8:	b480      	push	{r7}
 8005eca:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005ecc:	4b04      	ldr	r3, [pc, #16]	; (8005ee0 <vTaskSuspendAll+0x18>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	3301      	adds	r3, #1
 8005ed2:	4a03      	ldr	r2, [pc, #12]	; (8005ee0 <vTaskSuspendAll+0x18>)
 8005ed4:	6013      	str	r3, [r2, #0]
}
 8005ed6:	bf00      	nop
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bc80      	pop	{r7}
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop
 8005ee0:	20000c54 	.word	0x20000c54

08005ee4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b084      	sub	sp, #16
 8005ee8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005eea:	2300      	movs	r3, #0
 8005eec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005ef2:	4b41      	ldr	r3, [pc, #260]	; (8005ff8 <xTaskResumeAll+0x114>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d109      	bne.n	8005f0e <xTaskResumeAll+0x2a>
 8005efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005efe:	f383 8811 	msr	BASEPRI, r3
 8005f02:	f3bf 8f6f 	isb	sy
 8005f06:	f3bf 8f4f 	dsb	sy
 8005f0a:	603b      	str	r3, [r7, #0]
 8005f0c:	e7fe      	b.n	8005f0c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005f0e:	f001 f88b 	bl	8007028 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005f12:	4b39      	ldr	r3, [pc, #228]	; (8005ff8 <xTaskResumeAll+0x114>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	3b01      	subs	r3, #1
 8005f18:	4a37      	ldr	r2, [pc, #220]	; (8005ff8 <xTaskResumeAll+0x114>)
 8005f1a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f1c:	4b36      	ldr	r3, [pc, #216]	; (8005ff8 <xTaskResumeAll+0x114>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d162      	bne.n	8005fea <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005f24:	4b35      	ldr	r3, [pc, #212]	; (8005ffc <xTaskResumeAll+0x118>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d05e      	beq.n	8005fea <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f2c:	e02f      	b.n	8005f8e <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005f2e:	4b34      	ldr	r3, [pc, #208]	; (8006000 <xTaskResumeAll+0x11c>)
 8005f30:	68db      	ldr	r3, [r3, #12]
 8005f32:	68db      	ldr	r3, [r3, #12]
 8005f34:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	3318      	adds	r3, #24
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f7ff f89a 	bl	8005074 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	3304      	adds	r3, #4
 8005f44:	4618      	mov	r0, r3
 8005f46:	f7ff f895 	bl	8005074 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f4e:	4b2d      	ldr	r3, [pc, #180]	; (8006004 <xTaskResumeAll+0x120>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d903      	bls.n	8005f5e <xTaskResumeAll+0x7a>
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f5a:	4a2a      	ldr	r2, [pc, #168]	; (8006004 <xTaskResumeAll+0x120>)
 8005f5c:	6013      	str	r3, [r2, #0]
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f62:	4613      	mov	r3, r2
 8005f64:	009b      	lsls	r3, r3, #2
 8005f66:	4413      	add	r3, r2
 8005f68:	009b      	lsls	r3, r3, #2
 8005f6a:	4a27      	ldr	r2, [pc, #156]	; (8006008 <xTaskResumeAll+0x124>)
 8005f6c:	441a      	add	r2, r3
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	3304      	adds	r3, #4
 8005f72:	4619      	mov	r1, r3
 8005f74:	4610      	mov	r0, r2
 8005f76:	f7ff f822 	bl	8004fbe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f7e:	4b23      	ldr	r3, [pc, #140]	; (800600c <xTaskResumeAll+0x128>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d302      	bcc.n	8005f8e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005f88:	4b21      	ldr	r3, [pc, #132]	; (8006010 <xTaskResumeAll+0x12c>)
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f8e:	4b1c      	ldr	r3, [pc, #112]	; (8006000 <xTaskResumeAll+0x11c>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d1cb      	bne.n	8005f2e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d001      	beq.n	8005fa0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005f9c:	f000 fb4a 	bl	8006634 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005fa0:	4b1c      	ldr	r3, [pc, #112]	; (8006014 <xTaskResumeAll+0x130>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d010      	beq.n	8005fce <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005fac:	f000 f844 	bl	8006038 <xTaskIncrementTick>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d002      	beq.n	8005fbc <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005fb6:	4b16      	ldr	r3, [pc, #88]	; (8006010 <xTaskResumeAll+0x12c>)
 8005fb8:	2201      	movs	r2, #1
 8005fba:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	3b01      	subs	r3, #1
 8005fc0:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d1f1      	bne.n	8005fac <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8005fc8:	4b12      	ldr	r3, [pc, #72]	; (8006014 <xTaskResumeAll+0x130>)
 8005fca:	2200      	movs	r2, #0
 8005fcc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005fce:	4b10      	ldr	r3, [pc, #64]	; (8006010 <xTaskResumeAll+0x12c>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d009      	beq.n	8005fea <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005fda:	4b0f      	ldr	r3, [pc, #60]	; (8006018 <xTaskResumeAll+0x134>)
 8005fdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fe0:	601a      	str	r2, [r3, #0]
 8005fe2:	f3bf 8f4f 	dsb	sy
 8005fe6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005fea:	f001 f84b 	bl	8007084 <vPortExitCritical>

	return xAlreadyYielded;
 8005fee:	68bb      	ldr	r3, [r7, #8]
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3710      	adds	r7, #16
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}
 8005ff8:	20000c54 	.word	0x20000c54
 8005ffc:	20000c2c 	.word	0x20000c2c
 8006000:	20000bec 	.word	0x20000bec
 8006004:	20000c34 	.word	0x20000c34
 8006008:	2000075c 	.word	0x2000075c
 800600c:	20000758 	.word	0x20000758
 8006010:	20000c40 	.word	0x20000c40
 8006014:	20000c3c 	.word	0x20000c3c
 8006018:	e000ed04 	.word	0xe000ed04

0800601c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800601c:	b480      	push	{r7}
 800601e:	b083      	sub	sp, #12
 8006020:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006022:	4b04      	ldr	r3, [pc, #16]	; (8006034 <xTaskGetTickCount+0x18>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006028:	687b      	ldr	r3, [r7, #4]
}
 800602a:	4618      	mov	r0, r3
 800602c:	370c      	adds	r7, #12
 800602e:	46bd      	mov	sp, r7
 8006030:	bc80      	pop	{r7}
 8006032:	4770      	bx	lr
 8006034:	20000c30 	.word	0x20000c30

08006038 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b086      	sub	sp, #24
 800603c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800603e:	2300      	movs	r3, #0
 8006040:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006042:	4b51      	ldr	r3, [pc, #324]	; (8006188 <xTaskIncrementTick+0x150>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2b00      	cmp	r3, #0
 8006048:	f040 808d 	bne.w	8006166 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800604c:	4b4f      	ldr	r3, [pc, #316]	; (800618c <xTaskIncrementTick+0x154>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	3301      	adds	r3, #1
 8006052:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006054:	4a4d      	ldr	r2, [pc, #308]	; (800618c <xTaskIncrementTick+0x154>)
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800605a:	693b      	ldr	r3, [r7, #16]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d11f      	bne.n	80060a0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8006060:	4b4b      	ldr	r3, [pc, #300]	; (8006190 <xTaskIncrementTick+0x158>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d009      	beq.n	800607e <xTaskIncrementTick+0x46>
 800606a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800606e:	f383 8811 	msr	BASEPRI, r3
 8006072:	f3bf 8f6f 	isb	sy
 8006076:	f3bf 8f4f 	dsb	sy
 800607a:	603b      	str	r3, [r7, #0]
 800607c:	e7fe      	b.n	800607c <xTaskIncrementTick+0x44>
 800607e:	4b44      	ldr	r3, [pc, #272]	; (8006190 <xTaskIncrementTick+0x158>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	60fb      	str	r3, [r7, #12]
 8006084:	4b43      	ldr	r3, [pc, #268]	; (8006194 <xTaskIncrementTick+0x15c>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a41      	ldr	r2, [pc, #260]	; (8006190 <xTaskIncrementTick+0x158>)
 800608a:	6013      	str	r3, [r2, #0]
 800608c:	4a41      	ldr	r2, [pc, #260]	; (8006194 <xTaskIncrementTick+0x15c>)
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	6013      	str	r3, [r2, #0]
 8006092:	4b41      	ldr	r3, [pc, #260]	; (8006198 <xTaskIncrementTick+0x160>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	3301      	adds	r3, #1
 8006098:	4a3f      	ldr	r2, [pc, #252]	; (8006198 <xTaskIncrementTick+0x160>)
 800609a:	6013      	str	r3, [r2, #0]
 800609c:	f000 faca 	bl	8006634 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80060a0:	4b3e      	ldr	r3, [pc, #248]	; (800619c <xTaskIncrementTick+0x164>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	693a      	ldr	r2, [r7, #16]
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d34e      	bcc.n	8006148 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80060aa:	4b39      	ldr	r3, [pc, #228]	; (8006190 <xTaskIncrementTick+0x158>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d101      	bne.n	80060b8 <xTaskIncrementTick+0x80>
 80060b4:	2301      	movs	r3, #1
 80060b6:	e000      	b.n	80060ba <xTaskIncrementTick+0x82>
 80060b8:	2300      	movs	r3, #0
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d004      	beq.n	80060c8 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060be:	4b37      	ldr	r3, [pc, #220]	; (800619c <xTaskIncrementTick+0x164>)
 80060c0:	f04f 32ff 	mov.w	r2, #4294967295
 80060c4:	601a      	str	r2, [r3, #0]
					break;
 80060c6:	e03f      	b.n	8006148 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80060c8:	4b31      	ldr	r3, [pc, #196]	; (8006190 <xTaskIncrementTick+0x158>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	68db      	ldr	r3, [r3, #12]
 80060ce:	68db      	ldr	r3, [r3, #12]
 80060d0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80060d8:	693a      	ldr	r2, [r7, #16]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	429a      	cmp	r2, r3
 80060de:	d203      	bcs.n	80060e8 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80060e0:	4a2e      	ldr	r2, [pc, #184]	; (800619c <xTaskIncrementTick+0x164>)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6013      	str	r3, [r2, #0]
						break;
 80060e6:	e02f      	b.n	8006148 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	3304      	adds	r3, #4
 80060ec:	4618      	mov	r0, r3
 80060ee:	f7fe ffc1 	bl	8005074 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d004      	beq.n	8006104 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	3318      	adds	r3, #24
 80060fe:	4618      	mov	r0, r3
 8006100:	f7fe ffb8 	bl	8005074 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006108:	4b25      	ldr	r3, [pc, #148]	; (80061a0 <xTaskIncrementTick+0x168>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	429a      	cmp	r2, r3
 800610e:	d903      	bls.n	8006118 <xTaskIncrementTick+0xe0>
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006114:	4a22      	ldr	r2, [pc, #136]	; (80061a0 <xTaskIncrementTick+0x168>)
 8006116:	6013      	str	r3, [r2, #0]
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800611c:	4613      	mov	r3, r2
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	4413      	add	r3, r2
 8006122:	009b      	lsls	r3, r3, #2
 8006124:	4a1f      	ldr	r2, [pc, #124]	; (80061a4 <xTaskIncrementTick+0x16c>)
 8006126:	441a      	add	r2, r3
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	3304      	adds	r3, #4
 800612c:	4619      	mov	r1, r3
 800612e:	4610      	mov	r0, r2
 8006130:	f7fe ff45 	bl	8004fbe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006138:	4b1b      	ldr	r3, [pc, #108]	; (80061a8 <xTaskIncrementTick+0x170>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800613e:	429a      	cmp	r2, r3
 8006140:	d3b3      	bcc.n	80060aa <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8006142:	2301      	movs	r3, #1
 8006144:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006146:	e7b0      	b.n	80060aa <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006148:	4b17      	ldr	r3, [pc, #92]	; (80061a8 <xTaskIncrementTick+0x170>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800614e:	4915      	ldr	r1, [pc, #84]	; (80061a4 <xTaskIncrementTick+0x16c>)
 8006150:	4613      	mov	r3, r2
 8006152:	009b      	lsls	r3, r3, #2
 8006154:	4413      	add	r3, r2
 8006156:	009b      	lsls	r3, r3, #2
 8006158:	440b      	add	r3, r1
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	2b01      	cmp	r3, #1
 800615e:	d907      	bls.n	8006170 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8006160:	2301      	movs	r3, #1
 8006162:	617b      	str	r3, [r7, #20]
 8006164:	e004      	b.n	8006170 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006166:	4b11      	ldr	r3, [pc, #68]	; (80061ac <xTaskIncrementTick+0x174>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	3301      	adds	r3, #1
 800616c:	4a0f      	ldr	r2, [pc, #60]	; (80061ac <xTaskIncrementTick+0x174>)
 800616e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006170:	4b0f      	ldr	r3, [pc, #60]	; (80061b0 <xTaskIncrementTick+0x178>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d001      	beq.n	800617c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8006178:	2301      	movs	r3, #1
 800617a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800617c:	697b      	ldr	r3, [r7, #20]
}
 800617e:	4618      	mov	r0, r3
 8006180:	3718      	adds	r7, #24
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}
 8006186:	bf00      	nop
 8006188:	20000c54 	.word	0x20000c54
 800618c:	20000c30 	.word	0x20000c30
 8006190:	20000be4 	.word	0x20000be4
 8006194:	20000be8 	.word	0x20000be8
 8006198:	20000c44 	.word	0x20000c44
 800619c:	20000c4c 	.word	0x20000c4c
 80061a0:	20000c34 	.word	0x20000c34
 80061a4:	2000075c 	.word	0x2000075c
 80061a8:	20000758 	.word	0x20000758
 80061ac:	20000c3c 	.word	0x20000c3c
 80061b0:	20000c40 	.word	0x20000c40

080061b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80061b4:	b480      	push	{r7}
 80061b6:	b085      	sub	sp, #20
 80061b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80061ba:	4b27      	ldr	r3, [pc, #156]	; (8006258 <vTaskSwitchContext+0xa4>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d003      	beq.n	80061ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80061c2:	4b26      	ldr	r3, [pc, #152]	; (800625c <vTaskSwitchContext+0xa8>)
 80061c4:	2201      	movs	r2, #1
 80061c6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80061c8:	e040      	b.n	800624c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80061ca:	4b24      	ldr	r3, [pc, #144]	; (800625c <vTaskSwitchContext+0xa8>)
 80061cc:	2200      	movs	r2, #0
 80061ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80061d0:	4b23      	ldr	r3, [pc, #140]	; (8006260 <vTaskSwitchContext+0xac>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	60fb      	str	r3, [r7, #12]
 80061d6:	e00f      	b.n	80061f8 <vTaskSwitchContext+0x44>
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d109      	bne.n	80061f2 <vTaskSwitchContext+0x3e>
 80061de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e2:	f383 8811 	msr	BASEPRI, r3
 80061e6:	f3bf 8f6f 	isb	sy
 80061ea:	f3bf 8f4f 	dsb	sy
 80061ee:	607b      	str	r3, [r7, #4]
 80061f0:	e7fe      	b.n	80061f0 <vTaskSwitchContext+0x3c>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	3b01      	subs	r3, #1
 80061f6:	60fb      	str	r3, [r7, #12]
 80061f8:	491a      	ldr	r1, [pc, #104]	; (8006264 <vTaskSwitchContext+0xb0>)
 80061fa:	68fa      	ldr	r2, [r7, #12]
 80061fc:	4613      	mov	r3, r2
 80061fe:	009b      	lsls	r3, r3, #2
 8006200:	4413      	add	r3, r2
 8006202:	009b      	lsls	r3, r3, #2
 8006204:	440b      	add	r3, r1
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d0e5      	beq.n	80061d8 <vTaskSwitchContext+0x24>
 800620c:	68fa      	ldr	r2, [r7, #12]
 800620e:	4613      	mov	r3, r2
 8006210:	009b      	lsls	r3, r3, #2
 8006212:	4413      	add	r3, r2
 8006214:	009b      	lsls	r3, r3, #2
 8006216:	4a13      	ldr	r2, [pc, #76]	; (8006264 <vTaskSwitchContext+0xb0>)
 8006218:	4413      	add	r3, r2
 800621a:	60bb      	str	r3, [r7, #8]
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	685a      	ldr	r2, [r3, #4]
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	605a      	str	r2, [r3, #4]
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	685a      	ldr	r2, [r3, #4]
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	3308      	adds	r3, #8
 800622e:	429a      	cmp	r2, r3
 8006230:	d104      	bne.n	800623c <vTaskSwitchContext+0x88>
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	685a      	ldr	r2, [r3, #4]
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	605a      	str	r2, [r3, #4]
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	68db      	ldr	r3, [r3, #12]
 8006242:	4a09      	ldr	r2, [pc, #36]	; (8006268 <vTaskSwitchContext+0xb4>)
 8006244:	6013      	str	r3, [r2, #0]
 8006246:	4a06      	ldr	r2, [pc, #24]	; (8006260 <vTaskSwitchContext+0xac>)
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	6013      	str	r3, [r2, #0]
}
 800624c:	bf00      	nop
 800624e:	3714      	adds	r7, #20
 8006250:	46bd      	mov	sp, r7
 8006252:	bc80      	pop	{r7}
 8006254:	4770      	bx	lr
 8006256:	bf00      	nop
 8006258:	20000c54 	.word	0x20000c54
 800625c:	20000c40 	.word	0x20000c40
 8006260:	20000c34 	.word	0x20000c34
 8006264:	2000075c 	.word	0x2000075c
 8006268:	20000758 	.word	0x20000758

0800626c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b084      	sub	sp, #16
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d109      	bne.n	8006290 <vTaskPlaceOnEventList+0x24>
 800627c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006280:	f383 8811 	msr	BASEPRI, r3
 8006284:	f3bf 8f6f 	isb	sy
 8006288:	f3bf 8f4f 	dsb	sy
 800628c:	60fb      	str	r3, [r7, #12]
 800628e:	e7fe      	b.n	800628e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006290:	4b07      	ldr	r3, [pc, #28]	; (80062b0 <vTaskPlaceOnEventList+0x44>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	3318      	adds	r3, #24
 8006296:	4619      	mov	r1, r3
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f7fe feb3 	bl	8005004 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800629e:	2101      	movs	r1, #1
 80062a0:	6838      	ldr	r0, [r7, #0]
 80062a2:	f000 fa75 	bl	8006790 <prvAddCurrentTaskToDelayedList>
}
 80062a6:	bf00      	nop
 80062a8:	3710      	adds	r7, #16
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop
 80062b0:	20000758 	.word	0x20000758

080062b4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b086      	sub	sp, #24
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	60f8      	str	r0, [r7, #12]
 80062bc:	60b9      	str	r1, [r7, #8]
 80062be:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d109      	bne.n	80062da <vTaskPlaceOnEventListRestricted+0x26>
 80062c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062ca:	f383 8811 	msr	BASEPRI, r3
 80062ce:	f3bf 8f6f 	isb	sy
 80062d2:	f3bf 8f4f 	dsb	sy
 80062d6:	617b      	str	r3, [r7, #20]
 80062d8:	e7fe      	b.n	80062d8 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80062da:	4b0a      	ldr	r3, [pc, #40]	; (8006304 <vTaskPlaceOnEventListRestricted+0x50>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	3318      	adds	r3, #24
 80062e0:	4619      	mov	r1, r3
 80062e2:	68f8      	ldr	r0, [r7, #12]
 80062e4:	f7fe fe6b 	bl	8004fbe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d002      	beq.n	80062f4 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 80062ee:	f04f 33ff 	mov.w	r3, #4294967295
 80062f2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80062f4:	6879      	ldr	r1, [r7, #4]
 80062f6:	68b8      	ldr	r0, [r7, #8]
 80062f8:	f000 fa4a 	bl	8006790 <prvAddCurrentTaskToDelayedList>
	}
 80062fc:	bf00      	nop
 80062fe:	3718      	adds	r7, #24
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}
 8006304:	20000758 	.word	0x20000758

08006308 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b086      	sub	sp, #24
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	68db      	ldr	r3, [r3, #12]
 8006314:	68db      	ldr	r3, [r3, #12]
 8006316:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d109      	bne.n	8006332 <xTaskRemoveFromEventList+0x2a>
 800631e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006322:	f383 8811 	msr	BASEPRI, r3
 8006326:	f3bf 8f6f 	isb	sy
 800632a:	f3bf 8f4f 	dsb	sy
 800632e:	60fb      	str	r3, [r7, #12]
 8006330:	e7fe      	b.n	8006330 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	3318      	adds	r3, #24
 8006336:	4618      	mov	r0, r3
 8006338:	f7fe fe9c 	bl	8005074 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800633c:	4b1d      	ldr	r3, [pc, #116]	; (80063b4 <xTaskRemoveFromEventList+0xac>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d11d      	bne.n	8006380 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	3304      	adds	r3, #4
 8006348:	4618      	mov	r0, r3
 800634a:	f7fe fe93 	bl	8005074 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006352:	4b19      	ldr	r3, [pc, #100]	; (80063b8 <xTaskRemoveFromEventList+0xb0>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	429a      	cmp	r2, r3
 8006358:	d903      	bls.n	8006362 <xTaskRemoveFromEventList+0x5a>
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800635e:	4a16      	ldr	r2, [pc, #88]	; (80063b8 <xTaskRemoveFromEventList+0xb0>)
 8006360:	6013      	str	r3, [r2, #0]
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006366:	4613      	mov	r3, r2
 8006368:	009b      	lsls	r3, r3, #2
 800636a:	4413      	add	r3, r2
 800636c:	009b      	lsls	r3, r3, #2
 800636e:	4a13      	ldr	r2, [pc, #76]	; (80063bc <xTaskRemoveFromEventList+0xb4>)
 8006370:	441a      	add	r2, r3
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	3304      	adds	r3, #4
 8006376:	4619      	mov	r1, r3
 8006378:	4610      	mov	r0, r2
 800637a:	f7fe fe20 	bl	8004fbe <vListInsertEnd>
 800637e:	e005      	b.n	800638c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	3318      	adds	r3, #24
 8006384:	4619      	mov	r1, r3
 8006386:	480e      	ldr	r0, [pc, #56]	; (80063c0 <xTaskRemoveFromEventList+0xb8>)
 8006388:	f7fe fe19 	bl	8004fbe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006390:	4b0c      	ldr	r3, [pc, #48]	; (80063c4 <xTaskRemoveFromEventList+0xbc>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006396:	429a      	cmp	r2, r3
 8006398:	d905      	bls.n	80063a6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800639a:	2301      	movs	r3, #1
 800639c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800639e:	4b0a      	ldr	r3, [pc, #40]	; (80063c8 <xTaskRemoveFromEventList+0xc0>)
 80063a0:	2201      	movs	r2, #1
 80063a2:	601a      	str	r2, [r3, #0]
 80063a4:	e001      	b.n	80063aa <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80063a6:	2300      	movs	r3, #0
 80063a8:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80063aa:	697b      	ldr	r3, [r7, #20]
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3718      	adds	r7, #24
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}
 80063b4:	20000c54 	.word	0x20000c54
 80063b8:	20000c34 	.word	0x20000c34
 80063bc:	2000075c 	.word	0x2000075c
 80063c0:	20000bec 	.word	0x20000bec
 80063c4:	20000758 	.word	0x20000758
 80063c8:	20000c40 	.word	0x20000c40

080063cc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80063d4:	4b06      	ldr	r3, [pc, #24]	; (80063f0 <vTaskInternalSetTimeOutState+0x24>)
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80063dc:	4b05      	ldr	r3, [pc, #20]	; (80063f4 <vTaskInternalSetTimeOutState+0x28>)
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	605a      	str	r2, [r3, #4]
}
 80063e4:	bf00      	nop
 80063e6:	370c      	adds	r7, #12
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bc80      	pop	{r7}
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	20000c44 	.word	0x20000c44
 80063f4:	20000c30 	.word	0x20000c30

080063f8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b088      	sub	sp, #32
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
 8006400:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d109      	bne.n	800641c <xTaskCheckForTimeOut+0x24>
 8006408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800640c:	f383 8811 	msr	BASEPRI, r3
 8006410:	f3bf 8f6f 	isb	sy
 8006414:	f3bf 8f4f 	dsb	sy
 8006418:	613b      	str	r3, [r7, #16]
 800641a:	e7fe      	b.n	800641a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d109      	bne.n	8006436 <xTaskCheckForTimeOut+0x3e>
 8006422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006426:	f383 8811 	msr	BASEPRI, r3
 800642a:	f3bf 8f6f 	isb	sy
 800642e:	f3bf 8f4f 	dsb	sy
 8006432:	60fb      	str	r3, [r7, #12]
 8006434:	e7fe      	b.n	8006434 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8006436:	f000 fdf7 	bl	8007028 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800643a:	4b1d      	ldr	r3, [pc, #116]	; (80064b0 <xTaskCheckForTimeOut+0xb8>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	69ba      	ldr	r2, [r7, #24]
 8006446:	1ad3      	subs	r3, r2, r3
 8006448:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006452:	d102      	bne.n	800645a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006454:	2300      	movs	r3, #0
 8006456:	61fb      	str	r3, [r7, #28]
 8006458:	e023      	b.n	80064a2 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	4b15      	ldr	r3, [pc, #84]	; (80064b4 <xTaskCheckForTimeOut+0xbc>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	429a      	cmp	r2, r3
 8006464:	d007      	beq.n	8006476 <xTaskCheckForTimeOut+0x7e>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	69ba      	ldr	r2, [r7, #24]
 800646c:	429a      	cmp	r2, r3
 800646e:	d302      	bcc.n	8006476 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006470:	2301      	movs	r3, #1
 8006472:	61fb      	str	r3, [r7, #28]
 8006474:	e015      	b.n	80064a2 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	697a      	ldr	r2, [r7, #20]
 800647c:	429a      	cmp	r2, r3
 800647e:	d20b      	bcs.n	8006498 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	1ad2      	subs	r2, r2, r3
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800648c:	6878      	ldr	r0, [r7, #4]
 800648e:	f7ff ff9d 	bl	80063cc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006492:	2300      	movs	r3, #0
 8006494:	61fb      	str	r3, [r7, #28]
 8006496:	e004      	b.n	80064a2 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	2200      	movs	r2, #0
 800649c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800649e:	2301      	movs	r3, #1
 80064a0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80064a2:	f000 fdef 	bl	8007084 <vPortExitCritical>

	return xReturn;
 80064a6:	69fb      	ldr	r3, [r7, #28]
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	3720      	adds	r7, #32
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}
 80064b0:	20000c30 	.word	0x20000c30
 80064b4:	20000c44 	.word	0x20000c44

080064b8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80064b8:	b480      	push	{r7}
 80064ba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80064bc:	4b03      	ldr	r3, [pc, #12]	; (80064cc <vTaskMissedYield+0x14>)
 80064be:	2201      	movs	r2, #1
 80064c0:	601a      	str	r2, [r3, #0]
}
 80064c2:	bf00      	nop
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bc80      	pop	{r7}
 80064c8:	4770      	bx	lr
 80064ca:	bf00      	nop
 80064cc:	20000c40 	.word	0x20000c40

080064d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b082      	sub	sp, #8
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80064d8:	f000 f852 	bl	8006580 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80064dc:	4b06      	ldr	r3, [pc, #24]	; (80064f8 <prvIdleTask+0x28>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d9f9      	bls.n	80064d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80064e4:	4b05      	ldr	r3, [pc, #20]	; (80064fc <prvIdleTask+0x2c>)
 80064e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064ea:	601a      	str	r2, [r3, #0]
 80064ec:	f3bf 8f4f 	dsb	sy
 80064f0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80064f4:	e7f0      	b.n	80064d8 <prvIdleTask+0x8>
 80064f6:	bf00      	nop
 80064f8:	2000075c 	.word	0x2000075c
 80064fc:	e000ed04 	.word	0xe000ed04

08006500 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b082      	sub	sp, #8
 8006504:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006506:	2300      	movs	r3, #0
 8006508:	607b      	str	r3, [r7, #4]
 800650a:	e00c      	b.n	8006526 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800650c:	687a      	ldr	r2, [r7, #4]
 800650e:	4613      	mov	r3, r2
 8006510:	009b      	lsls	r3, r3, #2
 8006512:	4413      	add	r3, r2
 8006514:	009b      	lsls	r3, r3, #2
 8006516:	4a12      	ldr	r2, [pc, #72]	; (8006560 <prvInitialiseTaskLists+0x60>)
 8006518:	4413      	add	r3, r2
 800651a:	4618      	mov	r0, r3
 800651c:	f7fe fd24 	bl	8004f68 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	3301      	adds	r3, #1
 8006524:	607b      	str	r3, [r7, #4]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2b37      	cmp	r3, #55	; 0x37
 800652a:	d9ef      	bls.n	800650c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800652c:	480d      	ldr	r0, [pc, #52]	; (8006564 <prvInitialiseTaskLists+0x64>)
 800652e:	f7fe fd1b 	bl	8004f68 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006532:	480d      	ldr	r0, [pc, #52]	; (8006568 <prvInitialiseTaskLists+0x68>)
 8006534:	f7fe fd18 	bl	8004f68 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006538:	480c      	ldr	r0, [pc, #48]	; (800656c <prvInitialiseTaskLists+0x6c>)
 800653a:	f7fe fd15 	bl	8004f68 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800653e:	480c      	ldr	r0, [pc, #48]	; (8006570 <prvInitialiseTaskLists+0x70>)
 8006540:	f7fe fd12 	bl	8004f68 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006544:	480b      	ldr	r0, [pc, #44]	; (8006574 <prvInitialiseTaskLists+0x74>)
 8006546:	f7fe fd0f 	bl	8004f68 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800654a:	4b0b      	ldr	r3, [pc, #44]	; (8006578 <prvInitialiseTaskLists+0x78>)
 800654c:	4a05      	ldr	r2, [pc, #20]	; (8006564 <prvInitialiseTaskLists+0x64>)
 800654e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006550:	4b0a      	ldr	r3, [pc, #40]	; (800657c <prvInitialiseTaskLists+0x7c>)
 8006552:	4a05      	ldr	r2, [pc, #20]	; (8006568 <prvInitialiseTaskLists+0x68>)
 8006554:	601a      	str	r2, [r3, #0]
}
 8006556:	bf00      	nop
 8006558:	3708      	adds	r7, #8
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}
 800655e:	bf00      	nop
 8006560:	2000075c 	.word	0x2000075c
 8006564:	20000bbc 	.word	0x20000bbc
 8006568:	20000bd0 	.word	0x20000bd0
 800656c:	20000bec 	.word	0x20000bec
 8006570:	20000c00 	.word	0x20000c00
 8006574:	20000c18 	.word	0x20000c18
 8006578:	20000be4 	.word	0x20000be4
 800657c:	20000be8 	.word	0x20000be8

08006580 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b082      	sub	sp, #8
 8006584:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006586:	e019      	b.n	80065bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006588:	f000 fd4e 	bl	8007028 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800658c:	4b0f      	ldr	r3, [pc, #60]	; (80065cc <prvCheckTasksWaitingTermination+0x4c>)
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	68db      	ldr	r3, [r3, #12]
 8006592:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	3304      	adds	r3, #4
 8006598:	4618      	mov	r0, r3
 800659a:	f7fe fd6b 	bl	8005074 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800659e:	4b0c      	ldr	r3, [pc, #48]	; (80065d0 <prvCheckTasksWaitingTermination+0x50>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	3b01      	subs	r3, #1
 80065a4:	4a0a      	ldr	r2, [pc, #40]	; (80065d0 <prvCheckTasksWaitingTermination+0x50>)
 80065a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80065a8:	4b0a      	ldr	r3, [pc, #40]	; (80065d4 <prvCheckTasksWaitingTermination+0x54>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	3b01      	subs	r3, #1
 80065ae:	4a09      	ldr	r2, [pc, #36]	; (80065d4 <prvCheckTasksWaitingTermination+0x54>)
 80065b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80065b2:	f000 fd67 	bl	8007084 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f000 f80e 	bl	80065d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80065bc:	4b05      	ldr	r3, [pc, #20]	; (80065d4 <prvCheckTasksWaitingTermination+0x54>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d1e1      	bne.n	8006588 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80065c4:	bf00      	nop
 80065c6:	3708      	adds	r7, #8
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}
 80065cc:	20000c00 	.word	0x20000c00
 80065d0:	20000c2c 	.word	0x20000c2c
 80065d4:	20000c14 	.word	0x20000c14

080065d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b084      	sub	sp, #16
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d108      	bne.n	80065fc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ee:	4618      	mov	r0, r3
 80065f0:	f000 fed2 	bl	8007398 <vPortFree>
				vPortFree( pxTCB );
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f000 fecf 	bl	8007398 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80065fa:	e017      	b.n	800662c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006602:	2b01      	cmp	r3, #1
 8006604:	d103      	bne.n	800660e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f000 fec6 	bl	8007398 <vPortFree>
	}
 800660c:	e00e      	b.n	800662c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006614:	2b02      	cmp	r3, #2
 8006616:	d009      	beq.n	800662c <prvDeleteTCB+0x54>
 8006618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800661c:	f383 8811 	msr	BASEPRI, r3
 8006620:	f3bf 8f6f 	isb	sy
 8006624:	f3bf 8f4f 	dsb	sy
 8006628:	60fb      	str	r3, [r7, #12]
 800662a:	e7fe      	b.n	800662a <prvDeleteTCB+0x52>
	}
 800662c:	bf00      	nop
 800662e:	3710      	adds	r7, #16
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}

08006634 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800663a:	4b0e      	ldr	r3, [pc, #56]	; (8006674 <prvResetNextTaskUnblockTime+0x40>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d101      	bne.n	8006648 <prvResetNextTaskUnblockTime+0x14>
 8006644:	2301      	movs	r3, #1
 8006646:	e000      	b.n	800664a <prvResetNextTaskUnblockTime+0x16>
 8006648:	2300      	movs	r3, #0
 800664a:	2b00      	cmp	r3, #0
 800664c:	d004      	beq.n	8006658 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800664e:	4b0a      	ldr	r3, [pc, #40]	; (8006678 <prvResetNextTaskUnblockTime+0x44>)
 8006650:	f04f 32ff 	mov.w	r2, #4294967295
 8006654:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006656:	e008      	b.n	800666a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006658:	4b06      	ldr	r3, [pc, #24]	; (8006674 <prvResetNextTaskUnblockTime+0x40>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	68db      	ldr	r3, [r3, #12]
 800665e:	68db      	ldr	r3, [r3, #12]
 8006660:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	4a04      	ldr	r2, [pc, #16]	; (8006678 <prvResetNextTaskUnblockTime+0x44>)
 8006668:	6013      	str	r3, [r2, #0]
}
 800666a:	bf00      	nop
 800666c:	370c      	adds	r7, #12
 800666e:	46bd      	mov	sp, r7
 8006670:	bc80      	pop	{r7}
 8006672:	4770      	bx	lr
 8006674:	20000be4 	.word	0x20000be4
 8006678:	20000c4c 	.word	0x20000c4c

0800667c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800667c:	b480      	push	{r7}
 800667e:	b083      	sub	sp, #12
 8006680:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006682:	4b0b      	ldr	r3, [pc, #44]	; (80066b0 <xTaskGetSchedulerState+0x34>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d102      	bne.n	8006690 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800668a:	2301      	movs	r3, #1
 800668c:	607b      	str	r3, [r7, #4]
 800668e:	e008      	b.n	80066a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006690:	4b08      	ldr	r3, [pc, #32]	; (80066b4 <xTaskGetSchedulerState+0x38>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d102      	bne.n	800669e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006698:	2302      	movs	r3, #2
 800669a:	607b      	str	r3, [r7, #4]
 800669c:	e001      	b.n	80066a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800669e:	2300      	movs	r3, #0
 80066a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80066a2:	687b      	ldr	r3, [r7, #4]
	}
 80066a4:	4618      	mov	r0, r3
 80066a6:	370c      	adds	r7, #12
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bc80      	pop	{r7}
 80066ac:	4770      	bx	lr
 80066ae:	bf00      	nop
 80066b0:	20000c38 	.word	0x20000c38
 80066b4:	20000c54 	.word	0x20000c54

080066b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b086      	sub	sp, #24
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80066c4:	2300      	movs	r3, #0
 80066c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d054      	beq.n	8006778 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80066ce:	4b2d      	ldr	r3, [pc, #180]	; (8006784 <xTaskPriorityDisinherit+0xcc>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	693a      	ldr	r2, [r7, #16]
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d009      	beq.n	80066ec <xTaskPriorityDisinherit+0x34>
 80066d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066dc:	f383 8811 	msr	BASEPRI, r3
 80066e0:	f3bf 8f6f 	isb	sy
 80066e4:	f3bf 8f4f 	dsb	sy
 80066e8:	60fb      	str	r3, [r7, #12]
 80066ea:	e7fe      	b.n	80066ea <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d109      	bne.n	8006708 <xTaskPriorityDisinherit+0x50>
 80066f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066f8:	f383 8811 	msr	BASEPRI, r3
 80066fc:	f3bf 8f6f 	isb	sy
 8006700:	f3bf 8f4f 	dsb	sy
 8006704:	60bb      	str	r3, [r7, #8]
 8006706:	e7fe      	b.n	8006706 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800670c:	1e5a      	subs	r2, r3, #1
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800671a:	429a      	cmp	r2, r3
 800671c:	d02c      	beq.n	8006778 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006722:	2b00      	cmp	r3, #0
 8006724:	d128      	bne.n	8006778 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	3304      	adds	r3, #4
 800672a:	4618      	mov	r0, r3
 800672c:	f7fe fca2 	bl	8005074 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800673c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006748:	4b0f      	ldr	r3, [pc, #60]	; (8006788 <xTaskPriorityDisinherit+0xd0>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	429a      	cmp	r2, r3
 800674e:	d903      	bls.n	8006758 <xTaskPriorityDisinherit+0xa0>
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006754:	4a0c      	ldr	r2, [pc, #48]	; (8006788 <xTaskPriorityDisinherit+0xd0>)
 8006756:	6013      	str	r3, [r2, #0]
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800675c:	4613      	mov	r3, r2
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	4413      	add	r3, r2
 8006762:	009b      	lsls	r3, r3, #2
 8006764:	4a09      	ldr	r2, [pc, #36]	; (800678c <xTaskPriorityDisinherit+0xd4>)
 8006766:	441a      	add	r2, r3
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	3304      	adds	r3, #4
 800676c:	4619      	mov	r1, r3
 800676e:	4610      	mov	r0, r2
 8006770:	f7fe fc25 	bl	8004fbe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006774:	2301      	movs	r3, #1
 8006776:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006778:	697b      	ldr	r3, [r7, #20]
	}
 800677a:	4618      	mov	r0, r3
 800677c:	3718      	adds	r7, #24
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}
 8006782:	bf00      	nop
 8006784:	20000758 	.word	0x20000758
 8006788:	20000c34 	.word	0x20000c34
 800678c:	2000075c 	.word	0x2000075c

08006790 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b084      	sub	sp, #16
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800679a:	4b21      	ldr	r3, [pc, #132]	; (8006820 <prvAddCurrentTaskToDelayedList+0x90>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067a0:	4b20      	ldr	r3, [pc, #128]	; (8006824 <prvAddCurrentTaskToDelayedList+0x94>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	3304      	adds	r3, #4
 80067a6:	4618      	mov	r0, r3
 80067a8:	f7fe fc64 	bl	8005074 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067b2:	d10a      	bne.n	80067ca <prvAddCurrentTaskToDelayedList+0x3a>
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d007      	beq.n	80067ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067ba:	4b1a      	ldr	r3, [pc, #104]	; (8006824 <prvAddCurrentTaskToDelayedList+0x94>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	3304      	adds	r3, #4
 80067c0:	4619      	mov	r1, r3
 80067c2:	4819      	ldr	r0, [pc, #100]	; (8006828 <prvAddCurrentTaskToDelayedList+0x98>)
 80067c4:	f7fe fbfb 	bl	8004fbe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80067c8:	e026      	b.n	8006818 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80067ca:	68fa      	ldr	r2, [r7, #12]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	4413      	add	r3, r2
 80067d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80067d2:	4b14      	ldr	r3, [pc, #80]	; (8006824 <prvAddCurrentTaskToDelayedList+0x94>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	68ba      	ldr	r2, [r7, #8]
 80067d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80067da:	68ba      	ldr	r2, [r7, #8]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	429a      	cmp	r2, r3
 80067e0:	d209      	bcs.n	80067f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067e2:	4b12      	ldr	r3, [pc, #72]	; (800682c <prvAddCurrentTaskToDelayedList+0x9c>)
 80067e4:	681a      	ldr	r2, [r3, #0]
 80067e6:	4b0f      	ldr	r3, [pc, #60]	; (8006824 <prvAddCurrentTaskToDelayedList+0x94>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	3304      	adds	r3, #4
 80067ec:	4619      	mov	r1, r3
 80067ee:	4610      	mov	r0, r2
 80067f0:	f7fe fc08 	bl	8005004 <vListInsert>
}
 80067f4:	e010      	b.n	8006818 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067f6:	4b0e      	ldr	r3, [pc, #56]	; (8006830 <prvAddCurrentTaskToDelayedList+0xa0>)
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	4b0a      	ldr	r3, [pc, #40]	; (8006824 <prvAddCurrentTaskToDelayedList+0x94>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	3304      	adds	r3, #4
 8006800:	4619      	mov	r1, r3
 8006802:	4610      	mov	r0, r2
 8006804:	f7fe fbfe 	bl	8005004 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006808:	4b0a      	ldr	r3, [pc, #40]	; (8006834 <prvAddCurrentTaskToDelayedList+0xa4>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	68ba      	ldr	r2, [r7, #8]
 800680e:	429a      	cmp	r2, r3
 8006810:	d202      	bcs.n	8006818 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006812:	4a08      	ldr	r2, [pc, #32]	; (8006834 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	6013      	str	r3, [r2, #0]
}
 8006818:	bf00      	nop
 800681a:	3710      	adds	r7, #16
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}
 8006820:	20000c30 	.word	0x20000c30
 8006824:	20000758 	.word	0x20000758
 8006828:	20000c18 	.word	0x20000c18
 800682c:	20000be8 	.word	0x20000be8
 8006830:	20000be4 	.word	0x20000be4
 8006834:	20000c4c 	.word	0x20000c4c

08006838 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b08a      	sub	sp, #40	; 0x28
 800683c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800683e:	2300      	movs	r3, #0
 8006840:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006842:	f000 fac3 	bl	8006dcc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006846:	4b1c      	ldr	r3, [pc, #112]	; (80068b8 <xTimerCreateTimerTask+0x80>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d021      	beq.n	8006892 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800684e:	2300      	movs	r3, #0
 8006850:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006852:	2300      	movs	r3, #0
 8006854:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006856:	1d3a      	adds	r2, r7, #4
 8006858:	f107 0108 	add.w	r1, r7, #8
 800685c:	f107 030c 	add.w	r3, r7, #12
 8006860:	4618      	mov	r0, r3
 8006862:	f7fe fb67 	bl	8004f34 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006866:	6879      	ldr	r1, [r7, #4]
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	68fa      	ldr	r2, [r7, #12]
 800686c:	9202      	str	r2, [sp, #8]
 800686e:	9301      	str	r3, [sp, #4]
 8006870:	2302      	movs	r3, #2
 8006872:	9300      	str	r3, [sp, #0]
 8006874:	2300      	movs	r3, #0
 8006876:	460a      	mov	r2, r1
 8006878:	4910      	ldr	r1, [pc, #64]	; (80068bc <xTimerCreateTimerTask+0x84>)
 800687a:	4811      	ldr	r0, [pc, #68]	; (80068c0 <xTimerCreateTimerTask+0x88>)
 800687c:	f7ff f8f8 	bl	8005a70 <xTaskCreateStatic>
 8006880:	4602      	mov	r2, r0
 8006882:	4b10      	ldr	r3, [pc, #64]	; (80068c4 <xTimerCreateTimerTask+0x8c>)
 8006884:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006886:	4b0f      	ldr	r3, [pc, #60]	; (80068c4 <xTimerCreateTimerTask+0x8c>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d001      	beq.n	8006892 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800688e:	2301      	movs	r3, #1
 8006890:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d109      	bne.n	80068ac <xTimerCreateTimerTask+0x74>
 8006898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800689c:	f383 8811 	msr	BASEPRI, r3
 80068a0:	f3bf 8f6f 	isb	sy
 80068a4:	f3bf 8f4f 	dsb	sy
 80068a8:	613b      	str	r3, [r7, #16]
 80068aa:	e7fe      	b.n	80068aa <xTimerCreateTimerTask+0x72>
	return xReturn;
 80068ac:	697b      	ldr	r3, [r7, #20]
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3718      	adds	r7, #24
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}
 80068b6:	bf00      	nop
 80068b8:	20000c88 	.word	0x20000c88
 80068bc:	0800834c 	.word	0x0800834c
 80068c0:	080069e1 	.word	0x080069e1
 80068c4:	20000c8c 	.word	0x20000c8c

080068c8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b08a      	sub	sp, #40	; 0x28
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	60b9      	str	r1, [r7, #8]
 80068d2:	607a      	str	r2, [r7, #4]
 80068d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80068d6:	2300      	movs	r3, #0
 80068d8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d109      	bne.n	80068f4 <xTimerGenericCommand+0x2c>
 80068e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068e4:	f383 8811 	msr	BASEPRI, r3
 80068e8:	f3bf 8f6f 	isb	sy
 80068ec:	f3bf 8f4f 	dsb	sy
 80068f0:	623b      	str	r3, [r7, #32]
 80068f2:	e7fe      	b.n	80068f2 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80068f4:	4b19      	ldr	r3, [pc, #100]	; (800695c <xTimerGenericCommand+0x94>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d02a      	beq.n	8006952 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	2b05      	cmp	r3, #5
 800690c:	dc18      	bgt.n	8006940 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800690e:	f7ff feb5 	bl	800667c <xTaskGetSchedulerState>
 8006912:	4603      	mov	r3, r0
 8006914:	2b02      	cmp	r3, #2
 8006916:	d109      	bne.n	800692c <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006918:	4b10      	ldr	r3, [pc, #64]	; (800695c <xTimerGenericCommand+0x94>)
 800691a:	6818      	ldr	r0, [r3, #0]
 800691c:	f107 0110 	add.w	r1, r7, #16
 8006920:	2300      	movs	r3, #0
 8006922:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006924:	f7fe fcce 	bl	80052c4 <xQueueGenericSend>
 8006928:	6278      	str	r0, [r7, #36]	; 0x24
 800692a:	e012      	b.n	8006952 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800692c:	4b0b      	ldr	r3, [pc, #44]	; (800695c <xTimerGenericCommand+0x94>)
 800692e:	6818      	ldr	r0, [r3, #0]
 8006930:	f107 0110 	add.w	r1, r7, #16
 8006934:	2300      	movs	r3, #0
 8006936:	2200      	movs	r2, #0
 8006938:	f7fe fcc4 	bl	80052c4 <xQueueGenericSend>
 800693c:	6278      	str	r0, [r7, #36]	; 0x24
 800693e:	e008      	b.n	8006952 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006940:	4b06      	ldr	r3, [pc, #24]	; (800695c <xTimerGenericCommand+0x94>)
 8006942:	6818      	ldr	r0, [r3, #0]
 8006944:	f107 0110 	add.w	r1, r7, #16
 8006948:	2300      	movs	r3, #0
 800694a:	683a      	ldr	r2, [r7, #0]
 800694c:	f7fe fdb4 	bl	80054b8 <xQueueGenericSendFromISR>
 8006950:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006954:	4618      	mov	r0, r3
 8006956:	3728      	adds	r7, #40	; 0x28
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}
 800695c:	20000c88 	.word	0x20000c88

08006960 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b088      	sub	sp, #32
 8006964:	af02      	add	r7, sp, #8
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800696a:	4b1c      	ldr	r3, [pc, #112]	; (80069dc <prvProcessExpiredTimer+0x7c>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	68db      	ldr	r3, [r3, #12]
 8006972:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	3304      	adds	r3, #4
 8006978:	4618      	mov	r0, r3
 800697a:	f7fe fb7b 	bl	8005074 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	69db      	ldr	r3, [r3, #28]
 8006982:	2b01      	cmp	r3, #1
 8006984:	d121      	bne.n	80069ca <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	699a      	ldr	r2, [r3, #24]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	18d1      	adds	r1, r2, r3
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	683a      	ldr	r2, [r7, #0]
 8006992:	6978      	ldr	r0, [r7, #20]
 8006994:	f000 f8c8 	bl	8006b28 <prvInsertTimerInActiveList>
 8006998:	4603      	mov	r3, r0
 800699a:	2b00      	cmp	r3, #0
 800699c:	d015      	beq.n	80069ca <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800699e:	2300      	movs	r3, #0
 80069a0:	9300      	str	r3, [sp, #0]
 80069a2:	2300      	movs	r3, #0
 80069a4:	687a      	ldr	r2, [r7, #4]
 80069a6:	2100      	movs	r1, #0
 80069a8:	6978      	ldr	r0, [r7, #20]
 80069aa:	f7ff ff8d 	bl	80068c8 <xTimerGenericCommand>
 80069ae:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d109      	bne.n	80069ca <prvProcessExpiredTimer+0x6a>
 80069b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ba:	f383 8811 	msr	BASEPRI, r3
 80069be:	f3bf 8f6f 	isb	sy
 80069c2:	f3bf 8f4f 	dsb	sy
 80069c6:	60fb      	str	r3, [r7, #12]
 80069c8:	e7fe      	b.n	80069c8 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80069ca:	697b      	ldr	r3, [r7, #20]
 80069cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ce:	6978      	ldr	r0, [r7, #20]
 80069d0:	4798      	blx	r3
}
 80069d2:	bf00      	nop
 80069d4:	3718      	adds	r7, #24
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}
 80069da:	bf00      	nop
 80069dc:	20000c80 	.word	0x20000c80

080069e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80069e8:	f107 0308 	add.w	r3, r7, #8
 80069ec:	4618      	mov	r0, r3
 80069ee:	f000 f857 	bl	8006aa0 <prvGetNextExpireTime>
 80069f2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	4619      	mov	r1, r3
 80069f8:	68f8      	ldr	r0, [r7, #12]
 80069fa:	f000 f803 	bl	8006a04 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80069fe:	f000 f8d5 	bl	8006bac <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a02:	e7f1      	b.n	80069e8 <prvTimerTask+0x8>

08006a04 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b084      	sub	sp, #16
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
 8006a0c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006a0e:	f7ff fa5b 	bl	8005ec8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006a12:	f107 0308 	add.w	r3, r7, #8
 8006a16:	4618      	mov	r0, r3
 8006a18:	f000 f866 	bl	8006ae8 <prvSampleTimeNow>
 8006a1c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d130      	bne.n	8006a86 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d10a      	bne.n	8006a40 <prvProcessTimerOrBlockTask+0x3c>
 8006a2a:	687a      	ldr	r2, [r7, #4]
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	d806      	bhi.n	8006a40 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006a32:	f7ff fa57 	bl	8005ee4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006a36:	68f9      	ldr	r1, [r7, #12]
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f7ff ff91 	bl	8006960 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006a3e:	e024      	b.n	8006a8a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d008      	beq.n	8006a58 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006a46:	4b13      	ldr	r3, [pc, #76]	; (8006a94 <prvProcessTimerOrBlockTask+0x90>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	bf0c      	ite	eq
 8006a50:	2301      	moveq	r3, #1
 8006a52:	2300      	movne	r3, #0
 8006a54:	b2db      	uxtb	r3, r3
 8006a56:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006a58:	4b0f      	ldr	r3, [pc, #60]	; (8006a98 <prvProcessTimerOrBlockTask+0x94>)
 8006a5a:	6818      	ldr	r0, [r3, #0]
 8006a5c:	687a      	ldr	r2, [r7, #4]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	1ad3      	subs	r3, r2, r3
 8006a62:	683a      	ldr	r2, [r7, #0]
 8006a64:	4619      	mov	r1, r3
 8006a66:	f7fe ffcf 	bl	8005a08 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006a6a:	f7ff fa3b 	bl	8005ee4 <xTaskResumeAll>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d10a      	bne.n	8006a8a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006a74:	4b09      	ldr	r3, [pc, #36]	; (8006a9c <prvProcessTimerOrBlockTask+0x98>)
 8006a76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a7a:	601a      	str	r2, [r3, #0]
 8006a7c:	f3bf 8f4f 	dsb	sy
 8006a80:	f3bf 8f6f 	isb	sy
}
 8006a84:	e001      	b.n	8006a8a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006a86:	f7ff fa2d 	bl	8005ee4 <xTaskResumeAll>
}
 8006a8a:	bf00      	nop
 8006a8c:	3710      	adds	r7, #16
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bd80      	pop	{r7, pc}
 8006a92:	bf00      	nop
 8006a94:	20000c84 	.word	0x20000c84
 8006a98:	20000c88 	.word	0x20000c88
 8006a9c:	e000ed04 	.word	0xe000ed04

08006aa0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b085      	sub	sp, #20
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006aa8:	4b0e      	ldr	r3, [pc, #56]	; (8006ae4 <prvGetNextExpireTime+0x44>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	bf0c      	ite	eq
 8006ab2:	2301      	moveq	r3, #1
 8006ab4:	2300      	movne	r3, #0
 8006ab6:	b2db      	uxtb	r3, r3
 8006ab8:	461a      	mov	r2, r3
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d105      	bne.n	8006ad2 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006ac6:	4b07      	ldr	r3, [pc, #28]	; (8006ae4 <prvGetNextExpireTime+0x44>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	68db      	ldr	r3, [r3, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	60fb      	str	r3, [r7, #12]
 8006ad0:	e001      	b.n	8006ad6 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3714      	adds	r7, #20
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bc80      	pop	{r7}
 8006ae0:	4770      	bx	lr
 8006ae2:	bf00      	nop
 8006ae4:	20000c80 	.word	0x20000c80

08006ae8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b084      	sub	sp, #16
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006af0:	f7ff fa94 	bl	800601c <xTaskGetTickCount>
 8006af4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006af6:	4b0b      	ldr	r3, [pc, #44]	; (8006b24 <prvSampleTimeNow+0x3c>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	68fa      	ldr	r2, [r7, #12]
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d205      	bcs.n	8006b0c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006b00:	f000 f904 	bl	8006d0c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2201      	movs	r2, #1
 8006b08:	601a      	str	r2, [r3, #0]
 8006b0a:	e002      	b.n	8006b12 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006b12:	4a04      	ldr	r2, [pc, #16]	; (8006b24 <prvSampleTimeNow+0x3c>)
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006b18:	68fb      	ldr	r3, [r7, #12]
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3710      	adds	r7, #16
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}
 8006b22:	bf00      	nop
 8006b24:	20000c90 	.word	0x20000c90

08006b28 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b086      	sub	sp, #24
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	60f8      	str	r0, [r7, #12]
 8006b30:	60b9      	str	r1, [r7, #8]
 8006b32:	607a      	str	r2, [r7, #4]
 8006b34:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006b36:	2300      	movs	r3, #0
 8006b38:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	68ba      	ldr	r2, [r7, #8]
 8006b3e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	68fa      	ldr	r2, [r7, #12]
 8006b44:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006b46:	68ba      	ldr	r2, [r7, #8]
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d812      	bhi.n	8006b74 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	1ad2      	subs	r2, r2, r3
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	699b      	ldr	r3, [r3, #24]
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d302      	bcc.n	8006b62 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	617b      	str	r3, [r7, #20]
 8006b60:	e01b      	b.n	8006b9a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006b62:	4b10      	ldr	r3, [pc, #64]	; (8006ba4 <prvInsertTimerInActiveList+0x7c>)
 8006b64:	681a      	ldr	r2, [r3, #0]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	3304      	adds	r3, #4
 8006b6a:	4619      	mov	r1, r3
 8006b6c:	4610      	mov	r0, r2
 8006b6e:	f7fe fa49 	bl	8005004 <vListInsert>
 8006b72:	e012      	b.n	8006b9a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	d206      	bcs.n	8006b8a <prvInsertTimerInActiveList+0x62>
 8006b7c:	68ba      	ldr	r2, [r7, #8]
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d302      	bcc.n	8006b8a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006b84:	2301      	movs	r3, #1
 8006b86:	617b      	str	r3, [r7, #20]
 8006b88:	e007      	b.n	8006b9a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006b8a:	4b07      	ldr	r3, [pc, #28]	; (8006ba8 <prvInsertTimerInActiveList+0x80>)
 8006b8c:	681a      	ldr	r2, [r3, #0]
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	3304      	adds	r3, #4
 8006b92:	4619      	mov	r1, r3
 8006b94:	4610      	mov	r0, r2
 8006b96:	f7fe fa35 	bl	8005004 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006b9a:	697b      	ldr	r3, [r7, #20]
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3718      	adds	r7, #24
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}
 8006ba4:	20000c84 	.word	0x20000c84
 8006ba8:	20000c80 	.word	0x20000c80

08006bac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b08e      	sub	sp, #56	; 0x38
 8006bb0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006bb2:	e099      	b.n	8006ce8 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	da17      	bge.n	8006bea <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006bba:	1d3b      	adds	r3, r7, #4
 8006bbc:	3304      	adds	r3, #4
 8006bbe:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d109      	bne.n	8006bda <prvProcessReceivedCommands+0x2e>
 8006bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bca:	f383 8811 	msr	BASEPRI, r3
 8006bce:	f3bf 8f6f 	isb	sy
 8006bd2:	f3bf 8f4f 	dsb	sy
 8006bd6:	61fb      	str	r3, [r7, #28]
 8006bd8:	e7fe      	b.n	8006bd8 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006bda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006be0:	6850      	ldr	r0, [r2, #4]
 8006be2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006be4:	6892      	ldr	r2, [r2, #8]
 8006be6:	4611      	mov	r1, r2
 8006be8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	db7a      	blt.n	8006ce6 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf6:	695b      	ldr	r3, [r3, #20]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d004      	beq.n	8006c06 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bfe:	3304      	adds	r3, #4
 8006c00:	4618      	mov	r0, r3
 8006c02:	f7fe fa37 	bl	8005074 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006c06:	463b      	mov	r3, r7
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f7ff ff6d 	bl	8006ae8 <prvSampleTimeNow>
 8006c0e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2b09      	cmp	r3, #9
 8006c14:	d868      	bhi.n	8006ce8 <prvProcessReceivedCommands+0x13c>
 8006c16:	a201      	add	r2, pc, #4	; (adr r2, 8006c1c <prvProcessReceivedCommands+0x70>)
 8006c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c1c:	08006c45 	.word	0x08006c45
 8006c20:	08006c45 	.word	0x08006c45
 8006c24:	08006c45 	.word	0x08006c45
 8006c28:	08006ce9 	.word	0x08006ce9
 8006c2c:	08006c9f 	.word	0x08006c9f
 8006c30:	08006cd5 	.word	0x08006cd5
 8006c34:	08006c45 	.word	0x08006c45
 8006c38:	08006c45 	.word	0x08006c45
 8006c3c:	08006ce9 	.word	0x08006ce9
 8006c40:	08006c9f 	.word	0x08006c9f
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006c44:	68ba      	ldr	r2, [r7, #8]
 8006c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c48:	699b      	ldr	r3, [r3, #24]
 8006c4a:	18d1      	adds	r1, r2, r3
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c52:	f7ff ff69 	bl	8006b28 <prvInsertTimerInActiveList>
 8006c56:	4603      	mov	r3, r0
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d045      	beq.n	8006ce8 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c62:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006c64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c66:	69db      	ldr	r3, [r3, #28]
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	d13d      	bne.n	8006ce8 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006c6c:	68ba      	ldr	r2, [r7, #8]
 8006c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c70:	699b      	ldr	r3, [r3, #24]
 8006c72:	441a      	add	r2, r3
 8006c74:	2300      	movs	r3, #0
 8006c76:	9300      	str	r3, [sp, #0]
 8006c78:	2300      	movs	r3, #0
 8006c7a:	2100      	movs	r1, #0
 8006c7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c7e:	f7ff fe23 	bl	80068c8 <xTimerGenericCommand>
 8006c82:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006c84:	6a3b      	ldr	r3, [r7, #32]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d12e      	bne.n	8006ce8 <prvProcessReceivedCommands+0x13c>
 8006c8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c8e:	f383 8811 	msr	BASEPRI, r3
 8006c92:	f3bf 8f6f 	isb	sy
 8006c96:	f3bf 8f4f 	dsb	sy
 8006c9a:	61bb      	str	r3, [r7, #24]
 8006c9c:	e7fe      	b.n	8006c9c <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006c9e:	68ba      	ldr	r2, [r7, #8]
 8006ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ca2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ca6:	699b      	ldr	r3, [r3, #24]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d109      	bne.n	8006cc0 <prvProcessReceivedCommands+0x114>
 8006cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cb0:	f383 8811 	msr	BASEPRI, r3
 8006cb4:	f3bf 8f6f 	isb	sy
 8006cb8:	f3bf 8f4f 	dsb	sy
 8006cbc:	617b      	str	r3, [r7, #20]
 8006cbe:	e7fe      	b.n	8006cbe <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cc2:	699a      	ldr	r2, [r3, #24]
 8006cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc6:	18d1      	adds	r1, r2, r3
 8006cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ccc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cce:	f7ff ff2b 	bl	8006b28 <prvInsertTimerInActiveList>
					break;
 8006cd2:	e009      	b.n	8006ce8 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cd6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d104      	bne.n	8006ce8 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8006cde:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006ce0:	f000 fb5a 	bl	8007398 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006ce4:	e000      	b.n	8006ce8 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006ce6:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006ce8:	4b07      	ldr	r3, [pc, #28]	; (8006d08 <prvProcessReceivedCommands+0x15c>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	1d39      	adds	r1, r7, #4
 8006cee:	2200      	movs	r2, #0
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7fe fc75 	bl	80055e0 <xQueueReceive>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	f47f af5b 	bne.w	8006bb4 <prvProcessReceivedCommands+0x8>
	}
}
 8006cfe:	bf00      	nop
 8006d00:	3730      	adds	r7, #48	; 0x30
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}
 8006d06:	bf00      	nop
 8006d08:	20000c88 	.word	0x20000c88

08006d0c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b088      	sub	sp, #32
 8006d10:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006d12:	e044      	b.n	8006d9e <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006d14:	4b2b      	ldr	r3, [pc, #172]	; (8006dc4 <prvSwitchTimerLists+0xb8>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006d1e:	4b29      	ldr	r3, [pc, #164]	; (8006dc4 <prvSwitchTimerLists+0xb8>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	68db      	ldr	r3, [r3, #12]
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	3304      	adds	r3, #4
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	f7fe f9a1 	bl	8005074 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d36:	68f8      	ldr	r0, [r7, #12]
 8006d38:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	69db      	ldr	r3, [r3, #28]
 8006d3e:	2b01      	cmp	r3, #1
 8006d40:	d12d      	bne.n	8006d9e <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	699b      	ldr	r3, [r3, #24]
 8006d46:	693a      	ldr	r2, [r7, #16]
 8006d48:	4413      	add	r3, r2
 8006d4a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006d4c:	68ba      	ldr	r2, [r7, #8]
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	429a      	cmp	r2, r3
 8006d52:	d90e      	bls.n	8006d72 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	68ba      	ldr	r2, [r7, #8]
 8006d58:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	68fa      	ldr	r2, [r7, #12]
 8006d5e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006d60:	4b18      	ldr	r3, [pc, #96]	; (8006dc4 <prvSwitchTimerLists+0xb8>)
 8006d62:	681a      	ldr	r2, [r3, #0]
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	3304      	adds	r3, #4
 8006d68:	4619      	mov	r1, r3
 8006d6a:	4610      	mov	r0, r2
 8006d6c:	f7fe f94a 	bl	8005004 <vListInsert>
 8006d70:	e015      	b.n	8006d9e <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006d72:	2300      	movs	r3, #0
 8006d74:	9300      	str	r3, [sp, #0]
 8006d76:	2300      	movs	r3, #0
 8006d78:	693a      	ldr	r2, [r7, #16]
 8006d7a:	2100      	movs	r1, #0
 8006d7c:	68f8      	ldr	r0, [r7, #12]
 8006d7e:	f7ff fda3 	bl	80068c8 <xTimerGenericCommand>
 8006d82:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d109      	bne.n	8006d9e <prvSwitchTimerLists+0x92>
 8006d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d8e:	f383 8811 	msr	BASEPRI, r3
 8006d92:	f3bf 8f6f 	isb	sy
 8006d96:	f3bf 8f4f 	dsb	sy
 8006d9a:	603b      	str	r3, [r7, #0]
 8006d9c:	e7fe      	b.n	8006d9c <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006d9e:	4b09      	ldr	r3, [pc, #36]	; (8006dc4 <prvSwitchTimerLists+0xb8>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d1b5      	bne.n	8006d14 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006da8:	4b06      	ldr	r3, [pc, #24]	; (8006dc4 <prvSwitchTimerLists+0xb8>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006dae:	4b06      	ldr	r3, [pc, #24]	; (8006dc8 <prvSwitchTimerLists+0xbc>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a04      	ldr	r2, [pc, #16]	; (8006dc4 <prvSwitchTimerLists+0xb8>)
 8006db4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006db6:	4a04      	ldr	r2, [pc, #16]	; (8006dc8 <prvSwitchTimerLists+0xbc>)
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	6013      	str	r3, [r2, #0]
}
 8006dbc:	bf00      	nop
 8006dbe:	3718      	adds	r7, #24
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}
 8006dc4:	20000c80 	.word	0x20000c80
 8006dc8:	20000c84 	.word	0x20000c84

08006dcc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b082      	sub	sp, #8
 8006dd0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006dd2:	f000 f929 	bl	8007028 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006dd6:	4b15      	ldr	r3, [pc, #84]	; (8006e2c <prvCheckForValidListAndQueue+0x60>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d120      	bne.n	8006e20 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006dde:	4814      	ldr	r0, [pc, #80]	; (8006e30 <prvCheckForValidListAndQueue+0x64>)
 8006de0:	f7fe f8c2 	bl	8004f68 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006de4:	4813      	ldr	r0, [pc, #76]	; (8006e34 <prvCheckForValidListAndQueue+0x68>)
 8006de6:	f7fe f8bf 	bl	8004f68 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006dea:	4b13      	ldr	r3, [pc, #76]	; (8006e38 <prvCheckForValidListAndQueue+0x6c>)
 8006dec:	4a10      	ldr	r2, [pc, #64]	; (8006e30 <prvCheckForValidListAndQueue+0x64>)
 8006dee:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006df0:	4b12      	ldr	r3, [pc, #72]	; (8006e3c <prvCheckForValidListAndQueue+0x70>)
 8006df2:	4a10      	ldr	r2, [pc, #64]	; (8006e34 <prvCheckForValidListAndQueue+0x68>)
 8006df4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006df6:	2300      	movs	r3, #0
 8006df8:	9300      	str	r3, [sp, #0]
 8006dfa:	4b11      	ldr	r3, [pc, #68]	; (8006e40 <prvCheckForValidListAndQueue+0x74>)
 8006dfc:	4a11      	ldr	r2, [pc, #68]	; (8006e44 <prvCheckForValidListAndQueue+0x78>)
 8006dfe:	2110      	movs	r1, #16
 8006e00:	200a      	movs	r0, #10
 8006e02:	f7fe f9c9 	bl	8005198 <xQueueGenericCreateStatic>
 8006e06:	4602      	mov	r2, r0
 8006e08:	4b08      	ldr	r3, [pc, #32]	; (8006e2c <prvCheckForValidListAndQueue+0x60>)
 8006e0a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006e0c:	4b07      	ldr	r3, [pc, #28]	; (8006e2c <prvCheckForValidListAndQueue+0x60>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d005      	beq.n	8006e20 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006e14:	4b05      	ldr	r3, [pc, #20]	; (8006e2c <prvCheckForValidListAndQueue+0x60>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	490b      	ldr	r1, [pc, #44]	; (8006e48 <prvCheckForValidListAndQueue+0x7c>)
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f7fe fdcc 	bl	80059b8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006e20:	f000 f930 	bl	8007084 <vPortExitCritical>
}
 8006e24:	bf00      	nop
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bd80      	pop	{r7, pc}
 8006e2a:	bf00      	nop
 8006e2c:	20000c88 	.word	0x20000c88
 8006e30:	20000c58 	.word	0x20000c58
 8006e34:	20000c6c 	.word	0x20000c6c
 8006e38:	20000c80 	.word	0x20000c80
 8006e3c:	20000c84 	.word	0x20000c84
 8006e40:	20000d34 	.word	0x20000d34
 8006e44:	20000c94 	.word	0x20000c94
 8006e48:	08008354 	.word	0x08008354

08006e4c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b085      	sub	sp, #20
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	60b9      	str	r1, [r7, #8]
 8006e56:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	3b04      	subs	r3, #4
 8006e5c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006e64:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	3b04      	subs	r3, #4
 8006e6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	f023 0201 	bic.w	r2, r3, #1
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	3b04      	subs	r3, #4
 8006e7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006e7c:	4a08      	ldr	r2, [pc, #32]	; (8006ea0 <pxPortInitialiseStack+0x54>)
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	3b14      	subs	r3, #20
 8006e86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006e88:	687a      	ldr	r2, [r7, #4]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	3b20      	subs	r3, #32
 8006e92:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006e94:	68fb      	ldr	r3, [r7, #12]
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3714      	adds	r7, #20
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bc80      	pop	{r7}
 8006e9e:	4770      	bx	lr
 8006ea0:	08006ea5 	.word	0x08006ea5

08006ea4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b085      	sub	sp, #20
 8006ea8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006eae:	4b10      	ldr	r3, [pc, #64]	; (8006ef0 <prvTaskExitError+0x4c>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eb6:	d009      	beq.n	8006ecc <prvTaskExitError+0x28>
 8006eb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ebc:	f383 8811 	msr	BASEPRI, r3
 8006ec0:	f3bf 8f6f 	isb	sy
 8006ec4:	f3bf 8f4f 	dsb	sy
 8006ec8:	60fb      	str	r3, [r7, #12]
 8006eca:	e7fe      	b.n	8006eca <prvTaskExitError+0x26>
 8006ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ed0:	f383 8811 	msr	BASEPRI, r3
 8006ed4:	f3bf 8f6f 	isb	sy
 8006ed8:	f3bf 8f4f 	dsb	sy
 8006edc:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006ede:	bf00      	nop
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d0fc      	beq.n	8006ee0 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006ee6:	bf00      	nop
 8006ee8:	3714      	adds	r7, #20
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bc80      	pop	{r7}
 8006eee:	4770      	bx	lr
 8006ef0:	20000048 	.word	0x20000048
	...

08006f00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006f00:	4b07      	ldr	r3, [pc, #28]	; (8006f20 <pxCurrentTCBConst2>)
 8006f02:	6819      	ldr	r1, [r3, #0]
 8006f04:	6808      	ldr	r0, [r1, #0]
 8006f06:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006f0a:	f380 8809 	msr	PSP, r0
 8006f0e:	f3bf 8f6f 	isb	sy
 8006f12:	f04f 0000 	mov.w	r0, #0
 8006f16:	f380 8811 	msr	BASEPRI, r0
 8006f1a:	f04e 0e0d 	orr.w	lr, lr, #13
 8006f1e:	4770      	bx	lr

08006f20 <pxCurrentTCBConst2>:
 8006f20:	20000758 	.word	0x20000758
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006f24:	bf00      	nop
 8006f26:	bf00      	nop

08006f28 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006f28:	4806      	ldr	r0, [pc, #24]	; (8006f44 <prvPortStartFirstTask+0x1c>)
 8006f2a:	6800      	ldr	r0, [r0, #0]
 8006f2c:	6800      	ldr	r0, [r0, #0]
 8006f2e:	f380 8808 	msr	MSP, r0
 8006f32:	b662      	cpsie	i
 8006f34:	b661      	cpsie	f
 8006f36:	f3bf 8f4f 	dsb	sy
 8006f3a:	f3bf 8f6f 	isb	sy
 8006f3e:	df00      	svc	0
 8006f40:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006f42:	bf00      	nop
 8006f44:	e000ed08 	.word	0xe000ed08

08006f48 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b084      	sub	sp, #16
 8006f4c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006f4e:	4b31      	ldr	r3, [pc, #196]	; (8007014 <xPortStartScheduler+0xcc>)
 8006f50:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	781b      	ldrb	r3, [r3, #0]
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	22ff      	movs	r2, #255	; 0xff
 8006f5e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	781b      	ldrb	r3, [r3, #0]
 8006f64:	b2db      	uxtb	r3, r3
 8006f66:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006f68:	78fb      	ldrb	r3, [r7, #3]
 8006f6a:	b2db      	uxtb	r3, r3
 8006f6c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006f70:	b2da      	uxtb	r2, r3
 8006f72:	4b29      	ldr	r3, [pc, #164]	; (8007018 <xPortStartScheduler+0xd0>)
 8006f74:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006f76:	4b29      	ldr	r3, [pc, #164]	; (800701c <xPortStartScheduler+0xd4>)
 8006f78:	2207      	movs	r2, #7
 8006f7a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f7c:	e009      	b.n	8006f92 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006f7e:	4b27      	ldr	r3, [pc, #156]	; (800701c <xPortStartScheduler+0xd4>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	3b01      	subs	r3, #1
 8006f84:	4a25      	ldr	r2, [pc, #148]	; (800701c <xPortStartScheduler+0xd4>)
 8006f86:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006f88:	78fb      	ldrb	r3, [r7, #3]
 8006f8a:	b2db      	uxtb	r3, r3
 8006f8c:	005b      	lsls	r3, r3, #1
 8006f8e:	b2db      	uxtb	r3, r3
 8006f90:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f92:	78fb      	ldrb	r3, [r7, #3]
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f9a:	2b80      	cmp	r3, #128	; 0x80
 8006f9c:	d0ef      	beq.n	8006f7e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006f9e:	4b1f      	ldr	r3, [pc, #124]	; (800701c <xPortStartScheduler+0xd4>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f1c3 0307 	rsb	r3, r3, #7
 8006fa6:	2b04      	cmp	r3, #4
 8006fa8:	d009      	beq.n	8006fbe <xPortStartScheduler+0x76>
 8006faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fae:	f383 8811 	msr	BASEPRI, r3
 8006fb2:	f3bf 8f6f 	isb	sy
 8006fb6:	f3bf 8f4f 	dsb	sy
 8006fba:	60bb      	str	r3, [r7, #8]
 8006fbc:	e7fe      	b.n	8006fbc <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006fbe:	4b17      	ldr	r3, [pc, #92]	; (800701c <xPortStartScheduler+0xd4>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	021b      	lsls	r3, r3, #8
 8006fc4:	4a15      	ldr	r2, [pc, #84]	; (800701c <xPortStartScheduler+0xd4>)
 8006fc6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006fc8:	4b14      	ldr	r3, [pc, #80]	; (800701c <xPortStartScheduler+0xd4>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006fd0:	4a12      	ldr	r2, [pc, #72]	; (800701c <xPortStartScheduler+0xd4>)
 8006fd2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	b2da      	uxtb	r2, r3
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006fdc:	4b10      	ldr	r3, [pc, #64]	; (8007020 <xPortStartScheduler+0xd8>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a0f      	ldr	r2, [pc, #60]	; (8007020 <xPortStartScheduler+0xd8>)
 8006fe2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006fe6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006fe8:	4b0d      	ldr	r3, [pc, #52]	; (8007020 <xPortStartScheduler+0xd8>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4a0c      	ldr	r2, [pc, #48]	; (8007020 <xPortStartScheduler+0xd8>)
 8006fee:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006ff2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006ff4:	f000 f8b0 	bl	8007158 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006ff8:	4b0a      	ldr	r3, [pc, #40]	; (8007024 <xPortStartScheduler+0xdc>)
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006ffe:	f7ff ff93 	bl	8006f28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007002:	f7ff f8d7 	bl	80061b4 <vTaskSwitchContext>
	prvTaskExitError();
 8007006:	f7ff ff4d 	bl	8006ea4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800700a:	2300      	movs	r3, #0
}
 800700c:	4618      	mov	r0, r3
 800700e:	3710      	adds	r7, #16
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}
 8007014:	e000e400 	.word	0xe000e400
 8007018:	20000d84 	.word	0x20000d84
 800701c:	20000d88 	.word	0x20000d88
 8007020:	e000ed20 	.word	0xe000ed20
 8007024:	20000048 	.word	0x20000048

08007028 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007028:	b480      	push	{r7}
 800702a:	b083      	sub	sp, #12
 800702c:	af00      	add	r7, sp, #0
 800702e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007032:	f383 8811 	msr	BASEPRI, r3
 8007036:	f3bf 8f6f 	isb	sy
 800703a:	f3bf 8f4f 	dsb	sy
 800703e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007040:	4b0e      	ldr	r3, [pc, #56]	; (800707c <vPortEnterCritical+0x54>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	3301      	adds	r3, #1
 8007046:	4a0d      	ldr	r2, [pc, #52]	; (800707c <vPortEnterCritical+0x54>)
 8007048:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800704a:	4b0c      	ldr	r3, [pc, #48]	; (800707c <vPortEnterCritical+0x54>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	2b01      	cmp	r3, #1
 8007050:	d10e      	bne.n	8007070 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007052:	4b0b      	ldr	r3, [pc, #44]	; (8007080 <vPortEnterCritical+0x58>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	b2db      	uxtb	r3, r3
 8007058:	2b00      	cmp	r3, #0
 800705a:	d009      	beq.n	8007070 <vPortEnterCritical+0x48>
 800705c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007060:	f383 8811 	msr	BASEPRI, r3
 8007064:	f3bf 8f6f 	isb	sy
 8007068:	f3bf 8f4f 	dsb	sy
 800706c:	603b      	str	r3, [r7, #0]
 800706e:	e7fe      	b.n	800706e <vPortEnterCritical+0x46>
	}
}
 8007070:	bf00      	nop
 8007072:	370c      	adds	r7, #12
 8007074:	46bd      	mov	sp, r7
 8007076:	bc80      	pop	{r7}
 8007078:	4770      	bx	lr
 800707a:	bf00      	nop
 800707c:	20000048 	.word	0x20000048
 8007080:	e000ed04 	.word	0xe000ed04

08007084 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007084:	b480      	push	{r7}
 8007086:	b083      	sub	sp, #12
 8007088:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800708a:	4b10      	ldr	r3, [pc, #64]	; (80070cc <vPortExitCritical+0x48>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d109      	bne.n	80070a6 <vPortExitCritical+0x22>
 8007092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007096:	f383 8811 	msr	BASEPRI, r3
 800709a:	f3bf 8f6f 	isb	sy
 800709e:	f3bf 8f4f 	dsb	sy
 80070a2:	607b      	str	r3, [r7, #4]
 80070a4:	e7fe      	b.n	80070a4 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80070a6:	4b09      	ldr	r3, [pc, #36]	; (80070cc <vPortExitCritical+0x48>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	3b01      	subs	r3, #1
 80070ac:	4a07      	ldr	r2, [pc, #28]	; (80070cc <vPortExitCritical+0x48>)
 80070ae:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80070b0:	4b06      	ldr	r3, [pc, #24]	; (80070cc <vPortExitCritical+0x48>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d104      	bne.n	80070c2 <vPortExitCritical+0x3e>
 80070b8:	2300      	movs	r3, #0
 80070ba:	603b      	str	r3, [r7, #0]
	__asm volatile
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80070c2:	bf00      	nop
 80070c4:	370c      	adds	r7, #12
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bc80      	pop	{r7}
 80070ca:	4770      	bx	lr
 80070cc:	20000048 	.word	0x20000048

080070d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80070d0:	f3ef 8009 	mrs	r0, PSP
 80070d4:	f3bf 8f6f 	isb	sy
 80070d8:	4b0d      	ldr	r3, [pc, #52]	; (8007110 <pxCurrentTCBConst>)
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80070e0:	6010      	str	r0, [r2, #0]
 80070e2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80070e6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80070ea:	f380 8811 	msr	BASEPRI, r0
 80070ee:	f7ff f861 	bl	80061b4 <vTaskSwitchContext>
 80070f2:	f04f 0000 	mov.w	r0, #0
 80070f6:	f380 8811 	msr	BASEPRI, r0
 80070fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80070fe:	6819      	ldr	r1, [r3, #0]
 8007100:	6808      	ldr	r0, [r1, #0]
 8007102:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007106:	f380 8809 	msr	PSP, r0
 800710a:	f3bf 8f6f 	isb	sy
 800710e:	4770      	bx	lr

08007110 <pxCurrentTCBConst>:
 8007110:	20000758 	.word	0x20000758
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007114:	bf00      	nop
 8007116:	bf00      	nop

08007118 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b082      	sub	sp, #8
 800711c:	af00      	add	r7, sp, #0
	__asm volatile
 800711e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007122:	f383 8811 	msr	BASEPRI, r3
 8007126:	f3bf 8f6f 	isb	sy
 800712a:	f3bf 8f4f 	dsb	sy
 800712e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007130:	f7fe ff82 	bl	8006038 <xTaskIncrementTick>
 8007134:	4603      	mov	r3, r0
 8007136:	2b00      	cmp	r3, #0
 8007138:	d003      	beq.n	8007142 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800713a:	4b06      	ldr	r3, [pc, #24]	; (8007154 <SysTick_Handler+0x3c>)
 800713c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007140:	601a      	str	r2, [r3, #0]
 8007142:	2300      	movs	r3, #0
 8007144:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800714c:	bf00      	nop
 800714e:	3708      	adds	r7, #8
 8007150:	46bd      	mov	sp, r7
 8007152:	bd80      	pop	{r7, pc}
 8007154:	e000ed04 	.word	0xe000ed04

08007158 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007158:	b480      	push	{r7}
 800715a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800715c:	4b0a      	ldr	r3, [pc, #40]	; (8007188 <vPortSetupTimerInterrupt+0x30>)
 800715e:	2200      	movs	r2, #0
 8007160:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007162:	4b0a      	ldr	r3, [pc, #40]	; (800718c <vPortSetupTimerInterrupt+0x34>)
 8007164:	2200      	movs	r2, #0
 8007166:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007168:	4b09      	ldr	r3, [pc, #36]	; (8007190 <vPortSetupTimerInterrupt+0x38>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a09      	ldr	r2, [pc, #36]	; (8007194 <vPortSetupTimerInterrupt+0x3c>)
 800716e:	fba2 2303 	umull	r2, r3, r2, r3
 8007172:	099b      	lsrs	r3, r3, #6
 8007174:	4a08      	ldr	r2, [pc, #32]	; (8007198 <vPortSetupTimerInterrupt+0x40>)
 8007176:	3b01      	subs	r3, #1
 8007178:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800717a:	4b03      	ldr	r3, [pc, #12]	; (8007188 <vPortSetupTimerInterrupt+0x30>)
 800717c:	2207      	movs	r2, #7
 800717e:	601a      	str	r2, [r3, #0]
}
 8007180:	bf00      	nop
 8007182:	46bd      	mov	sp, r7
 8007184:	bc80      	pop	{r7}
 8007186:	4770      	bx	lr
 8007188:	e000e010 	.word	0xe000e010
 800718c:	e000e018 	.word	0xe000e018
 8007190:	20000018 	.word	0x20000018
 8007194:	10624dd3 	.word	0x10624dd3
 8007198:	e000e014 	.word	0xe000e014

0800719c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800719c:	b480      	push	{r7}
 800719e:	b085      	sub	sp, #20
 80071a0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80071a2:	f3ef 8305 	mrs	r3, IPSR
 80071a6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2b0f      	cmp	r3, #15
 80071ac:	d913      	bls.n	80071d6 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80071ae:	4a15      	ldr	r2, [pc, #84]	; (8007204 <vPortValidateInterruptPriority+0x68>)
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	4413      	add	r3, r2
 80071b4:	781b      	ldrb	r3, [r3, #0]
 80071b6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80071b8:	4b13      	ldr	r3, [pc, #76]	; (8007208 <vPortValidateInterruptPriority+0x6c>)
 80071ba:	781b      	ldrb	r3, [r3, #0]
 80071bc:	7afa      	ldrb	r2, [r7, #11]
 80071be:	429a      	cmp	r2, r3
 80071c0:	d209      	bcs.n	80071d6 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80071c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071c6:	f383 8811 	msr	BASEPRI, r3
 80071ca:	f3bf 8f6f 	isb	sy
 80071ce:	f3bf 8f4f 	dsb	sy
 80071d2:	607b      	str	r3, [r7, #4]
 80071d4:	e7fe      	b.n	80071d4 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80071d6:	4b0d      	ldr	r3, [pc, #52]	; (800720c <vPortValidateInterruptPriority+0x70>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80071de:	4b0c      	ldr	r3, [pc, #48]	; (8007210 <vPortValidateInterruptPriority+0x74>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	429a      	cmp	r2, r3
 80071e4:	d909      	bls.n	80071fa <vPortValidateInterruptPriority+0x5e>
 80071e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ea:	f383 8811 	msr	BASEPRI, r3
 80071ee:	f3bf 8f6f 	isb	sy
 80071f2:	f3bf 8f4f 	dsb	sy
 80071f6:	603b      	str	r3, [r7, #0]
 80071f8:	e7fe      	b.n	80071f8 <vPortValidateInterruptPriority+0x5c>
	}
 80071fa:	bf00      	nop
 80071fc:	3714      	adds	r7, #20
 80071fe:	46bd      	mov	sp, r7
 8007200:	bc80      	pop	{r7}
 8007202:	4770      	bx	lr
 8007204:	e000e3f0 	.word	0xe000e3f0
 8007208:	20000d84 	.word	0x20000d84
 800720c:	e000ed0c 	.word	0xe000ed0c
 8007210:	20000d88 	.word	0x20000d88

08007214 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b08a      	sub	sp, #40	; 0x28
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800721c:	2300      	movs	r3, #0
 800721e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007220:	f7fe fe52 	bl	8005ec8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007224:	4b57      	ldr	r3, [pc, #348]	; (8007384 <pvPortMalloc+0x170>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d101      	bne.n	8007230 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800722c:	f000 f90c 	bl	8007448 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007230:	4b55      	ldr	r3, [pc, #340]	; (8007388 <pvPortMalloc+0x174>)
 8007232:	681a      	ldr	r2, [r3, #0]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	4013      	ands	r3, r2
 8007238:	2b00      	cmp	r3, #0
 800723a:	f040 808c 	bne.w	8007356 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d01c      	beq.n	800727e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8007244:	2208      	movs	r2, #8
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	4413      	add	r3, r2
 800724a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f003 0307 	and.w	r3, r3, #7
 8007252:	2b00      	cmp	r3, #0
 8007254:	d013      	beq.n	800727e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f023 0307 	bic.w	r3, r3, #7
 800725c:	3308      	adds	r3, #8
 800725e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f003 0307 	and.w	r3, r3, #7
 8007266:	2b00      	cmp	r3, #0
 8007268:	d009      	beq.n	800727e <pvPortMalloc+0x6a>
 800726a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800726e:	f383 8811 	msr	BASEPRI, r3
 8007272:	f3bf 8f6f 	isb	sy
 8007276:	f3bf 8f4f 	dsb	sy
 800727a:	617b      	str	r3, [r7, #20]
 800727c:	e7fe      	b.n	800727c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d068      	beq.n	8007356 <pvPortMalloc+0x142>
 8007284:	4b41      	ldr	r3, [pc, #260]	; (800738c <pvPortMalloc+0x178>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	687a      	ldr	r2, [r7, #4]
 800728a:	429a      	cmp	r2, r3
 800728c:	d863      	bhi.n	8007356 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800728e:	4b40      	ldr	r3, [pc, #256]	; (8007390 <pvPortMalloc+0x17c>)
 8007290:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007292:	4b3f      	ldr	r3, [pc, #252]	; (8007390 <pvPortMalloc+0x17c>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007298:	e004      	b.n	80072a4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800729a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800729c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800729e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80072a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	687a      	ldr	r2, [r7, #4]
 80072aa:	429a      	cmp	r2, r3
 80072ac:	d903      	bls.n	80072b6 <pvPortMalloc+0xa2>
 80072ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d1f1      	bne.n	800729a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80072b6:	4b33      	ldr	r3, [pc, #204]	; (8007384 <pvPortMalloc+0x170>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072bc:	429a      	cmp	r2, r3
 80072be:	d04a      	beq.n	8007356 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80072c0:	6a3b      	ldr	r3, [r7, #32]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	2208      	movs	r2, #8
 80072c6:	4413      	add	r3, r2
 80072c8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80072ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072cc:	681a      	ldr	r2, [r3, #0]
 80072ce:	6a3b      	ldr	r3, [r7, #32]
 80072d0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80072d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d4:	685a      	ldr	r2, [r3, #4]
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	1ad2      	subs	r2, r2, r3
 80072da:	2308      	movs	r3, #8
 80072dc:	005b      	lsls	r3, r3, #1
 80072de:	429a      	cmp	r2, r3
 80072e0:	d91e      	bls.n	8007320 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80072e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	4413      	add	r3, r2
 80072e8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80072ea:	69bb      	ldr	r3, [r7, #24]
 80072ec:	f003 0307 	and.w	r3, r3, #7
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d009      	beq.n	8007308 <pvPortMalloc+0xf4>
 80072f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f8:	f383 8811 	msr	BASEPRI, r3
 80072fc:	f3bf 8f6f 	isb	sy
 8007300:	f3bf 8f4f 	dsb	sy
 8007304:	613b      	str	r3, [r7, #16]
 8007306:	e7fe      	b.n	8007306 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800730a:	685a      	ldr	r2, [r3, #4]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	1ad2      	subs	r2, r2, r3
 8007310:	69bb      	ldr	r3, [r7, #24]
 8007312:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007316:	687a      	ldr	r2, [r7, #4]
 8007318:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800731a:	69b8      	ldr	r0, [r7, #24]
 800731c:	f000 f8f6 	bl	800750c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007320:	4b1a      	ldr	r3, [pc, #104]	; (800738c <pvPortMalloc+0x178>)
 8007322:	681a      	ldr	r2, [r3, #0]
 8007324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	1ad3      	subs	r3, r2, r3
 800732a:	4a18      	ldr	r2, [pc, #96]	; (800738c <pvPortMalloc+0x178>)
 800732c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800732e:	4b17      	ldr	r3, [pc, #92]	; (800738c <pvPortMalloc+0x178>)
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	4b18      	ldr	r3, [pc, #96]	; (8007394 <pvPortMalloc+0x180>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	429a      	cmp	r2, r3
 8007338:	d203      	bcs.n	8007342 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800733a:	4b14      	ldr	r3, [pc, #80]	; (800738c <pvPortMalloc+0x178>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	4a15      	ldr	r2, [pc, #84]	; (8007394 <pvPortMalloc+0x180>)
 8007340:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007344:	685a      	ldr	r2, [r3, #4]
 8007346:	4b10      	ldr	r3, [pc, #64]	; (8007388 <pvPortMalloc+0x174>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	431a      	orrs	r2, r3
 800734c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800734e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007352:	2200      	movs	r2, #0
 8007354:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007356:	f7fe fdc5 	bl	8005ee4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800735a:	69fb      	ldr	r3, [r7, #28]
 800735c:	f003 0307 	and.w	r3, r3, #7
 8007360:	2b00      	cmp	r3, #0
 8007362:	d009      	beq.n	8007378 <pvPortMalloc+0x164>
 8007364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007368:	f383 8811 	msr	BASEPRI, r3
 800736c:	f3bf 8f6f 	isb	sy
 8007370:	f3bf 8f4f 	dsb	sy
 8007374:	60fb      	str	r3, [r7, #12]
 8007376:	e7fe      	b.n	8007376 <pvPortMalloc+0x162>
	return pvReturn;
 8007378:	69fb      	ldr	r3, [r7, #28]
}
 800737a:	4618      	mov	r0, r3
 800737c:	3728      	adds	r7, #40	; 0x28
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}
 8007382:	bf00      	nop
 8007384:	20001b40 	.word	0x20001b40
 8007388:	20001b4c 	.word	0x20001b4c
 800738c:	20001b44 	.word	0x20001b44
 8007390:	20001b38 	.word	0x20001b38
 8007394:	20001b48 	.word	0x20001b48

08007398 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b086      	sub	sp, #24
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d046      	beq.n	8007438 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80073aa:	2308      	movs	r3, #8
 80073ac:	425b      	negs	r3, r3
 80073ae:	697a      	ldr	r2, [r7, #20]
 80073b0:	4413      	add	r3, r2
 80073b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	685a      	ldr	r2, [r3, #4]
 80073bc:	4b20      	ldr	r3, [pc, #128]	; (8007440 <vPortFree+0xa8>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4013      	ands	r3, r2
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d109      	bne.n	80073da <vPortFree+0x42>
 80073c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ca:	f383 8811 	msr	BASEPRI, r3
 80073ce:	f3bf 8f6f 	isb	sy
 80073d2:	f3bf 8f4f 	dsb	sy
 80073d6:	60fb      	str	r3, [r7, #12]
 80073d8:	e7fe      	b.n	80073d8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d009      	beq.n	80073f6 <vPortFree+0x5e>
 80073e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073e6:	f383 8811 	msr	BASEPRI, r3
 80073ea:	f3bf 8f6f 	isb	sy
 80073ee:	f3bf 8f4f 	dsb	sy
 80073f2:	60bb      	str	r3, [r7, #8]
 80073f4:	e7fe      	b.n	80073f4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	685a      	ldr	r2, [r3, #4]
 80073fa:	4b11      	ldr	r3, [pc, #68]	; (8007440 <vPortFree+0xa8>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4013      	ands	r3, r2
 8007400:	2b00      	cmp	r3, #0
 8007402:	d019      	beq.n	8007438 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d115      	bne.n	8007438 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	685a      	ldr	r2, [r3, #4]
 8007410:	4b0b      	ldr	r3, [pc, #44]	; (8007440 <vPortFree+0xa8>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	43db      	mvns	r3, r3
 8007416:	401a      	ands	r2, r3
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800741c:	f7fe fd54 	bl	8005ec8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	685a      	ldr	r2, [r3, #4]
 8007424:	4b07      	ldr	r3, [pc, #28]	; (8007444 <vPortFree+0xac>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4413      	add	r3, r2
 800742a:	4a06      	ldr	r2, [pc, #24]	; (8007444 <vPortFree+0xac>)
 800742c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800742e:	6938      	ldr	r0, [r7, #16]
 8007430:	f000 f86c 	bl	800750c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007434:	f7fe fd56 	bl	8005ee4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007438:	bf00      	nop
 800743a:	3718      	adds	r7, #24
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}
 8007440:	20001b4c 	.word	0x20001b4c
 8007444:	20001b44 	.word	0x20001b44

08007448 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007448:	b480      	push	{r7}
 800744a:	b085      	sub	sp, #20
 800744c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800744e:	f640 53ac 	movw	r3, #3500	; 0xdac
 8007452:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007454:	4b27      	ldr	r3, [pc, #156]	; (80074f4 <prvHeapInit+0xac>)
 8007456:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f003 0307 	and.w	r3, r3, #7
 800745e:	2b00      	cmp	r3, #0
 8007460:	d00c      	beq.n	800747c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	3307      	adds	r3, #7
 8007466:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	f023 0307 	bic.w	r3, r3, #7
 800746e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007470:	68ba      	ldr	r2, [r7, #8]
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	1ad3      	subs	r3, r2, r3
 8007476:	4a1f      	ldr	r2, [pc, #124]	; (80074f4 <prvHeapInit+0xac>)
 8007478:	4413      	add	r3, r2
 800747a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007480:	4a1d      	ldr	r2, [pc, #116]	; (80074f8 <prvHeapInit+0xb0>)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007486:	4b1c      	ldr	r3, [pc, #112]	; (80074f8 <prvHeapInit+0xb0>)
 8007488:	2200      	movs	r2, #0
 800748a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	68ba      	ldr	r2, [r7, #8]
 8007490:	4413      	add	r3, r2
 8007492:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007494:	2208      	movs	r2, #8
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	1a9b      	subs	r3, r3, r2
 800749a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	f023 0307 	bic.w	r3, r3, #7
 80074a2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	4a15      	ldr	r2, [pc, #84]	; (80074fc <prvHeapInit+0xb4>)
 80074a8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80074aa:	4b14      	ldr	r3, [pc, #80]	; (80074fc <prvHeapInit+0xb4>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	2200      	movs	r2, #0
 80074b0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80074b2:	4b12      	ldr	r3, [pc, #72]	; (80074fc <prvHeapInit+0xb4>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	2200      	movs	r2, #0
 80074b8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	68fa      	ldr	r2, [r7, #12]
 80074c2:	1ad2      	subs	r2, r2, r3
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80074c8:	4b0c      	ldr	r3, [pc, #48]	; (80074fc <prvHeapInit+0xb4>)
 80074ca:	681a      	ldr	r2, [r3, #0]
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	685b      	ldr	r3, [r3, #4]
 80074d4:	4a0a      	ldr	r2, [pc, #40]	; (8007500 <prvHeapInit+0xb8>)
 80074d6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	4a09      	ldr	r2, [pc, #36]	; (8007504 <prvHeapInit+0xbc>)
 80074de:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80074e0:	4b09      	ldr	r3, [pc, #36]	; (8007508 <prvHeapInit+0xc0>)
 80074e2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80074e6:	601a      	str	r2, [r3, #0]
}
 80074e8:	bf00      	nop
 80074ea:	3714      	adds	r7, #20
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bc80      	pop	{r7}
 80074f0:	4770      	bx	lr
 80074f2:	bf00      	nop
 80074f4:	20000d8c 	.word	0x20000d8c
 80074f8:	20001b38 	.word	0x20001b38
 80074fc:	20001b40 	.word	0x20001b40
 8007500:	20001b48 	.word	0x20001b48
 8007504:	20001b44 	.word	0x20001b44
 8007508:	20001b4c 	.word	0x20001b4c

0800750c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800750c:	b480      	push	{r7}
 800750e:	b085      	sub	sp, #20
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007514:	4b27      	ldr	r3, [pc, #156]	; (80075b4 <prvInsertBlockIntoFreeList+0xa8>)
 8007516:	60fb      	str	r3, [r7, #12]
 8007518:	e002      	b.n	8007520 <prvInsertBlockIntoFreeList+0x14>
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	60fb      	str	r3, [r7, #12]
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	687a      	ldr	r2, [r7, #4]
 8007526:	429a      	cmp	r2, r3
 8007528:	d8f7      	bhi.n	800751a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	68ba      	ldr	r2, [r7, #8]
 8007534:	4413      	add	r3, r2
 8007536:	687a      	ldr	r2, [r7, #4]
 8007538:	429a      	cmp	r2, r3
 800753a:	d108      	bne.n	800754e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	685a      	ldr	r2, [r3, #4]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	441a      	add	r2, r3
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	685b      	ldr	r3, [r3, #4]
 8007556:	68ba      	ldr	r2, [r7, #8]
 8007558:	441a      	add	r2, r3
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	429a      	cmp	r2, r3
 8007560:	d118      	bne.n	8007594 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681a      	ldr	r2, [r3, #0]
 8007566:	4b14      	ldr	r3, [pc, #80]	; (80075b8 <prvInsertBlockIntoFreeList+0xac>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	429a      	cmp	r2, r3
 800756c:	d00d      	beq.n	800758a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	685a      	ldr	r2, [r3, #4]
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	441a      	add	r2, r3
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	681a      	ldr	r2, [r3, #0]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	601a      	str	r2, [r3, #0]
 8007588:	e008      	b.n	800759c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800758a:	4b0b      	ldr	r3, [pc, #44]	; (80075b8 <prvInsertBlockIntoFreeList+0xac>)
 800758c:	681a      	ldr	r2, [r3, #0]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	601a      	str	r2, [r3, #0]
 8007592:	e003      	b.n	800759c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681a      	ldr	r2, [r3, #0]
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800759c:	68fa      	ldr	r2, [r7, #12]
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d002      	beq.n	80075aa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	687a      	ldr	r2, [r7, #4]
 80075a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80075aa:	bf00      	nop
 80075ac:	3714      	adds	r7, #20
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bc80      	pop	{r7}
 80075b2:	4770      	bx	lr
 80075b4:	20001b38 	.word	0x20001b38
 80075b8:	20001b40 	.word	0x20001b40

080075bc <__libc_init_array>:
 80075bc:	b570      	push	{r4, r5, r6, lr}
 80075be:	2500      	movs	r5, #0
 80075c0:	4e0c      	ldr	r6, [pc, #48]	; (80075f4 <__libc_init_array+0x38>)
 80075c2:	4c0d      	ldr	r4, [pc, #52]	; (80075f8 <__libc_init_array+0x3c>)
 80075c4:	1ba4      	subs	r4, r4, r6
 80075c6:	10a4      	asrs	r4, r4, #2
 80075c8:	42a5      	cmp	r5, r4
 80075ca:	d109      	bne.n	80075e0 <__libc_init_array+0x24>
 80075cc:	f000 f85c 	bl	8007688 <_init>
 80075d0:	2500      	movs	r5, #0
 80075d2:	4e0a      	ldr	r6, [pc, #40]	; (80075fc <__libc_init_array+0x40>)
 80075d4:	4c0a      	ldr	r4, [pc, #40]	; (8007600 <__libc_init_array+0x44>)
 80075d6:	1ba4      	subs	r4, r4, r6
 80075d8:	10a4      	asrs	r4, r4, #2
 80075da:	42a5      	cmp	r5, r4
 80075dc:	d105      	bne.n	80075ea <__libc_init_array+0x2e>
 80075de:	bd70      	pop	{r4, r5, r6, pc}
 80075e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80075e4:	4798      	blx	r3
 80075e6:	3501      	adds	r5, #1
 80075e8:	e7ee      	b.n	80075c8 <__libc_init_array+0xc>
 80075ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80075ee:	4798      	blx	r3
 80075f0:	3501      	adds	r5, #1
 80075f2:	e7f2      	b.n	80075da <__libc_init_array+0x1e>
 80075f4:	08008428 	.word	0x08008428
 80075f8:	08008428 	.word	0x08008428
 80075fc:	08008428 	.word	0x08008428
 8007600:	0800842c 	.word	0x0800842c

08007604 <memcmp>:
 8007604:	b530      	push	{r4, r5, lr}
 8007606:	2400      	movs	r4, #0
 8007608:	42a2      	cmp	r2, r4
 800760a:	d101      	bne.n	8007610 <memcmp+0xc>
 800760c:	2000      	movs	r0, #0
 800760e:	e007      	b.n	8007620 <memcmp+0x1c>
 8007610:	5d03      	ldrb	r3, [r0, r4]
 8007612:	3401      	adds	r4, #1
 8007614:	190d      	adds	r5, r1, r4
 8007616:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 800761a:	42ab      	cmp	r3, r5
 800761c:	d0f4      	beq.n	8007608 <memcmp+0x4>
 800761e:	1b58      	subs	r0, r3, r5
 8007620:	bd30      	pop	{r4, r5, pc}

08007622 <memcpy>:
 8007622:	b510      	push	{r4, lr}
 8007624:	1e43      	subs	r3, r0, #1
 8007626:	440a      	add	r2, r1
 8007628:	4291      	cmp	r1, r2
 800762a:	d100      	bne.n	800762e <memcpy+0xc>
 800762c:	bd10      	pop	{r4, pc}
 800762e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007632:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007636:	e7f7      	b.n	8007628 <memcpy+0x6>

08007638 <memset>:
 8007638:	4603      	mov	r3, r0
 800763a:	4402      	add	r2, r0
 800763c:	4293      	cmp	r3, r2
 800763e:	d100      	bne.n	8007642 <memset+0xa>
 8007640:	4770      	bx	lr
 8007642:	f803 1b01 	strb.w	r1, [r3], #1
 8007646:	e7f9      	b.n	800763c <memset+0x4>

08007648 <strchr>:
 8007648:	b2c9      	uxtb	r1, r1
 800764a:	4603      	mov	r3, r0
 800764c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007650:	b11a      	cbz	r2, 800765a <strchr+0x12>
 8007652:	428a      	cmp	r2, r1
 8007654:	d1f9      	bne.n	800764a <strchr+0x2>
 8007656:	4618      	mov	r0, r3
 8007658:	4770      	bx	lr
 800765a:	2900      	cmp	r1, #0
 800765c:	bf18      	it	ne
 800765e:	2300      	movne	r3, #0
 8007660:	e7f9      	b.n	8007656 <strchr+0xe>

08007662 <strncmp>:
 8007662:	b510      	push	{r4, lr}
 8007664:	b16a      	cbz	r2, 8007682 <strncmp+0x20>
 8007666:	3901      	subs	r1, #1
 8007668:	1884      	adds	r4, r0, r2
 800766a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800766e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007672:	4293      	cmp	r3, r2
 8007674:	d103      	bne.n	800767e <strncmp+0x1c>
 8007676:	42a0      	cmp	r0, r4
 8007678:	d001      	beq.n	800767e <strncmp+0x1c>
 800767a:	2b00      	cmp	r3, #0
 800767c:	d1f5      	bne.n	800766a <strncmp+0x8>
 800767e:	1a98      	subs	r0, r3, r2
 8007680:	bd10      	pop	{r4, pc}
 8007682:	4610      	mov	r0, r2
 8007684:	e7fc      	b.n	8007680 <strncmp+0x1e>
	...

08007688 <_init>:
 8007688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800768a:	bf00      	nop
 800768c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800768e:	bc08      	pop	{r3}
 8007690:	469e      	mov	lr, r3
 8007692:	4770      	bx	lr

08007694 <_fini>:
 8007694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007696:	bf00      	nop
 8007698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800769a:	bc08      	pop	{r3}
 800769c:	469e      	mov	lr, r3
 800769e:	4770      	bx	lr
