Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/lab7/tb_fifo_isim_beh.exe -prj C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/lab7/tb_fifo_beh.prj work.tb_fifo work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/lab7/ipcore_dir/dpr.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/lab7/fifo.v" into library work
Analyzing Verilog file "C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/lab7/tb_fifo.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module dpr
Compiling module fifo
Compiling module tb_fifo
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/James/Desktop/iDriveSync/IDrive-Sync/DSD LAB/lab7/tb_fifo_isim_beh.exe
Fuse Memory Usage: 31404 KB
Fuse CPU Usage: 670 ms
