#source:examples/prob_examples/public_examples/EventBPrologPackages/Advance/DoorLockSystem/ADVANCESIM31.zip_unpacked/COMPONENT/CB3SM.bcm
5.3012025333333336E7,6.0018107E7,8.0759106E7,1.0554531166666667E8:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite))) & (pt=T1_cycle_offset+5) & (T1_state=T1_WAIT)
5.4814303E7,6.881738733333333E7,-1.0,1.1406545966666667E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & (p:INT) & (T1_state=T1_CALC)
5.4067117333333336E7,6.2855595666666664E7,9.5364548E7,1.0278159866666667E8:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite))) & (pv=T1_write) & (ppriority=3) & (T1_state=T1_SEND)
5.3132664333333336E7,6.0095840666666664E7,5.7718629E7,1.32257205E8:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite))) & not((T2_readpriority=4) & (T2_state=T2_PROC))
5.6814650333333336E7,6.2647910666666664E7,6.0682833333333336E7,4.356449236666667E8:not((T3_state=T3_READY) & (T3_evaluated=FALSE) & (T3_enabled=FALSE)) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite))
5.7067126666666664E7,6.4028114333333336E7,6.1474461E7,4.359413996666667E8:not((pv=T2_writevalue) & (ppriority=5) & (T2_state=T2_SEND)) => (T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite))
5.8124197666666664E7,5.4102969666666664E7,-1.0,1.2010337833333333E8:(T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & not((T3_state=T3_READY) & (T3_evaluated=FALSE) & (T3_enabled=TRUE))
5.4601450333333336E7,6.2098632666666664E7,1.3025692666666667E8,6.6011839666666664E7:not((T2v:INT) & (T1_evaluated:BOOL) & (T2_evaluated:BOOL) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_write:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (T1_evaluated=TRUE=>T1_timer>0) & (T2_evaluated=TRUE=>T2_timer>0) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite))) & (pv=0) & (ppriority=4) & (T3_state=T3_WRITE)
