#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Jun 23 09:47:07 2017
# Process ID: 8840
# Current directory: C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_TEST_VIVADO/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8452 C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\ADC_TEST_VIVADO\project_1\project_1.xpr
# Log file: C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_TEST_VIVADO/project_1/vivado.log
# Journal file: C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_TEST_VIVADO/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_TEST_VIVADO/project_1/project_1.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top LTC2195_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source LTC2195_tb.tcl
close_sim
launch_simulation
launch_simulation
source LTC2195_tb.tcl
close_sim
launch_simulation
source LTC2195_tb.tcl
add_wave {{/LTC2195_tb/uut/clk}} {{/LTC2195_tb/uut/clk_div}} 
restart
run all
close_sim
launch_simulation
source LTC2195_tb.tcl
close_sim
launch_simulation
source LTC2195_tb.tcl
close_sim
launch_simulation
source LTC2195_tb.tcl
add_wave {{/LTC2195_tb/uut/clk}} {{/LTC2195_tb/uut/clk_div}} 
restart
run 10 us
close_sim
launch_simulation
source LTC2195_tb.tcl
close_sim
launch_simulation
source LTC2195_tb.tcl
close_sim
launch_simulation
source LTC2195_tb.tcl
close_sim
launch_simulation
source LTC2195_tb.tcl
close_sim
launch_simulation
source LTC2195_tb.tcl
close_sim
launch_simulation
source LTC2195_tb.tcl
close_sim
launch_simulation
source LTC2195_tb.tcl
close_sim
launch_simulation
source LTC2195_tb.tcl
close_sim
launch_simulation
source LTC2195_tb.tcl
add_wave {{/LTC2195_tb/uut/BS_state}} 
add_wave {{/LTC2195_tb/uut/bit_slip}} 
restart
run 10 us
close_sim
launch_simulation
source LTC2195_tb.tcl
close_sim
launch_simulation
source LTC2195_tb.tcl
add_wave {{/LTC2195_tb/uut/check_bit}} 
add_wave {{/LTC2195_tb/uut/bit_slip}} 
add_wave {{/LTC2195_tb/uut/BS_state}} 
restart
run 10 us
close_sim
launch_simulation
source LTC2195_tb.tcl
close_sim
launch_simulation
launch_simulation
source LTC2195_tb.tcl
close_sim
