// Seed: 3831211673
module module_0 ();
  tri0 id_1;
  ;
  logic id_2;
  wire [1 : -1] id_3;
  logic id_4 = id_2;
  assign module_1.id_7 = 0;
  assign id_1 = -1;
  wire id_5;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd4,
    parameter id_4 = 32'd79
) (
    input uwire _id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wand _id_4,
    input supply0 id_5,
    input supply0 id_6,
    input tri id_7,
    input tri id_8,
    input wor id_9,
    input uwire id_10,
    output wor id_11,
    input uwire id_12
);
  wire [id_4 : id_0] id_14;
  assign id_11 = -1'h0 - id_8;
  module_0 modCall_1 ();
endmodule
