# 21-Days-of-RTL
I am working to solve 21 RTL problems using system verilog for design in 21 days.
There will be many problems starting from simple to advanced.
In each problrem file you will find the design code and verification (testbench) code.
