{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574344134313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574344134319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 08:48:54 2019 " "Processing started: Thu Nov 21 08:48:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574344134319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574344134319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LaunchPad -c LaunchPad " "Command: quartus_map --read_settings_files=on --write_settings_files=off LaunchPad -c LaunchPad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574344134319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574344134971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574344134972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file triangle_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 Triangle_Wave " "Found entity 1: Triangle_Wave" {  } { { "Triangle_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Triangle_Wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574344145533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574344145533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file square_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 Square_Wave " "Found entity 1: Square_Wave" {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574344145537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574344145537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scratch_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file scratch_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 Scratch_Wave " "Found entity 1: Scratch_Wave" {  } { { "Scratch_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Scratch_Wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574344145543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574344145543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574344145547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574344145547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "avconf/avconf.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574344145551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574344145551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574344145556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574344145556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574344145561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574344145561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574344145565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574344145565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574344145569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574344145569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574344145574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574344145574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574344145580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574344145580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574344145584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574344145584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "launchpad.v 1 1 " "Found 1 design units, including 1 entities, in source file launchpad.v" { { "Info" "ISGN_ENTITY_NAME" "1 LaunchPad " "Found entity 1: LaunchPad" {  } { { "LaunchPad.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/LaunchPad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574344145589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574344145589 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A Square_Wave.v(32) " "Verilog HDL error at Square_Wave.v(32): object \"A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 32 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145595 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "B Square_Wave.v(35) " "Verilog HDL error at Square_Wave.v(35): object \"B\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145595 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C Square_Wave.v(38) " "Verilog HDL error at Square_Wave.v(38): object \"C\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 38 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145595 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D Square_Wave.v(41) " "Verilog HDL error at Square_Wave.v(41): object \"D\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145595 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "E Square_Wave.v(44) " "Verilog HDL error at Square_Wave.v(44): object \"E\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 44 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145595 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "F Square_Wave.v(47) " "Verilog HDL error at Square_Wave.v(47): object \"F\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 47 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145595 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "G Square_Wave.v(50) " "Verilog HDL error at Square_Wave.v(50): object \"G\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 50 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145595 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "H Square_Wave.v(53) " "Verilog HDL error at Square_Wave.v(53): object \"H\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 53 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145595 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "I Square_Wave.v(56) " "Verilog HDL error at Square_Wave.v(56): object \"I\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145595 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "J Square_Wave.v(59) " "Verilog HDL error at Square_Wave.v(59): object \"J\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 59 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145596 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A Square_Wave.v(62) " "Verilog HDL error at Square_Wave.v(62): object \"A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 62 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145596 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "B Square_Wave.v(65) " "Verilog HDL error at Square_Wave.v(65): object \"B\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 65 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145596 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C Square_Wave.v(68) " "Verilog HDL error at Square_Wave.v(68): object \"C\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 68 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145596 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D Square_Wave.v(71) " "Verilog HDL error at Square_Wave.v(71): object \"D\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 71 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145596 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "E Square_Wave.v(74) " "Verilog HDL error at Square_Wave.v(74): object \"E\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 74 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145596 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "F Square_Wave.v(77) " "Verilog HDL error at Square_Wave.v(77): object \"F\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 77 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145596 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "G Square_Wave.v(80) " "Verilog HDL error at Square_Wave.v(80): object \"G\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 80 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145596 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "H Square_Wave.v(83) " "Verilog HDL error at Square_Wave.v(83): object \"H\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145596 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "I Square_Wave.v(86) " "Verilog HDL error at Square_Wave.v(86): object \"I\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Square_Wave.v" "" { Text "C:/Users/szhen/Documents/Expand_2.0/launchpad_but_on_a_fpga/Square_Wave.v" 86 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1574344145596 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574344145732 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 21 08:49:05 2019 " "Processing ended: Thu Nov 21 08:49:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574344145732 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574344145732 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574344145732 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574344145732 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574344146390 ""}
