{
  "design": {
    "design_info": {
      "boundary_crc": "0x257806555E98035E",
      "device": "xc7z010clg400-1",
      "name": "RV32I_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "RV32I_single_0": "",
      "Descrambler_1": "",
      "ALU_0": "",
      "brach_logic_0": "",
      "mux_output_0": "",
      "mux_reg_descr_alu_0": "",
      "mux_reg_pc_alu_0": "",
      "mux_reg_write_0": "",
      "registers_0": "",
      "pc_logic_0": "",
      "pre_memory_logic_0": "",
      "post_memory_logic_0": "",
      "clock_div_0": "",
      "memory_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "RV32I_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "led": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "RV32I_single_0": {
        "vlnv": "xilinx.com:module_ref:RV32I_single:1.0",
        "xci_name": "RV32I_1_RV32I_single_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RV32I_single",
          "boundary_crc": "0x0"
        },
        "ports": {
          "error": {
            "direction": "O"
          },
          "instr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mux_reg_write": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "mux_output": {
            "direction": "O"
          },
          "mux_reg_descr_alu": {
            "direction": "O"
          },
          "mux_reg_pc_alu": {
            "direction": "O"
          },
          "control_mem_writeenable": {
            "direction": "O"
          },
          "control_alu": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "control_reg_writeenable": {
            "direction": "O"
          },
          "control_branch": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "control_mem_logic": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Descrambler_1": {
        "vlnv": "xilinx.com:module_ref:Descrambler:1.0",
        "xci_name": "RV32I_1_Descrambler_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Descrambler",
          "boundary_crc": "0x0"
        },
        "ports": {
          "scr_imm": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "descr_imm": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "ALU_0": {
        "vlnv": "xilinx.com:module_ref:ALU:1.0",
        "xci_name": "RV32I_1_ALU_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "control_alu": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "sum": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "zero": {
            "direction": "O"
          },
          "sign": {
            "direction": "O"
          },
          "overflow": {
            "direction": "O"
          }
        }
      },
      "brach_logic_0": {
        "vlnv": "xilinx.com:module_ref:brach_logic:1.0",
        "xci_name": "RV32I_1_brach_logic_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "brach_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "control_branch": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "alu_zero": {
            "direction": "I"
          },
          "alu_sign": {
            "direction": "I"
          },
          "alu_overflow": {
            "direction": "I"
          },
          "mux_next_pc": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "mux_output_0": {
        "vlnv": "xilinx.com:module_ref:mux_output:1.0",
        "xci_name": "RV32I_1_mux_output_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_output",
          "boundary_crc": "0x0"
        },
        "ports": {
          "control_mux_output": {
            "direction": "I"
          },
          "descrambler_output": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "alu_output": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "output_bus": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "mux_reg_descr_alu_0": {
        "vlnv": "xilinx.com:module_ref:mux_reg_descr_alu:1.0",
        "xci_name": "RV32I_1_mux_reg_descr_alu_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_reg_descr_alu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "control_mux_reg_descr_alu": {
            "direction": "I"
          },
          "descrambler_output": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reg_2_out": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "alu_B": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "mux_reg_pc_alu_0": {
        "vlnv": "xilinx.com:module_ref:mux_reg_pc_alu:1.0",
        "xci_name": "RV32I_1_mux_reg_pc_alu_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_reg_pc_alu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "control_mux_reg_pc_alu": {
            "direction": "I"
          },
          "pc": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reg_1_out": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "alu_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "mux_reg_write_0": {
        "vlnv": "xilinx.com:module_ref:mux_reg_write:1.0",
        "xci_name": "RV32I_1_mux_reg_write_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_reg_write",
          "boundary_crc": "0x0"
        },
        "ports": {
          "control_mux_reg_write": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "mem_output": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "pc_plus_4": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "output_bus": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reg_write_input": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "registers_0": {
        "vlnv": "xilinx.com:module_ref:registers:1.0",
        "xci_name": "RV32I_1_registers_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "registers",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "RV32I_1_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              }
            }
          },
          "clk_en": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "RV32I_1_clock_div_0_0_div_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "instr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reg_write_input": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reg_1_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "reg_2_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "wen": {
            "direction": "I"
          },
          "debug_leds": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "pc_logic_0": {
        "vlnv": "xilinx.com:module_ref:pc_logic:1.0",
        "xci_name": "RV32I_1_pc_logic_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pc_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "RV32I_1_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              }
            }
          },
          "clk_en": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "RV32I_1_clock_div_0_0_div_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "control_mux_next_pc": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "output_bus": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "pc": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "pc_plus_4": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "pre_memory_logic_0": {
        "vlnv": "xilinx.com:module_ref:pre_memory_logic:1.0",
        "xci_name": "RV32I_1_pre_memory_logic_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pre_memory_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "control_mem": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "addr1_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr1_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "byte_enable": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "post_memory_logic_0": {
        "vlnv": "xilinx.com:module_ref:post_memory_logic:1.0",
        "xci_name": "RV32I_1_post_memory_logic_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "post_memory_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "control_mem": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "addr1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "out1_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "out1_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "clock_div_0": {
        "vlnv": "xilinx.com:module_ref:clock_div:1.0",
        "xci_name": "RV32I_1_clock_div_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_div",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "RV32I_1_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              }
            }
          },
          "div_clk": {
            "type": "clk",
            "direction": "O"
          }
        }
      },
      "memory_0": {
        "vlnv": "xilinx.com:module_ref:memory:1.0",
        "xci_name": "RV32I_1_memory_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "memory",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "RV32I_1_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              }
            }
          },
          "clk_en": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "RV32I_1_clock_div_0_0_div_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "pc": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "write_bit": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "wen": {
            "direction": "I"
          },
          "instr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "out1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "memory_0_instr": {
        "ports": [
          "memory_0/instr",
          "RV32I_single_0/instr",
          "Descrambler_1/scr_imm",
          "registers_0/instr"
        ]
      },
      "pre_memory_logic_0_byte_enable": {
        "ports": [
          "pre_memory_logic_0/byte_enable",
          "memory_0/write_bit"
        ]
      },
      "memory_0_out1": {
        "ports": [
          "memory_0/out1",
          "post_memory_logic_0/out1_in"
        ]
      },
      "RV32I_single_0_control_mem_logic": {
        "ports": [
          "RV32I_single_0/control_mem_logic",
          "pre_memory_logic_0/control_mem",
          "post_memory_logic_0/control_mem"
        ]
      },
      "pc_logic_0_pc": {
        "ports": [
          "pc_logic_0/pc",
          "mux_reg_pc_alu_0/pc",
          "memory_0/pc"
        ]
      },
      "RV32I_single_0_mux_output": {
        "ports": [
          "RV32I_single_0/mux_output",
          "mux_output_0/control_mux_output"
        ]
      },
      "Descrambler_1_descr_imm": {
        "ports": [
          "Descrambler_1/descr_imm",
          "mux_output_0/descrambler_output",
          "mux_reg_descr_alu_0/descrambler_output"
        ]
      },
      "ALU_0_sum": {
        "ports": [
          "ALU_0/sum",
          "mux_output_0/alu_output"
        ]
      },
      "ALU_0_zero": {
        "ports": [
          "ALU_0/zero",
          "brach_logic_0/alu_zero"
        ]
      },
      "ALU_0_sign": {
        "ports": [
          "ALU_0/sign",
          "brach_logic_0/alu_sign"
        ]
      },
      "ALU_0_overflow": {
        "ports": [
          "ALU_0/overflow",
          "brach_logic_0/alu_overflow"
        ]
      },
      "RV32I_single_0_control_branch": {
        "ports": [
          "RV32I_single_0/control_branch",
          "brach_logic_0/control_branch"
        ]
      },
      "registers_0_reg_1_out": {
        "ports": [
          "registers_0/reg_1_out",
          "mux_reg_pc_alu_0/reg_1_out"
        ]
      },
      "mux_reg_pc_alu_0_alu_A": {
        "ports": [
          "mux_reg_pc_alu_0/alu_A",
          "ALU_0/A"
        ]
      },
      "mux_reg_descr_alu_0_alu_B": {
        "ports": [
          "mux_reg_descr_alu_0/alu_B",
          "ALU_0/B"
        ]
      },
      "RV32I_single_0_mux_reg_descr_alu": {
        "ports": [
          "RV32I_single_0/mux_reg_descr_alu",
          "mux_reg_descr_alu_0/control_mux_reg_descr_alu"
        ]
      },
      "RV32I_single_0_mux_reg_pc_alu": {
        "ports": [
          "RV32I_single_0/mux_reg_pc_alu",
          "mux_reg_pc_alu_0/control_mux_reg_pc_alu"
        ]
      },
      "RV32I_single_0_control_alu": {
        "ports": [
          "RV32I_single_0/control_alu",
          "ALU_0/control_alu"
        ]
      },
      "RV32I_single_0_control_mem_writeenable": {
        "ports": [
          "RV32I_single_0/control_mem_writeenable",
          "memory_0/wen"
        ]
      },
      "RV32I_single_0_control_reg_writeenable": {
        "ports": [
          "RV32I_single_0/control_reg_writeenable",
          "registers_0/wen"
        ]
      },
      "brach_logic_0_mux_next_pc": {
        "ports": [
          "brach_logic_0/mux_next_pc",
          "pc_logic_0/control_mux_next_pc"
        ]
      },
      "mux_output_0_output_bus": {
        "ports": [
          "mux_output_0/output_bus",
          "mux_reg_write_0/output_bus",
          "pc_logic_0/output_bus",
          "pre_memory_logic_0/addr1_in",
          "post_memory_logic_0/addr1"
        ]
      },
      "post_memory_logic_0_out1_out": {
        "ports": [
          "post_memory_logic_0/out1_out",
          "mux_reg_write_0/mem_output"
        ]
      },
      "RV32I_single_0_mux_reg_write": {
        "ports": [
          "RV32I_single_0/mux_reg_write",
          "mux_reg_write_0/control_mux_reg_write"
        ]
      },
      "pc_logic_0_pc_plus_4": {
        "ports": [
          "pc_logic_0/pc_plus_4",
          "mux_reg_write_0/pc_plus_4"
        ]
      },
      "mux_reg_write_0_reg_write_input": {
        "ports": [
          "mux_reg_write_0/reg_write_input",
          "registers_0/reg_write_input"
        ]
      },
      "clock_div_0_div_clk": {
        "ports": [
          "clock_div_0/div_clk",
          "pc_logic_0/clk_en",
          "registers_0/clk_en",
          "memory_0/clk_en"
        ]
      },
      "registers_0_reg_2_out": {
        "ports": [
          "registers_0/reg_2_out",
          "mux_reg_descr_alu_0/reg_2_out",
          "memory_0/data"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk",
          "registers_0/clk",
          "pc_logic_0/clk",
          "clock_div_0/clk",
          "memory_0/clk"
        ]
      },
      "registers_0_debug_leds": {
        "ports": [
          "registers_0/debug_leds",
          "led"
        ]
      },
      "pre_memory_logic_0_addr1_out": {
        "ports": [
          "pre_memory_logic_0/addr1_out",
          "memory_0/addr1"
        ]
      }
    }
  }
}