v {xschem version=3.0.0 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
T {Bit Calculations with CRS} 30 -2240 0 0 0.8 0.8 {}
T {The Dff's for the split caps use RESET while the other caps use SET. 
Thus when a reset is performed the capacitance is cut in half} 620 -2230 0 0 0.4 0.4 {}
N 160 -2150 160 -2100 {
lab=sw_n_sp1}
N 370 -2150 370 -2100 {
lab=sw_n_sp2}
N 580 -1920 580 -1840 {
lab=#net1}
N 580 -1840 580 -1420 {
lab=#net1}
N 180 -1430 560 -1430 {
lab=#net2}
N 600 -1110 600 -1090 {
lab=#net3}
N 570 -1090 600 -1090 {
lab=#net3}
N 620 -690 620 -670 {
lab=raw_bit1}
N 660 -690 660 -670 {
lab=Vcmp}
N 770 -1920 770 -1840 {
lab=#net4}
N 770 -2150 770 -2100 {
lab=sw_n2}
N 770 -1840 770 -1420 {
lab=#net4}
N 810 -690 810 -670 {
lab=raw_bit1}
N 850 -690 850 -670 {
lab=Vcmp}
N 390 -1440 750 -1440 {
lab=#net5}
N 1020 -2140 1020 -2090 {
lab=sw_n_sp3}
N 1230 -1910 1230 -1890 {
lab=cycle4}
N 1230 -2140 1230 -2090 {
lab=sw_n_sp4}
N 1640 -1910 1640 -1840 {
lab=#net6}
N 1640 -2140 1640 -2090 {
lab=sw_n3}
N 1640 -1840 1640 -1410 {
lab=#net6}
N 1680 -840 1680 -820 {
lab=cycle5}
N 1680 -680 1680 -660 {
lab=raw_bit4}
N 1720 -680 1720 -660 {
lab=Vcmp}
N 1830 -1910 1830 -1840 {
lab=#net7}
N 1830 -2140 1830 -2090 {
lab=sw_n4}
N 1830 -1840 1830 -1410 {
lab=#net7}
N 1870 -840 1870 -820 {
lab=cycle6}
N 1840 -820 1870 -820 {
lab=cycle6}
N 1870 -680 1870 -660 {
lab=raw_bit4}
N 1910 -680 1910 -660 {
lab=Vcmp}
N 1440 -1910 1440 -1890 {
lab=cycle4}
N 1440 -2140 1440 -2090 {
lab=sw_n_sp5}
N 2020 -1910 2020 -1840 {
lab=#net8}
N 2020 -2140 2020 -2090 {
lab=sw_n5}
N 2020 -1840 2020 -1410 {
lab=#net8}
N 2060 -840 2060 -820 {
lab=cycle7}
N 2030 -820 2060 -820 {
lab=cycle7}
N 2060 -680 2060 -660 {
lab=raw_bit4}
N 2100 -680 2100 -660 {
lab=Vcmp}
N 1250 -1430 1810 -1430 {
lab=#net9}
N 1460 -1440 2000 -1440 {
lab=#net10}
N 2230 -2140 2230 -2090 {
lab=sw_n_sp6}
N 2440 -2140 2440 -2090 {
lab=sw_n_sp7}
N 2850 -2140 2850 -2090 {
lab=sw_n6}
N 3040 -2140 3040 -2090 {
lab=sw_n7}
N 2650 -2140 2650 -2090 {
lab=sw_n_sp8}
N 3230 -2140 3230 -2090 {
lab=sw_n8}
N 3440 -2140 3440 -2090 {
lab=sw_n_sp9}
N 280 -1920 280 -1870 {
lab=#net11}
N 180 -1920 180 -1790 {
lab=Vcmp}
N 180 -1790 280 -1790 {
lab=Vcmp}
N 240 -1790 240 -1760 {
lab=Vcmp}
N 260 -2150 260 -2100 {
lab=sw_p_sp1}
N 370 -1900 470 -1900 {
lab=cycle1}
N 470 -1920 470 -1900 {
lab=cycle1}
N 490 -1920 490 -1870 {
lab=#net12}
N 390 -1920 390 -1790 {
lab=Vcmp}
N 390 -1790 490 -1790 {
lab=Vcmp}
N 450 -1790 450 -1760 {
lab=Vcmp}
N 470 -2150 470 -2100 {
lab=sw_p_sp2}
N 580 -2150 590 -2150 {
lab=sw_n1}
N 580 -2150 580 -2100 {
lab=sw_n1}
N 670 -2150 680 -2150 {
lab=sw_p1}
N 670 -2150 670 -2100 {
lab=sw_p1}
N 580 -1840 670 -1840 {
lab=#net1}
N 670 -1920 670 -1840 {
lab=#net1}
N 600 -1920 600 -1780 {
lab=Vcmp}
N 600 -1780 690 -1780 {
lab=Vcmp}
N 640 -1780 640 -1750 {
lab=Vcmp}
N 690 -1920 690 -1860 {
lab=#net13}
N 770 -1840 870 -1840 {
lab=#net4}
N 870 -1920 870 -1840 {
lab=#net4}
N 890 -1920 890 -1860 {
lab=#net14}
N 790 -1920 790 -1780 {
lab=Vcmp}
N 790 -1780 890 -1780 {
lab=Vcmp}
N 840 -1780 840 -1750 {
lab=Vcmp}
N 770 -2150 780 -2150 {
lab=sw_n2}
N 870 -2150 880 -2150 {
lab=sw_p2}
N 870 -2150 870 -2100 {
lab=sw_p2}
N 1120 -2140 1120 -2090 {
lab=sw_p_sp3}
N 1020 -1890 1120 -1890 {
lab=cycle4}
N 1120 -1910 1120 -1890 {
lab=cycle4}
N 1140 -1910 1140 -1860 {
lab=#net15}
N 1040 -1910 1040 -1780 {
lab=Vcmp}
N 1040 -1780 1140 -1780 {
lab=Vcmp}
N 1100 -1780 1100 -1750 {
lab=Vcmp}
N 1230 -1890 1330 -1890 {
lab=cycle4}
N 1330 -1910 1330 -1890 {
lab=cycle4}
N 1350 -1910 1350 -1860 {
lab=#net16}
N 1250 -1910 1250 -1780 {
lab=Vcmp}
N 1250 -1780 1350 -1780 {
lab=Vcmp}
N 1310 -1780 1310 -1750 {
lab=Vcmp}
N 1330 -2140 1330 -2090 {
lab=sw_p_sp4}
N 1530 -2140 1530 -2090 {
lab=sw_p_sp5}
N 1440 -1890 1530 -1890 {
lab=cycle4}
N 1530 -1910 1530 -1890 {
lab=cycle4}
N 1550 -1910 1550 -1860 {
lab=#net17}
N 1460 -1910 1460 -1780 {
lab=Vcmp}
N 1460 -1780 1550 -1780 {
lab=Vcmp}
N 1520 -1780 1520 -1750 {
lab=Vcmp}
N 1640 -1840 1730 -1840 {
lab=#net6}
N 1730 -1910 1730 -1840 {
lab=#net6}
N 1750 -1910 1750 -1860 {
lab=#net18}
N 1660 -1910 1660 -1780 {
lab=Vcmp}
N 1660 -1780 1750 -1780 {
lab=Vcmp}
N 1710 -1780 1710 -1750 {
lab=Vcmp}
N 1640 -2140 1650 -2140 {
lab=sw_n3}
N 1730 -2140 1740 -2140 {
lab=sw_p3}
N 1730 -2140 1730 -2090 {
lab=sw_p3}
N 1830 -2140 1840 -2140 {
lab=sw_n4}
N 1920 -2140 1930 -2140 {
lab=sw_p4}
N 1920 -2140 1920 -2090 {
lab=sw_p4}
N 1940 -1910 1940 -1860 {
lab=#net19}
N 1830 -1840 1920 -1840 {
lab=#net7}
N 1920 -1910 1920 -1840 {
lab=#net7}
N 1850 -1910 1850 -1780 {
lab=Vcmp}
N 1850 -1780 1940 -1780 {
lab=Vcmp}
N 1900 -1780 1900 -1750 {
lab=Vcmp}
N 2020 -2140 2030 -2140 {
lab=sw_n5}
N 2020 -1840 2120 -1840 {
lab=#net8}
N 2120 -1910 2120 -1840 {
lab=#net8}
N 2140 -1910 2140 -1850 {
lab=#net20}
N 2040 -1910 2040 -1770 {
lab=Vcmp}
N 2040 -1770 2140 -1770 {
lab=Vcmp}
N 2080 -1770 2080 -1740 {
lab=Vcmp}
N 2120 -2140 2130 -2140 {
lab=sw_p5}
N 2120 -2140 2120 -2090 {
lab=sw_p5}
N 2330 -2140 2330 -2090 {
lab=sw_p_sp6}
N 2540 -2140 2540 -2090 {
lab=sw_p_sp7}
N 2850 -2140 2860 -2140 {
lab=sw_n6}
N 2940 -2140 2950 -2140 {
lab=sw_p6}
N 2940 -2140 2940 -2090 {
lab=sw_p6}
N 3040 -2140 3050 -2140 {
lab=sw_n7}
N 3130 -2140 3140 -2140 {
lab=sw_p7}
N 3130 -2140 3130 -2090 {
lab=sw_p7}
N 3230 -2140 3240 -2140 {
lab=sw_n8}
N 3320 -2140 3330 -2140 {
lab=sw_p8}
N 3540 -2140 3540 -2090 {
lab=sw_p_sp9}
N 3460 -1910 3460 -1770 {
lab=Vcmp}
N 3560 -1910 3560 -1850 {
lab=#net21}
N 3460 -1770 3560 -1770 {
lab=Vcmp}
N 3510 -1770 3510 -1750 {
lab=Vcmp}
N 3440 -1890 3540 -1890 {
lab=cycle12}
N 3540 -1910 3540 -1890 {
lab=cycle12}
N 580 -1420 580 -1410 {
lab=#net1}
N 560 -1430 560 -1410 {
lab=#net2}
N 750 -1440 750 -1410 {
lab=#net5}
N 770 -1420 770 -1410 {
lab=#net4}
N 600 -1450 600 -1410 {
lab=VSS}
N 620 -1450 620 -1410 {
lab=VDD}
N 790 -1450 790 -1410 {
lab=VSS}
N 810 -1450 810 -1410 {
lab=VDD}
N 1620 -1420 1620 -1400 {
lab=#net22}
N 1640 -1410 1640 -1400 {
lab=#net6}
N 1810 -1430 1810 -1400 {
lab=#net9}
N 1830 -1410 1830 -1400 {
lab=#net7}
N 2000 -1440 2000 -1400 {
lab=#net10}
N 2020 -1410 2020 -1400 {
lab=#net8}
N 1660 -1450 1660 -1400 {
lab=VSS}
N 1680 -1450 1680 -1400 {
lab=VDD}
N 1850 -1450 1850 -1400 {
lab=VSS}
N 1870 -1450 1870 -1400 {
lab=VDD}
N 2040 -1450 2040 -1400 {
lab=VSS}
N 2060 -1450 2060 -1400 {
lab=VDD}
N 1020 -1910 1020 -1890 {
lab=cycle4}
N 3440 -1910 3440 -1890 {
lab=cycle12}
N 200 -1920 200 -1760 {
lab=#net23}
N 200 -1760 200 -1750 {
lab=#net23}
N 260 -1920 260 -1900 {
lab=cycle1}
N 160 -1900 260 -1900 {
lab=cycle1}
N 160 -1920 160 -1900 {
lab=cycle1}
N 200 -1890 300 -1890 {
lab=#net23}
N 300 -1920 300 -1890 {
lab=#net23}
N 180 -1630 180 -1600 {
lab=#net24}
N 180 -1520 180 -1430 {
lab=#net2}
N 410 -1920 410 -1750 {
lab=#net25}
N 510 -1920 510 -1890 {
lab=#net25}
N 390 -1630 390 -1600 {
lab=#net26}
N 390 -1520 390 -1440 {
lab=#net5}
N 630 -180 630 -150 {
lab=cycle1}
N 600 -150 630 -150 {
lab=cycle1}
N 650 -180 650 -130 {
lab=Vcmp}
N 600 -130 650 -130 {
lab=Vcmp}
N 600 -110 670 -110 {
lab=RESET}
N 670 -180 670 -110 {
lab=RESET}
N 610 -380 630 -380 {
lab=raw_bit1}
N 630 -380 630 -360 {
lab=raw_bit1}
N 780 -180 780 -150 {
lab=cycle2}
N 750 -150 780 -150 {
lab=cycle2}
N 800 -180 800 -130 {
lab=Vcmp}
N 750 -130 800 -130 {
lab=Vcmp}
N 750 -110 820 -110 {
lab=RESET}
N 820 -180 820 -110 {
lab=RESET}
N 760 -380 780 -380 {
lab=raw_bit2}
N 780 -380 780 -360 {
lab=raw_bit2}
N 930 -180 930 -150 {
lab=cycle3}
N 900 -150 930 -150 {
lab=cycle3}
N 950 -180 950 -130 {
lab=Vcmp}
N 900 -130 950 -130 {
lab=Vcmp}
N 900 -110 970 -110 {
lab=RESET}
N 970 -180 970 -110 {
lab=RESET}
N 910 -380 930 -380 {
lab=raw_bit3}
N 930 -380 930 -360 {
lab=raw_bit3}
N 1080 -180 1080 -150 {
lab=cycle4}
N 1050 -150 1080 -150 {
lab=cycle4}
N 1100 -180 1100 -130 {
lab=Vcmp}
N 1050 -130 1100 -130 {
lab=Vcmp}
N 1050 -110 1120 -110 {
lab=RESET}
N 1120 -180 1120 -110 {
lab=RESET}
N 1060 -380 1080 -380 {
lab=raw_bit4}
N 1080 -380 1080 -360 {
lab=raw_bit4}
N 1230 -180 1230 -150 {
lab=cycle5}
N 1200 -150 1230 -150 {
lab=cycle5}
N 1250 -180 1250 -130 {
lab=Vcmp}
N 1200 -130 1250 -130 {
lab=Vcmp}
N 1200 -110 1270 -110 {
lab=RESET}
N 1270 -180 1270 -110 {
lab=RESET}
N 1210 -380 1230 -380 {
lab=raw_bit5}
N 1230 -380 1230 -360 {
lab=raw_bit5}
N 1380 -180 1380 -150 {
lab=cycle6}
N 1350 -150 1380 -150 {
lab=cycle6}
N 1400 -180 1400 -130 {
lab=Vcmp}
N 1350 -130 1400 -130 {
lab=Vcmp}
N 1350 -110 1420 -110 {
lab=RESET}
N 1420 -180 1420 -110 {
lab=RESET}
N 1360 -380 1380 -380 {
lab=raw_bit6}
N 1380 -380 1380 -360 {
lab=raw_bit6}
N 1530 -180 1530 -150 {
lab=cycle7}
N 1500 -150 1530 -150 {
lab=cycle7}
N 1550 -180 1550 -130 {
lab=Vcmp}
N 1500 -130 1550 -130 {
lab=Vcmp}
N 1500 -110 1570 -110 {
lab=RESET}
N 1570 -180 1570 -110 {
lab=RESET}
N 1510 -380 1530 -380 {
lab=raw_bit7}
N 1530 -380 1530 -360 {
lab=raw_bit7}
N 1680 -180 1680 -150 {
lab=cycle8}
N 1650 -150 1680 -150 {
lab=cycle8}
N 1700 -180 1700 -130 {
lab=Vcmp}
N 1650 -130 1700 -130 {
lab=Vcmp}
N 1650 -110 1720 -110 {
lab=RESET}
N 1720 -180 1720 -110 {
lab=RESET}
N 1660 -380 1680 -380 {
lab=raw_bit8}
N 1680 -380 1680 -360 {
lab=raw_bit8}
N 1830 -180 1830 -150 {
lab=cycle9}
N 1800 -150 1830 -150 {
lab=cycle9}
N 1850 -180 1850 -130 {
lab=Vcmp}
N 1800 -130 1850 -130 {
lab=Vcmp}
N 1800 -110 1870 -110 {
lab=RESET}
N 1870 -180 1870 -110 {
lab=RESET}
N 1810 -380 1830 -380 {
lab=raw_bit9}
N 1830 -380 1830 -360 {
lab=raw_bit9}
N 1980 -180 1980 -150 {
lab=cycle10}
N 1950 -150 1980 -150 {
lab=cycle10}
N 2000 -180 2000 -130 {
lab=Vcmp}
N 1950 -130 2000 -130 {
lab=Vcmp}
N 1950 -110 2020 -110 {
lab=RESET}
N 2020 -180 2020 -110 {
lab=RESET}
N 1960 -380 1980 -380 {
lab=raw_bit10}
N 1980 -380 1980 -360 {
lab=raw_bit10}
N 2130 -180 2130 -150 {
lab=cycle11}
N 2100 -150 2130 -150 {
lab=cycle11}
N 2150 -180 2150 -130 {
lab=Vcmp}
N 2100 -130 2150 -130 {
lab=Vcmp}
N 2100 -110 2170 -110 {
lab=RESET}
N 2170 -180 2170 -110 {
lab=RESET}
N 2110 -380 2130 -380 {
lab=raw_bit11}
N 2130 -380 2130 -360 {
lab=raw_bit11}
N 2280 -180 2280 -150 {
lab=cycle12}
N 2250 -150 2280 -150 {
lab=cycle12}
N 2300 -180 2300 -130 {
lab=Vcmp}
N 2250 -130 2300 -130 {
lab=Vcmp}
N 2250 -110 2320 -110 {
lab=RESET}
N 2320 -180 2320 -110 {
lab=RESET}
N 2260 -380 2280 -380 {
lab=raw_bit12}
N 2280 -380 2280 -360 {
lab=raw_bit12}
N 2430 -180 2430 -150 {
lab=cycle13}
N 2400 -150 2430 -150 {
lab=cycle13}
N 2450 -180 2450 -130 {
lab=Vcmp}
N 2400 -130 2450 -130 {
lab=Vcmp}
N 2400 -110 2470 -110 {
lab=RESET}
N 2470 -180 2470 -110 {
lab=RESET}
N 2410 -380 2430 -380 {
lab=raw_bit13}
N 2430 -380 2430 -360 {
lab=raw_bit13}
N 1060 -1910 1060 -1750 {
lab=#net27}
N 1060 -1880 1160 -1880 {
lab=#net27}
N 1160 -1910 1160 -1880 {
lab=#net27}
N 1370 -1910 1370 -1880 {
lab=#net28}
N 1270 -1910 1270 -1740 {
lab=#net28}
N 1270 -1880 1370 -1880 {
lab=#net28}
N 1480 -1910 1480 -1740 {
lab=#net29}
N 1480 -1880 1570 -1880 {
lab=#net29}
N 1570 -1910 1570 -1880 {
lab=#net29}
N 1040 -1420 1620 -1420 {
lab=#net22}
N 1040 -1630 1040 -1600 {
lab=#net30}
N 1040 -1520 1040 -1420 {
lab=#net22}
N 1250 -1620 1250 -1590 {
lab=#net31}
N 1250 -1510 1250 -1430 {
lab=#net9}
N 1460 -1620 1460 -1590 {
lab=#net32}
N 1460 -1510 1460 -1440 {
lab=#net10}
N 2440 -1910 2440 -1890 {
lab=cycle8}
N 2850 -1910 2850 -1840 {
lab=#net33}
N 2850 -1840 2850 -1410 {
lab=#net33}
N 2890 -840 2890 -820 {
lab=cycle9}
N 2860 -820 2890 -820 {
lab=cycle9}
N 2890 -680 2890 -660 {
lab=raw_bit8}
N 2930 -680 2930 -660 {
lab=Vcmp}
N 3040 -1910 3040 -1840 {
lab=#net34}
N 3040 -1840 3040 -1410 {
lab=#net34}
N 3080 -840 3080 -820 {
lab=cycle10}
N 3050 -820 3080 -820 {
lab=cycle10}
N 3080 -690 3080 -670 {
lab=raw_bit8}
N 3120 -690 3120 -670 {
lab=Vcmp}
N 2650 -1910 2650 -1890 {
lab=cycle8}
N 3230 -1910 3230 -1840 {
lab=#net35}
N 3230 -1840 3230 -1410 {
lab=#net35}
N 3270 -840 3270 -820 {
lab=cycle11}
N 3240 -820 3270 -820 {
lab=cycle11}
N 3270 -680 3270 -660 {
lab=raw_bit8}
N 3310 -680 3310 -660 {
lab=Vcmp}
N 2460 -1430 3020 -1430 {
lab=#net36}
N 2670 -1440 3210 -1440 {
lab=#net37}
N 2230 -1890 2330 -1890 {
lab=cycle8}
N 2330 -1910 2330 -1890 {
lab=cycle8}
N 2350 -1910 2350 -1860 {
lab=#net38}
N 2250 -1910 2250 -1780 {
lab=Vcmp}
N 2250 -1780 2350 -1780 {
lab=Vcmp}
N 2310 -1780 2310 -1750 {
lab=Vcmp}
N 2440 -1890 2540 -1890 {
lab=cycle8}
N 2540 -1910 2540 -1890 {
lab=cycle8}
N 2560 -1910 2560 -1860 {
lab=#net39}
N 2460 -1910 2460 -1780 {
lab=Vcmp}
N 2460 -1780 2560 -1780 {
lab=Vcmp}
N 2520 -1780 2520 -1750 {
lab=Vcmp}
N 2650 -1890 2750 -1890 {
lab=cycle8}
N 2750 -1910 2750 -1890 {
lab=cycle8}
N 2770 -1910 2770 -1860 {
lab=#net40}
N 2670 -1910 2670 -1780 {
lab=Vcmp}
N 2670 -1780 2770 -1780 {
lab=Vcmp}
N 2740 -1780 2740 -1750 {
lab=Vcmp}
N 2850 -1840 2940 -1840 {
lab=#net33}
N 2940 -1910 2940 -1840 {
lab=#net33}
N 2960 -1910 2960 -1860 {
lab=#net41}
N 2870 -1910 2870 -1780 {
lab=Vcmp}
N 2870 -1780 2960 -1780 {
lab=Vcmp}
N 2920 -1780 2920 -1750 {
lab=Vcmp}
N 3150 -1910 3150 -1860 {
lab=#net42}
N 3040 -1840 3130 -1840 {
lab=#net34}
N 3130 -1910 3130 -1840 {
lab=#net34}
N 3060 -1910 3060 -1780 {
lab=Vcmp}
N 3060 -1780 3150 -1780 {
lab=Vcmp}
N 3110 -1780 3110 -1750 {
lab=Vcmp}
N 3230 -1840 3320 -1840 {
lab=#net35}
N 3320 -1910 3320 -1840 {
lab=#net35}
N 3340 -1910 3340 -1850 {
lab=#net43}
N 3250 -1910 3250 -1770 {
lab=Vcmp}
N 3250 -1770 3340 -1770 {
lab=Vcmp}
N 3290 -1770 3290 -1740 {
lab=Vcmp}
N 2830 -1420 2830 -1400 {
lab=#net44}
N 2850 -1410 2850 -1400 {
lab=#net33}
N 3020 -1430 3020 -1400 {
lab=#net36}
N 3040 -1410 3040 -1400 {
lab=#net34}
N 3210 -1440 3210 -1400 {
lab=#net37}
N 3230 -1410 3230 -1400 {
lab=#net35}
N 2870 -1450 2870 -1400 {
lab=VSS}
N 2890 -1450 2890 -1400 {
lab=VDD}
N 3060 -1450 3060 -1400 {
lab=VSS}
N 3080 -1450 3080 -1400 {
lab=VDD}
N 3250 -1450 3250 -1400 {
lab=VSS}
N 3270 -1450 3270 -1400 {
lab=VDD}
N 2230 -1910 2230 -1890 {
lab=cycle8}
N 2270 -1910 2270 -1750 {
lab=#net45}
N 2270 -1880 2370 -1880 {
lab=#net45}
N 2370 -1910 2370 -1880 {
lab=#net45}
N 2580 -1910 2580 -1880 {
lab=#net46}
N 2480 -1910 2480 -1740 {
lab=#net46}
N 2480 -1880 2580 -1880 {
lab=#net46}
N 2690 -1910 2690 -1740 {
lab=#net47}
N 2690 -1880 2790 -1880 {
lab=#net47}
N 2790 -1910 2790 -1880 {
lab=#net47}
N 2250 -1420 2830 -1420 {
lab=#net44}
N 2250 -1630 2250 -1600 {
lab=#net48}
N 2250 -1520 2250 -1420 {
lab=#net44}
N 2460 -1620 2460 -1590 {
lab=#net49}
N 2460 -1510 2460 -1430 {
lab=#net36}
N 2670 -1620 2670 -1590 {
lab=#net50}
N 2670 -1510 2670 -1440 {
lab=#net37}
N 3320 -2140 3320 -2090 {
lab=sw_p8}
N 2750 -2140 2750 -2090 {
lab=sw_p_sp8}
N 620 -1110 620 -1070 {
lab=#net51}
N 1700 -840 1700 -800 {
lab=#net52}
N 1890 -840 1890 -800 {
lab=#net53}
N 2080 -840 2080 -800 {
lab=#net54}
N 2910 -840 2910 -800 {
lab=#net55}
N 3100 -840 3100 -800 {
lab=#net56}
N 3290 -840 3290 -800 {
lab=#net57}
N 1650 -820 1680 -820 {
lab=cycle5}
N 410 -1890 510 -1890 {
lab=#net25}
N 620 -1070 620 -1030 {
lab=#net51}
N 640 -850 640 -810 {
lab=#net58}
N 600 -830 610 -830 {
lab=cycle2}
N 610 -830 620 -830 {
lab=cycle2}
N 620 -850 620 -830 {
lab=cycle2}
N 560 -1090 560 -1080 {
lab=#net3}
N 560 -1090 570 -1090 {
lab=#net3}
N 560 -1000 560 -980 {
lab=#net59}
N 540 -880 560 -880 {
lab=cycle2}
N 560 -900 560 -880 {
lab=cycle2}
N 790 -1110 790 -1090 {
lab=#net60}
N 760 -1090 790 -1090 {
lab=#net60}
N 810 -1110 810 -1070 {
lab=#net61}
N 810 -1070 810 -1030 {
lab=#net61}
N 830 -850 830 -810 {
lab=#net62}
N 790 -830 800 -830 {
lab=cycle3}
N 800 -830 810 -830 {
lab=cycle3}
N 810 -850 810 -830 {
lab=cycle3}
N 750 -1090 750 -1080 {
lab=#net60}
N 750 -1090 760 -1090 {
lab=#net60}
N 750 -1000 750 -980 {
lab=#net63}
N 750 -900 750 -880 {
lab=cycle3}
N 740 -880 750 -880 {
lab=cycle3}
N 660 -850 660 -840 {
lab=RESET}
N 660 -840 680 -840 {
lab=RESET}
N 850 -850 850 -840 {
lab=RESET}
N 850 -840 870 -840 {
lab=RESET}
N 1660 -1100 1660 -1080 {
lab=#net64}
N 1630 -1080 1660 -1080 {
lab=#net64}
N 1680 -1100 1680 -1060 {
lab=#net65}
N 1680 -1060 1680 -1020 {
lab=#net65}
N 1620 -1080 1620 -1070 {
lab=#net64}
N 1620 -1080 1630 -1080 {
lab=#net64}
N 1620 -990 1620 -970 {
lab=#net66}
N 1600 -870 1620 -870 {
lab=cycle5}
N 1620 -890 1620 -870 {
lab=cycle5}
N 1850 -1100 1850 -1080 {
lab=#net67}
N 1820 -1080 1850 -1080 {
lab=#net67}
N 1870 -1100 1870 -1060 {
lab=#net68}
N 1870 -1060 1870 -1020 {
lab=#net68}
N 1810 -1080 1810 -1070 {
lab=#net67}
N 1810 -1080 1820 -1080 {
lab=#net67}
N 1810 -990 1810 -970 {
lab=#net69}
N 1810 -890 1810 -870 {
lab=cycle6}
N 1800 -870 1810 -870 {
lab=cycle6}
N 1720 -830 1740 -830 {
lab=RESET}
N 1910 -840 1910 -830 {
lab=RESET}
N 1910 -830 1930 -830 {
lab=RESET}
N 2040 -1100 2040 -1080 {
lab=#net70}
N 2010 -1080 2040 -1080 {
lab=#net70}
N 2060 -1100 2060 -1060 {
lab=#net71}
N 2060 -1060 2060 -1020 {
lab=#net71}
N 2000 -1080 2000 -1070 {
lab=#net70}
N 2000 -1080 2010 -1080 {
lab=#net70}
N 2000 -990 2000 -970 {
lab=#net72}
N 2000 -890 2000 -870 {
lab=cycle7}
N 1990 -870 2000 -870 {
lab=cycle7}
N 2100 -840 2100 -830 {
lab=RESET}
N 2100 -830 2120 -830 {
lab=RESET}
N 1720 -840 1720 -830 {
lab=RESET}
N 2870 -1100 2870 -1080 {
lab=#net73}
N 2840 -1080 2870 -1080 {
lab=#net73}
N 2890 -1100 2890 -1060 {
lab=#net74}
N 2890 -1060 2890 -1020 {
lab=#net74}
N 2830 -1080 2830 -1070 {
lab=#net73}
N 2830 -1080 2840 -1080 {
lab=#net73}
N 2830 -990 2830 -970 {
lab=#net75}
N 2810 -870 2830 -870 {
lab=cycle9}
N 2830 -890 2830 -870 {
lab=cycle9}
N 3060 -1100 3060 -1080 {
lab=#net76}
N 3030 -1080 3060 -1080 {
lab=#net76}
N 3080 -1100 3080 -1060 {
lab=#net77}
N 3080 -1060 3080 -1020 {
lab=#net77}
N 3020 -1080 3020 -1070 {
lab=#net76}
N 3020 -1080 3030 -1080 {
lab=#net76}
N 3020 -990 3020 -970 {
lab=#net78}
N 3020 -890 3020 -870 {
lab=cycle10}
N 3010 -870 3020 -870 {
lab=cycle10}
N 2930 -830 2950 -830 {
lab=RESET}
N 3120 -840 3120 -830 {
lab=RESET}
N 3120 -830 3140 -830 {
lab=RESET}
N 3250 -1100 3250 -1080 {
lab=#net79}
N 3220 -1080 3250 -1080 {
lab=#net79}
N 3270 -1100 3270 -1060 {
lab=#net80}
N 3270 -1060 3270 -1020 {
lab=#net80}
N 3210 -1080 3210 -1070 {
lab=#net79}
N 3210 -1080 3220 -1080 {
lab=#net79}
N 3210 -990 3210 -970 {
lab=#net81}
N 3210 -890 3210 -870 {
lab=cycle11}
N 3200 -870 3210 -870 {
lab=cycle11}
N 3310 -840 3310 -830 {
lab=RESET}
N 3310 -830 3330 -830 {
lab=RESET}
N 2930 -840 2930 -830 {
lab=RESET}
N 370 -1920 370 -1900 {
lab=cycle1}
N 210 -920 210 -840 {
lab=cycle1}
N 210 -1150 210 -1100 {
lab=test_sw_n1_raw}
N 300 -1150 310 -1150 {
lab=test_sw_p1_raw}
N 300 -1150 300 -1100 {
lab=test_sw_p1_raw}
N 210 -840 300 -840 {
lab=cycle1}
N 300 -920 300 -840 {
lab=cycle1}
N 230 -920 230 -780 {
lab=Vcmp}
N 230 -780 320 -780 {
lab=Vcmp}
N 270 -780 270 -750 {
lab=Vcmp}
N 320 -920 320 -860 {
lab=#net82}
N 210 -1170 210 -1150 {
lab=test_sw_n1_raw}
N 210 -1170 220 -1170 {
lab=test_sw_n1_raw}
C {devices/title.sym} 160 30 0 0 {name=l1 author="Dr. Aubrey Beal, Dr. Phillip Bailey, Micah Tseng"
}
C {devices/lab_pin.sym} 240 -1760 2 0 {name=l43 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 220 -1630 3 0 {name=l44 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 260 -2150 2 0 {name=l46 sig_type=std_logic lab=sw_p_sp1
}
C {devices/lab_pin.sym} 160 -2150 2 0 {name=l47 sig_type=std_logic lab=sw_n_sp1
}
C {devices/lab_pin.sym} 450 -1760 2 0 {name=l49 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 640 -1750 2 0 {name=l55 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 620 -1920 3 0 {name=l56 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 680 -2150 2 0 {name=l58 sig_type=std_logic lab=sw_p1
}
C {devices/lab_pin.sym} 590 -2150 2 0 {name=l59 sig_type=std_logic lab=sw_n1
}
C {sky130_stdcells/xor2_1.sym} 640 -750 3 0 {name=x29 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 840 -1750 2 0 {name=l63 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 810 -1920 3 0 {name=l64 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 880 -2150 2 0 {name=l66 sig_type=std_logic lab=sw_p2
}
C {devices/lab_pin.sym} 780 -2150 2 0 {name=l67 sig_type=std_logic lab=sw_n2
}
C {sky130_stdcells/xor2_1.sym} 830 -750 3 0 {name=x31 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ }
C {devices/lab_pin.sym} 1100 -1750 2 0 {name=l71 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1080 -1630 3 0 {name=l72 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 1120 -2140 2 0 {name=l74 sig_type=std_logic lab=sw_p_sp3
}
C {devices/lab_pin.sym} 1020 -2140 2 0 {name=l75 sig_type=std_logic lab=sw_n_sp3
}
C {devices/lab_pin.sym} 1310 -1750 2 0 {name=l77 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1330 -2140 2 0 {name=l80 sig_type=std_logic lab=sw_p_sp4
}
C {devices/lab_pin.sym} 1230 -2140 2 0 {name=l81 sig_type=std_logic lab=sw_n_sp4
}
C {devices/lab_pin.sym} 1710 -1750 2 0 {name=l83 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1680 -1910 3 0 {name=l84 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 1740 -2140 2 0 {name=l86 sig_type=std_logic lab=sw_p3
}
C {devices/lab_pin.sym} 1650 -2140 2 0 {name=l87 sig_type=std_logic lab=sw_n3
}
C {sky130_stdcells/xor2_1.sym} 1700 -740 3 0 {name=x37 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ }
C {devices/lab_pin.sym} 1900 -1750 2 0 {name=l91 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1870 -1910 3 0 {name=l92 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 1930 -2140 2 0 {name=l94 sig_type=std_logic lab=sw_p4
}
C {devices/lab_pin.sym} 1840 -2140 2 0 {name=l95 sig_type=std_logic lab=sw_n4
}
C {sky130_stdcells/xor2_1.sym} 1890 -740 3 0 {name=x40 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ }
C {devices/lab_pin.sym} 1520 -1750 2 0 {name=l99 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1530 -2140 2 0 {name=l102 sig_type=std_logic lab=sw_p_sp5
}
C {devices/lab_pin.sym} 1440 -2140 2 0 {name=l103 sig_type=std_logic lab=sw_n_sp5
}
C {devices/lab_pin.sym} 2080 -1740 2 0 {name=l105 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 2060 -1910 3 0 {name=l106 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 2130 -2140 2 0 {name=l108 sig_type=std_logic lab=sw_p5
}
C {devices/lab_pin.sym} 2030 -2140 2 0 {name=l109 sig_type=std_logic lab=sw_n5
}
C {sky130_stdcells/xor2_1.sym} 2080 -740 3 0 {name=x45 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ }
C {devices/lab_pin.sym} 2330 -2140 2 0 {name=l116 sig_type=std_logic lab=sw_p_sp6
}
C {devices/lab_pin.sym} 2230 -2140 2 0 {name=l117 sig_type=std_logic lab=sw_n_sp6
}
C {devices/lab_pin.sym} 2540 -2140 2 0 {name=l122 sig_type=std_logic lab=sw_p_sp7
}
C {devices/lab_pin.sym} 2440 -2140 2 0 {name=l123 sig_type=std_logic lab=sw_n_sp7
}
C {devices/lab_pin.sym} 2950 -2140 2 0 {name=l128 sig_type=std_logic lab=sw_p6
}
C {devices/lab_pin.sym} 2860 -2140 2 0 {name=l129 sig_type=std_logic lab=sw_n6
}
C {devices/lab_pin.sym} 3140 -2140 2 0 {name=l136 sig_type=std_logic lab=sw_p7
}
C {devices/lab_pin.sym} 3050 -2140 2 0 {name=l137 sig_type=std_logic lab=sw_n7
}
C {devices/lab_pin.sym} 2750 -2140 2 0 {name=l144 sig_type=std_logic lab=sw_p_sp8
}
C {devices/lab_pin.sym} 2650 -2140 2 0 {name=l145 sig_type=std_logic lab=sw_n_sp8
}
C {devices/lab_pin.sym} 3330 -2140 2 0 {name=l150 sig_type=std_logic lab=sw_p8
}
C {devices/lab_pin.sym} 3240 -2140 2 0 {name=l151 sig_type=std_logic lab=sw_n8
}
C {devices/lab_pin.sym} 3510 -1750 2 0 {name=l155 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 3480 -1910 3 0 {name=l156 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 3540 -2140 2 0 {name=l158 sig_type=std_logic lab=sw_p_sp9
}
C {devices/lab_pin.sym} 3440 -2140 2 0 {name=l159 sig_type=std_logic lab=sw_n_sp9
}
C {sky130_stdcells/dfrtp_1.sym} 280 -2010 3 0 {name=x100 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 280 -1830 3 0 {name=x99 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 430 -1630 3 0 {name=l60 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/dfrtp_1.sym} 180 -2010 3 0 {name=x102 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 390 -2010 3 0 {name=x25 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 490 -1830 3 0 {name=x103 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 490 -2010 3 0 {name=x104 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 600 -2010 3 0 {name=x21 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 690 -2010 3 0 {name=x22 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 710 -1920 3 0 {name=l76 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 690 -1820 3 0 {name=x105 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 790 -2010 3 0 {name=x28 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 890 -2010 3 0 {name=x106 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 910 -1920 3 0 {name=l82 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 890 -1820 3 0 {name=x107 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 1140 -1820 3 0 {name=x109 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 1350 -1820 3 0 {name=x111 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 1040 -2000 3 0 {name=x27 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 1140 -2000 3 0 {name=x35 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 1250 -2000 3 0 {name=x41 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 1350 -2000 3 0 {name=x108 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 1460 -2000 3 0 {name=x110 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 1550 -2000 3 0 {name=x112 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 1550 -1820 3 0 {name=x113 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 1750 -2000 3 0 {name=x114 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 1660 -2000 3 0 {name=x32 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1770 -1910 3 0 {name=l110 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 1750 -1820 3 0 {name=x115 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 1850 -2000 3 0 {name=x38 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 1940 -2000 3 0 {name=x116 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1960 -1910 3 0 {name=l118 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 1940 -1820 3 0 {name=x117 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 2040 -2000 3 0 {name=x43 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 2140 -2000 3 0 {name=x118 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 2160 -1910 3 0 {name=l124 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 2140 -1810 3 0 {name=x119 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 3560 -2000 3 0 {name=x132 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 3580 -1910 3 0 {name=l221 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 3560 -1810 3 0 {name=x133 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 3460 -2000 3 0 {name=x61 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 600 -1450 1 0 {name=l222 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 620 -1450 1 0 {name=l239 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 790 -1450 1 0 {name=l240 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 810 -1450 1 0 {name=l241 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 1660 -1450 1 0 {name=l242 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 1680 -1450 1 0 {name=l243 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 1850 -1450 1 0 {name=l244 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 1870 -1450 1 0 {name=l245 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 2040 -1450 1 0 {name=l246 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 2060 -1450 1 0 {name=l247 sig_type=std_logic lab=VDD
}
C {src/demux2/demux2.sym} 590 -1260 1 1 {name=x24}
C {src/demux2/demux2.sym} 780 -1260 1 1 {name=x30}
C {src/demux2/demux2.sym} 1650 -1250 1 1 {name=x34}
C {src/demux2/demux2.sym} 1840 -1250 1 1 {name=x39}
C {src/demux2/demux2.sym} 2030 -1250 1 1 {name=x44}
C {devices/lab_pin.sym} 370 -2150 2 0 {name=l53 sig_type=std_logic lab=sw_n_sp2
}
C {devices/lab_pin.sym} 470 -2150 2 0 {name=l52 sig_type=std_logic lab=sw_p_sp2
}
C {devices/lab_pin.sym} 620 -670 3 0 {name=l255 sig_type=std_logic lab=raw_bit1
}
C {devices/lab_pin.sym} 810 -670 3 0 {name=l61 sig_type=std_logic lab=raw_bit1
}
C {devices/lab_pin.sym} 1680 -660 3 0 {name=l69 sig_type=std_logic lab=raw_bit4
}
C {devices/lab_pin.sym} 160 -1900 3 0 {name=l45 sig_type=std_logic lab=cycle1
}
C {devices/lab_pin.sym} 540 -880 0 0 {name=l65 sig_type=std_logic lab=cycle2
}
C {devices/lab_pin.sym} 1020 -1890 3 0 {name=l79 sig_type=std_logic lab=cycle4
}
C {devices/lab_pin.sym} 1230 -1890 3 0 {name=l85 sig_type=std_logic lab=cycle4
}
C {devices/lab_pin.sym} 1440 -1890 3 0 {name=l93 sig_type=std_logic lab=cycle4
}
C {devices/lab_pin.sym} 1650 -820 0 0 {name=l101 sig_type=std_logic lab=cycle5
}
C {devices/lab_pin.sym} 1840 -820 0 0 {name=l107 sig_type=std_logic lab=cycle6
}
C {devices/lab_pin.sym} 2030 -820 0 0 {name=l115 sig_type=std_logic lab=cycle7
}
C {devices/lab_pin.sym} 3440 -1890 3 0 {name=l269 sig_type=std_logic lab=cycle12
}
C {devices/lab_pin.sym} 660 -670 3 0 {name=l8 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 850 -670 3 0 {name=l57 sig_type=std_logic lab=Vcmp
}
C {devices/ipin.sym} 180 -330 0 0 {name=p1 lab=cycle[13..1]
}
C {devices/opin.sym} 250 -180 0 0 {name=p2 lab=sw_n_sp[9..1]
}
C {devices/iopin.sym} 250 -210 0 0 {name=p3 lab=VSS
}
C {devices/iopin.sym} 250 -240 0 0 {name=p4 lab=VDD
}
C {devices/opin.sym} 250 -150 0 0 {name=p5 lab=sw_n[8..1]
}
C {devices/opin.sym} 250 -120 0 0 {name=p6 lab=sw_p_sp[9..1]
}
C {devices/opin.sym} 250 -300 0 0 {name=p7 lab=sw_p[8..1]
}
C {devices/ipin.sym} 180 -300 0 0 {name=p8 lab=Vcmp
}
C {devices/ipin.sym} 180 -270 0 0 {name=p9 lab=RESET
}
C {sky130_stdcells/inv_1.sym} 180 -1560 3 0 {name=x1 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 390 -1560 3 0 {name=x2 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 650 -270 3 0 {name=x3 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 600 -150 0 0 {name=l2 sig_type=std_logic lab=cycle1
}
C {devices/lab_pin.sym} 600 -130 0 0 {name=l4 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 600 -110 0 0 {name=l5 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 610 -380 0 0 {name=l6 sig_type=std_logic lab=raw_bit1
}
C {devices/lab_pin.sym} 750 -150 0 0 {name=l7 sig_type=std_logic lab=cycle2
}
C {devices/lab_pin.sym} 750 -130 0 0 {name=l9 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 750 -110 0 0 {name=l10 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 760 -380 0 0 {name=l11 sig_type=std_logic lab=raw_bit2
}
C {devices/lab_pin.sym} 900 -150 0 0 {name=l12 sig_type=std_logic lab=cycle3
}
C {devices/lab_pin.sym} 900 -130 0 0 {name=l13 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 900 -110 0 0 {name=l14 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 910 -380 0 0 {name=l15 sig_type=std_logic lab=raw_bit3
}
C {devices/lab_pin.sym} 1050 -150 0 0 {name=l16 sig_type=std_logic lab=cycle4
}
C {devices/lab_pin.sym} 1050 -130 0 0 {name=l17 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1050 -110 0 0 {name=l18 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 1060 -380 0 0 {name=l19 sig_type=std_logic lab=raw_bit4
}
C {devices/lab_pin.sym} 1200 -150 0 0 {name=l20 sig_type=std_logic lab=cycle5
}
C {devices/lab_pin.sym} 1200 -130 0 0 {name=l21 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1200 -110 0 0 {name=l22 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 1210 -380 0 0 {name=l23 sig_type=std_logic lab=raw_bit5
}
C {devices/lab_pin.sym} 1350 -150 0 0 {name=l24 sig_type=std_logic lab=cycle6
}
C {devices/lab_pin.sym} 1350 -130 0 0 {name=l25 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1350 -110 0 0 {name=l26 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 1360 -380 0 0 {name=l27 sig_type=std_logic lab=raw_bit6
}
C {devices/lab_pin.sym} 1500 -150 0 0 {name=l28 sig_type=std_logic lab=cycle7
}
C {devices/lab_pin.sym} 1500 -130 0 0 {name=l29 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1500 -110 0 0 {name=l30 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 1510 -380 0 0 {name=l31 sig_type=std_logic lab=raw_bit7
}
C {devices/lab_pin.sym} 1650 -150 0 0 {name=l32 sig_type=std_logic lab=cycle8
}
C {devices/lab_pin.sym} 1650 -130 0 0 {name=l33 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1650 -110 0 0 {name=l34 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 1660 -380 0 0 {name=l35 sig_type=std_logic lab=raw_bit8
}
C {devices/lab_pin.sym} 1800 -150 0 0 {name=l36 sig_type=std_logic lab=cycle9
}
C {devices/lab_pin.sym} 1800 -130 0 0 {name=l37 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1800 -110 0 0 {name=l38 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 1810 -380 0 0 {name=l39 sig_type=std_logic lab=raw_bit9
}
C {devices/lab_pin.sym} 1950 -150 0 0 {name=l40 sig_type=std_logic lab=cycle10
}
C {devices/lab_pin.sym} 1950 -130 0 0 {name=l41 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1950 -110 0 0 {name=l42 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 1960 -380 0 0 {name=l48 sig_type=std_logic lab=raw_bit10
}
C {devices/lab_pin.sym} 2100 -150 0 0 {name=l50 sig_type=std_logic lab=cycle11
}
C {devices/lab_pin.sym} 2100 -130 0 0 {name=l54 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 2100 -110 0 0 {name=l68 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 2110 -380 0 0 {name=l131 sig_type=std_logic lab=raw_bit11
}
C {devices/lab_pin.sym} 2250 -150 0 0 {name=l139 sig_type=std_logic lab=cycle12
}
C {devices/lab_pin.sym} 2250 -130 0 0 {name=l140 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 2250 -110 0 0 {name=l153 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 2260 -380 0 0 {name=l154 sig_type=std_logic lab=raw_bit12
}
C {devices/lab_pin.sym} 2400 -150 0 0 {name=l163 sig_type=std_logic lab=cycle13
}
C {devices/lab_pin.sym} 2400 -130 0 0 {name=l164 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 2400 -110 0 0 {name=l165 sig_type=std_logic lab=RESET
}
C {devices/lab_pin.sym} 2410 -380 0 0 {name=l167 sig_type=std_logic lab=raw_bit13
}
C {sky130_stdcells/dfrtp_4.sym} 800 -270 3 0 {name=x4 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 950 -270 3 0 {name=x5 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 1100 -270 3 0 {name=x6 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 1250 -270 3 0 {name=x7 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 1400 -270 3 0 {name=x8 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 1550 -270 3 0 {name=x9 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 1700 -270 3 0 {name=x10 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 1850 -270 3 0 {name=x11 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 2000 -270 3 0 {name=x12 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 2150 -270 3 0 {name=x13 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 2300 -270 3 0 {name=x14 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_4.sym} 2450 -270 3 0 {name=x15 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/opin.sym} 250 -330 0 0 {name=p11 lab=raw_bit[13..1]
}
C {devices/lab_pin.sym} 1290 -1620 3 0 {name=l88 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 1500 -1620 3 0 {name=l96 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 1040 -1560 3 0 {name=x18 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 1250 -1550 3 0 {name=x19 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 1460 -1550 3 0 {name=x20 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1720 -660 3 0 {name=l62 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 1870 -660 3 0 {name=l70 sig_type=std_logic lab=raw_bit4
}
C {devices/lab_pin.sym} 1910 -660 3 0 {name=l78 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 2060 -660 3 0 {name=l89 sig_type=std_logic lab=raw_bit4
}
C {devices/lab_pin.sym} 2100 -660 3 0 {name=l90 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 2310 -1750 2 0 {name=l100 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 2290 -1630 3 0 {name=l104 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 2520 -1750 2 0 {name=l168 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 2920 -1750 2 0 {name=l169 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 2890 -1910 3 0 {name=l170 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/xor2_1.sym} 2910 -740 3 0 {name=x42 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ }
C {devices/lab_pin.sym} 3110 -1750 2 0 {name=l171 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 3080 -1910 3 0 {name=l172 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/xor2_1.sym} 3100 -750 3 0 {name=x62 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ }
C {devices/lab_pin.sym} 2740 -1750 2 0 {name=l173 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 3290 -1740 2 0 {name=l174 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 3270 -1910 3 0 {name=l175 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/xor2_1.sym} 3290 -740 3 0 {name=x64 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_1.sym} 2350 -1820 3 0 {name=x65 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 2560 -1820 3 0 {name=x66 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 2250 -2000 3 0 {name=x67 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 2350 -2000 3 0 {name=x68 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 2460 -2000 3 0 {name=x69 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 2560 -2000 3 0 {name=x70 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 2670 -2000 3 0 {name=x71 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 2770 -2000 3 0 {name=x72 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 2770 -1820 3 0 {name=x73 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 2960 -2000 3 0 {name=x74 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 2870 -2000 3 0 {name=x75 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 2980 -1910 3 0 {name=l176 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 2960 -1820 3 0 {name=x76 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 3060 -2000 3 0 {name=x77 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 3150 -2000 3 0 {name=x78 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 3170 -1910 3 0 {name=l177 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 3150 -1820 3 0 {name=x79 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 3250 -2000 3 0 {name=x80 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfstp_1.sym} 3340 -2000 3 0 {name=x81 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 3360 -1910 3 0 {name=l178 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 3340 -1810 3 0 {name=x82 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 2870 -1450 1 0 {name=l179 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 2890 -1450 1 0 {name=l180 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 3060 -1450 1 0 {name=l181 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 3080 -1450 1 0 {name=l182 sig_type=std_logic lab=VDD
}
C {devices/lab_pin.sym} 3250 -1450 1 0 {name=l183 sig_type=std_logic lab=VSS
}
C {devices/lab_pin.sym} 3270 -1450 1 0 {name=l184 sig_type=std_logic lab=VDD
}
C {src/demux2/demux2.sym} 2860 -1250 1 1 {name=x83}
C {src/demux2/demux2.sym} 3050 -1250 1 1 {name=x84}
C {src/demux2/demux2.sym} 3240 -1250 1 1 {name=x85}
C {devices/lab_pin.sym} 2890 -660 3 0 {name=l185 sig_type=std_logic lab=raw_bit8
}
C {devices/lab_pin.sym} 2230 -1890 3 0 {name=l186 sig_type=std_logic lab=cycle8
}
C {devices/lab_pin.sym} 2440 -1890 3 0 {name=l187 sig_type=std_logic lab=cycle8
}
C {devices/lab_pin.sym} 2650 -1890 3 0 {name=l188 sig_type=std_logic lab=cycle8
}
C {devices/lab_pin.sym} 2860 -820 0 0 {name=l189 sig_type=std_logic lab=cycle9
}
C {devices/lab_pin.sym} 3050 -820 0 0 {name=l190 sig_type=std_logic lab=cycle10
}
C {devices/lab_pin.sym} 3240 -820 0 0 {name=l191 sig_type=std_logic lab=cycle11
}
C {devices/lab_pin.sym} 2500 -1620 3 0 {name=l192 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 2710 -1620 3 0 {name=l193 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/inv_1.sym} 2250 -1560 3 0 {name=x88 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 2460 -1550 3 0 {name=x89 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/inv_1.sym} 2670 -1550 3 0 {name=x90 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 2930 -660 3 0 {name=l194 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 3080 -670 3 0 {name=l195 sig_type=std_logic lab=raw_bit8
}
C {devices/lab_pin.sym} 3120 -670 3 0 {name=l196 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 3270 -660 3 0 {name=l197 sig_type=std_logic lab=raw_bit8
}
C {devices/lab_pin.sym} 3310 -660 3 0 {name=l198 sig_type=std_logic lab=Vcmp
}
C {sky130_stdcells/and2_0.sym} 200 -1690 3 0 {name=x46 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/and2_0.sym} 410 -1690 3 0 {name=x23 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/and2_0.sym} 1060 -1690 3 0 {name=x26 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/and2_0.sym} 1270 -1680 3 0 {name=x16 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/and2_0.sym} 1480 -1680 3 0 {name=x17 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/and2_0.sym} 2270 -1690 3 0 {name=x33 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/and2_0.sym} 2480 -1680 3 0 {name=x36 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/and2_0.sym} 2690 -1680 3 0 {name=x47 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 640 -940 3 0 {name=x48 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 600 -830 0 0 {name=l3 sig_type=std_logic lab=cycle2
}
C {devices/lab_pin.sym} 680 -840 2 0 {name=l97 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 560 -1040 3 0 {name=x49 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 560 -940 3 0 {name=x50 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 740 -880 0 0 {name=l98 sig_type=std_logic lab=cycle3
}
C {sky130_stdcells/dfrtp_1.sym} 830 -940 3 0 {name=x51 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 790 -830 0 0 {name=l111 sig_type=std_logic lab=cycle3
}
C {devices/lab_pin.sym} 870 -840 2 0 {name=l112 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 750 -1040 3 0 {name=x52 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 750 -940 3 0 {name=x53 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1600 -870 0 0 {name=l73 sig_type=std_logic lab=cycle5
}
C {sky130_stdcells/dfrtp_1.sym} 1700 -930 3 0 {name=x54 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1740 -830 2 0 {name=l114 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 1620 -1030 3 0 {name=x55 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 1620 -930 3 0 {name=x56 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1800 -870 0 0 {name=l119 sig_type=std_logic lab=cycle6
}
C {sky130_stdcells/dfrtp_1.sym} 1890 -930 3 0 {name=x57 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1930 -830 2 0 {name=l121 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 1810 -1030 3 0 {name=x58 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 1810 -930 3 0 {name=x59 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 1990 -870 0 0 {name=l125 sig_type=std_logic lab=cycle7
}
C {sky130_stdcells/dfrtp_1.sym} 2080 -930 3 0 {name=x60 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 2120 -830 2 0 {name=l127 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 2000 -1030 3 0 {name=x63 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 2000 -930 3 0 {name=x86 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 2810 -870 0 0 {name=l113 sig_type=std_logic lab=cycle9
}
C {sky130_stdcells/dfrtp_1.sym} 2910 -930 3 0 {name=x87 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 2950 -830 2 0 {name=l120 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 2830 -1030 3 0 {name=x91 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 2830 -930 3 0 {name=x92 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 3010 -870 0 0 {name=l126 sig_type=std_logic lab=cycle10
}
C {sky130_stdcells/dfrtp_1.sym} 3100 -930 3 0 {name=x93 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 3140 -830 2 0 {name=l130 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 3020 -1030 3 0 {name=x94 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 3020 -930 3 0 {name=x95 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 3200 -870 0 0 {name=l132 sig_type=std_logic lab=cycle11
}
C {sky130_stdcells/dfrtp_1.sym} 3290 -930 3 0 {name=x96 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 3330 -830 2 0 {name=l133 sig_type=std_logic lab=RESET

}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 3210 -1030 3 0 {name=x97 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/clkdlybuf4s50_1.sym} 3210 -930 3 0 {name=x98 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 370 -1900 3 0 {name=l134 sig_type=std_logic lab=cycle1
}
C {devices/lab_pin.sym} 270 -750 2 0 {name=l51 sig_type=std_logic lab=Vcmp
}
C {devices/lab_pin.sym} 250 -920 3 0 {name=l135 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 310 -1150 2 0 {name=l138 sig_type=std_logic lab=test_sw_p1_raw
}
C {devices/lab_pin.sym} 220 -1170 2 0 {name=l141 sig_type=std_logic lab=test_sw_n1_raw
}
C {sky130_stdcells/inv_1.sym} 320 -820 3 0 {name=x121 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {devices/lab_pin.sym} 340 -920 3 0 {name=l142 sig_type=std_logic lab=RESET

}
C {devices/lab_pin.sym} 210 -840 3 0 {name=l143 sig_type=std_logic lab=cycle1

}
C {sky130_stdcells/dfrtp_1.sym} 230 -1010 3 0 {name=x122 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
C {sky130_stdcells/dfrtp_1.sym} 320 -1010 3 0 {name=x101 VGND=VSS VNB=VSS VPB=VDD VPWR=VDD prefix=sky130_fd_sc_hd__ 
}
