

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Tue Apr  8 14:33:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu7ev-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.214 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|    4859|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    35|       0|     197|    -|
|Memory           |        5|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|    1478|     320|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        5|    36|    1478|    5376|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     2|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_13s_71s_71_1_1_U35     |mul_13s_71s_71_1_1     |        0|   4|  0|  64|    0|
    |mul_43ns_36ns_79_1_1_U36   |mul_43ns_36ns_79_1_1   |        0|   4|  0|  19|    0|
    |mul_49ns_44ns_93_1_1_U37   |mul_49ns_44ns_93_1_1   |        0|   6|  0|  20|    0|
    |mul_50ns_50ns_99_1_1_U38   |mul_50ns_50ns_99_1_1   |        0|   9|  0|  21|    0|
    |mul_54s_67ns_120_1_1_U39   |mul_54s_67ns_120_1_1   |        0|  12|  0|  53|    0|
    |sparsemux_11_4_64_1_1_U40  |sparsemux_11_4_64_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|  35|  0| 197|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_15ns_19s_31_4_1_U41  |mac_muladd_16s_15ns_19s_31_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +---------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                             Memory                            |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U  |pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_ardEe  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrafYi  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arraeOg  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +---------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                          |                                                                                  |        5|  0|   0|    0|   768|  126|     3|        32256|
    +---------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |add_ln261_fu_805_p2          |         +|   0|  0|   43|          36|          36|
    |add_ln280_fu_876_p2          |         +|   0|  0|   51|          44|          44|
    |add_ln563_1_fu_645_p2        |         +|   0|  0|   20|          13|           1|
    |add_ln616_1_fu_953_p2        |         +|   0|  0|  114|         107|         107|
    |add_ln616_fu_937_p2          |         +|   0|  0|   65|          58|           5|
    |exp_Z1P_m_1_l_fu_885_p2      |         +|   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_fu_814_p2        |         +|   0|  0|   51|          44|          44|
    |exp_Z4_m_1_fu_756_p2         |         +|   0|  0|   43|          36|          36|
    |m_exp_fu_368_p2              |         +|   0|  0|   19|          12|          11|
    |out_exp_fu_1044_p2           |         +|   0|  0|   18|          11|          10|
    |r_exp_1_fu_967_p2            |         +|   0|  0|   20|          13|           2|
    |e_frac_1_fu_339_p2           |         -|   0|  0|   61|           1|          54|
    |sub_ln545_fu_414_p2          |         -|   0|  0|   18|          10|          11|
    |sub_ln574_fu_681_p2          |         -|   0|  0|   66|          59|          59|
    |and_ln431_1_fu_1077_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln431_fu_1071_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln438_1_fu_1098_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln438_2_fu_1104_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln438_fu_933_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln628_1_fu_1110_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln628_fu_979_p2          |       and|   0|  0|    2|           1|           1|
    |and_ln645_1_fu_1134_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln645_fu_1128_p2         |       and|   0|  0|    2|           1|           1|
    |y_is_NaN_fu_389_p2           |       and|   0|  0|    2|           1|           1|
    |y_is_inf_fu_384_p2           |       and|   0|  0|    2|           1|           1|
    |ashr_ln545_fu_439_p2         |      ashr|   0|  0|  435|         131|         131|
    |ashr_ln546_fu_477_p2         |      ashr|   0|  0|  431|         130|         130|
    |ashr_ln553_fu_535_p2         |      ashr|   0|  0|  435|         131|         131|
    |icmp_ln18_1_fu_315_p2        |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln18_2_fu_321_p2        |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln18_fu_379_p2          |      icmp|   0|  0|   18|          11|           2|
    |icmp_ln563_fu_639_p2         |      icmp|   0|  0|   25|          18|           1|
    |icmp_ln628_1_fu_603_p2       |      icmp|   0|  0|  137|         130|         130|
    |icmp_ln628_2_fu_993_p2       |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln628_fu_597_p2         |      icmp|   0|  0|   19|          12|           1|
    |icmp_ln645_fu_1122_p2        |      icmp|   0|  0|   20|          13|          11|
    |y_is_0_fu_374_p2             |      icmp|   0|  0|   18|          11|           1|
    |or_ln378_fu_394_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln431_fu_1087_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln628_fu_999_p2           |        or|   0|  0|    2|           1|           1|
    |UnifiedRetVal_fu_1151_p2     |    select|   0|  0|   55|           1|          62|
    |UnifiedRetVal_fu_1151_p6     |    select|   0|  0|   55|           1|           1|
    |e_frac_2_fu_345_p3           |    select|   0|  0|   53|           1|          54|
    |m_fix_0_in_in_v_v_fu_549_p3  |    select|   0|  0|  124|           1|         131|
    |m_fix_back_fu_483_p3         |    select|   0|  0|  123|           1|         130|
    |m_fix_l_fu_459_p3            |    select|   0|  0|  123|           1|         130|
    |out_sig_fu_1032_p3           |    select|   0|  0|   51|           1|          52|
    |r_exp_2_fu_972_p3            |    select|   0|  0|   13|           1|          13|
    |r_exp_fu_659_p3              |    select|   0|  0|   13|           1|          13|
    |select_ln545_fu_423_p3       |    select|   0|  0|   12|           1|          12|
    |select_ln553_1_fu_541_p3     |    select|   0|  0|  124|           1|         131|
    |select_ln553_fu_513_p3       |    select|   0|  0|   12|           1|          12|
    |select_ln563_fu_651_p3       |    select|   0|  0|   13|           1|          13|
    |shl_ln545_fu_445_p2          |       shl|   0|  0|  435|         131|         131|
    |shl_ln546_fu_471_p2          |       shl|   0|  0|  431|         130|         130|
    |shl_ln552_fu_499_p2          |       shl|   0|  0|  435|         131|         131|
    |shl_ln553_fu_529_p2          |       shl|   0|  0|  435|         131|         131|
    |xor_ln378_fu_1066_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln413_fu_928_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln431_fu_1082_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln438_fu_1092_p2         |       xor|   0|  0|    2|           2|           1|
    |xor_ln628_fu_1116_p2         |       xor|   0|  0|    2|           1|           2|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |Total                        |          |   0|  0| 4859|        1746|        2313|
    +-----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |Z2_reg_1296                         |    8|   0|    8|          0|
    |Z3_reg_1303                         |    8|   0|    8|          0|
    |Z4_reg_1308                         |   35|   0|   35|          0|
    |e_frac_2_reg_1215                   |   54|   0|   54|          0|
    |es_exp_reg_1197                     |   11|   0|   11|          0|
    |es_exp_reg_1197_pp0_iter1_reg       |   11|   0|   11|          0|
    |es_sign_reg_1190                    |    1|   0|    1|          0|
    |exp_Z1_reg_1363                     |   58|   0|   58|          0|
    |exp_Z2P_m_1_reg_1348                |   44|   0|   44|          0|
    |exp_Z3_m_1_reg_1328                 |   34|   0|   43|          9|
    |exp_Z4_m_1_reg_1323                 |   36|   0|   36|          0|
    |exp_int_reg                         |   64|   0|   64|          0|
    |icmp_ln18_1_reg_1205                |    1|   0|    1|          0|
    |icmp_ln18_1_reg_1205_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln18_2_reg_1210                |    1|   0|    1|          0|
    |icmp_ln18_2_reg_1210_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln628_1_reg_1269               |    1|   0|    1|          0|
    |icmp_ln628_reg_1264                 |    1|   0|    1|          0|
    |m_diff_hi_reg_1291                  |    8|   0|    8|          0|
    |m_diff_hi_reg_1291_pp0_iter8_reg    |    8|   0|    8|          0|
    |m_fix_a_reg_1286                    |   59|   0|   59|          0|
    |m_fix_reg_1249                      |   59|   0|   59|          0|
    |m_frac_l_reg_1220                   |  120|   0|  120|          0|
    |mul_ln616_reg_1368                  |   99|   0|   99|          0|
    |or_ln378_reg_1243                   |    1|   0|    1|          0|
    |r_exp_reg_1279                      |   13|   0|   13|          0|
    |tmp_10_reg_1226                     |    1|   0|    1|          0|
    |tmp_2_reg_1353                      |   40|   0|   40|          0|
    |tmp_5_reg_1254                      |    1|   0|    1|          0|
    |tmp_5_reg_1254_pp0_iter3_reg        |    1|   0|    1|          0|
    |tmp_7_reg_1358                      |   36|   0|   36|          0|
    |tmp_s_reg_1333                      |   20|   0|   20|          0|
    |y_is_0_reg_1231                     |    1|   0|    1|          0|
    |y_is_inf_reg_1236                   |    1|   0|    1|          0|
    |Z2_reg_1296                         |   64|  32|    8|          0|
    |es_sign_reg_1190                    |   64|  32|    1|          0|
    |icmp_ln628_1_reg_1269               |   64|  32|    1|          0|
    |icmp_ln628_reg_1264                 |   64|  32|    1|          0|
    |m_fix_reg_1249                      |   64|  32|   59|          0|
    |or_ln378_reg_1243                   |   64|  32|    1|          0|
    |r_exp_reg_1279                      |   64|  32|   13|          0|
    |tmp_10_reg_1226                     |   64|  32|    1|          0|
    |y_is_0_reg_1231                     |   64|  32|    1|          0|
    |y_is_inf_reg_1236                   |   64|  32|    1|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 1478| 320|  934|          9|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  pow_generic<double>|  return value|
|exp        |   in|   64|     ap_none|                  exp|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%exp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291]   --->   Operation 13 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data = bitcast i64 %exp_read" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 14 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%es_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 15 'bitselect' 'es_sign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%es_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data, i32 52" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 16 'partselect' 'es_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%es_sig = trunc i64 %data" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 17 'trunc' 'es_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "%icmp_ln18_1 = icmp_eq  i52 %es_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 18 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln18_2 = icmp_ne  i52 %es_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:346]   --->   Operation 19 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%e_frac = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %es_sig" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 20 'bitconcatenate' 'e_frac' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln532 = zext i53 %e_frac" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 21 'zext' 'zext_ln532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.32ns)   --->   "%e_frac_1 = sub i54 0, i54 %zext_ln532" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537]   --->   Operation 22 'sub' 'e_frac_1' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%e_frac_2 = select i1 %es_sign, i54 %e_frac_1, i54 %zext_ln532" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537]   --->   Operation 23 'select' 'e_frac_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.73>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln539 = sext i54 %e_frac_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 24 'sext' 'sext_ln539' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (5.73ns)   --->   "%m_frac_l = mul i120 %sext_ln539, i120 51145234580810622639" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 25 'mul' 'm_frac_l' <Predicate = true> <Delay = 5.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %m_frac_l, i32 119" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 26 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %es_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 27 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.94ns)   --->   "%m_exp = add i12 %zext_ln486, i12 3073" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 28 'add' 'm_exp' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.94ns)   --->   "%y_is_0 = icmp_eq  i11 %es_exp, i11 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334]   --->   Operation 29 'icmp' 'y_is_0' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.94ns)   --->   "%icmp_ln18 = icmp_eq  i11 %es_exp, i11 2047" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 30 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.33ns)   --->   "%y_is_inf = and i1 %icmp_ln18, i1 %icmp_ln18_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 31 'and' 'y_is_inf' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln378)   --->   "%y_is_NaN = and i1 %icmp_ln18, i1 %icmp_ln18_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:346]   --->   Operation 32 'and' 'y_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln378 = or i1 %y_is_0, i1 %y_is_NaN" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 33 'or' 'or_ln378' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln539_1 = sext i120 %m_frac_l" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 34 'sext' 'sext_ln539_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln628_1)   --->   "%sext_ln539_2 = sext i120 %m_frac_l" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 35 'sext' 'sext_ln539_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 36 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.94ns)   --->   "%sub_ln545 = sub i11 1023, i11 %es_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 37 'sub' 'sub_ln545' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i11 %sub_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 38 'sext' 'sext_ln545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.43ns)   --->   "%select_ln545 = select i1 %tmp_3, i12 %sext_ln545, i12 %m_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 39 'select' 'select_ln545' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln545_1 = sext i12 %select_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 40 'sext' 'sext_ln545_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln545 = zext i32 %sext_ln545_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 41 'zext' 'zext_ln545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.71ns)   --->   "%ashr_ln545 = ashr i131 %sext_ln539_1, i131 %zext_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 42 'ashr' 'ashr_ln545' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.71ns)   --->   "%shl_ln545 = shl i131 %sext_ln539_1, i131 %zext_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 43 'shl' 'shl_ln545' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln545 = trunc i131 %ashr_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 44 'trunc' 'trunc_ln545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln545_1 = trunc i131 %shl_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 45 'trunc' 'trunc_ln545_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.46ns)   --->   "%m_fix_l = select i1 %tmp_3, i130 %trunc_ln545, i130 %trunc_ln545_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 46 'select' 'm_fix_l' <Predicate = true> <Delay = 0.46> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i32 %sext_ln545_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 47 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.72ns)   --->   "%shl_ln546 = shl i130 %m_fix_l, i130 %zext_ln546" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 48 'shl' 'shl_ln546' <Predicate = true> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.72ns)   --->   "%ashr_ln546 = ashr i130 %m_fix_l, i130 %zext_ln546" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 49 'ashr' 'ashr_ln546' <Predicate = true> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln628_1)   --->   "%m_fix_back = select i1 %tmp_3, i130 %shl_ln546, i130 %ashr_ln546" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 50 'select' 'm_fix_back' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln552 = sext i12 %m_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 51 'sext' 'sext_ln552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i32 %sext_ln552" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 52 'zext' 'zext_ln552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.71ns)   --->   "%shl_ln552 = shl i131 %sext_ln539_1, i131 %zext_ln552" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 53 'shl' 'shl_ln552' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln545, i32 10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 54 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.43ns)   --->   "%select_ln553 = select i1 %tmp_4, i12 %m_exp, i12 %sext_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 55 'select' 'select_ln553' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln553 = sext i12 %select_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 56 'sext' 'sext_ln553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln553 = zext i32 %sext_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 57 'zext' 'zext_ln553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.71ns)   --->   "%shl_ln553 = shl i131 %sext_ln539_1, i131 %zext_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 58 'shl' 'shl_ln553' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.71ns)   --->   "%ashr_ln553 = ashr i131 %sext_ln539_1, i131 %zext_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 59 'ashr' 'ashr_ln553' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node m_fix_0_in_in_v_v)   --->   "%select_ln553_1 = select i1 %tmp_4, i131 %shl_ln553, i131 %ashr_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 60 'select' 'select_ln553_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.46ns) (out node of the LUT)   --->   "%m_fix_0_in_in_v_v = select i1 %tmp_3, i131 %select_ln553_1, i131 %shl_ln552" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 61 'select' 'm_fix_0_in_in_v_v' <Predicate = true> <Delay = 0.46> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty = trunc i131 %m_fix_0_in_in_v_v" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 62 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln549 = zext i130 %empty" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:549]   --->   Operation 63 'zext' 'zext_ln549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%m_fix = partselect i59 @_ssdm_op_PartSelect.i59.i131.i32.i32, i131 %m_fix_0_in_in_v_v, i32 59, i32 117" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:549]   --->   Operation 64 'partselect' 'm_fix' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%m_fix_hi = partselect i16 @_ssdm_op_PartSelect.i16.i131.i32.i32, i131 %m_fix_0_in_in_v_v, i32 114, i32 129" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:555]   --->   Operation 65 'partselect' 'm_fix_hi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i131.i32, i131 %zext_ln549, i32 129" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:560]   --->   Operation 66 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln563 = sext i16 %m_fix_hi" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 67 'sext' 'sext_ln563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [3/3] (1.08ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 68 'mul' 'mul_ln563' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.96ns)   --->   "%icmp_ln628 = icmp_sgt  i12 %m_exp, i12 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 69 'icmp' 'icmp_ln628' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.72ns) (out node of the LUT)   --->   "%icmp_ln628_1 = icmp_ne  i130 %sext_ln539_2, i130 %m_fix_back" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 70 'icmp' 'icmp_ln628_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 71 [2/3] (1.08ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 71 'mul' 'mul_ln563' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.83>
ST_5 : Operation 72 [1/3] (0.00ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 72 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %tmp_5, i18 131072" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 73 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln563_1 = sext i19 %shl_ln" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 74 'sext' 'sext_ln563_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 75 'add' 'add_ln563' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.35>
ST_6 : Operation 76 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 76 'add' 'add_ln563' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_9_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %add_ln563, i32 18, i32 30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 77 'partselect' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %add_ln563, i32 30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 78 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln563 = trunc i31 %add_ln563" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 79 'trunc' 'trunc_ln563' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.03ns)   --->   "%icmp_ln563 = icmp_ne  i18 %trunc_ln563, i18 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 80 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.97ns)   --->   "%add_ln563_1 = add i13 %tmp_9_cast, i13 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 81 'add' 'add_ln563_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%select_ln563 = select i1 %icmp_ln563, i13 %add_ln563_1, i13 %tmp_9_cast" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 82 'select' 'select_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.48ns) (out node of the LUT)   --->   "%r_exp = select i1 %tmp_6, i13 %select_ln563, i13 %tmp_9_cast" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 83 'select' 'r_exp' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.98>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln568 = sext i13 %r_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 84 'sext' 'sext_ln568' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (5.98ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 85 'mul' 'mul_ln568' <Predicate = true> <Delay = 5.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%m_fix_a = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %mul_ln568, i32 12, i32 70" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 86 'partselect' 'm_fix_a' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.75>
ST_8 : Operation 87 [1/1] (1.40ns)   --->   "%sub_ln574 = sub i59 %m_fix, i59 %m_fix_a" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 87 'sub' 'sub_ln574' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%m_diff_hi = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 51, i32 58" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:605]   --->   Operation 88 'partselect' 'm_diff_hi' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%Z2 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 43, i32 50" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:230->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 89 'partselect' 'Z2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%Z3 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 35, i32 42" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:232->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 90 'partselect' 'Z3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %sub_ln574" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:233->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 91 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 27, i32 34" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:248->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 92 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i8 %Z4_ind" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 93 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln249" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 94 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [2/2] (1.35ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 95 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i8 %Z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 96 'zext' 'zext_ln254' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln254" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 97 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [2/2] (1.35ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 98 'load' 'f_Z3' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 9 <SV = 8> <Delay = 6.98>
ST_9 : Operation 99 [1/2] ( I:1.35ns O:1.35ns )   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 99 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%f_Z4 = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load, i32 16, i32 25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 100 'partselect' 'f_Z4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i35 %Z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 101 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln250_1 = zext i10 %f_Z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 102 'zext' 'zext_ln250_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (1.21ns)   --->   "%exp_Z4_m_1 = add i36 %zext_ln250, i36 %zext_ln250_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 103 'add' 'exp_Z4_m_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/2] ( I:1.35ns O:1.35ns )   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 104 'load' 'f_Z3' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%exp_Z3_m_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3, i9 0, i26 %f_Z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:255->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 105 'bitconcatenate' 'exp_Z3_m_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i43 %exp_Z3_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 106 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln258_1 = zext i36 %exp_Z4_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 107 'zext' 'zext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (4.41ns)   --->   "%mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 108 'mul' 'mul_ln258' <Predicate = true> <Delay = 4.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %mul_ln258, i32 59, i32 78" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 109 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i8 %Z2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 110 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i64 0, i64 %zext_ln273" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 111 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [2/2] (1.35ns)   --->   "%f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 112 'load' 'f_Z2' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln611 = zext i8 %m_diff_hi" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 113 'zext' 'zext_ln611' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i64 0, i64 %zext_ln611" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 114 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [2/2] (1.35ns)   --->   "%exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 115 'load' 'exp_Z1' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i43 %exp_Z3_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:255->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 116 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln261_1 = zext i20 %tmp_s" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 117 'zext' 'zext_ln261_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (1.21ns)   --->   "%add_ln261 = add i36 %exp_Z4_m_1, i36 %zext_ln261_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 118 'add' 'add_ln261' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i36 %add_ln261" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 119 'zext' 'zext_ln261' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (1.24ns)   --->   "%exp_Z2P_m_1 = add i44 %zext_ln261, i44 %zext_ln255" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 120 'add' 'exp_Z2P_m_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/2] ( I:1.35ns O:1.35ns )   --->   "%f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 121 'load' 'f_Z2' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2, i32 2, i32 41" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:274->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 122 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%exp_Z2_m_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2, i1 0, i40 %tmp_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:274->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 123 'bitconcatenate' 'exp_Z2_m_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln277 = zext i49 %exp_Z2_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 124 'zext' 'zext_ln277' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln277_1 = zext i44 %exp_Z2P_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 125 'zext' 'zext_ln277_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (4.68ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 126 'mul' 'mul_ln277' <Predicate = true> <Delay = 4.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %mul_ln277, i32 57, i32 92" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 127 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.21>
ST_11 : Operation 128 [1/2] ( I:1.35ns O:1.35ns )   --->   "%exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 128 'load' 'exp_Z1' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2, i1 0, i40 %tmp_2, i2 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 129 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i51 %and_ln" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 130 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln280_2 = zext i36 %tmp_7" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 131 'zext' 'zext_ln280_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (1.25ns)   --->   "%add_ln280 = add i44 %exp_Z2P_m_1, i44 %zext_ln280_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 132 'add' 'add_ln280' <Predicate = true> <Delay = 1.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i44 %add_ln280" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 133 'zext' 'zext_ln280_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (1.29ns)   --->   "%exp_Z1P_m_1_l = add i52 %zext_ln280_1, i52 %zext_ln280" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 134 'add' 'exp_Z1P_m_1_l' <Predicate = true> <Delay = 1.29> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1 = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l, i32 2, i32 51" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:284->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 135 'partselect' 'exp_Z1P_m_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%exp_Z1_hi = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1, i32 8, i32 57" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:613]   --->   Operation 136 'partselect' 'exp_Z1_hi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln616 = zext i50 %exp_Z1_hi" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 137 'zext' 'zext_ln616' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln616_1 = zext i50 %exp_Z1P_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 138 'zext' 'zext_ln616_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (4.67ns)   --->   "%mul_ln616 = mul i99 %zext_ln616_1, i99 %zext_ln616" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 139 'mul' 'mul_ln616' <Predicate = true> <Delay = 4.67> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.52>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 140 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.49ns)   --->   "%select_ln378 = select i1 %y_is_0, i64 1, i64 nan" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 141 'select' 'select_ln378' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln431_1)   --->   "%xor_ln413 = xor i1 %es_sign, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413]   --->   Operation 142 'xor' 'xor_ln413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_2)   --->   "%and_ln438 = and i1 %y_is_inf, i1 %es_sign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 143 'and' 'and_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (1.38ns)   --->   "%add_ln616 = add i58 %exp_Z1, i58 16" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 144 'add' 'add_ln616' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %add_ln616, i49 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 145 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln616_2 = zext i99 %mul_ln616" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 146 'zext' 'zext_ln616_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (1.63ns)   --->   "%add_ln616_1 = add i107 %shl_ln1, i107 %zext_ln616_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 147 'add' 'add_ln616_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %add_ln616_1, i32 106" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 148 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.97ns)   --->   "%r_exp_1 = add i13 %r_exp, i13 8191" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624]   --->   Operation 149 'add' 'r_exp_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.48ns)   --->   "%r_exp_2 = select i1 %tmp_8, i13 %r_exp, i13 %r_exp_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 150 'select' 'r_exp_2' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node or_ln628)   --->   "%and_ln628 = and i1 %icmp_ln628, i1 %icmp_ln628_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 151 'and' 'and_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_2, i32 10, i32 12" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 152 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.74ns)   --->   "%icmp_ln628_2 = icmp_sgt  i3 %tmp_9, i3 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 153 'icmp' 'icmp_ln628_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln628 = or i1 %and_ln628, i1 %icmp_ln628_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 154 'or' 'or_ln628' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (0.49ns)   --->   "%select_ln629 = select i1 %tmp_10, i64 0, i64 inf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 155 'select' 'select_ln629' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 54, i32 105" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 156 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 53, i32 104" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 157 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.40ns)   --->   "%out_sig = select i1 %tmp_8, i52 %tmp, i52 %tmp_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 158 'select' 'out_sig' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i13 %r_exp_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 159 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.94ns)   --->   "%out_exp = add i11 %trunc_ln657, i11 1023" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 160 'add' 'out_exp' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%t = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i11.i52, i11 %out_exp, i52 %out_sig" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 161 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln479 = zext i63 %t" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 162 'zext' 'zext_ln479' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln497 = bitcast i64 %zext_ln479" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 163 'bitcast' 'bitcast_ln497' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.33ns)   --->   "%xor_ln378 = xor i1 %or_ln378, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 164 'xor' 'xor_ln378' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln431_1)   --->   "%and_ln431 = and i1 %xor_ln413, i1 %xor_ln378" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 165 'and' 'and_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln431_1 = and i1 %and_ln431, i1 %y_is_inf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 166 'and' 'and_ln431_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_2)   --->   "%xor_ln431 = xor i1 %y_is_inf, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 167 'xor' 'xor_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_2)   --->   "%or_ln431 = or i1 %es_sign, i1 %xor_ln431" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 168 'or' 'or_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_2)   --->   "%xor_ln438 = xor i1 %and_ln438, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 169 'xor' 'xor_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_2)   --->   "%and_ln438_1 = and i1 %xor_ln378, i1 %xor_ln438" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 170 'and' 'and_ln438_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln438_2 = and i1 %and_ln438_1, i1 %or_ln431" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 171 'and' 'and_ln438_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.33ns)   --->   "%and_ln628_1 = and i1 %and_ln438_2, i1 %or_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 172 'and' 'and_ln628_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln645_1)   --->   "%xor_ln628 = xor i1 %or_ln628, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 173 'xor' 'xor_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.97ns)   --->   "%icmp_ln645 = icmp_sgt  i13 %r_exp_2, i13 7169" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 174 'icmp' 'icmp_ln645' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln645_1)   --->   "%and_ln645 = and i1 %icmp_ln645, i1 %xor_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 175 'and' 'and_ln645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln645_1 = and i1 %and_ln645, i1 %and_ln438_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 176 'and' 'and_ln645_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %or_ln378, i1 %and_ln431_1, i1 %and_ln628_1, i1 %and_ln645_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 177 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.60ns)   --->   "%UnifiedRetVal = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.5double.double.i4, i4 8, i64 %select_ln378, i4 4, i64 inf, i4 2, i64 %select_ln629, i4 1, i64 %bitcast_ln497, i4 0, i64 0, i64 <undef>, i4 %sel_tmp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 178 'sparsemux' 'UnifiedRetVal' <Predicate = true> <Delay = 0.60> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%ret_ln661 = ret i64 %UnifiedRetVal" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661]   --->   Operation 179 'ret' 'ret_ln661' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ exp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp_read                                                         (read          ) [ 0000000000000]
data                                                             (bitcast       ) [ 0000000000000]
es_sign                                                          (bitselect     ) [ 0111111111111]
es_exp                                                           (partselect    ) [ 0111000000000]
es_sig                                                           (trunc         ) [ 0000000000000]
icmp_ln18_1                                                      (icmp          ) [ 0111000000000]
icmp_ln18_2                                                      (icmp          ) [ 0111000000000]
e_frac                                                           (bitconcatenate) [ 0000000000000]
zext_ln532                                                       (zext          ) [ 0000000000000]
e_frac_1                                                         (sub           ) [ 0000000000000]
e_frac_2                                                         (select        ) [ 0110000000000]
sext_ln539                                                       (sext          ) [ 0000000000000]
m_frac_l                                                         (mul           ) [ 0101000000000]
tmp_10                                                           (bitselect     ) [ 0101111111111]
zext_ln486                                                       (zext          ) [ 0000000000000]
m_exp                                                            (add           ) [ 0000000000000]
y_is_0                                                           (icmp          ) [ 0100111111111]
icmp_ln18                                                        (icmp          ) [ 0000000000000]
y_is_inf                                                         (and           ) [ 0100111111111]
y_is_NaN                                                         (and           ) [ 0000000000000]
or_ln378                                                         (or            ) [ 0100111111111]
sext_ln539_1                                                     (sext          ) [ 0000000000000]
sext_ln539_2                                                     (sext          ) [ 0000000000000]
tmp_3                                                            (bitselect     ) [ 0000000000000]
sub_ln545                                                        (sub           ) [ 0000000000000]
sext_ln545                                                       (sext          ) [ 0000000000000]
select_ln545                                                     (select        ) [ 0000000000000]
sext_ln545_1                                                     (sext          ) [ 0000000000000]
zext_ln545                                                       (zext          ) [ 0000000000000]
ashr_ln545                                                       (ashr          ) [ 0000000000000]
shl_ln545                                                        (shl           ) [ 0000000000000]
trunc_ln545                                                      (trunc         ) [ 0000000000000]
trunc_ln545_1                                                    (trunc         ) [ 0000000000000]
m_fix_l                                                          (select        ) [ 0000000000000]
zext_ln546                                                       (zext          ) [ 0000000000000]
shl_ln546                                                        (shl           ) [ 0000000000000]
ashr_ln546                                                       (ashr          ) [ 0000000000000]
m_fix_back                                                       (select        ) [ 0000000000000]
sext_ln552                                                       (sext          ) [ 0000000000000]
zext_ln552                                                       (zext          ) [ 0000000000000]
shl_ln552                                                        (shl           ) [ 0000000000000]
tmp_4                                                            (bitselect     ) [ 0000000000000]
select_ln553                                                     (select        ) [ 0000000000000]
sext_ln553                                                       (sext          ) [ 0000000000000]
zext_ln553                                                       (zext          ) [ 0000000000000]
shl_ln553                                                        (shl           ) [ 0000000000000]
ashr_ln553                                                       (ashr          ) [ 0000000000000]
select_ln553_1                                                   (select        ) [ 0000000000000]
m_fix_0_in_in_v_v                                                (select        ) [ 0000000000000]
empty                                                            (trunc         ) [ 0000000000000]
zext_ln549                                                       (zext          ) [ 0000000000000]
m_fix                                                            (partselect    ) [ 0100111110000]
m_fix_hi                                                         (partselect    ) [ 0000000000000]
tmp_5                                                            (bitselect     ) [ 0100110000000]
sext_ln563                                                       (sext          ) [ 0100110000000]
icmp_ln628                                                       (icmp          ) [ 0100111111111]
icmp_ln628_1                                                     (icmp          ) [ 0100111111111]
mul_ln563                                                        (mul           ) [ 0100001000000]
shl_ln                                                           (bitconcatenate) [ 0000000000000]
sext_ln563_1                                                     (sext          ) [ 0100001000000]
add_ln563                                                        (add           ) [ 0000000000000]
tmp_9_cast                                                       (partselect    ) [ 0000000000000]
tmp_6                                                            (bitselect     ) [ 0000000000000]
trunc_ln563                                                      (trunc         ) [ 0000000000000]
icmp_ln563                                                       (icmp          ) [ 0000000000000]
add_ln563_1                                                      (add           ) [ 0000000000000]
select_ln563                                                     (select        ) [ 0000000000000]
r_exp                                                            (select        ) [ 0100000111111]
sext_ln568                                                       (sext          ) [ 0000000000000]
mul_ln568                                                        (mul           ) [ 0000000000000]
m_fix_a                                                          (partselect    ) [ 0100000010000]
sub_ln574                                                        (sub           ) [ 0000000000000]
m_diff_hi                                                        (partselect    ) [ 0100000001100]
Z2                                                               (partselect    ) [ 0100000001110]
Z3                                                               (partselect    ) [ 0100000001000]
Z4                                                               (trunc         ) [ 0100000001000]
Z4_ind                                                           (partselect    ) [ 0000000000000]
zext_ln249                                                       (zext          ) [ 0000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr   (getelementptr ) [ 0100000001000]
zext_ln254                                                       (zext          ) [ 0000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 (getelementptr ) [ 0100000001000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load   (load          ) [ 0000000000000]
f_Z4                                                             (partselect    ) [ 0000000000000]
zext_ln250                                                       (zext          ) [ 0000000000000]
zext_ln250_1                                                     (zext          ) [ 0000000000000]
exp_Z4_m_1                                                       (add           ) [ 0100000000100]
f_Z3                                                             (load          ) [ 0000000000000]
exp_Z3_m_1                                                       (bitconcatenate) [ 0100000000100]
zext_ln258                                                       (zext          ) [ 0000000000000]
zext_ln258_1                                                     (zext          ) [ 0000000000000]
mul_ln258                                                        (mul           ) [ 0000000000000]
tmp_s                                                            (partselect    ) [ 0100000000100]
zext_ln273                                                       (zext          ) [ 0000000000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr   (getelementptr ) [ 0100000000100]
zext_ln611                                                       (zext          ) [ 0000000000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr (getelementptr ) [ 0100000000010]
zext_ln255                                                       (zext          ) [ 0000000000000]
zext_ln261_1                                                     (zext          ) [ 0000000000000]
add_ln261                                                        (add           ) [ 0000000000000]
zext_ln261                                                       (zext          ) [ 0000000000000]
exp_Z2P_m_1                                                      (add           ) [ 0100000000010]
f_Z2                                                             (load          ) [ 0000000000000]
tmp_2                                                            (partselect    ) [ 0100000000010]
exp_Z2_m_1                                                       (bitconcatenate) [ 0000000000000]
zext_ln277                                                       (zext          ) [ 0000000000000]
zext_ln277_1                                                     (zext          ) [ 0000000000000]
mul_ln277                                                        (mul           ) [ 0000000000000]
tmp_7                                                            (partselect    ) [ 0100000000010]
exp_Z1                                                           (load          ) [ 0100000000001]
and_ln                                                           (bitconcatenate) [ 0000000000000]
zext_ln280                                                       (zext          ) [ 0000000000000]
zext_ln280_2                                                     (zext          ) [ 0000000000000]
add_ln280                                                        (add           ) [ 0000000000000]
zext_ln280_1                                                     (zext          ) [ 0000000000000]
exp_Z1P_m_1_l                                                    (add           ) [ 0000000000000]
exp_Z1P_m_1                                                      (partselect    ) [ 0000000000000]
exp_Z1_hi                                                        (partselect    ) [ 0000000000000]
zext_ln616                                                       (zext          ) [ 0000000000000]
zext_ln616_1                                                     (zext          ) [ 0000000000000]
mul_ln616                                                        (mul           ) [ 0100000000001]
specpipeline_ln0                                                 (specpipeline  ) [ 0000000000000]
select_ln378                                                     (select        ) [ 0000000000000]
xor_ln413                                                        (xor           ) [ 0000000000000]
and_ln438                                                        (and           ) [ 0000000000000]
add_ln616                                                        (add           ) [ 0000000000000]
shl_ln1                                                          (bitconcatenate) [ 0000000000000]
zext_ln616_2                                                     (zext          ) [ 0000000000000]
add_ln616_1                                                      (add           ) [ 0000000000000]
tmp_8                                                            (bitselect     ) [ 0000000000000]
r_exp_1                                                          (add           ) [ 0000000000000]
r_exp_2                                                          (select        ) [ 0000000000000]
and_ln628                                                        (and           ) [ 0000000000000]
tmp_9                                                            (partselect    ) [ 0000000000000]
icmp_ln628_2                                                     (icmp          ) [ 0000000000000]
or_ln628                                                         (or            ) [ 0000000000000]
select_ln629                                                     (select        ) [ 0000000000000]
tmp                                                              (partselect    ) [ 0000000000000]
tmp_1                                                            (partselect    ) [ 0000000000000]
out_sig                                                          (select        ) [ 0000000000000]
trunc_ln657                                                      (trunc         ) [ 0000000000000]
out_exp                                                          (add           ) [ 0000000000000]
t                                                                (bitconcatenate) [ 0000000000000]
zext_ln479                                                       (zext          ) [ 0000000000000]
bitcast_ln497                                                    (bitcast       ) [ 0000000000000]
xor_ln378                                                        (xor           ) [ 0000000000000]
and_ln431                                                        (and           ) [ 0000000000000]
and_ln431_1                                                      (and           ) [ 0000000000000]
xor_ln431                                                        (xor           ) [ 0000000000000]
or_ln431                                                         (or            ) [ 0000000000000]
xor_ln438                                                        (xor           ) [ 0000000000000]
and_ln438_1                                                      (and           ) [ 0000000000000]
and_ln438_2                                                      (and           ) [ 0000000000000]
and_ln628_1                                                      (and           ) [ 0000000000000]
xor_ln628                                                        (xor           ) [ 0000000000000]
icmp_ln645                                                       (icmp          ) [ 0000000000000]
and_ln645                                                        (and           ) [ 0000000000000]
and_ln645_1                                                      (and           ) [ 0000000000000]
sel_tmp                                                          (bitconcatenate) [ 0000000000000]
UnifiedRetVal                                                    (sparsemux     ) [ 0000000000000]
ret_ln661                                                        (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="exp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i120.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i131.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i107.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.5double.double.i4"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1004" name="exp_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="26" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr/8 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="0"/>
<pin id="230" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="26" slack="0"/>
<pin id="233" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load/8 f_Z3/8 "/>
</bind>
</comp>

<comp id="235" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="26" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1/8 "/>
</bind>
</comp>

<comp id="243" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="42" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="8" slack="0"/>
<pin id="247" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr/9 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2/9 "/>
</bind>
</comp>

<comp id="256" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="58" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr/10 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="mul_ln568_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="13" slack="0"/>
<pin id="271" dir="0" index="1" bw="71" slack="0"/>
<pin id="272" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln568/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="mul_ln258_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="43" slack="0"/>
<pin id="276" dir="0" index="1" bw="36" slack="0"/>
<pin id="277" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln258/9 "/>
</bind>
</comp>

<comp id="278" class="1004" name="mul_ln277_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="49" slack="0"/>
<pin id="280" dir="0" index="1" bw="44" slack="0"/>
<pin id="281" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln277/10 "/>
</bind>
</comp>

<comp id="282" class="1004" name="mul_ln616_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="50" slack="0"/>
<pin id="284" dir="0" index="1" bw="50" slack="0"/>
<pin id="285" dir="1" index="2" bw="99" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln616/11 "/>
</bind>
</comp>

<comp id="286" class="1004" name="m_frac_l_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="54" slack="0"/>
<pin id="288" dir="0" index="1" bw="67" slack="0"/>
<pin id="289" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m_frac_l/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="data_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="es_sign_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="0"/>
<pin id="298" dir="0" index="2" bw="7" slack="0"/>
<pin id="299" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="es_sign/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="es_exp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="0"/>
<pin id="305" dir="0" index="1" bw="64" slack="0"/>
<pin id="306" dir="0" index="2" bw="7" slack="0"/>
<pin id="307" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="es_exp/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="es_sig_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="es_sig/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln18_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="52" slack="0"/>
<pin id="317" dir="0" index="1" bw="52" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln18_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="52" slack="0"/>
<pin id="323" dir="0" index="1" bw="52" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_2/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="e_frac_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="53" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="52" slack="0"/>
<pin id="331" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="e_frac/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln532_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="53" slack="0"/>
<pin id="337" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln532/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="e_frac_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="53" slack="0"/>
<pin id="342" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_1/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="e_frac_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="54" slack="0"/>
<pin id="348" dir="0" index="2" bw="54" slack="0"/>
<pin id="349" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="e_frac_2/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sext_ln539_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="54" slack="1"/>
<pin id="355" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln539/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_10_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="120" slack="0"/>
<pin id="360" dir="0" index="2" bw="8" slack="0"/>
<pin id="361" dir="1" index="3" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln486_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="2"/>
<pin id="367" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="m_exp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="11" slack="0"/>
<pin id="370" dir="0" index="1" bw="11" slack="0"/>
<pin id="371" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="y_is_0_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="11" slack="2"/>
<pin id="376" dir="0" index="1" bw="11" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="y_is_0/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln18_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="2"/>
<pin id="381" dir="0" index="1" bw="11" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="y_is_inf_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="2"/>
<pin id="387" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_inf/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="y_is_NaN_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="2"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_NaN/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="or_ln378_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln378/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sext_ln539_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="120" slack="1"/>
<pin id="402" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln539_1/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln539_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="120" slack="1"/>
<pin id="405" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln539_2/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="12" slack="0"/>
<pin id="409" dir="0" index="2" bw="5" slack="0"/>
<pin id="410" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sub_ln545_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="11" slack="0"/>
<pin id="416" dir="0" index="1" bw="11" slack="2"/>
<pin id="417" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln545/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln545_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="11" slack="0"/>
<pin id="421" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln545/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="select_ln545_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="12" slack="0"/>
<pin id="426" dir="0" index="2" bw="12" slack="0"/>
<pin id="427" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln545/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sext_ln545_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="12" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln545_1/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln545_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="0"/>
<pin id="437" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln545/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="ashr_ln545_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="120" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln545/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shl_ln545_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="120" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln545/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="trunc_ln545_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="131" slack="0"/>
<pin id="453" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln545/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="trunc_ln545_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="131" slack="0"/>
<pin id="457" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln545_1/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="m_fix_l_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="130" slack="0"/>
<pin id="462" dir="0" index="2" bw="130" slack="0"/>
<pin id="463" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_l/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln546_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="12" slack="0"/>
<pin id="469" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln546/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="shl_ln546_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="130" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln546/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="ashr_ln546_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="130" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln546/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="m_fix_back_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="130" slack="0"/>
<pin id="486" dir="0" index="2" bw="130" slack="0"/>
<pin id="487" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_back/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln552_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="12" slack="0"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln552/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln552_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="12" slack="0"/>
<pin id="497" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="shl_ln552_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="120" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln552/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="11" slack="0"/>
<pin id="508" dir="0" index="2" bw="5" slack="0"/>
<pin id="509" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln553_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="12" slack="0"/>
<pin id="516" dir="0" index="2" bw="12" slack="0"/>
<pin id="517" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln553/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sext_ln553_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="12" slack="0"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln553/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln553_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="12" slack="0"/>
<pin id="527" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln553/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="shl_ln553_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="120" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln553/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="ashr_ln553_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="120" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln553/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln553_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="131" slack="0"/>
<pin id="544" dir="0" index="2" bw="131" slack="0"/>
<pin id="545" dir="1" index="3" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln553_1/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="m_fix_0_in_in_v_v_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="131" slack="0"/>
<pin id="552" dir="0" index="2" bw="131" slack="0"/>
<pin id="553" dir="1" index="3" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_0_in_in_v_v/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="empty_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="131" slack="0"/>
<pin id="559" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln549_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="130" slack="0"/>
<pin id="563" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln549/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="m_fix_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="59" slack="0"/>
<pin id="567" dir="0" index="1" bw="131" slack="0"/>
<pin id="568" dir="0" index="2" bw="7" slack="0"/>
<pin id="569" dir="0" index="3" bw="8" slack="0"/>
<pin id="570" dir="1" index="4" bw="59" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="m_fix_hi_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="16" slack="0"/>
<pin id="577" dir="0" index="1" bw="131" slack="0"/>
<pin id="578" dir="0" index="2" bw="8" slack="0"/>
<pin id="579" dir="0" index="3" bw="9" slack="0"/>
<pin id="580" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_5_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="130" slack="0"/>
<pin id="588" dir="0" index="2" bw="9" slack="0"/>
<pin id="589" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sext_ln563_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="0"/>
<pin id="595" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln563/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln628_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="12" slack="0"/>
<pin id="599" dir="0" index="1" bw="12" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="icmp_ln628_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="130" slack="0"/>
<pin id="605" dir="0" index="1" bw="130" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628_1/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="shl_ln_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="19" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="2"/>
<pin id="612" dir="0" index="2" bw="18" slack="0"/>
<pin id="613" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sext_ln563_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="19" slack="0"/>
<pin id="618" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln563_1/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_9_cast_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="13" slack="0"/>
<pin id="622" dir="0" index="1" bw="31" slack="0"/>
<pin id="623" dir="0" index="2" bw="6" slack="0"/>
<pin id="624" dir="0" index="3" bw="6" slack="0"/>
<pin id="625" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9_cast/6 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_6_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="31" slack="0"/>
<pin id="632" dir="0" index="2" bw="6" slack="0"/>
<pin id="633" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="636" class="1004" name="trunc_ln563_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="31" slack="0"/>
<pin id="638" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln563/6 "/>
</bind>
</comp>

<comp id="639" class="1004" name="icmp_ln563_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="18" slack="0"/>
<pin id="641" dir="0" index="1" bw="18" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln563/6 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln563_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="13" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln563_1/6 "/>
</bind>
</comp>

<comp id="651" class="1004" name="select_ln563_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="13" slack="0"/>
<pin id="654" dir="0" index="2" bw="13" slack="0"/>
<pin id="655" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln563/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="r_exp_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="13" slack="0"/>
<pin id="662" dir="0" index="2" bw="13" slack="0"/>
<pin id="663" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="sext_ln568_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="13" slack="1"/>
<pin id="669" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln568/7 "/>
</bind>
</comp>

<comp id="671" class="1004" name="m_fix_a_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="59" slack="0"/>
<pin id="673" dir="0" index="1" bw="71" slack="0"/>
<pin id="674" dir="0" index="2" bw="5" slack="0"/>
<pin id="675" dir="0" index="3" bw="8" slack="0"/>
<pin id="676" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_a/7 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sub_ln574_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="59" slack="5"/>
<pin id="683" dir="0" index="1" bw="59" slack="1"/>
<pin id="684" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln574/8 "/>
</bind>
</comp>

<comp id="685" class="1004" name="m_diff_hi_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="59" slack="0"/>
<pin id="688" dir="0" index="2" bw="7" slack="0"/>
<pin id="689" dir="0" index="3" bw="7" slack="0"/>
<pin id="690" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="Z2_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="0"/>
<pin id="697" dir="0" index="1" bw="59" slack="0"/>
<pin id="698" dir="0" index="2" bw="7" slack="0"/>
<pin id="699" dir="0" index="3" bw="7" slack="0"/>
<pin id="700" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2/8 "/>
</bind>
</comp>

<comp id="705" class="1004" name="Z3_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="0"/>
<pin id="707" dir="0" index="1" bw="59" slack="0"/>
<pin id="708" dir="0" index="2" bw="7" slack="0"/>
<pin id="709" dir="0" index="3" bw="7" slack="0"/>
<pin id="710" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3/8 "/>
</bind>
</comp>

<comp id="715" class="1004" name="Z4_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="59" slack="0"/>
<pin id="717" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="Z4_ind_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="0" index="1" bw="59" slack="0"/>
<pin id="722" dir="0" index="2" bw="6" slack="0"/>
<pin id="723" dir="0" index="3" bw="7" slack="0"/>
<pin id="724" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/8 "/>
</bind>
</comp>

<comp id="729" class="1004" name="zext_ln249_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="0"/>
<pin id="731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/8 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln254_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln254/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="f_Z4_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="10" slack="0"/>
<pin id="741" dir="0" index="1" bw="26" slack="0"/>
<pin id="742" dir="0" index="2" bw="6" slack="0"/>
<pin id="743" dir="0" index="3" bw="6" slack="0"/>
<pin id="744" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_Z4/9 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln250_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="35" slack="1"/>
<pin id="751" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250/9 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln250_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="10" slack="0"/>
<pin id="754" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250_1/9 "/>
</bind>
</comp>

<comp id="756" class="1004" name="exp_Z4_m_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="35" slack="0"/>
<pin id="758" dir="0" index="1" bw="10" slack="0"/>
<pin id="759" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z4_m_1/9 "/>
</bind>
</comp>

<comp id="762" class="1004" name="exp_Z3_m_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="43" slack="0"/>
<pin id="764" dir="0" index="1" bw="8" slack="1"/>
<pin id="765" dir="0" index="2" bw="1" slack="0"/>
<pin id="766" dir="0" index="3" bw="26" slack="0"/>
<pin id="767" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z3_m_1/9 "/>
</bind>
</comp>

<comp id="771" class="1004" name="zext_ln258_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="43" slack="0"/>
<pin id="773" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln258/9 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln258_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="36" slack="0"/>
<pin id="778" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln258_1/9 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_s_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="20" slack="0"/>
<pin id="783" dir="0" index="1" bw="79" slack="0"/>
<pin id="784" dir="0" index="2" bw="7" slack="0"/>
<pin id="785" dir="0" index="3" bw="8" slack="0"/>
<pin id="786" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext_ln273_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="1"/>
<pin id="793" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/9 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln611_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="2"/>
<pin id="797" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln611/10 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln255_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="43" slack="1"/>
<pin id="801" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/10 "/>
</bind>
</comp>

<comp id="802" class="1004" name="zext_ln261_1_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="20" slack="1"/>
<pin id="804" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261_1/10 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add_ln261_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="36" slack="1"/>
<pin id="807" dir="0" index="1" bw="20" slack="0"/>
<pin id="808" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln261/10 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln261_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="36" slack="0"/>
<pin id="812" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261/10 "/>
</bind>
</comp>

<comp id="814" class="1004" name="exp_Z2P_m_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="36" slack="0"/>
<pin id="816" dir="0" index="1" bw="43" slack="0"/>
<pin id="817" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1/10 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_2_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="40" slack="0"/>
<pin id="822" dir="0" index="1" bw="42" slack="0"/>
<pin id="823" dir="0" index="2" bw="3" slack="0"/>
<pin id="824" dir="0" index="3" bw="7" slack="0"/>
<pin id="825" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="830" class="1004" name="exp_Z2_m_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="49" slack="0"/>
<pin id="832" dir="0" index="1" bw="8" slack="2"/>
<pin id="833" dir="0" index="2" bw="1" slack="0"/>
<pin id="834" dir="0" index="3" bw="40" slack="0"/>
<pin id="835" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1/10 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln277_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="49" slack="0"/>
<pin id="841" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln277/10 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln277_1_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="44" slack="0"/>
<pin id="846" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln277_1/10 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_7_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="36" slack="0"/>
<pin id="851" dir="0" index="1" bw="93" slack="0"/>
<pin id="852" dir="0" index="2" bw="7" slack="0"/>
<pin id="853" dir="0" index="3" bw="8" slack="0"/>
<pin id="854" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="859" class="1004" name="and_ln_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="51" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="3"/>
<pin id="862" dir="0" index="2" bw="1" slack="0"/>
<pin id="863" dir="0" index="3" bw="40" slack="1"/>
<pin id="864" dir="0" index="4" bw="1" slack="0"/>
<pin id="865" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/11 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln280_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="51" slack="0"/>
<pin id="871" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280/11 "/>
</bind>
</comp>

<comp id="873" class="1004" name="zext_ln280_2_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="36" slack="1"/>
<pin id="875" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280_2/11 "/>
</bind>
</comp>

<comp id="876" class="1004" name="add_ln280_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="44" slack="1"/>
<pin id="878" dir="0" index="1" bw="36" slack="0"/>
<pin id="879" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln280/11 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln280_1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="44" slack="0"/>
<pin id="883" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280_1/11 "/>
</bind>
</comp>

<comp id="885" class="1004" name="exp_Z1P_m_1_l_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="44" slack="0"/>
<pin id="887" dir="0" index="1" bw="51" slack="0"/>
<pin id="888" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l/11 "/>
</bind>
</comp>

<comp id="891" class="1004" name="exp_Z1P_m_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="50" slack="0"/>
<pin id="893" dir="0" index="1" bw="52" slack="0"/>
<pin id="894" dir="0" index="2" bw="3" slack="0"/>
<pin id="895" dir="0" index="3" bw="7" slack="0"/>
<pin id="896" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1/11 "/>
</bind>
</comp>

<comp id="901" class="1004" name="exp_Z1_hi_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="50" slack="0"/>
<pin id="903" dir="0" index="1" bw="58" slack="0"/>
<pin id="904" dir="0" index="2" bw="5" slack="0"/>
<pin id="905" dir="0" index="3" bw="7" slack="0"/>
<pin id="906" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi/11 "/>
</bind>
</comp>

<comp id="911" class="1004" name="zext_ln616_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="50" slack="0"/>
<pin id="913" dir="1" index="1" bw="99" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616/11 "/>
</bind>
</comp>

<comp id="916" class="1004" name="zext_ln616_1_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="50" slack="0"/>
<pin id="918" dir="1" index="1" bw="99" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616_1/11 "/>
</bind>
</comp>

<comp id="921" class="1004" name="select_ln378_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="9"/>
<pin id="923" dir="0" index="1" bw="64" slack="0"/>
<pin id="924" dir="0" index="2" bw="64" slack="0"/>
<pin id="925" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln378/12 "/>
</bind>
</comp>

<comp id="928" class="1004" name="xor_ln413_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="11"/>
<pin id="930" dir="0" index="1" bw="1" slack="0"/>
<pin id="931" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln413/12 "/>
</bind>
</comp>

<comp id="933" class="1004" name="and_ln438_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="9"/>
<pin id="935" dir="0" index="1" bw="1" slack="11"/>
<pin id="936" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438/12 "/>
</bind>
</comp>

<comp id="937" class="1004" name="add_ln616_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="58" slack="1"/>
<pin id="939" dir="0" index="1" bw="6" slack="0"/>
<pin id="940" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616/12 "/>
</bind>
</comp>

<comp id="942" class="1004" name="shl_ln1_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="107" slack="0"/>
<pin id="944" dir="0" index="1" bw="58" slack="0"/>
<pin id="945" dir="0" index="2" bw="1" slack="0"/>
<pin id="946" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/12 "/>
</bind>
</comp>

<comp id="950" class="1004" name="zext_ln616_2_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="99" slack="1"/>
<pin id="952" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616_2/12 "/>
</bind>
</comp>

<comp id="953" class="1004" name="add_ln616_1_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="107" slack="0"/>
<pin id="955" dir="0" index="1" bw="99" slack="0"/>
<pin id="956" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616_1/12 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp_8_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="107" slack="0"/>
<pin id="962" dir="0" index="2" bw="8" slack="0"/>
<pin id="963" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="967" class="1004" name="r_exp_1_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="13" slack="6"/>
<pin id="969" dir="0" index="1" bw="1" slack="0"/>
<pin id="970" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_1/12 "/>
</bind>
</comp>

<comp id="972" class="1004" name="r_exp_2_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="13" slack="6"/>
<pin id="975" dir="0" index="2" bw="13" slack="0"/>
<pin id="976" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_2/12 "/>
</bind>
</comp>

<comp id="979" class="1004" name="and_ln628_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="9"/>
<pin id="981" dir="0" index="1" bw="1" slack="9"/>
<pin id="982" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln628/12 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp_9_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="3" slack="0"/>
<pin id="985" dir="0" index="1" bw="13" slack="0"/>
<pin id="986" dir="0" index="2" bw="5" slack="0"/>
<pin id="987" dir="0" index="3" bw="5" slack="0"/>
<pin id="988" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="993" class="1004" name="icmp_ln628_2_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="3" slack="0"/>
<pin id="995" dir="0" index="1" bw="3" slack="0"/>
<pin id="996" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628_2/12 "/>
</bind>
</comp>

<comp id="999" class="1004" name="or_ln628_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="0" index="1" bw="1" slack="0"/>
<pin id="1002" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln628/12 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="select_ln629_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="10"/>
<pin id="1007" dir="0" index="1" bw="64" slack="0"/>
<pin id="1008" dir="0" index="2" bw="64" slack="0"/>
<pin id="1009" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln629/12 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="52" slack="0"/>
<pin id="1014" dir="0" index="1" bw="107" slack="0"/>
<pin id="1015" dir="0" index="2" bw="7" slack="0"/>
<pin id="1016" dir="0" index="3" bw="8" slack="0"/>
<pin id="1017" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_1_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="52" slack="0"/>
<pin id="1024" dir="0" index="1" bw="107" slack="0"/>
<pin id="1025" dir="0" index="2" bw="7" slack="0"/>
<pin id="1026" dir="0" index="3" bw="8" slack="0"/>
<pin id="1027" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="out_sig_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="0"/>
<pin id="1034" dir="0" index="1" bw="52" slack="0"/>
<pin id="1035" dir="0" index="2" bw="52" slack="0"/>
<pin id="1036" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_sig/12 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="trunc_ln657_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="13" slack="0"/>
<pin id="1042" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657/12 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="out_exp_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="11" slack="0"/>
<pin id="1046" dir="0" index="1" bw="11" slack="0"/>
<pin id="1047" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp/12 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="t_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="63" slack="0"/>
<pin id="1052" dir="0" index="1" bw="11" slack="0"/>
<pin id="1053" dir="0" index="2" bw="52" slack="0"/>
<pin id="1054" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/12 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="zext_ln479_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="63" slack="0"/>
<pin id="1060" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln479/12 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="bitcast_ln497_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="63" slack="0"/>
<pin id="1064" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497/12 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="xor_ln378_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="9"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln378/12 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="and_ln431_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="0" index="1" bw="1" slack="0"/>
<pin id="1074" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431/12 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="and_ln431_1_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="0"/>
<pin id="1079" dir="0" index="1" bw="1" slack="9"/>
<pin id="1080" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_1/12 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="xor_ln431_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="9"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln431/12 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="or_ln431_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="11"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln431/12 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="xor_ln438_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln438/12 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="and_ln438_1_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="0"/>
<pin id="1100" dir="0" index="1" bw="1" slack="0"/>
<pin id="1101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_1/12 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="and_ln438_2_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="1" slack="0"/>
<pin id="1107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_2/12 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="and_ln628_1_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="1" slack="0"/>
<pin id="1113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln628_1/12 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="xor_ln628_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118" dir="0" index="1" bw="1" slack="0"/>
<pin id="1119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln628/12 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="icmp_ln645_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="13" slack="0"/>
<pin id="1124" dir="0" index="1" bw="13" slack="0"/>
<pin id="1125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln645/12 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="and_ln645_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln645/12 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="and_ln645_1_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="1" slack="0"/>
<pin id="1137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln645_1/12 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="sel_tmp_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="4" slack="0"/>
<pin id="1142" dir="0" index="1" bw="1" slack="9"/>
<pin id="1143" dir="0" index="2" bw="1" slack="0"/>
<pin id="1144" dir="0" index="3" bw="1" slack="0"/>
<pin id="1145" dir="0" index="4" bw="1" slack="0"/>
<pin id="1146" dir="1" index="5" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp/12 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="UnifiedRetVal_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="64" slack="0"/>
<pin id="1153" dir="0" index="1" bw="4" slack="0"/>
<pin id="1154" dir="0" index="2" bw="64" slack="0"/>
<pin id="1155" dir="0" index="3" bw="4" slack="0"/>
<pin id="1156" dir="0" index="4" bw="64" slack="0"/>
<pin id="1157" dir="0" index="5" bw="4" slack="0"/>
<pin id="1158" dir="0" index="6" bw="64" slack="0"/>
<pin id="1159" dir="0" index="7" bw="4" slack="0"/>
<pin id="1160" dir="0" index="8" bw="64" slack="0"/>
<pin id="1161" dir="0" index="9" bw="4" slack="0"/>
<pin id="1162" dir="0" index="10" bw="64" slack="0"/>
<pin id="1163" dir="0" index="11" bw="64" slack="0"/>
<pin id="1164" dir="0" index="12" bw="4" slack="0"/>
<pin id="1165" dir="1" index="13" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="UnifiedRetVal/12 "/>
</bind>
</comp>

<comp id="1179" class="1007" name="grp_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="16" slack="0"/>
<pin id="1181" dir="0" index="1" bw="15" slack="0"/>
<pin id="1182" dir="0" index="2" bw="19" slack="0"/>
<pin id="1183" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln563/3 add_ln563/5 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="es_sign_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="11"/>
<pin id="1192" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="es_sign "/>
</bind>
</comp>

<comp id="1197" class="1005" name="es_exp_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="11" slack="2"/>
<pin id="1199" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="es_exp "/>
</bind>
</comp>

<comp id="1205" class="1005" name="icmp_ln18_1_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="2"/>
<pin id="1207" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln18_1 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="icmp_ln18_2_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="2"/>
<pin id="1212" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln18_2 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="e_frac_2_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="54" slack="1"/>
<pin id="1217" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="e_frac_2 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="m_frac_l_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="120" slack="1"/>
<pin id="1222" dir="1" index="1" bw="120" slack="1"/>
</pin_list>
<bind>
<opset="m_frac_l "/>
</bind>
</comp>

<comp id="1226" class="1005" name="tmp_10_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="10"/>
<pin id="1228" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="y_is_0_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="9"/>
<pin id="1233" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="y_is_0 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="y_is_inf_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="9"/>
<pin id="1238" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="y_is_inf "/>
</bind>
</comp>

<comp id="1243" class="1005" name="or_ln378_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="9"/>
<pin id="1245" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="or_ln378 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="m_fix_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="59" slack="5"/>
<pin id="1251" dir="1" index="1" bw="59" slack="5"/>
</pin_list>
<bind>
<opset="m_fix "/>
</bind>
</comp>

<comp id="1254" class="1005" name="tmp_5_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="1" slack="2"/>
<pin id="1256" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="sext_ln563_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="31" slack="1"/>
<pin id="1261" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln563 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="icmp_ln628_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="1" slack="9"/>
<pin id="1266" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln628 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="icmp_ln628_1_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="9"/>
<pin id="1271" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln628_1 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="sext_ln563_1_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="31" slack="1"/>
<pin id="1276" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln563_1 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="r_exp_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="13" slack="1"/>
<pin id="1281" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp "/>
</bind>
</comp>

<comp id="1286" class="1005" name="m_fix_a_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="59" slack="1"/>
<pin id="1288" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_a "/>
</bind>
</comp>

<comp id="1291" class="1005" name="m_diff_hi_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="8" slack="2"/>
<pin id="1293" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="m_diff_hi "/>
</bind>
</comp>

<comp id="1296" class="1005" name="Z2_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="8" slack="1"/>
<pin id="1298" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Z2 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="Z3_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="8" slack="1"/>
<pin id="1305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Z3 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="Z4_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="35" slack="1"/>
<pin id="1310" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="8" slack="1"/>
<pin id="1315" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr "/>
</bind>
</comp>

<comp id="1318" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="8" slack="1"/>
<pin id="1320" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="exp_Z4_m_1_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="36" slack="1"/>
<pin id="1325" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z4_m_1 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="exp_Z3_m_1_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="43" slack="1"/>
<pin id="1330" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z3_m_1 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="tmp_s_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="20" slack="1"/>
<pin id="1335" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1338" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="8" slack="1"/>
<pin id="1340" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr "/>
</bind>
</comp>

<comp id="1343" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="8" slack="1"/>
<pin id="1345" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr "/>
</bind>
</comp>

<comp id="1348" class="1005" name="exp_Z2P_m_1_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="44" slack="1"/>
<pin id="1350" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="tmp_2_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="40" slack="1"/>
<pin id="1355" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="tmp_7_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="36" slack="1"/>
<pin id="1360" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="exp_Z1_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="58" slack="1"/>
<pin id="1365" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="mul_ln616_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="99" slack="1"/>
<pin id="1370" dir="1" index="1" bw="99" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln616 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="216"><net_src comp="8" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="108" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="234"><net_src comp="218" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="240"><net_src comp="4" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="108" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="235" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="248"><net_src comp="6" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="108" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="2" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="108" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="256" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="82" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="290"><net_src comp="26" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="212" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="10" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="12" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="308"><net_src comp="14" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="291" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="16" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="291" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="18" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="311" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="18" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="20" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="22" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="311" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="24" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="335" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="295" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="335" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="353" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="362"><net_src comp="28" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="286" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="30" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="32" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="34" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="36" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="379" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="374" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="389" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="411"><net_src comp="38" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="368" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="40" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="42" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="406" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="368" pin="2"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="400" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="400" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="435" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="439" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="445" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="406" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="451" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="455" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="470"><net_src comp="431" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="459" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="467" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="459" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="467" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="406" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="471" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="477" pin="2"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="368" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="491" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="400" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="510"><net_src comp="44" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="414" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="46" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="518"><net_src comp="505" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="368" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="419" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="513" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="521" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="400" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="400" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="525" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="505" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="529" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="535" pin="2"/><net_sink comp="541" pin=2"/></net>

<net id="554"><net_src comp="406" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="541" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="499" pin="2"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="549" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="557" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="571"><net_src comp="48" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="549" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="50" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="52" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="581"><net_src comp="54" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="549" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="56" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="584"><net_src comp="58" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="590"><net_src comp="60" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="561" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="58" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="575" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="368" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="64" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="403" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="483" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="614"><net_src comp="66" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="68" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="619"><net_src comp="609" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="626"><net_src comp="70" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="72" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="628"><net_src comp="74" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="634"><net_src comp="76" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="74" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="643"><net_src comp="636" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="78" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="620" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="80" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="656"><net_src comp="639" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="645" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="620" pin="4"/><net_sink comp="651" pin=2"/></net>

<net id="664"><net_src comp="629" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="651" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="620" pin="4"/><net_sink comp="659" pin=2"/></net>

<net id="670"><net_src comp="667" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="677"><net_src comp="84" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="269" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="86" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="680"><net_src comp="88" pin="0"/><net_sink comp="671" pin=3"/></net>

<net id="691"><net_src comp="90" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="681" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="92" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="694"><net_src comp="94" pin="0"/><net_sink comp="685" pin=3"/></net>

<net id="701"><net_src comp="90" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="681" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="96" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="704"><net_src comp="98" pin="0"/><net_sink comp="695" pin=3"/></net>

<net id="711"><net_src comp="90" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="681" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="713"><net_src comp="100" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="714"><net_src comp="102" pin="0"/><net_sink comp="705" pin=3"/></net>

<net id="718"><net_src comp="681" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="725"><net_src comp="90" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="681" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="727"><net_src comp="104" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="728"><net_src comp="106" pin="0"/><net_sink comp="719" pin=3"/></net>

<net id="732"><net_src comp="719" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="737"><net_src comp="705" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="745"><net_src comp="110" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="225" pin="7"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="112" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="748"><net_src comp="114" pin="0"/><net_sink comp="739" pin=3"/></net>

<net id="755"><net_src comp="739" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="760"><net_src comp="749" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="752" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="768"><net_src comp="116" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="118" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="770"><net_src comp="225" pin="3"/><net_sink comp="762" pin=3"/></net>

<net id="774"><net_src comp="762" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="779"><net_src comp="756" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="787"><net_src comp="120" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="274" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="50" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="790"><net_src comp="122" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="794"><net_src comp="791" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="798"><net_src comp="795" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="809"><net_src comp="802" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="813"><net_src comp="805" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="818"><net_src comp="810" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="799" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="826"><net_src comp="124" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="250" pin="3"/><net_sink comp="820" pin=1"/></net>

<net id="828"><net_src comp="126" pin="0"/><net_sink comp="820" pin=2"/></net>

<net id="829"><net_src comp="128" pin="0"/><net_sink comp="820" pin=3"/></net>

<net id="836"><net_src comp="130" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="132" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="838"><net_src comp="820" pin="4"/><net_sink comp="830" pin=3"/></net>

<net id="842"><net_src comp="830" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="847"><net_src comp="814" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="855"><net_src comp="134" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="856"><net_src comp="278" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="857"><net_src comp="136" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="858"><net_src comp="138" pin="0"/><net_sink comp="849" pin=3"/></net>

<net id="866"><net_src comp="140" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="132" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="868"><net_src comp="142" pin="0"/><net_sink comp="859" pin=4"/></net>

<net id="872"><net_src comp="859" pin="5"/><net_sink comp="869" pin=0"/></net>

<net id="880"><net_src comp="873" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="884"><net_src comp="876" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="889"><net_src comp="881" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="869" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="897"><net_src comp="144" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="885" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="899"><net_src comp="126" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="900"><net_src comp="92" pin="0"/><net_sink comp="891" pin=3"/></net>

<net id="907"><net_src comp="146" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="263" pin="3"/><net_sink comp="901" pin=1"/></net>

<net id="909"><net_src comp="148" pin="0"/><net_sink comp="901" pin=2"/></net>

<net id="910"><net_src comp="136" pin="0"/><net_sink comp="901" pin=3"/></net>

<net id="914"><net_src comp="901" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="919"><net_src comp="891" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="926"><net_src comp="158" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="927"><net_src comp="160" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="932"><net_src comp="22" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="941"><net_src comp="162" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="164" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="948"><net_src comp="937" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="949"><net_src comp="166" pin="0"/><net_sink comp="942" pin=2"/></net>

<net id="957"><net_src comp="942" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="950" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="964"><net_src comp="168" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="953" pin="2"/><net_sink comp="959" pin=1"/></net>

<net id="966"><net_src comp="170" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="971"><net_src comp="172" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="977"><net_src comp="959" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="967" pin="2"/><net_sink comp="972" pin=2"/></net>

<net id="989"><net_src comp="174" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="972" pin="3"/><net_sink comp="983" pin=1"/></net>

<net id="991"><net_src comp="46" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="992"><net_src comp="86" pin="0"/><net_sink comp="983" pin=3"/></net>

<net id="997"><net_src comp="983" pin="4"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="176" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1003"><net_src comp="979" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="993" pin="2"/><net_sink comp="999" pin=1"/></net>

<net id="1010"><net_src comp="178" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1011"><net_src comp="180" pin="0"/><net_sink comp="1005" pin=2"/></net>

<net id="1018"><net_src comp="182" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="953" pin="2"/><net_sink comp="1012" pin=1"/></net>

<net id="1020"><net_src comp="184" pin="0"/><net_sink comp="1012" pin=2"/></net>

<net id="1021"><net_src comp="186" pin="0"/><net_sink comp="1012" pin=3"/></net>

<net id="1028"><net_src comp="182" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="953" pin="2"/><net_sink comp="1022" pin=1"/></net>

<net id="1030"><net_src comp="188" pin="0"/><net_sink comp="1022" pin=2"/></net>

<net id="1031"><net_src comp="190" pin="0"/><net_sink comp="1022" pin=3"/></net>

<net id="1037"><net_src comp="959" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1038"><net_src comp="1012" pin="4"/><net_sink comp="1032" pin=1"/></net>

<net id="1039"><net_src comp="1022" pin="4"/><net_sink comp="1032" pin=2"/></net>

<net id="1043"><net_src comp="972" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1048"><net_src comp="1040" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="42" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1055"><net_src comp="192" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="1044" pin="2"/><net_sink comp="1050" pin=1"/></net>

<net id="1057"><net_src comp="1032" pin="3"/><net_sink comp="1050" pin=2"/></net>

<net id="1061"><net_src comp="1050" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1065"><net_src comp="1058" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1070"><net_src comp="22" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1075"><net_src comp="928" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="1066" pin="2"/><net_sink comp="1071" pin=1"/></net>

<net id="1081"><net_src comp="1071" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1086"><net_src comp="22" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1091"><net_src comp="1082" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1096"><net_src comp="933" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="22" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1102"><net_src comp="1066" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="1092" pin="2"/><net_sink comp="1098" pin=1"/></net>

<net id="1108"><net_src comp="1098" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="1087" pin="2"/><net_sink comp="1104" pin=1"/></net>

<net id="1114"><net_src comp="1104" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="999" pin="2"/><net_sink comp="1110" pin=1"/></net>

<net id="1120"><net_src comp="999" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="22" pin="0"/><net_sink comp="1116" pin=1"/></net>

<net id="1126"><net_src comp="972" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="194" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="1122" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="1116" pin="2"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="1128" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="1104" pin="2"/><net_sink comp="1134" pin=1"/></net>

<net id="1147"><net_src comp="196" pin="0"/><net_sink comp="1140" pin=0"/></net>

<net id="1148"><net_src comp="1077" pin="2"/><net_sink comp="1140" pin=2"/></net>

<net id="1149"><net_src comp="1110" pin="2"/><net_sink comp="1140" pin=3"/></net>

<net id="1150"><net_src comp="1134" pin="2"/><net_sink comp="1140" pin=4"/></net>

<net id="1166"><net_src comp="198" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1167"><net_src comp="200" pin="0"/><net_sink comp="1151" pin=1"/></net>

<net id="1168"><net_src comp="921" pin="3"/><net_sink comp="1151" pin=2"/></net>

<net id="1169"><net_src comp="202" pin="0"/><net_sink comp="1151" pin=3"/></net>

<net id="1170"><net_src comp="180" pin="0"/><net_sink comp="1151" pin=4"/></net>

<net id="1171"><net_src comp="204" pin="0"/><net_sink comp="1151" pin=5"/></net>

<net id="1172"><net_src comp="1005" pin="3"/><net_sink comp="1151" pin=6"/></net>

<net id="1173"><net_src comp="206" pin="0"/><net_sink comp="1151" pin=7"/></net>

<net id="1174"><net_src comp="1062" pin="1"/><net_sink comp="1151" pin=8"/></net>

<net id="1175"><net_src comp="208" pin="0"/><net_sink comp="1151" pin=9"/></net>

<net id="1176"><net_src comp="178" pin="0"/><net_sink comp="1151" pin=10"/></net>

<net id="1177"><net_src comp="210" pin="0"/><net_sink comp="1151" pin=11"/></net>

<net id="1178"><net_src comp="1140" pin="5"/><net_sink comp="1151" pin=12"/></net>

<net id="1184"><net_src comp="593" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1185"><net_src comp="62" pin="0"/><net_sink comp="1179" pin=1"/></net>

<net id="1186"><net_src comp="616" pin="1"/><net_sink comp="1179" pin=2"/></net>

<net id="1187"><net_src comp="1179" pin="3"/><net_sink comp="620" pin=1"/></net>

<net id="1188"><net_src comp="1179" pin="3"/><net_sink comp="629" pin=1"/></net>

<net id="1189"><net_src comp="1179" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="1193"><net_src comp="295" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1195"><net_src comp="1190" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="1196"><net_src comp="1190" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1200"><net_src comp="303" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1202"><net_src comp="1197" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1203"><net_src comp="1197" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1204"><net_src comp="1197" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="1208"><net_src comp="315" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="1213"><net_src comp="321" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="1218"><net_src comp="345" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1223"><net_src comp="286" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1229"><net_src comp="357" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1234"><net_src comp="374" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1239"><net_src comp="384" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1242"><net_src comp="1236" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1246"><net_src comp="394" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1248"><net_src comp="1243" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1252"><net_src comp="565" pin="4"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1257"><net_src comp="585" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="1262"><net_src comp="593" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1267"><net_src comp="597" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1272"><net_src comp="603" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="1277"><net_src comp="616" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1282"><net_src comp="659" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1284"><net_src comp="1279" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1285"><net_src comp="1279" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="1289"><net_src comp="671" pin="4"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1294"><net_src comp="685" pin="4"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1299"><net_src comp="695" pin="4"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1302"><net_src comp="1296" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1306"><net_src comp="705" pin="4"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1311"><net_src comp="715" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1316"><net_src comp="218" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1321"><net_src comp="235" pin="3"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1326"><net_src comp="756" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1331"><net_src comp="762" pin="4"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1336"><net_src comp="781" pin="4"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1341"><net_src comp="243" pin="3"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1346"><net_src comp="256" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1351"><net_src comp="814" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1356"><net_src comp="820" pin="4"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="859" pin=3"/></net>

<net id="1361"><net_src comp="849" pin="4"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1366"><net_src comp="263" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1371"><net_src comp="282" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="950" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: exp | {}
	Port: pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {}
 - Input state : 
	Port: pow_generic<double> : exp | {1 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {10 11 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array | {8 9 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {9 10 }
  - Chain level:
	State 1
		es_sign : 1
		es_exp : 1
		es_sig : 1
		icmp_ln18_1 : 2
		icmp_ln18_2 : 2
		e_frac : 2
		zext_ln532 : 3
		e_frac_1 : 4
		e_frac_2 : 5
	State 2
		m_frac_l : 1
		tmp_10 : 2
	State 3
		m_exp : 1
		y_is_inf : 1
		y_is_NaN : 1
		or_ln378 : 1
		tmp_3 : 2
		sext_ln545 : 1
		select_ln545 : 3
		sext_ln545_1 : 4
		zext_ln545 : 5
		ashr_ln545 : 6
		shl_ln545 : 6
		trunc_ln545 : 7
		trunc_ln545_1 : 7
		m_fix_l : 8
		zext_ln546 : 5
		shl_ln546 : 9
		ashr_ln546 : 9
		m_fix_back : 10
		sext_ln552 : 2
		zext_ln552 : 3
		shl_ln552 : 4
		tmp_4 : 1
		select_ln553 : 2
		sext_ln553 : 3
		zext_ln553 : 4
		shl_ln553 : 5
		ashr_ln553 : 5
		select_ln553_1 : 6
		m_fix_0_in_in_v_v : 7
		empty : 8
		zext_ln549 : 9
		m_fix : 8
		m_fix_hi : 8
		tmp_5 : 10
		sext_ln563 : 9
		mul_ln563 : 10
		icmp_ln628 : 2
		icmp_ln628_1 : 11
	State 4
	State 5
		sext_ln563_1 : 1
		add_ln563 : 2
	State 6
		tmp_9_cast : 1
		tmp_6 : 1
		trunc_ln563 : 1
		icmp_ln563 : 2
		add_ln563_1 : 2
		select_ln563 : 3
		r_exp : 4
	State 7
		mul_ln568 : 1
		m_fix_a : 2
	State 8
		m_diff_hi : 1
		Z2 : 1
		Z3 : 1
		Z4 : 1
		Z4_ind : 1
		zext_ln249 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr : 3
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load : 4
		zext_ln254 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 : 3
		f_Z3 : 4
	State 9
		f_Z4 : 1
		zext_ln250_1 : 2
		exp_Z4_m_1 : 3
		exp_Z3_m_1 : 1
		zext_ln258 : 2
		zext_ln258_1 : 4
		mul_ln258 : 5
		tmp_s : 6
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr : 1
		f_Z2 : 2
	State 10
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr : 1
		exp_Z1 : 2
		add_ln261 : 1
		zext_ln261 : 2
		exp_Z2P_m_1 : 3
		tmp_2 : 1
		exp_Z2_m_1 : 2
		zext_ln277 : 3
		zext_ln277_1 : 4
		mul_ln277 : 5
		tmp_7 : 6
	State 11
		zext_ln280 : 1
		add_ln280 : 1
		zext_ln280_1 : 2
		exp_Z1P_m_1_l : 3
		exp_Z1P_m_1 : 4
		exp_Z1_hi : 1
		zext_ln616 : 2
		zext_ln616_1 : 5
		mul_ln616 : 6
	State 12
		shl_ln1 : 1
		add_ln616_1 : 2
		tmp_8 : 3
		r_exp_2 : 4
		tmp_9 : 5
		icmp_ln628_2 : 6
		or_ln628 : 7
		tmp : 3
		tmp_1 : 3
		out_sig : 4
		trunc_ln657 : 5
		out_exp : 6
		t : 7
		zext_ln479 : 8
		bitcast_ln497 : 9
		and_ln628_1 : 7
		xor_ln628 : 7
		icmp_ln645 : 5
		and_ln645 : 7
		and_ln645_1 : 7
		sel_tmp : 7
		UnifiedRetVal : 8
		ret_ln661 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |     shl_ln545_fu_445     |    0    |    0    |   395   |
|    shl   |     shl_ln546_fu_471     |    0    |    0    |   431   |
|          |     shl_ln552_fu_499     |    0    |    0    |   395   |
|          |     shl_ln553_fu_529     |    0    |    0    |   395   |
|----------|--------------------------|---------|---------|---------|
|          |     ashr_ln545_fu_439    |    0    |    0    |   395   |
|   ashr   |     ashr_ln546_fu_477    |    0    |    0    |   431   |
|          |     ashr_ln553_fu_535    |    0    |    0    |   395   |
|----------|--------------------------|---------|---------|---------|
|          |      e_frac_2_fu_345     |    0    |    0    |    53   |
|          |    select_ln545_fu_423   |    0    |    0    |    12   |
|          |      m_fix_l_fu_459      |    0    |    0    |   123   |
|          |     m_fix_back_fu_483    |    0    |    0    |   123   |
|          |    select_ln553_fu_513   |    0    |    0    |    12   |
|          |   select_ln553_1_fu_541  |    0    |    0    |   124   |
|  select  | m_fix_0_in_in_v_v_fu_549 |    0    |    0    |   124   |
|          |    select_ln563_fu_651   |    0    |    0    |    13   |
|          |       r_exp_fu_659       |    0    |    0    |    13   |
|          |    select_ln378_fu_921   |    0    |    0    |    56   |
|          |      r_exp_2_fu_972      |    0    |    0    |    13   |
|          |   select_ln629_fu_1005   |    0    |    0    |    56   |
|          |      out_sig_fu_1032     |    0    |    0    |    51   |
|----------|--------------------------|---------|---------|---------|
|          |       m_exp_fu_368       |    0    |    0    |    18   |
|          |    add_ln563_1_fu_645    |    0    |    0    |    20   |
|          |     exp_Z4_m_1_fu_756    |    0    |    0    |    42   |
|          |     add_ln261_fu_805     |    0    |    0    |    43   |
|          |    exp_Z2P_m_1_fu_814    |    0    |    0    |    50   |
|    add   |     add_ln280_fu_876     |    0    |    0    |    51   |
|          |   exp_Z1P_m_1_l_fu_885   |    0    |    0    |    58   |
|          |     add_ln616_fu_937     |    0    |    0    |    65   |
|          |    add_ln616_1_fu_953    |    0    |    0    |   114   |
|          |      r_exp_1_fu_967      |    0    |    0    |    20   |
|          |      out_exp_fu_1044     |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|          |    icmp_ln18_1_fu_315    |    0    |    0    |    59   |
|          |    icmp_ln18_2_fu_321    |    0    |    0    |    59   |
|          |       y_is_0_fu_374      |    0    |    0    |    18   |
|          |     icmp_ln18_fu_379     |    0    |    0    |    18   |
|   icmp   |     icmp_ln628_fu_597    |    0    |    0    |    19   |
|          |    icmp_ln628_1_fu_603   |    0    |    0    |   137   |
|          |     icmp_ln563_fu_639    |    0    |    0    |    25   |
|          |    icmp_ln628_2_fu_993   |    0    |    0    |    10   |
|          |    icmp_ln645_fu_1122    |    0    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|          |     mul_ln568_fu_269     |    4    |    0    |    64   |
|          |     mul_ln258_fu_274     |    4    |    0    |    19   |
|    mul   |     mul_ln277_fu_278     |    6    |    0    |    20   |
|          |     mul_ln616_fu_282     |    9    |    0    |    21   |
|          |      m_frac_l_fu_286     |    12   |    0    |    53   |
|----------|--------------------------|---------|---------|---------|
|          |      e_frac_1_fu_339     |    0    |    0    |    60   |
|    sub   |     sub_ln545_fu_414     |    0    |    0    |    18   |
|          |     sub_ln574_fu_681     |    0    |    0    |    66   |
|----------|--------------------------|---------|---------|---------|
|          |      y_is_inf_fu_384     |    0    |    0    |    2    |
|          |      y_is_NaN_fu_389     |    0    |    0    |    2    |
|          |     and_ln438_fu_933     |    0    |    0    |    2    |
|          |     and_ln628_fu_979     |    0    |    0    |    2    |
|          |     and_ln431_fu_1071    |    0    |    0    |    2    |
|    and   |    and_ln431_1_fu_1077   |    0    |    0    |    2    |
|          |    and_ln438_1_fu_1098   |    0    |    0    |    2    |
|          |    and_ln438_2_fu_1104   |    0    |    0    |    2    |
|          |    and_ln628_1_fu_1110   |    0    |    0    |    2    |
|          |     and_ln645_fu_1128    |    0    |    0    |    2    |
|          |    and_ln645_1_fu_1134   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
| sparsemux|   UnifiedRetVal_fu_1151  |    0    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln413_fu_928     |    0    |    0    |    2    |
|          |     xor_ln378_fu_1066    |    0    |    0    |    2    |
|    xor   |     xor_ln431_fu_1082    |    0    |    0    |    2    |
|          |     xor_ln438_fu_1092    |    0    |    0    |    2    |
|          |     xor_ln628_fu_1116    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln378_fu_394     |    0    |    0    |    2    |
|    or    |      or_ln628_fu_999     |    0    |    0    |    2    |
|          |     or_ln431_fu_1087     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_1179       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   |   exp_read_read_fu_212   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      es_sign_fu_295      |    0    |    0    |    0    |
|          |       tmp_10_fu_357      |    0    |    0    |    0    |
|          |       tmp_3_fu_406       |    0    |    0    |    0    |
| bitselect|       tmp_4_fu_505       |    0    |    0    |    0    |
|          |       tmp_5_fu_585       |    0    |    0    |    0    |
|          |       tmp_6_fu_629       |    0    |    0    |    0    |
|          |       tmp_8_fu_959       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       es_exp_fu_303      |    0    |    0    |    0    |
|          |       m_fix_fu_565       |    0    |    0    |    0    |
|          |      m_fix_hi_fu_575     |    0    |    0    |    0    |
|          |     tmp_9_cast_fu_620    |    0    |    0    |    0    |
|          |      m_fix_a_fu_671      |    0    |    0    |    0    |
|          |     m_diff_hi_fu_685     |    0    |    0    |    0    |
|          |         Z2_fu_695        |    0    |    0    |    0    |
|          |         Z3_fu_705        |    0    |    0    |    0    |
|partselect|       Z4_ind_fu_719      |    0    |    0    |    0    |
|          |        f_Z4_fu_739       |    0    |    0    |    0    |
|          |       tmp_s_fu_781       |    0    |    0    |    0    |
|          |       tmp_2_fu_820       |    0    |    0    |    0    |
|          |       tmp_7_fu_849       |    0    |    0    |    0    |
|          |    exp_Z1P_m_1_fu_891    |    0    |    0    |    0    |
|          |     exp_Z1_hi_fu_901     |    0    |    0    |    0    |
|          |       tmp_9_fu_983       |    0    |    0    |    0    |
|          |        tmp_fu_1012       |    0    |    0    |    0    |
|          |       tmp_1_fu_1022      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       es_sig_fu_311      |    0    |    0    |    0    |
|          |    trunc_ln545_fu_451    |    0    |    0    |    0    |
|          |   trunc_ln545_1_fu_455   |    0    |    0    |    0    |
|   trunc  |       empty_fu_557       |    0    |    0    |    0    |
|          |    trunc_ln563_fu_636    |    0    |    0    |    0    |
|          |         Z4_fu_715        |    0    |    0    |    0    |
|          |    trunc_ln657_fu_1040   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       e_frac_fu_327      |    0    |    0    |    0    |
|          |       shl_ln_fu_609      |    0    |    0    |    0    |
|          |     exp_Z3_m_1_fu_762    |    0    |    0    |    0    |
|bitconcatenate|     exp_Z2_m_1_fu_830    |    0    |    0    |    0    |
|          |       and_ln_fu_859      |    0    |    0    |    0    |
|          |      shl_ln1_fu_942      |    0    |    0    |    0    |
|          |         t_fu_1050        |    0    |    0    |    0    |
|          |      sel_tmp_fu_1140     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln532_fu_335    |    0    |    0    |    0    |
|          |     zext_ln486_fu_365    |    0    |    0    |    0    |
|          |     zext_ln545_fu_435    |    0    |    0    |    0    |
|          |     zext_ln546_fu_467    |    0    |    0    |    0    |
|          |     zext_ln552_fu_495    |    0    |    0    |    0    |
|          |     zext_ln553_fu_525    |    0    |    0    |    0    |
|          |     zext_ln549_fu_561    |    0    |    0    |    0    |
|          |     zext_ln249_fu_729    |    0    |    0    |    0    |
|          |     zext_ln254_fu_734    |    0    |    0    |    0    |
|          |     zext_ln250_fu_749    |    0    |    0    |    0    |
|          |    zext_ln250_1_fu_752   |    0    |    0    |    0    |
|          |     zext_ln258_fu_771    |    0    |    0    |    0    |
|          |    zext_ln258_1_fu_776   |    0    |    0    |    0    |
|   zext   |     zext_ln273_fu_791    |    0    |    0    |    0    |
|          |     zext_ln611_fu_795    |    0    |    0    |    0    |
|          |     zext_ln255_fu_799    |    0    |    0    |    0    |
|          |    zext_ln261_1_fu_802   |    0    |    0    |    0    |
|          |     zext_ln261_fu_810    |    0    |    0    |    0    |
|          |     zext_ln277_fu_839    |    0    |    0    |    0    |
|          |    zext_ln277_1_fu_844   |    0    |    0    |    0    |
|          |     zext_ln280_fu_869    |    0    |    0    |    0    |
|          |    zext_ln280_2_fu_873   |    0    |    0    |    0    |
|          |    zext_ln280_1_fu_881   |    0    |    0    |    0    |
|          |     zext_ln616_fu_911    |    0    |    0    |    0    |
|          |    zext_ln616_1_fu_916   |    0    |    0    |    0    |
|          |    zext_ln616_2_fu_950   |    0    |    0    |    0    |
|          |    zext_ln479_fu_1058    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln539_fu_353    |    0    |    0    |    0    |
|          |    sext_ln539_1_fu_400   |    0    |    0    |    0    |
|          |    sext_ln539_2_fu_403   |    0    |    0    |    0    |
|          |     sext_ln545_fu_419    |    0    |    0    |    0    |
|   sext   |    sext_ln545_1_fu_431   |    0    |    0    |    0    |
|          |     sext_ln552_fu_491    |    0    |    0    |    0    |
|          |     sext_ln553_fu_521    |    0    |    0    |    0    |
|          |     sext_ln563_fu_593    |    0    |    0    |    0    |
|          |    sext_ln563_1_fu_616   |    0    |    0    |    0    |
|          |     sext_ln568_fu_667    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    36   |    0    |   4853  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------------------------------+--------+
|                                                                         |   FF   |
+-------------------------------------------------------------------------+--------+
|                               Z2_reg_1296                               |    8   |
|                               Z3_reg_1303                               |    8   |
|                               Z4_reg_1308                               |   35   |
|                            e_frac_2_reg_1215                            |   54   |
|                             es_exp_reg_1197                             |   11   |
|                             es_sign_reg_1190                            |    1   |
|                             exp_Z1_reg_1363                             |   58   |
|                           exp_Z2P_m_1_reg_1348                          |   44   |
|                           exp_Z3_m_1_reg_1328                           |   43   |
|                           exp_Z4_m_1_reg_1323                           |   36   |
|                           icmp_ln18_1_reg_1205                          |    1   |
|                           icmp_ln18_2_reg_1210                          |    1   |
|                          icmp_ln628_1_reg_1269                          |    1   |
|                           icmp_ln628_reg_1264                           |    1   |
|                            m_diff_hi_reg_1291                           |    8   |
|                             m_fix_a_reg_1286                            |   59   |
|                              m_fix_reg_1249                             |   59   |
|                            m_frac_l_reg_1220                            |   120  |
|                            mul_ln616_reg_1368                           |   99   |
|                            or_ln378_reg_1243                            |    1   |
|pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_reg_1343|    8   |
| pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_reg_1338 |    8   |
|pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1_reg_1318|    8   |
| pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_reg_1313 |    8   |
|                              r_exp_reg_1279                             |   13   |
|                          sext_ln563_1_reg_1274                          |   31   |
|                           sext_ln563_reg_1259                           |   31   |
|                             tmp_10_reg_1226                             |    1   |
|                              tmp_2_reg_1353                             |   40   |
|                              tmp_5_reg_1254                             |    1   |
|                              tmp_7_reg_1358                             |   36   |
|                              tmp_s_reg_1333                             |   20   |
|                             y_is_0_reg_1231                             |    1   |
|                            y_is_inf_reg_1236                            |    1   |
+-------------------------------------------------------------------------+--------+
|                                  Total                                  |   855  |
+-------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_225 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_225 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_250 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_263 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|    grp_fu_1179    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   96   ||  2.503  ||    0    ||    50   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   36   |    -   |    0   |  4853  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   50   |
|  Register |    -   |    -   |   855  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   36   |    2   |   855  |  4903  |
+-----------+--------+--------+--------+--------+
