module mux16x1(
	input reg[15:0] I,
	input reg[3:0] S,
	output O);
	
	reg [4:0] M;
	
	mux4x1 MUX0(I[0], I[1], I[2], I[3], S[0], S[1], M[0]);
	mux4x1 MUX1(I[4], I[5], I[6], I[7], S[0], S[1], M[1]);
	mux4x1 MUX2(I[8], I[9], I[10], I[11], S[0], S[1], M[2]);
	mux4x1 MUX3(I[12], I[13], I[14], I[15], S[0], S[1], M[3]);
	
	mux4x1 MUX4(M[0], M[1], M[2], M[3], S[2], S[3], O);	
endmodule