$date
	Sun Oct 23 09:46:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1034520
b100 !
1"
#1034522
b100 &
b100 %
1$
#1034523
0"
#1034526
b10 &
b10 %
#1034530
b1 &
b1 %
1#
#1034534
b0 &
0#
b0 %
0$
#2001067
b11 !
1"
#2001070
b11 &
b11 %
1$
#2001071
0"
#2001074
b1010 &
b1010 %
#2001078
b101 &
b101 %
#2001082
b10000 &
b10000 %
#2001086
b1000 &
b1000 %
#2001090
b100 &
b100 %
#2001094
b10 &
b10 %
#2001098
b1 &
b1 %
1#
#2001102
b0 &
0#
b0 %
0$
#2944930
b11100 &
b11100 %
1$
b11100 !
1"
#2944931
0"
#2944934
b1110 &
b1110 %
#2944938
b111 &
b111 %
#2944942
b10110 &
b10110 %
#2944946
b1011 &
b1011 %
#2944950
b100010 &
b100010 %
#2944954
b10001 &
b10001 %
#2944958
b110100 &
b110100 %
#2944962
b11010 &
b11010 %
#2944966
b1101 &
b1101 %
#2944970
b101000 &
b101000 %
#2944974
b10100 &
b10100 %
#2944978
b1010 &
b1010 %
#2944982
b101 &
b101 %
#2944986
b10000 &
b10000 %
#2944990
b1000 &
b1000 %
#2944994
b100 &
b100 %
#2944998
b10 &
b10 %
#2945002
b1 &
b1 %
1#
#2945006
b0 &
0#
b0 %
0$
#4500012
