// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "11/21/2019 22:41:59"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Genius (
	KEY,
	SW,
	CLOCK_50,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	[3:0] KEY;
input 	[9:0] SW;
input 	CLOCK_50;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SW[8]~input_o ;
wire \ctrl|ea.start~feeder_combout ;
wire \SW[1]~input_o ;
wire \ctrl|ea.start~q ;
wire \SW[0]~input_o ;
wire \ctrl|Selector0~0_combout ;
wire \ctrl|ea.setup~q ;
wire \SW[9]~input_o ;
wire \dtp|h1_mux1|f[5]~7_combout ;
wire \dtp|FSM_clock|Add0~69_sumout ;
wire \dtp|FSM_clock|Add0~70 ;
wire \dtp|FSM_clock|Add0~65_sumout ;
wire \dtp|FSM_clock|contador05[1]~DUPLICATE_q ;
wire \dtp|FSM_clock|Add0~66 ;
wire \dtp|FSM_clock|Add0~61_sumout ;
wire \dtp|FSM_clock|Add0~62 ;
wire \dtp|FSM_clock|Add0~57_sumout ;
wire \dtp|FSM_clock|Add0~58 ;
wire \dtp|FSM_clock|Add0~53_sumout ;
wire \dtp|FSM_clock|Add0~54 ;
wire \dtp|FSM_clock|Add0~49_sumout ;
wire \dtp|FSM_clock|Add0~50 ;
wire \dtp|FSM_clock|Add0~1_sumout ;
wire \dtp|FSM_clock|Add0~2 ;
wire \dtp|FSM_clock|Add0~45_sumout ;
wire \dtp|FSM_clock|Add0~46 ;
wire \dtp|FSM_clock|Add0~41_sumout ;
wire \dtp|FSM_clock|Add0~42 ;
wire \dtp|FSM_clock|Add0~37_sumout ;
wire \dtp|FSM_clock|Add0~38 ;
wire \dtp|FSM_clock|Add0~33_sumout ;
wire \dtp|FSM_clock|contador05[10]~DUPLICATE_q ;
wire \dtp|FSM_clock|Add0~34 ;
wire \dtp|FSM_clock|Add0~29_sumout ;
wire \dtp|FSM_clock|Add0~30 ;
wire \dtp|FSM_clock|Add0~25_sumout ;
wire \dtp|FSM_clock|Add0~26 ;
wire \dtp|FSM_clock|Add0~13_sumout ;
wire \dtp|FSM_clock|contador05[13]~DUPLICATE_q ;
wire \dtp|FSM_clock|Add0~14 ;
wire \dtp|FSM_clock|Add0~21_sumout ;
wire \dtp|FSM_clock|Add0~22 ;
wire \dtp|FSM_clock|Add0~17_sumout ;
wire \dtp|FSM_clock|Add0~18 ;
wire \dtp|FSM_clock|Add0~5_sumout ;
wire \dtp|FSM_clock|Add0~6 ;
wire \dtp|FSM_clock|Add0~9_sumout ;
wire \dtp|FSM_clock|Add0~10 ;
wire \dtp|FSM_clock|Add0~73_sumout ;
wire \dtp|FSM_clock|Add0~74 ;
wire \dtp|FSM_clock|Add0~93_sumout ;
wire \dtp|FSM_clock|Add0~94 ;
wire \dtp|FSM_clock|Add0~97_sumout ;
wire \dtp|FSM_clock|Add0~98 ;
wire \dtp|FSM_clock|Add0~101_sumout ;
wire \dtp|FSM_clock|contador05[21]~DUPLICATE_q ;
wire \dtp|FSM_clock|Add0~102 ;
wire \dtp|FSM_clock|Add0~105_sumout ;
wire \dtp|FSM_clock|contador05[22]~DUPLICATE_q ;
wire \dtp|FSM_clock|Add0~106 ;
wire \dtp|FSM_clock|Add0~109_sumout ;
wire \dtp|FSM_clock|Equal0~4_combout ;
wire \dtp|FSM_clock|Equal0~2_combout ;
wire \dtp|FSM_clock|Equal0~0_combout ;
wire \dtp|FSM_clock|contador05[25]~DUPLICATE_q ;
wire \dtp|FSM_clock|Add0~110 ;
wire \dtp|FSM_clock|Add0~89_sumout ;
wire \dtp|FSM_clock|Add0~90 ;
wire \dtp|FSM_clock|Add0~85_sumout ;
wire \dtp|FSM_clock|contador05[26]~DUPLICATE_q ;
wire \dtp|FSM_clock|Add0~86 ;
wire \dtp|FSM_clock|Add0~81_sumout ;
wire \dtp|FSM_clock|Add0~82 ;
wire \dtp|FSM_clock|Add0~77_sumout ;
wire \dtp|FSM_clock|Equal0~3_combout ;
wire \dtp|FSM_clock|Equal0~1_combout ;
wire \dtp|FSM_clock|Equal0~5_combout ;
wire \dtp|FSM_clock|clk05Hz~q ;
wire \dtp|FSM_clock|Add1~9_sumout ;
wire \dtp|FSM_clock|Add1~10 ;
wire \dtp|FSM_clock|Add1~13_sumout ;
wire \dtp|FSM_clock|Add1~14 ;
wire \dtp|FSM_clock|Add1~17_sumout ;
wire \dtp|FSM_clock|Add1~18 ;
wire \dtp|FSM_clock|Add1~21_sumout ;
wire \dtp|FSM_clock|contador1[3]~DUPLICATE_q ;
wire \dtp|FSM_clock|Add1~22 ;
wire \dtp|FSM_clock|Add1~25_sumout ;
wire \dtp|FSM_clock|Add1~26 ;
wire \dtp|FSM_clock|Add1~29_sumout ;
wire \dtp|FSM_clock|Add1~30 ;
wire \dtp|FSM_clock|Add1~33_sumout ;
wire \dtp|FSM_clock|contador1[6]~DUPLICATE_q ;
wire \dtp|FSM_clock|Add1~34 ;
wire \dtp|FSM_clock|Add1~37_sumout ;
wire \dtp|FSM_clock|Add1~38 ;
wire \dtp|FSM_clock|Add1~5_sumout ;
wire \dtp|FSM_clock|contador1[8]~DUPLICATE_q ;
wire \dtp|FSM_clock|Add1~6 ;
wire \dtp|FSM_clock|Add1~65_sumout ;
wire \dtp|FSM_clock|Add1~66 ;
wire \dtp|FSM_clock|Add1~69_sumout ;
wire \dtp|FSM_clock|contador1[10]~DUPLICATE_q ;
wire \dtp|FSM_clock|Add1~70 ;
wire \dtp|FSM_clock|Add1~73_sumout ;
wire \dtp|FSM_clock|Add1~74 ;
wire \dtp|FSM_clock|Add1~77_sumout ;
wire \dtp|FSM_clock|Add1~78 ;
wire \dtp|FSM_clock|Add1~81_sumout ;
wire \dtp|FSM_clock|Add1~82 ;
wire \dtp|FSM_clock|Add1~85_sumout ;
wire \dtp|FSM_clock|Add1~86 ;
wire \dtp|FSM_clock|Add1~109_sumout ;
wire \dtp|FSM_clock|Add1~110 ;
wire \dtp|FSM_clock|Add1~89_sumout ;
wire \dtp|FSM_clock|Add1~90 ;
wire \dtp|FSM_clock|Add1~93_sumout ;
wire \dtp|FSM_clock|Add1~94 ;
wire \dtp|FSM_clock|Add1~97_sumout ;
wire \dtp|FSM_clock|Add1~98 ;
wire \dtp|FSM_clock|Add1~101_sumout ;
wire \dtp|FSM_clock|Add1~102 ;
wire \dtp|FSM_clock|Add1~61_sumout ;
wire \dtp|FSM_clock|Add1~62 ;
wire \dtp|FSM_clock|Add1~105_sumout ;
wire \dtp|FSM_clock|Equal1~4_combout ;
wire \dtp|FSM_clock|Add1~106 ;
wire \dtp|FSM_clock|Add1~57_sumout ;
wire \dtp|FSM_clock|contador1[22]~DUPLICATE_q ;
wire \dtp|FSM_clock|Add1~58 ;
wire \dtp|FSM_clock|Add1~53_sumout ;
wire \dtp|FSM_clock|Add1~54 ;
wire \dtp|FSM_clock|Add1~49_sumout ;
wire \dtp|FSM_clock|Equal1~2_combout ;
wire \dtp|FSM_clock|contador1[0]~DUPLICATE_q ;
wire \dtp|FSM_clock|contador1[1]~DUPLICATE_q ;
wire \dtp|FSM_clock|Equal1~0_combout ;
wire \dtp|FSM_clock|Add1~50 ;
wire \dtp|FSM_clock|Add1~1_sumout ;
wire \dtp|FSM_clock|contador1[25]~DUPLICATE_q ;
wire \dtp|FSM_clock|Equal1~3_combout ;
wire \dtp|FSM_clock|Add1~2 ;
wire \dtp|FSM_clock|Add1~45_sumout ;
wire \dtp|FSM_clock|contador1[26]~DUPLICATE_q ;
wire \dtp|FSM_clock|Add1~46 ;
wire \dtp|FSM_clock|Add1~41_sumout ;
wire \dtp|FSM_clock|Equal1~1_combout ;
wire \dtp|FSM_clock|Equal1~5_combout ;
wire \dtp|FSM_clock|clk1Hz~q ;
wire \dtp|FSM_clock|Add2~105_sumout ;
wire \dtp|FSM_clock|Add2~106 ;
wire \dtp|FSM_clock|Add2~101_sumout ;
wire \dtp|FSM_clock|Add2~102 ;
wire \dtp|FSM_clock|Add2~97_sumout ;
wire \dtp|FSM_clock|Add2~98 ;
wire \dtp|FSM_clock|Add2~93_sumout ;
wire \dtp|FSM_clock|Add2~94 ;
wire \dtp|FSM_clock|Add2~109_sumout ;
wire \dtp|FSM_clock|Add2~110 ;
wire \dtp|FSM_clock|Add2~45_sumout ;
wire \dtp|FSM_clock|Add2~46 ;
wire \dtp|FSM_clock|Add2~41_sumout ;
wire \dtp|FSM_clock|Add2~42 ;
wire \dtp|FSM_clock|Add2~1_sumout ;
wire \dtp|FSM_clock|Add2~2 ;
wire \dtp|FSM_clock|Add2~37_sumout ;
wire \dtp|FSM_clock|Add2~38 ;
wire \dtp|FSM_clock|Add2~33_sumout ;
wire \dtp|FSM_clock|Add2~34 ;
wire \dtp|FSM_clock|Add2~29_sumout ;
wire \dtp|FSM_clock|Equal2~1_combout ;
wire \dtp|FSM_clock|contador2[0]~DUPLICATE_q ;
wire \dtp|FSM_clock|Equal2~4_combout ;
wire \dtp|FSM_clock|Add2~30 ;
wire \dtp|FSM_clock|Add2~25_sumout ;
wire \dtp|FSM_clock|Add2~26 ;
wire \dtp|FSM_clock|Add2~21_sumout ;
wire \dtp|FSM_clock|Add2~22 ;
wire \dtp|FSM_clock|Add2~17_sumout ;
wire \dtp|FSM_clock|Add2~18 ;
wire \dtp|FSM_clock|Add2~13_sumout ;
wire \dtp|FSM_clock|Add2~14 ;
wire \dtp|FSM_clock|Add2~5_sumout ;
wire \dtp|FSM_clock|Add2~6 ;
wire \dtp|FSM_clock|Add2~9_sumout ;
wire \dtp|FSM_clock|Add2~10 ;
wire \dtp|FSM_clock|Add2~49_sumout ;
wire \dtp|FSM_clock|Add2~50 ;
wire \dtp|FSM_clock|Add2~53_sumout ;
wire \dtp|FSM_clock|Add2~54 ;
wire \dtp|FSM_clock|Add2~57_sumout ;
wire \dtp|FSM_clock|Add2~58 ;
wire \dtp|FSM_clock|Add2~61_sumout ;
wire \dtp|FSM_clock|Add2~62 ;
wire \dtp|FSM_clock|Add2~65_sumout ;
wire \dtp|FSM_clock|Add2~66 ;
wire \dtp|FSM_clock|Add2~69_sumout ;
wire \dtp|FSM_clock|Add2~70 ;
wire \dtp|FSM_clock|Add2~73_sumout ;
wire \dtp|FSM_clock|Add2~74 ;
wire \dtp|FSM_clock|Add2~77_sumout ;
wire \dtp|FSM_clock|Add2~78 ;
wire \dtp|FSM_clock|Add2~81_sumout ;
wire \dtp|FSM_clock|Add2~82 ;
wire \dtp|FSM_clock|Add2~85_sumout ;
wire \dtp|FSM_clock|Add2~86 ;
wire \dtp|FSM_clock|Add2~89_sumout ;
wire \dtp|FSM_clock|Equal2~3_combout ;
wire \dtp|FSM_clock|Equal2~0_combout ;
wire \dtp|FSM_clock|Equal2~2_combout ;
wire \dtp|FSM_clock|Equal2~5_combout ;
wire \dtp|FSM_clock|clk2Hz~q ;
wire \dtp|FSM_clock|Add3~53_sumout ;
wire \dtp|FSM_clock|contador3[0]~DUPLICATE_q ;
wire \dtp|FSM_clock|Add3~54 ;
wire \dtp|FSM_clock|Add3~57_sumout ;
wire \dtp|FSM_clock|Add3~58 ;
wire \dtp|FSM_clock|Add3~61_sumout ;
wire \dtp|FSM_clock|Add3~62 ;
wire \dtp|FSM_clock|Add3~65_sumout ;
wire \dtp|FSM_clock|Add3~66 ;
wire \dtp|FSM_clock|Add3~69_sumout ;
wire \dtp|FSM_clock|Add3~70 ;
wire \dtp|FSM_clock|Add3~73_sumout ;
wire \dtp|FSM_clock|Add3~74 ;
wire \dtp|FSM_clock|Add3~77_sumout ;
wire \dtp|FSM_clock|Add3~78 ;
wire \dtp|FSM_clock|Add3~81_sumout ;
wire \dtp|FSM_clock|Add3~82 ;
wire \dtp|FSM_clock|Add3~109_sumout ;
wire \dtp|FSM_clock|Add3~110 ;
wire \dtp|FSM_clock|Add3~85_sumout ;
wire \dtp|FSM_clock|Add3~86 ;
wire \dtp|FSM_clock|Add3~89_sumout ;
wire \dtp|FSM_clock|contador3[10]~DUPLICATE_q ;
wire \dtp|FSM_clock|Add3~90 ;
wire \dtp|FSM_clock|Add3~93_sumout ;
wire \dtp|FSM_clock|Add3~94 ;
wire \dtp|FSM_clock|Add3~97_sumout ;
wire \dtp|FSM_clock|Add3~98 ;
wire \dtp|FSM_clock|Add3~101_sumout ;
wire \dtp|FSM_clock|Add3~102 ;
wire \dtp|FSM_clock|Add3~105_sumout ;
wire \dtp|FSM_clock|Equal3~4_combout ;
wire \dtp|FSM_clock|Add3~106 ;
wire \dtp|FSM_clock|Add3~49_sumout ;
wire \dtp|FSM_clock|Add3~50 ;
wire \dtp|FSM_clock|Add3~1_sumout ;
wire \dtp|FSM_clock|Equal3~3_combout ;
wire \dtp|FSM_clock|Equal3~2_combout ;
wire \dtp|FSM_clock|Add3~2 ;
wire \dtp|FSM_clock|Add3~9_sumout ;
wire \dtp|FSM_clock|Add3~10 ;
wire \dtp|FSM_clock|Add3~5_sumout ;
wire \dtp|FSM_clock|Add3~6 ;
wire \dtp|FSM_clock|Add3~13_sumout ;
wire \dtp|FSM_clock|Add3~14 ;
wire \dtp|FSM_clock|Add3~17_sumout ;
wire \dtp|FSM_clock|Add3~18 ;
wire \dtp|FSM_clock|Add3~21_sumout ;
wire \dtp|FSM_clock|Add3~22 ;
wire \dtp|FSM_clock|Add3~25_sumout ;
wire \dtp|FSM_clock|Equal3~0_combout ;
wire \dtp|FSM_clock|Add3~26 ;
wire \dtp|FSM_clock|Add3~29_sumout ;
wire \dtp|FSM_clock|Add3~30 ;
wire \dtp|FSM_clock|Add3~33_sumout ;
wire \dtp|FSM_clock|Add3~34 ;
wire \dtp|FSM_clock|Add3~37_sumout ;
wire \dtp|FSM_clock|Add3~38 ;
wire \dtp|FSM_clock|Add3~41_sumout ;
wire \dtp|FSM_clock|Add3~42 ;
wire \dtp|FSM_clock|Add3~45_sumout ;
wire \dtp|FSM_clock|Equal3~1_combout ;
wire \dtp|FSM_clock|Equal3~5_combout ;
wire \dtp|FSM_clock|clk3Hz~q ;
wire \dtp|h1_decod|t[3]~0_combout ;
wire \dtp|clock_mux|f~1_combout ;
wire \dtp|h1_decod|Equal11~0_combout ;
wire \dtp|clock_mux|f~0_combout ;
wire \dtp|clock_mux|f~combout ;
wire \SW[6]~input_o ;
wire \dtp|REG_setup|q[4]~feeder_combout ;
wire \dtp|counter_FPGA|contador[0]~3_combout ;
wire \SW[7]~input_o ;
wire \dtp|REG_setup|q[5]~feeder_combout ;
wire \dtp|counter_time|contador[0]~2_combout ;
wire \dtp|counter_round|contador[0]~DUPLICATE_q ;
wire \dtp|counter_round|contador[0]~2_combout ;
wire \dtp|counter_round|contador[0]~feeder_combout ;
wire \dtp|h0_decod2|t[2]~0_combout ;
wire \dtp|counter_round|contador[3]~0_combout ;
wire \dtp|counter_round|contador[2]~DUPLICATE_q ;
wire \dtp|counter_user|contador[0]~3_combout ;
wire \KEY[0]~input_o ;
wire \dtp|btn_sync|btn0_state.espera_apertar~0_combout ;
wire \dtp|btn_sync|btn0_state.espera_apertar~q ;
wire \dtp|btn_sync|btn0_next.saida_ativa~0_combout ;
wire \dtp|btn_sync|btn0_state.saida_ativa~q ;
wire \KEY[2]~input_o ;
wire \dtp|btn_sync|btn2_state.espera_apertar~0_combout ;
wire \dtp|btn_sync|btn2_state.espera_apertar~q ;
wire \dtp|btn_sync|btn2_next.saida_ativa~0_combout ;
wire \dtp|btn_sync|btn2_state.saida_ativa~q ;
wire \KEY[1]~input_o ;
wire \dtp|btn_sync|btn1_state.espera_apertar~0_combout ;
wire \dtp|btn_sync|btn1_state.espera_apertar~q ;
wire \dtp|btn_sync|btn1_next.saida_ativa~0_combout ;
wire \dtp|btn_sync|btn1_state.saida_ativa~q ;
wire \KEY[3]~input_o ;
wire \dtp|btn_sync|btn_3state.espera_apertar~0_combout ;
wire \dtp|btn_sync|btn_3state.espera_apertar~q ;
wire \dtp|btn_sync|btn3_next.saida_ativa~0_combout ;
wire \dtp|btn_sync|btn_3state.saida_ativa~q ;
wire \dtp|signal_enable_nbtn~0_combout ;
wire \dtp|counter_user|contador[1]~2_combout ;
wire \dtp|counter_user|contador[2]~0_combout ;
wire \dtp|counter_user|Equal0~0_combout ;
wire \dtp|counter_user|contador[3]~1_combout ;
wire \dtp|counter_user|Equal0~1_combout ;
wire \dtp|counter_user|tc~q ;
wire \ctrl|Selector2~0_combout ;
wire \ctrl|ea.play_user~q ;
wire \dtp|counter_time|Add0~0_combout ;
wire \dtp|counter_time|contador[2]~1_combout ;
wire \dtp|counter_time|contador[3]~0_combout ;
wire \dtp|h2_decod|Equal15~0_combout ;
wire \dtp|counter_time|tc~q ;
wire \ctrl|pe.check~0_combout ;
wire \ctrl|ea.check~q ;
wire \dtp|counter_round|contador[2]~1_combout ;
wire \dtp|counter_FPGA|Equal0~1_combout ;
wire \dtp|counter_FPGA|Equal0~0_combout ;
wire \dtp|counter_FPGA|tc~q ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \dtp|counter_round|Equal0~0_combout ;
wire \dtp|counter_round|Equal0~1_combout ;
wire \dtp|counter_round|tc~q ;
wire \ctrl|Selector1~0_combout ;
wire \ctrl|ea.play_fpga~q ;
wire \dtp|counter_FPGA|contador[1]~0_combout ;
wire \dtp|counter_FPGA|contador[3]~2_combout ;
wire \dtp|seq_mux|f[1]~1_combout ;
wire \dtp|reg_fpga|q[53]~feeder_combout ;
wire \dtp|reg_fpga|q[56]~feeder_combout ;
wire \dtp|reg_user|q[61]~DUPLICATE_q ;
wire \dtp|seq_mux|f[3]~3_combout ;
wire \dtp|reg_fpga|q[59]~feeder_combout ;
wire \dtp|match~6_combout ;
wire \dtp|seq_mux|f[2]~2_combout ;
wire \dtp|match~5_combout ;
wire \dtp|reg_fpga|q[37]~feeder_combout ;
wire \dtp|reg_fpga|q[44]~feeder_combout ;
wire \dtp|reg_fpga|q[36]~feeder_combout ;
wire \dtp|reg_user|q[37]~feeder_combout ;
wire \dtp|reg_fpga|q[39]~feeder_combout ;
wire \dtp|match~9_combout ;
wire \dtp|reg_fpga|q[46]~feeder_combout ;
wire \dtp|reg_user|q[46]~feeder_combout ;
wire \dtp|match~7_combout ;
wire \dtp|reg_fpga|q[42]~feeder_combout ;
wire \dtp|match~8_combout ;
wire \dtp|reg_user|q[38]~DUPLICATE_q ;
wire \dtp|reg_user|q[39]~DUPLICATE_q ;
wire \dtp|match~10_combout ;
wire \dtp|match~11_combout ;
wire \dtp|match~2_combout ;
wire \dtp|match~0_combout ;
wire \dtp|match~3_combout ;
wire \dtp|reg_user|q[59]~DUPLICATE_q ;
wire \dtp|match~1_combout ;
wire \dtp|match~4_combout ;
wire \dtp|reg_user|q[33]~feeder_combout ;
wire \dtp|reg_fpga|q[33]~feeder_combout ;
wire \dtp|match~19_combout ;
wire \dtp|reg_fpga|q[30]~feeder_combout ;
wire \dtp|reg_fpga|q[26]~feeder_combout ;
wire \dtp|reg_fpga|q[22]~feeder_combout ;
wire \dtp|reg_fpga|q[18]~feeder_combout ;
wire \dtp|reg_fpga|q[14]~feeder_combout ;
wire \dtp|reg_fpga|q[10]~feeder_combout ;
wire \dtp|reg_fpga|q[13]~feeder_combout ;
wire \dtp|reg_fpga|q[9]~feeder_combout ;
wire \dtp|reg_user|q[14]~DUPLICATE_q ;
wire \dtp|reg_user|q[10]~DUPLICATE_q ;
wire \dtp|reg_user|q[25]~feeder_combout ;
wire \dtp|reg_user|q[31]~feeder_combout ;
wire \dtp|reg_user|q[27]~feeder_combout ;
wire \dtp|reg_user|q[19]~feeder_combout ;
wire \dtp|reg_user|q[15]~feeder_combout ;
wire \dtp|reg_fpga|q[27]~feeder_combout ;
wire \dtp|reg_fpga|q[23]~feeder_combout ;
wire \dtp|reg_fpga|q[19]~feeder_combout ;
wire \dtp|reg_fpga|q[15]~feeder_combout ;
wire \dtp|reg_fpga|q[11]~feeder_combout ;
wire \dtp|match~15_combout ;
wire \dtp|reg_user|q[20]~DUPLICATE_q ;
wire \dtp|reg_fpga|q[28]~feeder_combout ;
wire \dtp|reg_fpga|q[24]~feeder_combout ;
wire \dtp|reg_fpga|q[20]~feeder_combout ;
wire \dtp|reg_fpga|q[16]~feeder_combout ;
wire \dtp|reg_fpga|q[12]~feeder_combout ;
wire \dtp|match~14_combout ;
wire \dtp|match~12_combout ;
wire \dtp|reg_fpga|q[2]~feeder_combout ;
wire \dtp|reg_fpga|q[4]~feeder_combout ;
wire \dtp|match~17_combout ;
wire \dtp|reg_fpga|q[1]~feeder_combout ;
wire \dtp|reg_fpga|q[0]~feeder_combout ;
wire \dtp|match~16_combout ;
wire \dtp|match~13_combout ;
wire \dtp|match~18_combout ;
wire \dtp|match~20_combout ;
wire \dtp|match~24_combout ;
wire \dtp|match~22_combout ;
wire \dtp|match~23_combout ;
wire \dtp|match~21_combout ;
wire \dtp|match~25_combout ;
wire \ctrl|pe.next_round~0_combout ;
wire \ctrl|ea.next_round~q ;
wire \ctrl|r2~combout ;
wire \dtp|counter_FPGA|contador[2]~1_combout ;
wire \dtp|seq_mux|f[0]~0_combout ;
wire \ctrl|led~1_combout ;
wire \dtp|match~combout ;
wire \ctrl|Selector3~0_combout ;
wire \ctrl|Selector3~1_combout ;
wire \ctrl|ea.result~q ;
wire \dtp|h0_mux|f[0]~24_combout ;
wire \dtp|h0_mux|f[1]~20_combout ;
wire \dtp|h0_mux|f[2]~16_combout ;
wire \dtp|h0_mux|f[3]~12_combout ;
wire \dtp|h0_mux|f[4]~8_combout ;
wire \dtp|h0_mux|f[5]~4_combout ;
wire \dtp|h0_mux|f[6]~0_combout ;
wire \dtp|h1_mux1|f[0]~0_combout ;
wire \dtp|h1_mux1|f[1]~1_combout ;
wire \dtp|h1_mux1|f[2]~2_combout ;
wire \dtp|h1_mux1|f[3]~3_combout ;
wire \dtp|h1_mux1|f[4]~4_combout ;
wire \dtp|h1_mux1|f[5]~5_combout ;
wire \dtp|h1_mux1|f[6]~6_combout ;
wire \dtp|counter_round|tc~DUPLICATE_q ;
wire \dtp|h2_mux2|f[0]~0_combout ;
wire \dtp|h2_mux2|f[1]~1_combout ;
wire \dtp|h2_mux2|f[2]~2_combout ;
wire \dtp|h2_mux2|f[3]~3_combout ;
wire \dtp|h2_mux2|f[4]~4_combout ;
wire \dtp|h2_mux2|f[5]~5_combout ;
wire \dtp|h2_mux2|f[6]~6_combout ;
wire \dtp|h3_mux2|f[1]~0_combout ;
wire \dtp|h4_mux2|f[0]~0_combout ;
wire \dtp|h5_mux2|f[1]~0_combout ;
wire \dtp|h4_mux2|f[2]~1_combout ;
wire \dtp|h4_mux2|f[3]~2_combout ;
wire \dtp|h4_mux2|f[4]~3_combout ;
wire \dtp|h4_mux2|f[0]~4_combout ;
wire \dtp|h4_mux2|f[6]~5_combout ;
wire [3:0] \dtp|counter_user|contador ;
wire [27:0] \dtp|FSM_clock|contador1 ;
wire [7:0] \dtp|REG_setup|q ;
wire [27:0] \dtp|FSM_clock|contador3 ;
wire [3:0] \dtp|counter_round|contador ;
wire [27:0] \dtp|FSM_clock|contador05 ;
wire [63:0] \dtp|reg_fpga|q ;
wire [3:0] \dtp|counter_time|contador ;
wire [3:0] \dtp|counter_FPGA|contador ;
wire [27:0] \dtp|FSM_clock|contador2 ;
wire [63:0] \dtp|reg_user|q ;


// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \LEDR[0]~output (
	.i(\dtp|reg_fpga|q [60]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\dtp|reg_fpga|q [61]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \LEDR[2]~output (
	.i(\dtp|reg_fpga|q [62]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \LEDR[3]~output (
	.i(\dtp|reg_fpga|q [63]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \LEDR[5]~output (
	.i(\ctrl|led~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(!\KEY[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(!\KEY[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \LEDR[8]~output (
	.i(!\KEY[2]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \LEDR[9]~output (
	.i(!\KEY[3]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \HEX0[0]~output (
	.i(\dtp|h0_mux|f[0]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX0[1]~output (
	.i(\dtp|h0_mux|f[1]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \HEX0[2]~output (
	.i(\dtp|h0_mux|f[2]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX0[3]~output (
	.i(\dtp|h0_mux|f[3]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \HEX0[4]~output (
	.i(\dtp|h0_mux|f[4]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX0[5]~output (
	.i(\dtp|h0_mux|f[5]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[6]~output (
	.i(\dtp|h0_mux|f[6]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \HEX1[0]~output (
	.i(\dtp|h1_mux1|f[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\dtp|h1_mux1|f[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \HEX1[2]~output (
	.i(\dtp|h1_mux1|f[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \HEX1[3]~output (
	.i(\dtp|h1_mux1|f[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX1[4]~output (
	.i(\dtp|h1_mux1|f[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX1[5]~output (
	.i(\dtp|h1_mux1|f[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX1[6]~output (
	.i(\dtp|h1_mux1|f[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[0]~output (
	.i(\dtp|h2_mux2|f[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX2[1]~output (
	.i(\dtp|h2_mux2|f[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N5
cyclonev_io_obuf \HEX2[2]~output (
	.i(\dtp|h2_mux2|f[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX2[3]~output (
	.i(\dtp|h2_mux2|f[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX2[4]~output (
	.i(\dtp|h2_mux2|f[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX2[5]~output (
	.i(\dtp|h2_mux2|f[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\dtp|h2_mux2|f[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \HEX3[0]~output (
	.i(!\ctrl|ea.result~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\dtp|h3_mux2|f[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX3[2]~output (
	.i(\dtp|h3_mux2|f[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[4]~output (
	.i(!\dtp|h3_mux2|f[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \HEX4[0]~output (
	.i(\dtp|h4_mux2|f[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX4[1]~output (
	.i(!\dtp|h5_mux2|f[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[2]~output (
	.i(\dtp|h4_mux2|f[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \HEX4[3]~output (
	.i(\dtp|h4_mux2|f[3]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \HEX4[4]~output (
	.i(\dtp|h4_mux2|f[4]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX4[5]~output (
	.i(\dtp|h4_mux2|f[0]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\dtp|h4_mux2|f[6]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX5[0]~output (
	.i(\dtp|h3_mux2|f[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \HEX5[1]~output (
	.i(\dtp|h5_mux2|f[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX5[2]~output (
	.i(\dtp|h5_mux2|f[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \HEX5[3]~output (
	.i(!\dtp|h3_mux2|f[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N53
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[6]~output (
	.i(\dtp|h3_mux2|f[1]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N30
cyclonev_lcell_comb \ctrl|ea.start~feeder (
// Equation(s):
// \ctrl|ea.start~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl|ea.start~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl|ea.start~feeder .extended_lut = "off";
defparam \ctrl|ea.start~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \ctrl|ea.start~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N55
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y31_N32
dffeas \ctrl|ea.start (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ctrl|ea.start~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|ea.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|ea.start .is_wysiwyg = "true";
defparam \ctrl|ea.start .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N38
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N54
cyclonev_lcell_comb \ctrl|Selector0~0 (
// Equation(s):
// \ctrl|Selector0~0_combout  = ( \ctrl|ea.start~q  & ( (!\SW[0]~input_o  & \ctrl|ea.setup~q ) ) ) # ( !\ctrl|ea.start~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\ctrl|ea.setup~q ),
	.datae(gnd),
	.dataf(!\ctrl|ea.start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl|Selector0~0 .extended_lut = "off";
defparam \ctrl|Selector0~0 .lut_mask = 64'hFFFFFFFF00F000F0;
defparam \ctrl|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N56
dffeas \ctrl|ea.setup (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ctrl|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|ea.setup~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|ea.setup .is_wysiwyg = "true";
defparam \ctrl|ea.setup .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y30_N23
dffeas \dtp|REG_setup|q[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.setup~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|REG_setup|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|REG_setup|q[6] .is_wysiwyg = "true";
defparam \dtp|REG_setup|q[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N38
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y30_N35
dffeas \dtp|REG_setup|q[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.setup~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|REG_setup|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|REG_setup|q[7] .is_wysiwyg = "true";
defparam \dtp|REG_setup|q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N54
cyclonev_lcell_comb \dtp|h1_mux1|f[5]~7 (
// Equation(s):
// \dtp|h1_mux1|f[5]~7_combout  = ( !\dtp|REG_setup|q [7] & ( !\dtp|REG_setup|q [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|REG_setup|q [6]),
	.datae(gnd),
	.dataf(!\dtp|REG_setup|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h1_mux1|f[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h1_mux1|f[5]~7 .extended_lut = "off";
defparam \dtp|h1_mux1|f[5]~7 .lut_mask = 64'hFF00FF0000000000;
defparam \dtp|h1_mux1|f[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N30
cyclonev_lcell_comb \dtp|FSM_clock|Add0~69 (
// Equation(s):
// \dtp|FSM_clock|Add0~69_sumout  = SUM(( \dtp|FSM_clock|contador05 [0] ) + ( VCC ) + ( !VCC ))
// \dtp|FSM_clock|Add0~70  = CARRY(( \dtp|FSM_clock|contador05 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador05 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~69_sumout ),
	.cout(\dtp|FSM_clock|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~69 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~69 .lut_mask = 64'h0000000000000F0F;
defparam \dtp|FSM_clock|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y34_N31
dffeas \dtp|FSM_clock|contador05[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[0] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N33
cyclonev_lcell_comb \dtp|FSM_clock|Add0~65 (
// Equation(s):
// \dtp|FSM_clock|Add0~65_sumout  = SUM(( \dtp|FSM_clock|contador05[1]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add0~70  ))
// \dtp|FSM_clock|Add0~66  = CARRY(( \dtp|FSM_clock|contador05[1]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add0~70  ))

	.dataa(!\dtp|FSM_clock|contador05[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~65_sumout ),
	.cout(\dtp|FSM_clock|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~65 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \dtp|FSM_clock|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y34_N35
dffeas \dtp|FSM_clock|contador05[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[1]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N36
cyclonev_lcell_comb \dtp|FSM_clock|Add0~61 (
// Equation(s):
// \dtp|FSM_clock|Add0~61_sumout  = SUM(( \dtp|FSM_clock|contador05 [2] ) + ( GND ) + ( \dtp|FSM_clock|Add0~66  ))
// \dtp|FSM_clock|Add0~62  = CARRY(( \dtp|FSM_clock|contador05 [2] ) + ( GND ) + ( \dtp|FSM_clock|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador05 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~61_sumout ),
	.cout(\dtp|FSM_clock|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~61 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y34_N38
dffeas \dtp|FSM_clock|contador05[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[2] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N39
cyclonev_lcell_comb \dtp|FSM_clock|Add0~57 (
// Equation(s):
// \dtp|FSM_clock|Add0~57_sumout  = SUM(( \dtp|FSM_clock|contador05 [3] ) + ( GND ) + ( \dtp|FSM_clock|Add0~62  ))
// \dtp|FSM_clock|Add0~58  = CARRY(( \dtp|FSM_clock|contador05 [3] ) + ( GND ) + ( \dtp|FSM_clock|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador05 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~57_sumout ),
	.cout(\dtp|FSM_clock|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~57 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y34_N41
dffeas \dtp|FSM_clock|contador05[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[3] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N42
cyclonev_lcell_comb \dtp|FSM_clock|Add0~53 (
// Equation(s):
// \dtp|FSM_clock|Add0~53_sumout  = SUM(( \dtp|FSM_clock|contador05 [4] ) + ( GND ) + ( \dtp|FSM_clock|Add0~58  ))
// \dtp|FSM_clock|Add0~54  = CARRY(( \dtp|FSM_clock|contador05 [4] ) + ( GND ) + ( \dtp|FSM_clock|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador05 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~53_sumout ),
	.cout(\dtp|FSM_clock|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~53 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y34_N43
dffeas \dtp|FSM_clock|contador05[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[4] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N45
cyclonev_lcell_comb \dtp|FSM_clock|Add0~49 (
// Equation(s):
// \dtp|FSM_clock|Add0~49_sumout  = SUM(( \dtp|FSM_clock|contador05 [5] ) + ( GND ) + ( \dtp|FSM_clock|Add0~54  ))
// \dtp|FSM_clock|Add0~50  = CARRY(( \dtp|FSM_clock|contador05 [5] ) + ( GND ) + ( \dtp|FSM_clock|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador05 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~49_sumout ),
	.cout(\dtp|FSM_clock|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~49 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y34_N47
dffeas \dtp|FSM_clock|contador05[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[5] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N48
cyclonev_lcell_comb \dtp|FSM_clock|Add0~1 (
// Equation(s):
// \dtp|FSM_clock|Add0~1_sumout  = SUM(( \dtp|FSM_clock|contador05 [6] ) + ( GND ) + ( \dtp|FSM_clock|Add0~50  ))
// \dtp|FSM_clock|Add0~2  = CARRY(( \dtp|FSM_clock|contador05 [6] ) + ( GND ) + ( \dtp|FSM_clock|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador05 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~1_sumout ),
	.cout(\dtp|FSM_clock|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~1 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y34_N50
dffeas \dtp|FSM_clock|contador05[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[6] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N51
cyclonev_lcell_comb \dtp|FSM_clock|Add0~45 (
// Equation(s):
// \dtp|FSM_clock|Add0~45_sumout  = SUM(( \dtp|FSM_clock|contador05 [7] ) + ( GND ) + ( \dtp|FSM_clock|Add0~2  ))
// \dtp|FSM_clock|Add0~46  = CARRY(( \dtp|FSM_clock|contador05 [7] ) + ( GND ) + ( \dtp|FSM_clock|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador05 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~45_sumout ),
	.cout(\dtp|FSM_clock|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~45 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y34_N52
dffeas \dtp|FSM_clock|contador05[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[7] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N54
cyclonev_lcell_comb \dtp|FSM_clock|Add0~41 (
// Equation(s):
// \dtp|FSM_clock|Add0~41_sumout  = SUM(( \dtp|FSM_clock|contador05 [8] ) + ( GND ) + ( \dtp|FSM_clock|Add0~46  ))
// \dtp|FSM_clock|Add0~42  = CARRY(( \dtp|FSM_clock|contador05 [8] ) + ( GND ) + ( \dtp|FSM_clock|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador05 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~41_sumout ),
	.cout(\dtp|FSM_clock|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~41 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y34_N56
dffeas \dtp|FSM_clock|contador05[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[8] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N57
cyclonev_lcell_comb \dtp|FSM_clock|Add0~37 (
// Equation(s):
// \dtp|FSM_clock|Add0~37_sumout  = SUM(( \dtp|FSM_clock|contador05 [9] ) + ( GND ) + ( \dtp|FSM_clock|Add0~42  ))
// \dtp|FSM_clock|Add0~38  = CARRY(( \dtp|FSM_clock|contador05 [9] ) + ( GND ) + ( \dtp|FSM_clock|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador05 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~37_sumout ),
	.cout(\dtp|FSM_clock|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~37 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y34_N59
dffeas \dtp|FSM_clock|contador05[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[9] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N0
cyclonev_lcell_comb \dtp|FSM_clock|Add0~33 (
// Equation(s):
// \dtp|FSM_clock|Add0~33_sumout  = SUM(( \dtp|FSM_clock|contador05[10]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add0~38  ))
// \dtp|FSM_clock|Add0~34  = CARRY(( \dtp|FSM_clock|contador05[10]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador05[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~33_sumout ),
	.cout(\dtp|FSM_clock|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~33 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N2
dffeas \dtp|FSM_clock|contador05[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[10]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N3
cyclonev_lcell_comb \dtp|FSM_clock|Add0~29 (
// Equation(s):
// \dtp|FSM_clock|Add0~29_sumout  = SUM(( \dtp|FSM_clock|contador05 [11] ) + ( GND ) + ( \dtp|FSM_clock|Add0~34  ))
// \dtp|FSM_clock|Add0~30  = CARRY(( \dtp|FSM_clock|contador05 [11] ) + ( GND ) + ( \dtp|FSM_clock|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador05 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~29_sumout ),
	.cout(\dtp|FSM_clock|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~29 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N5
dffeas \dtp|FSM_clock|contador05[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[11] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N6
cyclonev_lcell_comb \dtp|FSM_clock|Add0~25 (
// Equation(s):
// \dtp|FSM_clock|Add0~25_sumout  = SUM(( \dtp|FSM_clock|contador05 [12] ) + ( GND ) + ( \dtp|FSM_clock|Add0~30  ))
// \dtp|FSM_clock|Add0~26  = CARRY(( \dtp|FSM_clock|contador05 [12] ) + ( GND ) + ( \dtp|FSM_clock|Add0~30  ))

	.dataa(gnd),
	.datab(!\dtp|FSM_clock|contador05 [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~25_sumout ),
	.cout(\dtp|FSM_clock|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~25 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \dtp|FSM_clock|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N8
dffeas \dtp|FSM_clock|contador05[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[12] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N9
cyclonev_lcell_comb \dtp|FSM_clock|Add0~13 (
// Equation(s):
// \dtp|FSM_clock|Add0~13_sumout  = SUM(( \dtp|FSM_clock|contador05[13]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add0~26  ))
// \dtp|FSM_clock|Add0~14  = CARRY(( \dtp|FSM_clock|contador05[13]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador05[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~13_sumout ),
	.cout(\dtp|FSM_clock|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~13 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N11
dffeas \dtp|FSM_clock|contador05[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[13]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N12
cyclonev_lcell_comb \dtp|FSM_clock|Add0~21 (
// Equation(s):
// \dtp|FSM_clock|Add0~21_sumout  = SUM(( \dtp|FSM_clock|contador05 [14] ) + ( GND ) + ( \dtp|FSM_clock|Add0~14  ))
// \dtp|FSM_clock|Add0~22  = CARRY(( \dtp|FSM_clock|contador05 [14] ) + ( GND ) + ( \dtp|FSM_clock|Add0~14  ))

	.dataa(gnd),
	.datab(!\dtp|FSM_clock|contador05 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~21_sumout ),
	.cout(\dtp|FSM_clock|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~21 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \dtp|FSM_clock|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N14
dffeas \dtp|FSM_clock|contador05[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[14] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N15
cyclonev_lcell_comb \dtp|FSM_clock|Add0~17 (
// Equation(s):
// \dtp|FSM_clock|Add0~17_sumout  = SUM(( \dtp|FSM_clock|contador05 [15] ) + ( GND ) + ( \dtp|FSM_clock|Add0~22  ))
// \dtp|FSM_clock|Add0~18  = CARRY(( \dtp|FSM_clock|contador05 [15] ) + ( GND ) + ( \dtp|FSM_clock|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador05 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~17_sumout ),
	.cout(\dtp|FSM_clock|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~17 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N17
dffeas \dtp|FSM_clock|contador05[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[15] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N18
cyclonev_lcell_comb \dtp|FSM_clock|Add0~5 (
// Equation(s):
// \dtp|FSM_clock|Add0~5_sumout  = SUM(( \dtp|FSM_clock|contador05 [16] ) + ( GND ) + ( \dtp|FSM_clock|Add0~18  ))
// \dtp|FSM_clock|Add0~6  = CARRY(( \dtp|FSM_clock|contador05 [16] ) + ( GND ) + ( \dtp|FSM_clock|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador05 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~5_sumout ),
	.cout(\dtp|FSM_clock|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~5 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N20
dffeas \dtp|FSM_clock|contador05[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[16] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N21
cyclonev_lcell_comb \dtp|FSM_clock|Add0~9 (
// Equation(s):
// \dtp|FSM_clock|Add0~9_sumout  = SUM(( \dtp|FSM_clock|contador05 [17] ) + ( GND ) + ( \dtp|FSM_clock|Add0~6  ))
// \dtp|FSM_clock|Add0~10  = CARRY(( \dtp|FSM_clock|contador05 [17] ) + ( GND ) + ( \dtp|FSM_clock|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador05 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~9_sumout ),
	.cout(\dtp|FSM_clock|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~9 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N23
dffeas \dtp|FSM_clock|contador05[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[17] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N24
cyclonev_lcell_comb \dtp|FSM_clock|Add0~73 (
// Equation(s):
// \dtp|FSM_clock|Add0~73_sumout  = SUM(( \dtp|FSM_clock|contador05 [18] ) + ( GND ) + ( \dtp|FSM_clock|Add0~10  ))
// \dtp|FSM_clock|Add0~74  = CARRY(( \dtp|FSM_clock|contador05 [18] ) + ( GND ) + ( \dtp|FSM_clock|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador05 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~73_sumout ),
	.cout(\dtp|FSM_clock|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~73 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N26
dffeas \dtp|FSM_clock|contador05[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[18] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N27
cyclonev_lcell_comb \dtp|FSM_clock|Add0~93 (
// Equation(s):
// \dtp|FSM_clock|Add0~93_sumout  = SUM(( \dtp|FSM_clock|contador05 [19] ) + ( GND ) + ( \dtp|FSM_clock|Add0~74  ))
// \dtp|FSM_clock|Add0~94  = CARRY(( \dtp|FSM_clock|contador05 [19] ) + ( GND ) + ( \dtp|FSM_clock|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador05 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~93_sumout ),
	.cout(\dtp|FSM_clock|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~93 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N28
dffeas \dtp|FSM_clock|contador05[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[19] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N30
cyclonev_lcell_comb \dtp|FSM_clock|Add0~97 (
// Equation(s):
// \dtp|FSM_clock|Add0~97_sumout  = SUM(( \dtp|FSM_clock|contador05 [20] ) + ( GND ) + ( \dtp|FSM_clock|Add0~94  ))
// \dtp|FSM_clock|Add0~98  = CARRY(( \dtp|FSM_clock|contador05 [20] ) + ( GND ) + ( \dtp|FSM_clock|Add0~94  ))

	.dataa(gnd),
	.datab(!\dtp|FSM_clock|contador05 [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~97_sumout ),
	.cout(\dtp|FSM_clock|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~97 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \dtp|FSM_clock|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N32
dffeas \dtp|FSM_clock|contador05[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[20] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y33_N38
dffeas \dtp|FSM_clock|contador05[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[22] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N33
cyclonev_lcell_comb \dtp|FSM_clock|Add0~101 (
// Equation(s):
// \dtp|FSM_clock|Add0~101_sumout  = SUM(( \dtp|FSM_clock|contador05[21]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add0~98  ))
// \dtp|FSM_clock|Add0~102  = CARRY(( \dtp|FSM_clock|contador05[21]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add0~98  ))

	.dataa(!\dtp|FSM_clock|contador05[21]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~101_sumout ),
	.cout(\dtp|FSM_clock|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~101 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \dtp|FSM_clock|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N35
dffeas \dtp|FSM_clock|contador05[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[21]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N36
cyclonev_lcell_comb \dtp|FSM_clock|Add0~105 (
// Equation(s):
// \dtp|FSM_clock|Add0~105_sumout  = SUM(( \dtp|FSM_clock|contador05 [22] ) + ( GND ) + ( \dtp|FSM_clock|Add0~102  ))
// \dtp|FSM_clock|Add0~106  = CARRY(( \dtp|FSM_clock|contador05 [22] ) + ( GND ) + ( \dtp|FSM_clock|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador05 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~105_sumout ),
	.cout(\dtp|FSM_clock|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~105 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N37
dffeas \dtp|FSM_clock|contador05[22]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[22]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N39
cyclonev_lcell_comb \dtp|FSM_clock|Add0~109 (
// Equation(s):
// \dtp|FSM_clock|Add0~109_sumout  = SUM(( \dtp|FSM_clock|contador05 [23] ) + ( GND ) + ( \dtp|FSM_clock|Add0~106  ))
// \dtp|FSM_clock|Add0~110  = CARRY(( \dtp|FSM_clock|contador05 [23] ) + ( GND ) + ( \dtp|FSM_clock|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador05 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~109_sumout ),
	.cout(\dtp|FSM_clock|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~109 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N40
dffeas \dtp|FSM_clock|contador05[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[23] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y33_N34
dffeas \dtp|FSM_clock|contador05[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[21] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N24
cyclonev_lcell_comb \dtp|FSM_clock|Equal0~4 (
// Equation(s):
// \dtp|FSM_clock|Equal0~4_combout  = ( \dtp|FSM_clock|contador05 [23] & ( \dtp|FSM_clock|contador05 [21] & ( (\dtp|FSM_clock|contador05 [20] & \dtp|FSM_clock|contador05[22]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\dtp|FSM_clock|contador05 [20]),
	.datac(!\dtp|FSM_clock|contador05[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\dtp|FSM_clock|contador05 [23]),
	.dataf(!\dtp|FSM_clock|contador05 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal0~4 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal0~4 .lut_mask = 64'h0000000000000303;
defparam \dtp|FSM_clock|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y34_N34
dffeas \dtp|FSM_clock|contador05[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[1] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N12
cyclonev_lcell_comb \dtp|FSM_clock|Equal0~2 (
// Equation(s):
// \dtp|FSM_clock|Equal0~2_combout  = ( \dtp|FSM_clock|contador05 [5] & ( \dtp|FSM_clock|contador05 [0] & ( (\dtp|FSM_clock|contador05 [2] & (\dtp|FSM_clock|contador05 [3] & (\dtp|FSM_clock|contador05 [1] & \dtp|FSM_clock|contador05 [4]))) ) ) )

	.dataa(!\dtp|FSM_clock|contador05 [2]),
	.datab(!\dtp|FSM_clock|contador05 [3]),
	.datac(!\dtp|FSM_clock|contador05 [1]),
	.datad(!\dtp|FSM_clock|contador05 [4]),
	.datae(!\dtp|FSM_clock|contador05 [5]),
	.dataf(!\dtp|FSM_clock|contador05 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal0~2 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal0~2 .lut_mask = 64'h0000000000000001;
defparam \dtp|FSM_clock|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N10
dffeas \dtp|FSM_clock|contador05[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[13] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N54
cyclonev_lcell_comb \dtp|FSM_clock|Equal0~0 (
// Equation(s):
// \dtp|FSM_clock|Equal0~0_combout  = ( !\dtp|FSM_clock|contador05 [13] & ( \dtp|FSM_clock|contador05 [14] & ( (!\dtp|FSM_clock|contador05 [16] & (\dtp|FSM_clock|contador05 [15] & (!\dtp|FSM_clock|contador05 [17] & \dtp|FSM_clock|contador05 [12]))) ) ) )

	.dataa(!\dtp|FSM_clock|contador05 [16]),
	.datab(!\dtp|FSM_clock|contador05 [15]),
	.datac(!\dtp|FSM_clock|contador05 [17]),
	.datad(!\dtp|FSM_clock|contador05 [12]),
	.datae(!\dtp|FSM_clock|contador05 [13]),
	.dataf(!\dtp|FSM_clock|contador05 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal0~0 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal0~0 .lut_mask = 64'h0000000000200000;
defparam \dtp|FSM_clock|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N47
dffeas \dtp|FSM_clock|contador05[25]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[25]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N42
cyclonev_lcell_comb \dtp|FSM_clock|Add0~89 (
// Equation(s):
// \dtp|FSM_clock|Add0~89_sumout  = SUM(( \dtp|FSM_clock|contador05 [24] ) + ( GND ) + ( \dtp|FSM_clock|Add0~110  ))
// \dtp|FSM_clock|Add0~90  = CARRY(( \dtp|FSM_clock|contador05 [24] ) + ( GND ) + ( \dtp|FSM_clock|Add0~110  ))

	.dataa(gnd),
	.datab(!\dtp|FSM_clock|contador05 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~89_sumout ),
	.cout(\dtp|FSM_clock|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~89 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \dtp|FSM_clock|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N44
dffeas \dtp|FSM_clock|contador05[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[24] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N45
cyclonev_lcell_comb \dtp|FSM_clock|Add0~85 (
// Equation(s):
// \dtp|FSM_clock|Add0~85_sumout  = SUM(( \dtp|FSM_clock|contador05[25]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add0~90  ))
// \dtp|FSM_clock|Add0~86  = CARRY(( \dtp|FSM_clock|contador05[25]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador05[25]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~85_sumout ),
	.cout(\dtp|FSM_clock|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~85 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N46
dffeas \dtp|FSM_clock|contador05[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[25] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y33_N50
dffeas \dtp|FSM_clock|contador05[26]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[26]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N48
cyclonev_lcell_comb \dtp|FSM_clock|Add0~81 (
// Equation(s):
// \dtp|FSM_clock|Add0~81_sumout  = SUM(( \dtp|FSM_clock|contador05[26]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add0~86  ))
// \dtp|FSM_clock|Add0~82  = CARRY(( \dtp|FSM_clock|contador05[26]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador05[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~81_sumout ),
	.cout(\dtp|FSM_clock|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~81 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N49
dffeas \dtp|FSM_clock|contador05[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[26] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y33_N51
cyclonev_lcell_comb \dtp|FSM_clock|Add0~77 (
// Equation(s):
// \dtp|FSM_clock|Add0~77_sumout  = SUM(( \dtp|FSM_clock|contador05 [27] ) + ( GND ) + ( \dtp|FSM_clock|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador05 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add0~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add0~77 .extended_lut = "off";
defparam \dtp|FSM_clock|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N52
dffeas \dtp|FSM_clock|contador05[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[27] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N21
cyclonev_lcell_comb \dtp|FSM_clock|Equal0~3 (
// Equation(s):
// \dtp|FSM_clock|Equal0~3_combout  = ( !\dtp|FSM_clock|contador05 [24] & ( !\dtp|FSM_clock|contador05 [19] & ( (!\dtp|FSM_clock|contador05 [25] & (!\dtp|FSM_clock|contador05 [26] & (\dtp|FSM_clock|contador05 [27] & !\dtp|FSM_clock|contador05 [18]))) ) ) )

	.dataa(!\dtp|FSM_clock|contador05 [25]),
	.datab(!\dtp|FSM_clock|contador05 [26]),
	.datac(!\dtp|FSM_clock|contador05 [27]),
	.datad(!\dtp|FSM_clock|contador05 [18]),
	.datae(!\dtp|FSM_clock|contador05 [24]),
	.dataf(!\dtp|FSM_clock|contador05 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal0~3 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal0~3 .lut_mask = 64'h0800000000000000;
defparam \dtp|FSM_clock|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y33_N1
dffeas \dtp|FSM_clock|contador05[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador05 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador05[10] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador05[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N6
cyclonev_lcell_comb \dtp|FSM_clock|Equal0~1 (
// Equation(s):
// \dtp|FSM_clock|Equal0~1_combout  = ( !\dtp|FSM_clock|contador05 [10] & ( !\dtp|FSM_clock|contador05 [11] & ( (!\dtp|FSM_clock|contador05 [9] & (\dtp|FSM_clock|contador05 [8] & !\dtp|FSM_clock|contador05 [7])) ) ) )

	.dataa(gnd),
	.datab(!\dtp|FSM_clock|contador05 [9]),
	.datac(!\dtp|FSM_clock|contador05 [8]),
	.datad(!\dtp|FSM_clock|contador05 [7]),
	.datae(!\dtp|FSM_clock|contador05 [10]),
	.dataf(!\dtp|FSM_clock|contador05 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal0~1 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal0~1 .lut_mask = 64'h0C00000000000000;
defparam \dtp|FSM_clock|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y34_N3
cyclonev_lcell_comb \dtp|FSM_clock|Equal0~5 (
// Equation(s):
// \dtp|FSM_clock|Equal0~5_combout  = ( \dtp|FSM_clock|Equal0~3_combout  & ( \dtp|FSM_clock|Equal0~1_combout  & ( (\dtp|FSM_clock|Equal0~4_combout  & (\dtp|FSM_clock|Equal0~2_combout  & (\dtp|FSM_clock|Equal0~0_combout  & \dtp|FSM_clock|contador05 [6]))) ) ) 
// )

	.dataa(!\dtp|FSM_clock|Equal0~4_combout ),
	.datab(!\dtp|FSM_clock|Equal0~2_combout ),
	.datac(!\dtp|FSM_clock|Equal0~0_combout ),
	.datad(!\dtp|FSM_clock|contador05 [6]),
	.datae(!\dtp|FSM_clock|Equal0~3_combout ),
	.dataf(!\dtp|FSM_clock|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal0~5 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal0~5 .lut_mask = 64'h0000000000000001;
defparam \dtp|FSM_clock|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y34_N2
dffeas \dtp|FSM_clock|clk05Hz (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|FSM_clock|Equal0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|clk05Hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|clk05Hz .is_wysiwyg = "true";
defparam \dtp|FSM_clock|clk05Hz .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N30
cyclonev_lcell_comb \dtp|FSM_clock|Add1~9 (
// Equation(s):
// \dtp|FSM_clock|Add1~9_sumout  = SUM(( \dtp|FSM_clock|contador1 [0] ) + ( VCC ) + ( !VCC ))
// \dtp|FSM_clock|Add1~10  = CARRY(( \dtp|FSM_clock|contador1 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador1 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~9_sumout ),
	.cout(\dtp|FSM_clock|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~9 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \dtp|FSM_clock|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y34_N31
dffeas \dtp|FSM_clock|contador1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[0] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N33
cyclonev_lcell_comb \dtp|FSM_clock|Add1~13 (
// Equation(s):
// \dtp|FSM_clock|Add1~13_sumout  = SUM(( \dtp|FSM_clock|contador1 [1] ) + ( GND ) + ( \dtp|FSM_clock|Add1~10  ))
// \dtp|FSM_clock|Add1~14  = CARRY(( \dtp|FSM_clock|contador1 [1] ) + ( GND ) + ( \dtp|FSM_clock|Add1~10  ))

	.dataa(!\dtp|FSM_clock|contador1 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~13_sumout ),
	.cout(\dtp|FSM_clock|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~13 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \dtp|FSM_clock|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y34_N35
dffeas \dtp|FSM_clock|contador1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[1] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N36
cyclonev_lcell_comb \dtp|FSM_clock|Add1~17 (
// Equation(s):
// \dtp|FSM_clock|Add1~17_sumout  = SUM(( \dtp|FSM_clock|contador1 [2] ) + ( GND ) + ( \dtp|FSM_clock|Add1~14  ))
// \dtp|FSM_clock|Add1~18  = CARRY(( \dtp|FSM_clock|contador1 [2] ) + ( GND ) + ( \dtp|FSM_clock|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~17_sumout ),
	.cout(\dtp|FSM_clock|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~17 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y34_N38
dffeas \dtp|FSM_clock|contador1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[2] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N39
cyclonev_lcell_comb \dtp|FSM_clock|Add1~21 (
// Equation(s):
// \dtp|FSM_clock|Add1~21_sumout  = SUM(( \dtp|FSM_clock|contador1[3]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add1~18  ))
// \dtp|FSM_clock|Add1~22  = CARRY(( \dtp|FSM_clock|contador1[3]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador1[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~21_sumout ),
	.cout(\dtp|FSM_clock|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~21 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y34_N41
dffeas \dtp|FSM_clock|contador1[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[3]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N42
cyclonev_lcell_comb \dtp|FSM_clock|Add1~25 (
// Equation(s):
// \dtp|FSM_clock|Add1~25_sumout  = SUM(( \dtp|FSM_clock|contador1 [4] ) + ( GND ) + ( \dtp|FSM_clock|Add1~22  ))
// \dtp|FSM_clock|Add1~26  = CARRY(( \dtp|FSM_clock|contador1 [4] ) + ( GND ) + ( \dtp|FSM_clock|Add1~22  ))

	.dataa(gnd),
	.datab(!\dtp|FSM_clock|contador1 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~25_sumout ),
	.cout(\dtp|FSM_clock|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~25 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \dtp|FSM_clock|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y34_N44
dffeas \dtp|FSM_clock|contador1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[4] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N45
cyclonev_lcell_comb \dtp|FSM_clock|Add1~29 (
// Equation(s):
// \dtp|FSM_clock|Add1~29_sumout  = SUM(( \dtp|FSM_clock|contador1 [5] ) + ( GND ) + ( \dtp|FSM_clock|Add1~26  ))
// \dtp|FSM_clock|Add1~30  = CARRY(( \dtp|FSM_clock|contador1 [5] ) + ( GND ) + ( \dtp|FSM_clock|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~29_sumout ),
	.cout(\dtp|FSM_clock|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~29 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y34_N47
dffeas \dtp|FSM_clock|contador1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[5] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N48
cyclonev_lcell_comb \dtp|FSM_clock|Add1~33 (
// Equation(s):
// \dtp|FSM_clock|Add1~33_sumout  = SUM(( \dtp|FSM_clock|contador1[6]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add1~30  ))
// \dtp|FSM_clock|Add1~34  = CARRY(( \dtp|FSM_clock|contador1[6]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador1[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~33_sumout ),
	.cout(\dtp|FSM_clock|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~33 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y34_N50
dffeas \dtp|FSM_clock|contador1[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[6]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N51
cyclonev_lcell_comb \dtp|FSM_clock|Add1~37 (
// Equation(s):
// \dtp|FSM_clock|Add1~37_sumout  = SUM(( \dtp|FSM_clock|contador1 [7] ) + ( GND ) + ( \dtp|FSM_clock|Add1~34  ))
// \dtp|FSM_clock|Add1~38  = CARRY(( \dtp|FSM_clock|contador1 [7] ) + ( GND ) + ( \dtp|FSM_clock|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~37_sumout ),
	.cout(\dtp|FSM_clock|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~37 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y34_N52
dffeas \dtp|FSM_clock|contador1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[7] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N54
cyclonev_lcell_comb \dtp|FSM_clock|Add1~5 (
// Equation(s):
// \dtp|FSM_clock|Add1~5_sumout  = SUM(( \dtp|FSM_clock|contador1[8]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add1~38  ))
// \dtp|FSM_clock|Add1~6  = CARRY(( \dtp|FSM_clock|contador1[8]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador1[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~5_sumout ),
	.cout(\dtp|FSM_clock|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~5 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y34_N55
dffeas \dtp|FSM_clock|contador1[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[8]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N57
cyclonev_lcell_comb \dtp|FSM_clock|Add1~65 (
// Equation(s):
// \dtp|FSM_clock|Add1~65_sumout  = SUM(( \dtp|FSM_clock|contador1 [9] ) + ( GND ) + ( \dtp|FSM_clock|Add1~6  ))
// \dtp|FSM_clock|Add1~66  = CARRY(( \dtp|FSM_clock|contador1 [9] ) + ( GND ) + ( \dtp|FSM_clock|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador1 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~65_sumout ),
	.cout(\dtp|FSM_clock|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~65 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y34_N59
dffeas \dtp|FSM_clock|contador1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[9] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N0
cyclonev_lcell_comb \dtp|FSM_clock|Add1~69 (
// Equation(s):
// \dtp|FSM_clock|Add1~69_sumout  = SUM(( \dtp|FSM_clock|contador1[10]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add1~66  ))
// \dtp|FSM_clock|Add1~70  = CARRY(( \dtp|FSM_clock|contador1[10]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador1[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~69_sumout ),
	.cout(\dtp|FSM_clock|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~69 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N2
dffeas \dtp|FSM_clock|contador1[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[10]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N3
cyclonev_lcell_comb \dtp|FSM_clock|Add1~73 (
// Equation(s):
// \dtp|FSM_clock|Add1~73_sumout  = SUM(( \dtp|FSM_clock|contador1 [11] ) + ( GND ) + ( \dtp|FSM_clock|Add1~70  ))
// \dtp|FSM_clock|Add1~74  = CARRY(( \dtp|FSM_clock|contador1 [11] ) + ( GND ) + ( \dtp|FSM_clock|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador1 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~73_sumout ),
	.cout(\dtp|FSM_clock|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~73 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N5
dffeas \dtp|FSM_clock|contador1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[11] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N6
cyclonev_lcell_comb \dtp|FSM_clock|Add1~77 (
// Equation(s):
// \dtp|FSM_clock|Add1~77_sumout  = SUM(( \dtp|FSM_clock|contador1 [12] ) + ( GND ) + ( \dtp|FSM_clock|Add1~74  ))
// \dtp|FSM_clock|Add1~78  = CARRY(( \dtp|FSM_clock|contador1 [12] ) + ( GND ) + ( \dtp|FSM_clock|Add1~74  ))

	.dataa(gnd),
	.datab(!\dtp|FSM_clock|contador1 [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~77_sumout ),
	.cout(\dtp|FSM_clock|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~77 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~77 .lut_mask = 64'h0000FFFF00003333;
defparam \dtp|FSM_clock|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N8
dffeas \dtp|FSM_clock|contador1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[12] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N9
cyclonev_lcell_comb \dtp|FSM_clock|Add1~81 (
// Equation(s):
// \dtp|FSM_clock|Add1~81_sumout  = SUM(( \dtp|FSM_clock|contador1 [13] ) + ( GND ) + ( \dtp|FSM_clock|Add1~78  ))
// \dtp|FSM_clock|Add1~82  = CARRY(( \dtp|FSM_clock|contador1 [13] ) + ( GND ) + ( \dtp|FSM_clock|Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador1 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~81_sumout ),
	.cout(\dtp|FSM_clock|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~81 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N11
dffeas \dtp|FSM_clock|contador1[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[13] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N12
cyclonev_lcell_comb \dtp|FSM_clock|Add1~85 (
// Equation(s):
// \dtp|FSM_clock|Add1~85_sumout  = SUM(( \dtp|FSM_clock|contador1 [14] ) + ( GND ) + ( \dtp|FSM_clock|Add1~82  ))
// \dtp|FSM_clock|Add1~86  = CARRY(( \dtp|FSM_clock|contador1 [14] ) + ( GND ) + ( \dtp|FSM_clock|Add1~82  ))

	.dataa(gnd),
	.datab(!\dtp|FSM_clock|contador1 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~85_sumout ),
	.cout(\dtp|FSM_clock|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~85 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~85 .lut_mask = 64'h0000FFFF00003333;
defparam \dtp|FSM_clock|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N14
dffeas \dtp|FSM_clock|contador1[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[14] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N15
cyclonev_lcell_comb \dtp|FSM_clock|Add1~109 (
// Equation(s):
// \dtp|FSM_clock|Add1~109_sumout  = SUM(( \dtp|FSM_clock|contador1 [15] ) + ( GND ) + ( \dtp|FSM_clock|Add1~86  ))
// \dtp|FSM_clock|Add1~110  = CARRY(( \dtp|FSM_clock|contador1 [15] ) + ( GND ) + ( \dtp|FSM_clock|Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador1 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~109_sumout ),
	.cout(\dtp|FSM_clock|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~109 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N16
dffeas \dtp|FSM_clock|contador1[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~109_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[15] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N18
cyclonev_lcell_comb \dtp|FSM_clock|Add1~89 (
// Equation(s):
// \dtp|FSM_clock|Add1~89_sumout  = SUM(( \dtp|FSM_clock|contador1 [16] ) + ( GND ) + ( \dtp|FSM_clock|Add1~110  ))
// \dtp|FSM_clock|Add1~90  = CARRY(( \dtp|FSM_clock|contador1 [16] ) + ( GND ) + ( \dtp|FSM_clock|Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador1 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~89_sumout ),
	.cout(\dtp|FSM_clock|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~89 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N20
dffeas \dtp|FSM_clock|contador1[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[16] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N21
cyclonev_lcell_comb \dtp|FSM_clock|Add1~93 (
// Equation(s):
// \dtp|FSM_clock|Add1~93_sumout  = SUM(( \dtp|FSM_clock|contador1 [17] ) + ( GND ) + ( \dtp|FSM_clock|Add1~90  ))
// \dtp|FSM_clock|Add1~94  = CARRY(( \dtp|FSM_clock|contador1 [17] ) + ( GND ) + ( \dtp|FSM_clock|Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador1 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~93_sumout ),
	.cout(\dtp|FSM_clock|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~93 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N23
dffeas \dtp|FSM_clock|contador1[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~93_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[17] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N24
cyclonev_lcell_comb \dtp|FSM_clock|Add1~97 (
// Equation(s):
// \dtp|FSM_clock|Add1~97_sumout  = SUM(( \dtp|FSM_clock|contador1 [18] ) + ( GND ) + ( \dtp|FSM_clock|Add1~94  ))
// \dtp|FSM_clock|Add1~98  = CARRY(( \dtp|FSM_clock|contador1 [18] ) + ( GND ) + ( \dtp|FSM_clock|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador1 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~97_sumout ),
	.cout(\dtp|FSM_clock|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~97 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N26
dffeas \dtp|FSM_clock|contador1[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~97_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[18] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N27
cyclonev_lcell_comb \dtp|FSM_clock|Add1~101 (
// Equation(s):
// \dtp|FSM_clock|Add1~101_sumout  = SUM(( \dtp|FSM_clock|contador1 [19] ) + ( GND ) + ( \dtp|FSM_clock|Add1~98  ))
// \dtp|FSM_clock|Add1~102  = CARRY(( \dtp|FSM_clock|contador1 [19] ) + ( GND ) + ( \dtp|FSM_clock|Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador1 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~101_sumout ),
	.cout(\dtp|FSM_clock|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~101 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N28
dffeas \dtp|FSM_clock|contador1[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~101_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[19] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N30
cyclonev_lcell_comb \dtp|FSM_clock|Add1~61 (
// Equation(s):
// \dtp|FSM_clock|Add1~61_sumout  = SUM(( \dtp|FSM_clock|contador1 [20] ) + ( GND ) + ( \dtp|FSM_clock|Add1~102  ))
// \dtp|FSM_clock|Add1~62  = CARRY(( \dtp|FSM_clock|contador1 [20] ) + ( GND ) + ( \dtp|FSM_clock|Add1~102  ))

	.dataa(gnd),
	.datab(!\dtp|FSM_clock|contador1 [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~61_sumout ),
	.cout(\dtp|FSM_clock|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~61 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \dtp|FSM_clock|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N32
dffeas \dtp|FSM_clock|contador1[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[20] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N33
cyclonev_lcell_comb \dtp|FSM_clock|Add1~105 (
// Equation(s):
// \dtp|FSM_clock|Add1~105_sumout  = SUM(( \dtp|FSM_clock|contador1 [21] ) + ( GND ) + ( \dtp|FSM_clock|Add1~62  ))
// \dtp|FSM_clock|Add1~106  = CARRY(( \dtp|FSM_clock|contador1 [21] ) + ( GND ) + ( \dtp|FSM_clock|Add1~62  ))

	.dataa(!\dtp|FSM_clock|contador1 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~105_sumout ),
	.cout(\dtp|FSM_clock|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~105 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~105 .lut_mask = 64'h0000FFFF00005555;
defparam \dtp|FSM_clock|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N35
dffeas \dtp|FSM_clock|contador1[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~105_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[21] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N24
cyclonev_lcell_comb \dtp|FSM_clock|Equal1~4 (
// Equation(s):
// \dtp|FSM_clock|Equal1~4_combout  = ( \dtp|FSM_clock|contador1 [15] & ( !\dtp|FSM_clock|contador1 [19] & ( (\dtp|FSM_clock|contador1 [18] & \dtp|FSM_clock|contador1 [21]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador1 [18]),
	.datad(!\dtp|FSM_clock|contador1 [21]),
	.datae(!\dtp|FSM_clock|contador1 [15]),
	.dataf(!\dtp|FSM_clock|contador1 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal1~4 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal1~4 .lut_mask = 64'h0000000F00000000;
defparam \dtp|FSM_clock|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N38
dffeas \dtp|FSM_clock|contador1[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[22] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N36
cyclonev_lcell_comb \dtp|FSM_clock|Add1~57 (
// Equation(s):
// \dtp|FSM_clock|Add1~57_sumout  = SUM(( \dtp|FSM_clock|contador1 [22] ) + ( GND ) + ( \dtp|FSM_clock|Add1~106  ))
// \dtp|FSM_clock|Add1~58  = CARRY(( \dtp|FSM_clock|contador1 [22] ) + ( GND ) + ( \dtp|FSM_clock|Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador1 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~57_sumout ),
	.cout(\dtp|FSM_clock|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~57 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N37
dffeas \dtp|FSM_clock|contador1[22]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[22]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y33_N1
dffeas \dtp|FSM_clock|contador1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[10] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N39
cyclonev_lcell_comb \dtp|FSM_clock|Add1~53 (
// Equation(s):
// \dtp|FSM_clock|Add1~53_sumout  = SUM(( \dtp|FSM_clock|contador1 [23] ) + ( GND ) + ( \dtp|FSM_clock|Add1~58  ))
// \dtp|FSM_clock|Add1~54  = CARRY(( \dtp|FSM_clock|contador1 [23] ) + ( GND ) + ( \dtp|FSM_clock|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador1 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~53_sumout ),
	.cout(\dtp|FSM_clock|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~53 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N40
dffeas \dtp|FSM_clock|contador1[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[23] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N42
cyclonev_lcell_comb \dtp|FSM_clock|Add1~49 (
// Equation(s):
// \dtp|FSM_clock|Add1~49_sumout  = SUM(( \dtp|FSM_clock|contador1 [24] ) + ( GND ) + ( \dtp|FSM_clock|Add1~54  ))
// \dtp|FSM_clock|Add1~50  = CARRY(( \dtp|FSM_clock|contador1 [24] ) + ( GND ) + ( \dtp|FSM_clock|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador1 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~49_sumout ),
	.cout(\dtp|FSM_clock|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~49 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N43
dffeas \dtp|FSM_clock|contador1[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[24] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N6
cyclonev_lcell_comb \dtp|FSM_clock|Equal1~2 (
// Equation(s):
// \dtp|FSM_clock|Equal1~2_combout  = ( \dtp|FSM_clock|contador1 [23] & ( \dtp|FSM_clock|contador1 [24] & ( (\dtp|FSM_clock|contador1[22]~DUPLICATE_q  & (!\dtp|FSM_clock|contador1 [9] & (!\dtp|FSM_clock|contador1 [10] & \dtp|FSM_clock|contador1 [20]))) ) ) )

	.dataa(!\dtp|FSM_clock|contador1[22]~DUPLICATE_q ),
	.datab(!\dtp|FSM_clock|contador1 [9]),
	.datac(!\dtp|FSM_clock|contador1 [10]),
	.datad(!\dtp|FSM_clock|contador1 [20]),
	.datae(!\dtp|FSM_clock|contador1 [23]),
	.dataf(!\dtp|FSM_clock|contador1 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal1~2 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal1~2 .lut_mask = 64'h0000000000000040;
defparam \dtp|FSM_clock|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y34_N56
dffeas \dtp|FSM_clock|contador1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[8] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y34_N32
dffeas \dtp|FSM_clock|contador1[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[0]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y34_N40
dffeas \dtp|FSM_clock|contador1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[3] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y34_N34
dffeas \dtp|FSM_clock|contador1[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[1]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N18
cyclonev_lcell_comb \dtp|FSM_clock|Equal1~0 (
// Equation(s):
// \dtp|FSM_clock|Equal1~0_combout  = ( \dtp|FSM_clock|contador1 [3] & ( \dtp|FSM_clock|contador1[1]~DUPLICATE_q  & ( (!\dtp|FSM_clock|contador1 [8] & (\dtp|FSM_clock|contador1 [4] & (\dtp|FSM_clock|contador1 [2] & \dtp|FSM_clock|contador1[0]~DUPLICATE_q ))) 
// ) ) )

	.dataa(!\dtp|FSM_clock|contador1 [8]),
	.datab(!\dtp|FSM_clock|contador1 [4]),
	.datac(!\dtp|FSM_clock|contador1 [2]),
	.datad(!\dtp|FSM_clock|contador1[0]~DUPLICATE_q ),
	.datae(!\dtp|FSM_clock|contador1 [3]),
	.dataf(!\dtp|FSM_clock|contador1[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal1~0 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal1~0 .lut_mask = 64'h0000000000000002;
defparam \dtp|FSM_clock|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N47
dffeas \dtp|FSM_clock|contador1[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[25] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N45
cyclonev_lcell_comb \dtp|FSM_clock|Add1~1 (
// Equation(s):
// \dtp|FSM_clock|Add1~1_sumout  = SUM(( \dtp|FSM_clock|contador1 [25] ) + ( GND ) + ( \dtp|FSM_clock|Add1~50  ))
// \dtp|FSM_clock|Add1~2  = CARRY(( \dtp|FSM_clock|contador1 [25] ) + ( GND ) + ( \dtp|FSM_clock|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador1 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~1_sumout ),
	.cout(\dtp|FSM_clock|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~1 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N46
dffeas \dtp|FSM_clock|contador1[25]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[25]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N54
cyclonev_lcell_comb \dtp|FSM_clock|Equal1~3 (
// Equation(s):
// \dtp|FSM_clock|Equal1~3_combout  = ( !\dtp|FSM_clock|contador1 [17] & ( !\dtp|FSM_clock|contador1 [12] & ( (\dtp|FSM_clock|contador1 [16] & (\dtp|FSM_clock|contador1 [13] & (!\dtp|FSM_clock|contador1 [11] & \dtp|FSM_clock|contador1 [14]))) ) ) )

	.dataa(!\dtp|FSM_clock|contador1 [16]),
	.datab(!\dtp|FSM_clock|contador1 [13]),
	.datac(!\dtp|FSM_clock|contador1 [11]),
	.datad(!\dtp|FSM_clock|contador1 [14]),
	.datae(!\dtp|FSM_clock|contador1 [17]),
	.dataf(!\dtp|FSM_clock|contador1 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal1~3 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal1~3 .lut_mask = 64'h0010000000000000;
defparam \dtp|FSM_clock|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N48
cyclonev_lcell_comb \dtp|FSM_clock|Add1~45 (
// Equation(s):
// \dtp|FSM_clock|Add1~45_sumout  = SUM(( \dtp|FSM_clock|contador1[26]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add1~2  ))
// \dtp|FSM_clock|Add1~46  = CARRY(( \dtp|FSM_clock|contador1[26]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador1[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~45_sumout ),
	.cout(\dtp|FSM_clock|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~45 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N50
dffeas \dtp|FSM_clock|contador1[26]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[26]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y33_N51
cyclonev_lcell_comb \dtp|FSM_clock|Add1~41 (
// Equation(s):
// \dtp|FSM_clock|Add1~41_sumout  = SUM(( \dtp|FSM_clock|contador1 [27] ) + ( GND ) + ( \dtp|FSM_clock|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador1 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add1~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add1~41 .extended_lut = "off";
defparam \dtp|FSM_clock|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y33_N52
dffeas \dtp|FSM_clock|contador1[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[27] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y33_N49
dffeas \dtp|FSM_clock|contador1[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[26] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y34_N49
dffeas \dtp|FSM_clock|contador1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador1[6] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N12
cyclonev_lcell_comb \dtp|FSM_clock|Equal1~1 (
// Equation(s):
// \dtp|FSM_clock|Equal1~1_combout  = ( \dtp|FSM_clock|contador1 [7] & ( \dtp|FSM_clock|contador1 [6] & ( (!\dtp|FSM_clock|contador1 [27] & (\dtp|FSM_clock|contador1 [5] & \dtp|FSM_clock|contador1 [26])) ) ) )

	.dataa(gnd),
	.datab(!\dtp|FSM_clock|contador1 [27]),
	.datac(!\dtp|FSM_clock|contador1 [5]),
	.datad(!\dtp|FSM_clock|contador1 [26]),
	.datae(!\dtp|FSM_clock|contador1 [7]),
	.dataf(!\dtp|FSM_clock|contador1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal1~1 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal1~1 .lut_mask = 64'h000000000000000C;
defparam \dtp|FSM_clock|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y34_N0
cyclonev_lcell_comb \dtp|FSM_clock|Equal1~5 (
// Equation(s):
// \dtp|FSM_clock|Equal1~5_combout  = ( \dtp|FSM_clock|Equal1~3_combout  & ( \dtp|FSM_clock|Equal1~1_combout  & ( (\dtp|FSM_clock|Equal1~4_combout  & (\dtp|FSM_clock|Equal1~2_combout  & (\dtp|FSM_clock|Equal1~0_combout  & 
// !\dtp|FSM_clock|contador1[25]~DUPLICATE_q ))) ) ) )

	.dataa(!\dtp|FSM_clock|Equal1~4_combout ),
	.datab(!\dtp|FSM_clock|Equal1~2_combout ),
	.datac(!\dtp|FSM_clock|Equal1~0_combout ),
	.datad(!\dtp|FSM_clock|contador1[25]~DUPLICATE_q ),
	.datae(!\dtp|FSM_clock|Equal1~3_combout ),
	.dataf(!\dtp|FSM_clock|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal1~5 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal1~5 .lut_mask = 64'h0000000000000100;
defparam \dtp|FSM_clock|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y34_N11
dffeas \dtp|FSM_clock|clk1Hz (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\dtp|FSM_clock|Equal1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|clk1Hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|clk1Hz .is_wysiwyg = "true";
defparam \dtp|FSM_clock|clk1Hz .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y34_N30
cyclonev_lcell_comb \dtp|FSM_clock|Add2~105 (
// Equation(s):
// \dtp|FSM_clock|Add2~105_sumout  = SUM(( \dtp|FSM_clock|contador2 [0] ) + ( VCC ) + ( !VCC ))
// \dtp|FSM_clock|Add2~106  = CARRY(( \dtp|FSM_clock|contador2 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador2 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~105_sumout ),
	.cout(\dtp|FSM_clock|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~105 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~105 .lut_mask = 64'h0000000000000F0F;
defparam \dtp|FSM_clock|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y34_N31
dffeas \dtp|FSM_clock|contador2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~105_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[0] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y34_N33
cyclonev_lcell_comb \dtp|FSM_clock|Add2~101 (
// Equation(s):
// \dtp|FSM_clock|Add2~101_sumout  = SUM(( \dtp|FSM_clock|contador2 [1] ) + ( GND ) + ( \dtp|FSM_clock|Add2~106  ))
// \dtp|FSM_clock|Add2~102  = CARRY(( \dtp|FSM_clock|contador2 [1] ) + ( GND ) + ( \dtp|FSM_clock|Add2~106  ))

	.dataa(!\dtp|FSM_clock|contador2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~101_sumout ),
	.cout(\dtp|FSM_clock|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~101 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~101 .lut_mask = 64'h0000FFFF00005555;
defparam \dtp|FSM_clock|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y34_N35
dffeas \dtp|FSM_clock|contador2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~101_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[1] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y34_N36
cyclonev_lcell_comb \dtp|FSM_clock|Add2~97 (
// Equation(s):
// \dtp|FSM_clock|Add2~97_sumout  = SUM(( \dtp|FSM_clock|contador2 [2] ) + ( GND ) + ( \dtp|FSM_clock|Add2~102  ))
// \dtp|FSM_clock|Add2~98  = CARRY(( \dtp|FSM_clock|contador2 [2] ) + ( GND ) + ( \dtp|FSM_clock|Add2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~97_sumout ),
	.cout(\dtp|FSM_clock|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~97 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y34_N38
dffeas \dtp|FSM_clock|contador2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~97_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[2] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y34_N39
cyclonev_lcell_comb \dtp|FSM_clock|Add2~93 (
// Equation(s):
// \dtp|FSM_clock|Add2~93_sumout  = SUM(( \dtp|FSM_clock|contador2 [3] ) + ( GND ) + ( \dtp|FSM_clock|Add2~98  ))
// \dtp|FSM_clock|Add2~94  = CARRY(( \dtp|FSM_clock|contador2 [3] ) + ( GND ) + ( \dtp|FSM_clock|Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador2 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~93_sumout ),
	.cout(\dtp|FSM_clock|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~93 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y34_N41
dffeas \dtp|FSM_clock|contador2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~93_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[3] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y34_N42
cyclonev_lcell_comb \dtp|FSM_clock|Add2~109 (
// Equation(s):
// \dtp|FSM_clock|Add2~109_sumout  = SUM(( \dtp|FSM_clock|contador2 [4] ) + ( GND ) + ( \dtp|FSM_clock|Add2~94  ))
// \dtp|FSM_clock|Add2~110  = CARRY(( \dtp|FSM_clock|contador2 [4] ) + ( GND ) + ( \dtp|FSM_clock|Add2~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~109_sumout ),
	.cout(\dtp|FSM_clock|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~109 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y34_N43
dffeas \dtp|FSM_clock|contador2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~109_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[4] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y34_N45
cyclonev_lcell_comb \dtp|FSM_clock|Add2~45 (
// Equation(s):
// \dtp|FSM_clock|Add2~45_sumout  = SUM(( \dtp|FSM_clock|contador2 [5] ) + ( GND ) + ( \dtp|FSM_clock|Add2~110  ))
// \dtp|FSM_clock|Add2~46  = CARRY(( \dtp|FSM_clock|contador2 [5] ) + ( GND ) + ( \dtp|FSM_clock|Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador2 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~45_sumout ),
	.cout(\dtp|FSM_clock|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~45 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y34_N47
dffeas \dtp|FSM_clock|contador2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[5] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y34_N48
cyclonev_lcell_comb \dtp|FSM_clock|Add2~41 (
// Equation(s):
// \dtp|FSM_clock|Add2~41_sumout  = SUM(( \dtp|FSM_clock|contador2 [6] ) + ( GND ) + ( \dtp|FSM_clock|Add2~46  ))
// \dtp|FSM_clock|Add2~42  = CARRY(( \dtp|FSM_clock|contador2 [6] ) + ( GND ) + ( \dtp|FSM_clock|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador2 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~41_sumout ),
	.cout(\dtp|FSM_clock|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~41 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y34_N50
dffeas \dtp|FSM_clock|contador2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[6] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y34_N51
cyclonev_lcell_comb \dtp|FSM_clock|Add2~1 (
// Equation(s):
// \dtp|FSM_clock|Add2~1_sumout  = SUM(( \dtp|FSM_clock|contador2 [7] ) + ( GND ) + ( \dtp|FSM_clock|Add2~42  ))
// \dtp|FSM_clock|Add2~2  = CARRY(( \dtp|FSM_clock|contador2 [7] ) + ( GND ) + ( \dtp|FSM_clock|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador2 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~1_sumout ),
	.cout(\dtp|FSM_clock|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~1 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y34_N52
dffeas \dtp|FSM_clock|contador2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[7] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y34_N54
cyclonev_lcell_comb \dtp|FSM_clock|Add2~37 (
// Equation(s):
// \dtp|FSM_clock|Add2~37_sumout  = SUM(( \dtp|FSM_clock|contador2 [8] ) + ( GND ) + ( \dtp|FSM_clock|Add2~2  ))
// \dtp|FSM_clock|Add2~38  = CARRY(( \dtp|FSM_clock|contador2 [8] ) + ( GND ) + ( \dtp|FSM_clock|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador2 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~37_sumout ),
	.cout(\dtp|FSM_clock|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~37 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y34_N56
dffeas \dtp|FSM_clock|contador2[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[8] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y34_N57
cyclonev_lcell_comb \dtp|FSM_clock|Add2~33 (
// Equation(s):
// \dtp|FSM_clock|Add2~33_sumout  = SUM(( \dtp|FSM_clock|contador2 [9] ) + ( GND ) + ( \dtp|FSM_clock|Add2~38  ))
// \dtp|FSM_clock|Add2~34  = CARRY(( \dtp|FSM_clock|contador2 [9] ) + ( GND ) + ( \dtp|FSM_clock|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador2 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~33_sumout ),
	.cout(\dtp|FSM_clock|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~33 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y34_N59
dffeas \dtp|FSM_clock|contador2[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[9] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N0
cyclonev_lcell_comb \dtp|FSM_clock|Add2~29 (
// Equation(s):
// \dtp|FSM_clock|Add2~29_sumout  = SUM(( \dtp|FSM_clock|contador2 [10] ) + ( GND ) + ( \dtp|FSM_clock|Add2~34  ))
// \dtp|FSM_clock|Add2~30  = CARRY(( \dtp|FSM_clock|contador2 [10] ) + ( GND ) + ( \dtp|FSM_clock|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador2 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~29_sumout ),
	.cout(\dtp|FSM_clock|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~29 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N2
dffeas \dtp|FSM_clock|contador2[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[10] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y34_N24
cyclonev_lcell_comb \dtp|FSM_clock|Equal2~1 (
// Equation(s):
// \dtp|FSM_clock|Equal2~1_combout  = ( !\dtp|FSM_clock|contador2 [9] & ( !\dtp|FSM_clock|contador2 [10] & ( (\dtp|FSM_clock|contador2 [6] & (\dtp|FSM_clock|contador2 [5] & !\dtp|FSM_clock|contador2 [8])) ) ) )

	.dataa(!\dtp|FSM_clock|contador2 [6]),
	.datab(!\dtp|FSM_clock|contador2 [5]),
	.datac(!\dtp|FSM_clock|contador2 [8]),
	.datad(gnd),
	.datae(!\dtp|FSM_clock|contador2 [9]),
	.dataf(!\dtp|FSM_clock|contador2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal2~1 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal2~1 .lut_mask = 64'h1010000000000000;
defparam \dtp|FSM_clock|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y34_N32
dffeas \dtp|FSM_clock|contador2[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~105_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[0]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y34_N18
cyclonev_lcell_comb \dtp|FSM_clock|Equal2~4 (
// Equation(s):
// \dtp|FSM_clock|Equal2~4_combout  = ( \dtp|FSM_clock|contador2 [4] & ( \dtp|FSM_clock|contador2 [1] & ( (\dtp|FSM_clock|contador2[0]~DUPLICATE_q  & \dtp|FSM_clock|contador2 [2]) ) ) )

	.dataa(gnd),
	.datab(!\dtp|FSM_clock|contador2[0]~DUPLICATE_q ),
	.datac(!\dtp|FSM_clock|contador2 [2]),
	.datad(gnd),
	.datae(!\dtp|FSM_clock|contador2 [4]),
	.dataf(!\dtp|FSM_clock|contador2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal2~4 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal2~4 .lut_mask = 64'h0000000000000303;
defparam \dtp|FSM_clock|Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N3
cyclonev_lcell_comb \dtp|FSM_clock|Add2~25 (
// Equation(s):
// \dtp|FSM_clock|Add2~25_sumout  = SUM(( \dtp|FSM_clock|contador2 [11] ) + ( GND ) + ( \dtp|FSM_clock|Add2~30  ))
// \dtp|FSM_clock|Add2~26  = CARRY(( \dtp|FSM_clock|contador2 [11] ) + ( GND ) + ( \dtp|FSM_clock|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador2 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~25_sumout ),
	.cout(\dtp|FSM_clock|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~25 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N5
dffeas \dtp|FSM_clock|contador2[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[11] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N6
cyclonev_lcell_comb \dtp|FSM_clock|Add2~21 (
// Equation(s):
// \dtp|FSM_clock|Add2~21_sumout  = SUM(( \dtp|FSM_clock|contador2 [12] ) + ( GND ) + ( \dtp|FSM_clock|Add2~26  ))
// \dtp|FSM_clock|Add2~22  = CARRY(( \dtp|FSM_clock|contador2 [12] ) + ( GND ) + ( \dtp|FSM_clock|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador2 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~21_sumout ),
	.cout(\dtp|FSM_clock|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~21 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N7
dffeas \dtp|FSM_clock|contador2[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[12] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N9
cyclonev_lcell_comb \dtp|FSM_clock|Add2~17 (
// Equation(s):
// \dtp|FSM_clock|Add2~17_sumout  = SUM(( \dtp|FSM_clock|contador2 [13] ) + ( GND ) + ( \dtp|FSM_clock|Add2~22  ))
// \dtp|FSM_clock|Add2~18  = CARRY(( \dtp|FSM_clock|contador2 [13] ) + ( GND ) + ( \dtp|FSM_clock|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador2 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~17_sumout ),
	.cout(\dtp|FSM_clock|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~17 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N11
dffeas \dtp|FSM_clock|contador2[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[13] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N12
cyclonev_lcell_comb \dtp|FSM_clock|Add2~13 (
// Equation(s):
// \dtp|FSM_clock|Add2~13_sumout  = SUM(( \dtp|FSM_clock|contador2 [14] ) + ( GND ) + ( \dtp|FSM_clock|Add2~18  ))
// \dtp|FSM_clock|Add2~14  = CARRY(( \dtp|FSM_clock|contador2 [14] ) + ( GND ) + ( \dtp|FSM_clock|Add2~18  ))

	.dataa(gnd),
	.datab(!\dtp|FSM_clock|contador2 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~13_sumout ),
	.cout(\dtp|FSM_clock|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~13 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~13 .lut_mask = 64'h0000FFFF00003333;
defparam \dtp|FSM_clock|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N14
dffeas \dtp|FSM_clock|contador2[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[14] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N15
cyclonev_lcell_comb \dtp|FSM_clock|Add2~5 (
// Equation(s):
// \dtp|FSM_clock|Add2~5_sumout  = SUM(( \dtp|FSM_clock|contador2 [15] ) + ( GND ) + ( \dtp|FSM_clock|Add2~14  ))
// \dtp|FSM_clock|Add2~6  = CARRY(( \dtp|FSM_clock|contador2 [15] ) + ( GND ) + ( \dtp|FSM_clock|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador2 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~5_sumout ),
	.cout(\dtp|FSM_clock|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~5 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N17
dffeas \dtp|FSM_clock|contador2[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[15] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N18
cyclonev_lcell_comb \dtp|FSM_clock|Add2~9 (
// Equation(s):
// \dtp|FSM_clock|Add2~9_sumout  = SUM(( \dtp|FSM_clock|contador2 [16] ) + ( GND ) + ( \dtp|FSM_clock|Add2~6  ))
// \dtp|FSM_clock|Add2~10  = CARRY(( \dtp|FSM_clock|contador2 [16] ) + ( GND ) + ( \dtp|FSM_clock|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador2 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~9_sumout ),
	.cout(\dtp|FSM_clock|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~9 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N20
dffeas \dtp|FSM_clock|contador2[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[16] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N21
cyclonev_lcell_comb \dtp|FSM_clock|Add2~49 (
// Equation(s):
// \dtp|FSM_clock|Add2~49_sumout  = SUM(( \dtp|FSM_clock|contador2 [17] ) + ( GND ) + ( \dtp|FSM_clock|Add2~10  ))
// \dtp|FSM_clock|Add2~50  = CARRY(( \dtp|FSM_clock|contador2 [17] ) + ( GND ) + ( \dtp|FSM_clock|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador2 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~49_sumout ),
	.cout(\dtp|FSM_clock|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~49 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N23
dffeas \dtp|FSM_clock|contador2[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[17] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N24
cyclonev_lcell_comb \dtp|FSM_clock|Add2~53 (
// Equation(s):
// \dtp|FSM_clock|Add2~53_sumout  = SUM(( \dtp|FSM_clock|contador2 [18] ) + ( GND ) + ( \dtp|FSM_clock|Add2~50  ))
// \dtp|FSM_clock|Add2~54  = CARRY(( \dtp|FSM_clock|contador2 [18] ) + ( GND ) + ( \dtp|FSM_clock|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador2 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~53_sumout ),
	.cout(\dtp|FSM_clock|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~53 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N26
dffeas \dtp|FSM_clock|contador2[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[18] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N27
cyclonev_lcell_comb \dtp|FSM_clock|Add2~57 (
// Equation(s):
// \dtp|FSM_clock|Add2~57_sumout  = SUM(( \dtp|FSM_clock|contador2 [19] ) + ( GND ) + ( \dtp|FSM_clock|Add2~54  ))
// \dtp|FSM_clock|Add2~58  = CARRY(( \dtp|FSM_clock|contador2 [19] ) + ( GND ) + ( \dtp|FSM_clock|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador2 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~57_sumout ),
	.cout(\dtp|FSM_clock|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~57 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N29
dffeas \dtp|FSM_clock|contador2[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[19] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N30
cyclonev_lcell_comb \dtp|FSM_clock|Add2~61 (
// Equation(s):
// \dtp|FSM_clock|Add2~61_sumout  = SUM(( \dtp|FSM_clock|contador2 [20] ) + ( GND ) + ( \dtp|FSM_clock|Add2~58  ))
// \dtp|FSM_clock|Add2~62  = CARRY(( \dtp|FSM_clock|contador2 [20] ) + ( GND ) + ( \dtp|FSM_clock|Add2~58  ))

	.dataa(gnd),
	.datab(!\dtp|FSM_clock|contador2 [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~61_sumout ),
	.cout(\dtp|FSM_clock|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~61 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~61 .lut_mask = 64'h0000FFFF00003333;
defparam \dtp|FSM_clock|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N32
dffeas \dtp|FSM_clock|contador2[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[20] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N33
cyclonev_lcell_comb \dtp|FSM_clock|Add2~65 (
// Equation(s):
// \dtp|FSM_clock|Add2~65_sumout  = SUM(( \dtp|FSM_clock|contador2 [21] ) + ( GND ) + ( \dtp|FSM_clock|Add2~62  ))
// \dtp|FSM_clock|Add2~66  = CARRY(( \dtp|FSM_clock|contador2 [21] ) + ( GND ) + ( \dtp|FSM_clock|Add2~62  ))

	.dataa(!\dtp|FSM_clock|contador2 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~65_sumout ),
	.cout(\dtp|FSM_clock|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~65 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~65 .lut_mask = 64'h0000FFFF00005555;
defparam \dtp|FSM_clock|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N35
dffeas \dtp|FSM_clock|contador2[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[21] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N36
cyclonev_lcell_comb \dtp|FSM_clock|Add2~69 (
// Equation(s):
// \dtp|FSM_clock|Add2~69_sumout  = SUM(( \dtp|FSM_clock|contador2 [22] ) + ( GND ) + ( \dtp|FSM_clock|Add2~66  ))
// \dtp|FSM_clock|Add2~70  = CARRY(( \dtp|FSM_clock|contador2 [22] ) + ( GND ) + ( \dtp|FSM_clock|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador2 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~69_sumout ),
	.cout(\dtp|FSM_clock|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~69 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N38
dffeas \dtp|FSM_clock|contador2[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[22] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N39
cyclonev_lcell_comb \dtp|FSM_clock|Add2~73 (
// Equation(s):
// \dtp|FSM_clock|Add2~73_sumout  = SUM(( \dtp|FSM_clock|contador2 [23] ) + ( GND ) + ( \dtp|FSM_clock|Add2~70  ))
// \dtp|FSM_clock|Add2~74  = CARRY(( \dtp|FSM_clock|contador2 [23] ) + ( GND ) + ( \dtp|FSM_clock|Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador2 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~73_sumout ),
	.cout(\dtp|FSM_clock|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~73 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N40
dffeas \dtp|FSM_clock|contador2[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[23] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N42
cyclonev_lcell_comb \dtp|FSM_clock|Add2~77 (
// Equation(s):
// \dtp|FSM_clock|Add2~77_sumout  = SUM(( \dtp|FSM_clock|contador2 [24] ) + ( GND ) + ( \dtp|FSM_clock|Add2~74  ))
// \dtp|FSM_clock|Add2~78  = CARRY(( \dtp|FSM_clock|contador2 [24] ) + ( GND ) + ( \dtp|FSM_clock|Add2~74  ))

	.dataa(gnd),
	.datab(!\dtp|FSM_clock|contador2 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~77_sumout ),
	.cout(\dtp|FSM_clock|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~77 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~77 .lut_mask = 64'h0000FFFF00003333;
defparam \dtp|FSM_clock|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N44
dffeas \dtp|FSM_clock|contador2[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[24] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N45
cyclonev_lcell_comb \dtp|FSM_clock|Add2~81 (
// Equation(s):
// \dtp|FSM_clock|Add2~81_sumout  = SUM(( \dtp|FSM_clock|contador2 [25] ) + ( GND ) + ( \dtp|FSM_clock|Add2~78  ))
// \dtp|FSM_clock|Add2~82  = CARRY(( \dtp|FSM_clock|contador2 [25] ) + ( GND ) + ( \dtp|FSM_clock|Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador2 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~81_sumout ),
	.cout(\dtp|FSM_clock|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~81 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N47
dffeas \dtp|FSM_clock|contador2[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[25] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N48
cyclonev_lcell_comb \dtp|FSM_clock|Add2~85 (
// Equation(s):
// \dtp|FSM_clock|Add2~85_sumout  = SUM(( \dtp|FSM_clock|contador2 [26] ) + ( GND ) + ( \dtp|FSM_clock|Add2~82  ))
// \dtp|FSM_clock|Add2~86  = CARRY(( \dtp|FSM_clock|contador2 [26] ) + ( GND ) + ( \dtp|FSM_clock|Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador2 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~85_sumout ),
	.cout(\dtp|FSM_clock|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~85 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N50
dffeas \dtp|FSM_clock|contador2[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~85_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[26] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N51
cyclonev_lcell_comb \dtp|FSM_clock|Add2~89 (
// Equation(s):
// \dtp|FSM_clock|Add2~89_sumout  = SUM(( \dtp|FSM_clock|contador2 [27] ) + ( GND ) + ( \dtp|FSM_clock|Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador2 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add2~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add2~89 .extended_lut = "off";
defparam \dtp|FSM_clock|Add2~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y33_N52
dffeas \dtp|FSM_clock|contador2[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add2~89_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal2~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador2[27] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador2[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y34_N0
cyclonev_lcell_comb \dtp|FSM_clock|Equal2~3 (
// Equation(s):
// \dtp|FSM_clock|Equal2~3_combout  = ( !\dtp|FSM_clock|contador2 [27] & ( \dtp|FSM_clock|contador2 [23] & ( (!\dtp|FSM_clock|contador2 [26] & (\dtp|FSM_clock|contador2 [3] & (!\dtp|FSM_clock|contador2 [24] & \dtp|FSM_clock|contador2 [25]))) ) ) )

	.dataa(!\dtp|FSM_clock|contador2 [26]),
	.datab(!\dtp|FSM_clock|contador2 [3]),
	.datac(!\dtp|FSM_clock|contador2 [24]),
	.datad(!\dtp|FSM_clock|contador2 [25]),
	.datae(!\dtp|FSM_clock|contador2 [27]),
	.dataf(!\dtp|FSM_clock|contador2 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal2~3 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal2~3 .lut_mask = 64'h0000000000200000;
defparam \dtp|FSM_clock|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y33_N54
cyclonev_lcell_comb \dtp|FSM_clock|Equal2~0 (
// Equation(s):
// \dtp|FSM_clock|Equal2~0_combout  = ( !\dtp|FSM_clock|contador2 [11] & ( \dtp|FSM_clock|contador2 [15] & ( (!\dtp|FSM_clock|contador2 [16] & (\dtp|FSM_clock|contador2 [13] & (\dtp|FSM_clock|contador2 [12] & \dtp|FSM_clock|contador2 [14]))) ) ) )

	.dataa(!\dtp|FSM_clock|contador2 [16]),
	.datab(!\dtp|FSM_clock|contador2 [13]),
	.datac(!\dtp|FSM_clock|contador2 [12]),
	.datad(!\dtp|FSM_clock|contador2 [14]),
	.datae(!\dtp|FSM_clock|contador2 [11]),
	.dataf(!\dtp|FSM_clock|contador2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal2~0 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal2~0 .lut_mask = 64'h0000000000020000;
defparam \dtp|FSM_clock|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y33_N51
cyclonev_lcell_comb \dtp|FSM_clock|Equal2~2 (
// Equation(s):
// \dtp|FSM_clock|Equal2~2_combout  = ( \dtp|FSM_clock|contador2 [17] & ( \dtp|FSM_clock|contador2 [21] & ( (\dtp|FSM_clock|contador2 [19] & (!\dtp|FSM_clock|contador2 [18] & (\dtp|FSM_clock|contador2 [22] & \dtp|FSM_clock|contador2 [20]))) ) ) )

	.dataa(!\dtp|FSM_clock|contador2 [19]),
	.datab(!\dtp|FSM_clock|contador2 [18]),
	.datac(!\dtp|FSM_clock|contador2 [22]),
	.datad(!\dtp|FSM_clock|contador2 [20]),
	.datae(!\dtp|FSM_clock|contador2 [17]),
	.dataf(!\dtp|FSM_clock|contador2 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal2~2 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal2~2 .lut_mask = 64'h0000000000000004;
defparam \dtp|FSM_clock|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y34_N6
cyclonev_lcell_comb \dtp|FSM_clock|Equal2~5 (
// Equation(s):
// \dtp|FSM_clock|Equal2~5_combout  = ( \dtp|FSM_clock|Equal2~0_combout  & ( \dtp|FSM_clock|Equal2~2_combout  & ( (\dtp|FSM_clock|Equal2~1_combout  & (\dtp|FSM_clock|Equal2~4_combout  & (\dtp|FSM_clock|Equal2~3_combout  & !\dtp|FSM_clock|contador2 [7]))) ) ) 
// )

	.dataa(!\dtp|FSM_clock|Equal2~1_combout ),
	.datab(!\dtp|FSM_clock|Equal2~4_combout ),
	.datac(!\dtp|FSM_clock|Equal2~3_combout ),
	.datad(!\dtp|FSM_clock|contador2 [7]),
	.datae(!\dtp|FSM_clock|Equal2~0_combout ),
	.dataf(!\dtp|FSM_clock|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal2~5 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal2~5 .lut_mask = 64'h0000000000000100;
defparam \dtp|FSM_clock|Equal2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y34_N13
dffeas \dtp|FSM_clock|clk2Hz (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|FSM_clock|Equal2~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|clk2Hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|clk2Hz .is_wysiwyg = "true";
defparam \dtp|FSM_clock|clk2Hz .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N30
cyclonev_lcell_comb \dtp|FSM_clock|Add3~53 (
// Equation(s):
// \dtp|FSM_clock|Add3~53_sumout  = SUM(( \dtp|FSM_clock|contador3[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \dtp|FSM_clock|Add3~54  = CARRY(( \dtp|FSM_clock|contador3[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~53_sumout ),
	.cout(\dtp|FSM_clock|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~53 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~53 .lut_mask = 64'h0000000000000F0F;
defparam \dtp|FSM_clock|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N31
dffeas \dtp|FSM_clock|contador3[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~53_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[0]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N33
cyclonev_lcell_comb \dtp|FSM_clock|Add3~57 (
// Equation(s):
// \dtp|FSM_clock|Add3~57_sumout  = SUM(( \dtp|FSM_clock|contador3 [1] ) + ( GND ) + ( \dtp|FSM_clock|Add3~54  ))
// \dtp|FSM_clock|Add3~58  = CARRY(( \dtp|FSM_clock|contador3 [1] ) + ( GND ) + ( \dtp|FSM_clock|Add3~54  ))

	.dataa(!\dtp|FSM_clock|contador3 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~57_sumout ),
	.cout(\dtp|FSM_clock|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~57 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~57 .lut_mask = 64'h0000FFFF00005555;
defparam \dtp|FSM_clock|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N35
dffeas \dtp|FSM_clock|contador3[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~57_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[1] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N36
cyclonev_lcell_comb \dtp|FSM_clock|Add3~61 (
// Equation(s):
// \dtp|FSM_clock|Add3~61_sumout  = SUM(( \dtp|FSM_clock|contador3 [2] ) + ( GND ) + ( \dtp|FSM_clock|Add3~58  ))
// \dtp|FSM_clock|Add3~62  = CARRY(( \dtp|FSM_clock|contador3 [2] ) + ( GND ) + ( \dtp|FSM_clock|Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador3 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~61_sumout ),
	.cout(\dtp|FSM_clock|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~61 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N38
dffeas \dtp|FSM_clock|contador3[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~61_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[2] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N39
cyclonev_lcell_comb \dtp|FSM_clock|Add3~65 (
// Equation(s):
// \dtp|FSM_clock|Add3~65_sumout  = SUM(( \dtp|FSM_clock|contador3 [3] ) + ( GND ) + ( \dtp|FSM_clock|Add3~62  ))
// \dtp|FSM_clock|Add3~66  = CARRY(( \dtp|FSM_clock|contador3 [3] ) + ( GND ) + ( \dtp|FSM_clock|Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~65_sumout ),
	.cout(\dtp|FSM_clock|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~65 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N41
dffeas \dtp|FSM_clock|contador3[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~65_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[3] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N42
cyclonev_lcell_comb \dtp|FSM_clock|Add3~69 (
// Equation(s):
// \dtp|FSM_clock|Add3~69_sumout  = SUM(( \dtp|FSM_clock|contador3 [4] ) + ( GND ) + ( \dtp|FSM_clock|Add3~66  ))
// \dtp|FSM_clock|Add3~70  = CARRY(( \dtp|FSM_clock|contador3 [4] ) + ( GND ) + ( \dtp|FSM_clock|Add3~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador3 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~69_sumout ),
	.cout(\dtp|FSM_clock|Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~69 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N43
dffeas \dtp|FSM_clock|contador3[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~69_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[4] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N45
cyclonev_lcell_comb \dtp|FSM_clock|Add3~73 (
// Equation(s):
// \dtp|FSM_clock|Add3~73_sumout  = SUM(( \dtp|FSM_clock|contador3 [5] ) + ( GND ) + ( \dtp|FSM_clock|Add3~70  ))
// \dtp|FSM_clock|Add3~74  = CARRY(( \dtp|FSM_clock|contador3 [5] ) + ( GND ) + ( \dtp|FSM_clock|Add3~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador3 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~73_sumout ),
	.cout(\dtp|FSM_clock|Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~73 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N47
dffeas \dtp|FSM_clock|contador3[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~73_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[5] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N48
cyclonev_lcell_comb \dtp|FSM_clock|Add3~77 (
// Equation(s):
// \dtp|FSM_clock|Add3~77_sumout  = SUM(( \dtp|FSM_clock|contador3 [6] ) + ( GND ) + ( \dtp|FSM_clock|Add3~74  ))
// \dtp|FSM_clock|Add3~78  = CARRY(( \dtp|FSM_clock|contador3 [6] ) + ( GND ) + ( \dtp|FSM_clock|Add3~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~77_sumout ),
	.cout(\dtp|FSM_clock|Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~77 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N50
dffeas \dtp|FSM_clock|contador3[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~77_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[6] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N51
cyclonev_lcell_comb \dtp|FSM_clock|Add3~81 (
// Equation(s):
// \dtp|FSM_clock|Add3~81_sumout  = SUM(( \dtp|FSM_clock|contador3 [7] ) + ( GND ) + ( \dtp|FSM_clock|Add3~78  ))
// \dtp|FSM_clock|Add3~82  = CARRY(( \dtp|FSM_clock|contador3 [7] ) + ( GND ) + ( \dtp|FSM_clock|Add3~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador3 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~81_sumout ),
	.cout(\dtp|FSM_clock|Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~81 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N52
dffeas \dtp|FSM_clock|contador3[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~81_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[7] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N54
cyclonev_lcell_comb \dtp|FSM_clock|Add3~109 (
// Equation(s):
// \dtp|FSM_clock|Add3~109_sumout  = SUM(( \dtp|FSM_clock|contador3 [8] ) + ( GND ) + ( \dtp|FSM_clock|Add3~82  ))
// \dtp|FSM_clock|Add3~110  = CARRY(( \dtp|FSM_clock|contador3 [8] ) + ( GND ) + ( \dtp|FSM_clock|Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~109_sumout ),
	.cout(\dtp|FSM_clock|Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~109 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N56
dffeas \dtp|FSM_clock|contador3[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~109_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[8] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N57
cyclonev_lcell_comb \dtp|FSM_clock|Add3~85 (
// Equation(s):
// \dtp|FSM_clock|Add3~85_sumout  = SUM(( \dtp|FSM_clock|contador3 [9] ) + ( GND ) + ( \dtp|FSM_clock|Add3~110  ))
// \dtp|FSM_clock|Add3~86  = CARRY(( \dtp|FSM_clock|contador3 [9] ) + ( GND ) + ( \dtp|FSM_clock|Add3~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~85_sumout ),
	.cout(\dtp|FSM_clock|Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~85 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N59
dffeas \dtp|FSM_clock|contador3[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~85_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[9] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N0
cyclonev_lcell_comb \dtp|FSM_clock|Add3~89 (
// Equation(s):
// \dtp|FSM_clock|Add3~89_sumout  = SUM(( \dtp|FSM_clock|contador3[10]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add3~86  ))
// \dtp|FSM_clock|Add3~90  = CARRY(( \dtp|FSM_clock|contador3[10]~DUPLICATE_q  ) + ( GND ) + ( \dtp|FSM_clock|Add3~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~89_sumout ),
	.cout(\dtp|FSM_clock|Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~89 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y29_N2
dffeas \dtp|FSM_clock|contador3[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~89_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[10]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N3
cyclonev_lcell_comb \dtp|FSM_clock|Add3~93 (
// Equation(s):
// \dtp|FSM_clock|Add3~93_sumout  = SUM(( \dtp|FSM_clock|contador3 [11] ) + ( GND ) + ( \dtp|FSM_clock|Add3~90  ))
// \dtp|FSM_clock|Add3~94  = CARRY(( \dtp|FSM_clock|contador3 [11] ) + ( GND ) + ( \dtp|FSM_clock|Add3~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador3 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~93_sumout ),
	.cout(\dtp|FSM_clock|Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~93 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y29_N5
dffeas \dtp|FSM_clock|contador3[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~93_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[11] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N6
cyclonev_lcell_comb \dtp|FSM_clock|Add3~97 (
// Equation(s):
// \dtp|FSM_clock|Add3~97_sumout  = SUM(( \dtp|FSM_clock|contador3 [12] ) + ( GND ) + ( \dtp|FSM_clock|Add3~94  ))
// \dtp|FSM_clock|Add3~98  = CARRY(( \dtp|FSM_clock|contador3 [12] ) + ( GND ) + ( \dtp|FSM_clock|Add3~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~97_sumout ),
	.cout(\dtp|FSM_clock|Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~97 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y29_N7
dffeas \dtp|FSM_clock|contador3[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~97_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[12] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N9
cyclonev_lcell_comb \dtp|FSM_clock|Add3~101 (
// Equation(s):
// \dtp|FSM_clock|Add3~101_sumout  = SUM(( \dtp|FSM_clock|contador3 [13] ) + ( GND ) + ( \dtp|FSM_clock|Add3~98  ))
// \dtp|FSM_clock|Add3~102  = CARRY(( \dtp|FSM_clock|contador3 [13] ) + ( GND ) + ( \dtp|FSM_clock|Add3~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~101_sumout ),
	.cout(\dtp|FSM_clock|Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~101 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y29_N11
dffeas \dtp|FSM_clock|contador3[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~101_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[13] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N12
cyclonev_lcell_comb \dtp|FSM_clock|Add3~105 (
// Equation(s):
// \dtp|FSM_clock|Add3~105_sumout  = SUM(( \dtp|FSM_clock|contador3 [14] ) + ( GND ) + ( \dtp|FSM_clock|Add3~102  ))
// \dtp|FSM_clock|Add3~106  = CARRY(( \dtp|FSM_clock|contador3 [14] ) + ( GND ) + ( \dtp|FSM_clock|Add3~102  ))

	.dataa(gnd),
	.datab(!\dtp|FSM_clock|contador3 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~105_sumout ),
	.cout(\dtp|FSM_clock|Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~105 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~105 .lut_mask = 64'h0000FFFF00003333;
defparam \dtp|FSM_clock|Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y29_N14
dffeas \dtp|FSM_clock|contador3[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~105_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[14] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N21
cyclonev_lcell_comb \dtp|FSM_clock|Equal3~4 (
// Equation(s):
// \dtp|FSM_clock|Equal3~4_combout  = ( \dtp|FSM_clock|contador3 [12] & ( \dtp|FSM_clock|contador3 [13] & ( (!\dtp|FSM_clock|contador3 [8] & \dtp|FSM_clock|contador3 [14]) ) ) )

	.dataa(!\dtp|FSM_clock|contador3 [8]),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3 [14]),
	.datad(gnd),
	.datae(!\dtp|FSM_clock|contador3 [12]),
	.dataf(!\dtp|FSM_clock|contador3 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal3~4 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal3~4 .lut_mask = 64'h0000000000000A0A;
defparam \dtp|FSM_clock|Equal3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N15
cyclonev_lcell_comb \dtp|FSM_clock|Add3~49 (
// Equation(s):
// \dtp|FSM_clock|Add3~49_sumout  = SUM(( \dtp|FSM_clock|contador3 [15] ) + ( GND ) + ( \dtp|FSM_clock|Add3~106  ))
// \dtp|FSM_clock|Add3~50  = CARRY(( \dtp|FSM_clock|contador3 [15] ) + ( GND ) + ( \dtp|FSM_clock|Add3~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~49_sumout ),
	.cout(\dtp|FSM_clock|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~49 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y29_N16
dffeas \dtp|FSM_clock|contador3[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~49_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[15] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N18
cyclonev_lcell_comb \dtp|FSM_clock|Add3~1 (
// Equation(s):
// \dtp|FSM_clock|Add3~1_sumout  = SUM(( \dtp|FSM_clock|contador3 [16] ) + ( GND ) + ( \dtp|FSM_clock|Add3~50  ))
// \dtp|FSM_clock|Add3~2  = CARRY(( \dtp|FSM_clock|contador3 [16] ) + ( GND ) + ( \dtp|FSM_clock|Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~1_sumout ),
	.cout(\dtp|FSM_clock|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~1 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y29_N20
dffeas \dtp|FSM_clock|contador3[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[16] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y29_N1
dffeas \dtp|FSM_clock|contador3[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~89_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[10] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N6
cyclonev_lcell_comb \dtp|FSM_clock|Equal3~3 (
// Equation(s):
// \dtp|FSM_clock|Equal3~3_combout  = ( !\dtp|FSM_clock|contador3 [9] & ( !\dtp|FSM_clock|contador3 [10] & ( (!\dtp|FSM_clock|contador3 [6] & (\dtp|FSM_clock|contador3 [5] & (\dtp|FSM_clock|contador3 [11] & !\dtp|FSM_clock|contador3 [7]))) ) ) )

	.dataa(!\dtp|FSM_clock|contador3 [6]),
	.datab(!\dtp|FSM_clock|contador3 [5]),
	.datac(!\dtp|FSM_clock|contador3 [11]),
	.datad(!\dtp|FSM_clock|contador3 [7]),
	.datae(!\dtp|FSM_clock|contador3 [9]),
	.dataf(!\dtp|FSM_clock|contador3 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal3~3 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal3~3 .lut_mask = 64'h0200000000000000;
defparam \dtp|FSM_clock|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N32
dffeas \dtp|FSM_clock|contador3[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~53_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[0] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N12
cyclonev_lcell_comb \dtp|FSM_clock|Equal3~2 (
// Equation(s):
// \dtp|FSM_clock|Equal3~2_combout  = ( \dtp|FSM_clock|contador3 [4] & ( !\dtp|FSM_clock|contador3 [15] & ( (\dtp|FSM_clock|contador3 [2] & (\dtp|FSM_clock|contador3 [0] & (\dtp|FSM_clock|contador3 [1] & \dtp|FSM_clock|contador3 [3]))) ) ) )

	.dataa(!\dtp|FSM_clock|contador3 [2]),
	.datab(!\dtp|FSM_clock|contador3 [0]),
	.datac(!\dtp|FSM_clock|contador3 [1]),
	.datad(!\dtp|FSM_clock|contador3 [3]),
	.datae(!\dtp|FSM_clock|contador3 [4]),
	.dataf(!\dtp|FSM_clock|contador3 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal3~2 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal3~2 .lut_mask = 64'h0000000100000000;
defparam \dtp|FSM_clock|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N21
cyclonev_lcell_comb \dtp|FSM_clock|Add3~9 (
// Equation(s):
// \dtp|FSM_clock|Add3~9_sumout  = SUM(( \dtp|FSM_clock|contador3 [17] ) + ( GND ) + ( \dtp|FSM_clock|Add3~2  ))
// \dtp|FSM_clock|Add3~10  = CARRY(( \dtp|FSM_clock|contador3 [17] ) + ( GND ) + ( \dtp|FSM_clock|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador3 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~9_sumout ),
	.cout(\dtp|FSM_clock|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~9 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y29_N23
dffeas \dtp|FSM_clock|contador3[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[17] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N24
cyclonev_lcell_comb \dtp|FSM_clock|Add3~5 (
// Equation(s):
// \dtp|FSM_clock|Add3~5_sumout  = SUM(( \dtp|FSM_clock|contador3 [18] ) + ( GND ) + ( \dtp|FSM_clock|Add3~10  ))
// \dtp|FSM_clock|Add3~6  = CARRY(( \dtp|FSM_clock|contador3 [18] ) + ( GND ) + ( \dtp|FSM_clock|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~5_sumout ),
	.cout(\dtp|FSM_clock|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~5 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y29_N26
dffeas \dtp|FSM_clock|contador3[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[18] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N27
cyclonev_lcell_comb \dtp|FSM_clock|Add3~13 (
// Equation(s):
// \dtp|FSM_clock|Add3~13_sumout  = SUM(( \dtp|FSM_clock|contador3 [19] ) + ( GND ) + ( \dtp|FSM_clock|Add3~6  ))
// \dtp|FSM_clock|Add3~14  = CARRY(( \dtp|FSM_clock|contador3 [19] ) + ( GND ) + ( \dtp|FSM_clock|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~13_sumout ),
	.cout(\dtp|FSM_clock|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~13 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y29_N28
dffeas \dtp|FSM_clock|contador3[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[19] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N30
cyclonev_lcell_comb \dtp|FSM_clock|Add3~17 (
// Equation(s):
// \dtp|FSM_clock|Add3~17_sumout  = SUM(( \dtp|FSM_clock|contador3 [20] ) + ( GND ) + ( \dtp|FSM_clock|Add3~14  ))
// \dtp|FSM_clock|Add3~18  = CARRY(( \dtp|FSM_clock|contador3 [20] ) + ( GND ) + ( \dtp|FSM_clock|Add3~14  ))

	.dataa(gnd),
	.datab(!\dtp|FSM_clock|contador3 [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~17_sumout ),
	.cout(\dtp|FSM_clock|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~17 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~17 .lut_mask = 64'h0000FFFF00003333;
defparam \dtp|FSM_clock|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y29_N32
dffeas \dtp|FSM_clock|contador3[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[20] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N33
cyclonev_lcell_comb \dtp|FSM_clock|Add3~21 (
// Equation(s):
// \dtp|FSM_clock|Add3~21_sumout  = SUM(( \dtp|FSM_clock|contador3 [21] ) + ( GND ) + ( \dtp|FSM_clock|Add3~18  ))
// \dtp|FSM_clock|Add3~22  = CARRY(( \dtp|FSM_clock|contador3 [21] ) + ( GND ) + ( \dtp|FSM_clock|Add3~18  ))

	.dataa(!\dtp|FSM_clock|contador3 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~21_sumout ),
	.cout(\dtp|FSM_clock|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~21 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~21 .lut_mask = 64'h0000FFFF00005555;
defparam \dtp|FSM_clock|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y29_N35
dffeas \dtp|FSM_clock|contador3[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[21] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N36
cyclonev_lcell_comb \dtp|FSM_clock|Add3~25 (
// Equation(s):
// \dtp|FSM_clock|Add3~25_sumout  = SUM(( \dtp|FSM_clock|contador3 [22] ) + ( GND ) + ( \dtp|FSM_clock|Add3~22  ))
// \dtp|FSM_clock|Add3~26  = CARRY(( \dtp|FSM_clock|contador3 [22] ) + ( GND ) + ( \dtp|FSM_clock|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~25_sumout ),
	.cout(\dtp|FSM_clock|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~25 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y29_N38
dffeas \dtp|FSM_clock|contador3[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[22] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N54
cyclonev_lcell_comb \dtp|FSM_clock|Equal3~0 (
// Equation(s):
// \dtp|FSM_clock|Equal3~0_combout  = ( \dtp|FSM_clock|contador3 [22] & ( \dtp|FSM_clock|contador3 [18] & ( (\dtp|FSM_clock|contador3 [21] & (\dtp|FSM_clock|contador3 [20] & (!\dtp|FSM_clock|contador3 [17] & \dtp|FSM_clock|contador3 [19]))) ) ) )

	.dataa(!\dtp|FSM_clock|contador3 [21]),
	.datab(!\dtp|FSM_clock|contador3 [20]),
	.datac(!\dtp|FSM_clock|contador3 [17]),
	.datad(!\dtp|FSM_clock|contador3 [19]),
	.datae(!\dtp|FSM_clock|contador3 [22]),
	.dataf(!\dtp|FSM_clock|contador3 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal3~0 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal3~0 .lut_mask = 64'h0000000000000010;
defparam \dtp|FSM_clock|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N39
cyclonev_lcell_comb \dtp|FSM_clock|Add3~29 (
// Equation(s):
// \dtp|FSM_clock|Add3~29_sumout  = SUM(( \dtp|FSM_clock|contador3 [23] ) + ( GND ) + ( \dtp|FSM_clock|Add3~26  ))
// \dtp|FSM_clock|Add3~30  = CARRY(( \dtp|FSM_clock|contador3 [23] ) + ( GND ) + ( \dtp|FSM_clock|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~29_sumout ),
	.cout(\dtp|FSM_clock|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~29 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y29_N40
dffeas \dtp|FSM_clock|contador3[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[23] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N42
cyclonev_lcell_comb \dtp|FSM_clock|Add3~33 (
// Equation(s):
// \dtp|FSM_clock|Add3~33_sumout  = SUM(( \dtp|FSM_clock|contador3 [24] ) + ( GND ) + ( \dtp|FSM_clock|Add3~30  ))
// \dtp|FSM_clock|Add3~34  = CARRY(( \dtp|FSM_clock|contador3 [24] ) + ( GND ) + ( \dtp|FSM_clock|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|FSM_clock|contador3 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~33_sumout ),
	.cout(\dtp|FSM_clock|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~33 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dtp|FSM_clock|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y29_N43
dffeas \dtp|FSM_clock|contador3[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[24] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N45
cyclonev_lcell_comb \dtp|FSM_clock|Add3~37 (
// Equation(s):
// \dtp|FSM_clock|Add3~37_sumout  = SUM(( \dtp|FSM_clock|contador3 [25] ) + ( GND ) + ( \dtp|FSM_clock|Add3~34  ))
// \dtp|FSM_clock|Add3~38  = CARRY(( \dtp|FSM_clock|contador3 [25] ) + ( GND ) + ( \dtp|FSM_clock|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~37_sumout ),
	.cout(\dtp|FSM_clock|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~37 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y29_N47
dffeas \dtp|FSM_clock|contador3[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[25] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N48
cyclonev_lcell_comb \dtp|FSM_clock|Add3~41 (
// Equation(s):
// \dtp|FSM_clock|Add3~41_sumout  = SUM(( \dtp|FSM_clock|contador3 [26] ) + ( GND ) + ( \dtp|FSM_clock|Add3~38  ))
// \dtp|FSM_clock|Add3~42  = CARRY(( \dtp|FSM_clock|contador3 [26] ) + ( GND ) + ( \dtp|FSM_clock|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~41_sumout ),
	.cout(\dtp|FSM_clock|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~41 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y29_N50
dffeas \dtp|FSM_clock|contador3[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[26] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y29_N51
cyclonev_lcell_comb \dtp|FSM_clock|Add3~45 (
// Equation(s):
// \dtp|FSM_clock|Add3~45_sumout  = SUM(( \dtp|FSM_clock|contador3 [27] ) + ( GND ) + ( \dtp|FSM_clock|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dtp|FSM_clock|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dtp|FSM_clock|Add3~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Add3~45 .extended_lut = "off";
defparam \dtp|FSM_clock|Add3~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dtp|FSM_clock|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y29_N52
dffeas \dtp|FSM_clock|contador3[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|FSM_clock|Add3~45_sumout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(\dtp|FSM_clock|Equal3~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|contador3 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|contador3[27] .is_wysiwyg = "true";
defparam \dtp|FSM_clock|contador3[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N24
cyclonev_lcell_comb \dtp|FSM_clock|Equal3~1 (
// Equation(s):
// \dtp|FSM_clock|Equal3~1_combout  = ( \dtp|FSM_clock|contador3 [24] & ( !\dtp|FSM_clock|contador3 [23] & ( (!\dtp|FSM_clock|contador3 [26] & (!\dtp|FSM_clock|contador3 [25] & !\dtp|FSM_clock|contador3 [27])) ) ) )

	.dataa(!\dtp|FSM_clock|contador3 [26]),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|contador3 [25]),
	.datad(!\dtp|FSM_clock|contador3 [27]),
	.datae(!\dtp|FSM_clock|contador3 [24]),
	.dataf(!\dtp|FSM_clock|contador3 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal3~1 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal3~1 .lut_mask = 64'h0000A00000000000;
defparam \dtp|FSM_clock|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y30_N0
cyclonev_lcell_comb \dtp|FSM_clock|Equal3~5 (
// Equation(s):
// \dtp|FSM_clock|Equal3~5_combout  = ( \dtp|FSM_clock|Equal3~0_combout  & ( \dtp|FSM_clock|Equal3~1_combout  & ( (\dtp|FSM_clock|Equal3~4_combout  & (\dtp|FSM_clock|contador3 [16] & (\dtp|FSM_clock|Equal3~3_combout  & \dtp|FSM_clock|Equal3~2_combout ))) ) ) 
// )

	.dataa(!\dtp|FSM_clock|Equal3~4_combout ),
	.datab(!\dtp|FSM_clock|contador3 [16]),
	.datac(!\dtp|FSM_clock|Equal3~3_combout ),
	.datad(!\dtp|FSM_clock|Equal3~2_combout ),
	.datae(!\dtp|FSM_clock|Equal3~0_combout ),
	.dataf(!\dtp|FSM_clock|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|FSM_clock|Equal3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|FSM_clock|Equal3~5 .extended_lut = "off";
defparam \dtp|FSM_clock|Equal3~5 .lut_mask = 64'h0000000000000001;
defparam \dtp|FSM_clock|Equal3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N5
dffeas \dtp|FSM_clock|clk3Hz (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|FSM_clock|Equal3~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.start~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|FSM_clock|clk3Hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|FSM_clock|clk3Hz .is_wysiwyg = "true";
defparam \dtp|FSM_clock|clk3Hz .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N12
cyclonev_lcell_comb \dtp|h1_decod|t[3]~0 (
// Equation(s):
// \dtp|h1_decod|t[3]~0_combout  = ( \dtp|REG_setup|q [7] & ( !\dtp|REG_setup|q [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|REG_setup|q [6]),
	.datae(gnd),
	.dataf(!\dtp|REG_setup|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h1_decod|t[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h1_decod|t[3]~0 .extended_lut = "off";
defparam \dtp|h1_decod|t[3]~0 .lut_mask = 64'h00000000FF00FF00;
defparam \dtp|h1_decod|t[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N48
cyclonev_lcell_comb \dtp|clock_mux|f~1 (
// Equation(s):
// \dtp|clock_mux|f~1_combout  = ( \dtp|h1_decod|t[3]~0_combout  & ( !\dtp|FSM_clock|clk2Hz~q  ) ) # ( !\dtp|h1_decod|t[3]~0_combout  & ( !\dtp|FSM_clock|clk3Hz~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|clk2Hz~q ),
	.datad(!\dtp|FSM_clock|clk3Hz~q ),
	.datae(gnd),
	.dataf(!\dtp|h1_decod|t[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|clock_mux|f~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|clock_mux|f~1 .extended_lut = "off";
defparam \dtp|clock_mux|f~1 .lut_mask = 64'hFF00FF00F0F0F0F0;
defparam \dtp|clock_mux|f~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N0
cyclonev_lcell_comb \dtp|h1_decod|Equal11~0 (
// Equation(s):
// \dtp|h1_decod|Equal11~0_combout  = ( !\dtp|REG_setup|q [7] & ( \dtp|REG_setup|q [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|REG_setup|q [6]),
	.datae(gnd),
	.dataf(!\dtp|REG_setup|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h1_decod|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h1_decod|Equal11~0 .extended_lut = "off";
defparam \dtp|h1_decod|Equal11~0 .lut_mask = 64'h00FF00FF00000000;
defparam \dtp|h1_decod|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N51
cyclonev_lcell_comb \dtp|clock_mux|f~0 (
// Equation(s):
// \dtp|clock_mux|f~0_combout  = ( \dtp|clock_mux|f~1_combout  & ( \dtp|h1_decod|Equal11~0_combout  & ( !\dtp|FSM_clock|clk1Hz~q  ) ) ) # ( !\dtp|clock_mux|f~1_combout  & ( \dtp|h1_decod|Equal11~0_combout  & ( !\dtp|FSM_clock|clk1Hz~q  ) ) ) # ( 
// \dtp|clock_mux|f~1_combout  & ( !\dtp|h1_decod|Equal11~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|FSM_clock|clk1Hz~q ),
	.datad(gnd),
	.datae(!\dtp|clock_mux|f~1_combout ),
	.dataf(!\dtp|h1_decod|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|clock_mux|f~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|clock_mux|f~0 .extended_lut = "off";
defparam \dtp|clock_mux|f~0 .lut_mask = 64'h0000FFFFF0F0F0F0;
defparam \dtp|clock_mux|f~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N12
cyclonev_lcell_comb \dtp|clock_mux|f (
// Equation(s):
// \dtp|clock_mux|f~combout  = LCELL(( \dtp|FSM_clock|clk05Hz~q  & ( \dtp|clock_mux|f~0_combout  & ( \dtp|h1_mux1|f[5]~7_combout  ) ) ) # ( \dtp|FSM_clock|clk05Hz~q  & ( !\dtp|clock_mux|f~0_combout  ) ) # ( !\dtp|FSM_clock|clk05Hz~q  & ( 
// !\dtp|clock_mux|f~0_combout  & ( !\dtp|h1_mux1|f[5]~7_combout  ) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|h1_mux1|f[5]~7_combout ),
	.datae(!\dtp|FSM_clock|clk05Hz~q ),
	.dataf(!\dtp|clock_mux|f~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|clock_mux|f~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|clock_mux|f .extended_lut = "off";
defparam \dtp|clock_mux|f .lut_mask = 64'hFF00FFFF000000FF;
defparam \dtp|clock_mux|f .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y32_N27
cyclonev_lcell_comb \dtp|REG_setup|q[4]~feeder (
// Equation(s):
// \dtp|REG_setup|q[4]~feeder_combout  = ( \SW[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|REG_setup|q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|REG_setup|q[4]~feeder .extended_lut = "off";
defparam \dtp|REG_setup|q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|REG_setup|q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y32_N29
dffeas \dtp|REG_setup|q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|REG_setup|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.setup~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|REG_setup|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|REG_setup|q[4] .is_wysiwyg = "true";
defparam \dtp|REG_setup|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N24
cyclonev_lcell_comb \dtp|counter_FPGA|contador[0]~3 (
// Equation(s):
// \dtp|counter_FPGA|contador[0]~3_combout  = !\dtp|counter_FPGA|contador [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|counter_FPGA|contador [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_FPGA|contador[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_FPGA|contador[0]~3 .extended_lut = "off";
defparam \dtp|counter_FPGA|contador[0]~3 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dtp|counter_FPGA|contador[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y32_N57
cyclonev_lcell_comb \dtp|REG_setup|q[5]~feeder (
// Equation(s):
// \dtp|REG_setup|q[5]~feeder_combout  = ( \SW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|REG_setup|q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|REG_setup|q[5]~feeder .extended_lut = "off";
defparam \dtp|REG_setup|q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|REG_setup|q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y32_N59
dffeas \dtp|REG_setup|q[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|REG_setup|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.setup~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|REG_setup|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|REG_setup|q[5] .is_wysiwyg = "true";
defparam \dtp|REG_setup|q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N0
cyclonev_lcell_comb \dtp|counter_time|contador[0]~2 (
// Equation(s):
// \dtp|counter_time|contador[0]~2_combout  = ( !\dtp|counter_time|contador [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|counter_time|contador [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_time|contador[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_time|contador[0]~2 .extended_lut = "off";
defparam \dtp|counter_time|contador[0]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtp|counter_time|contador[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y32_N49
dffeas \dtp|counter_round|contador[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|counter_round|contador[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_round|contador[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_round|contador[0]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|counter_round|contador[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y32_N24
cyclonev_lcell_comb \dtp|counter_round|contador[0]~2 (
// Equation(s):
// \dtp|counter_round|contador[0]~2_combout  = ( !\dtp|counter_round|contador[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|counter_round|contador[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_round|contador[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_round|contador[0]~2 .extended_lut = "off";
defparam \dtp|counter_round|contador[0]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtp|counter_round|contador[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y32_N48
cyclonev_lcell_comb \dtp|counter_round|contador[0]~feeder (
// Equation(s):
// \dtp|counter_round|contador[0]~feeder_combout  = ( \dtp|counter_round|contador[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|counter_round|contador[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_round|contador[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_round|contador[0]~feeder .extended_lut = "off";
defparam \dtp|counter_round|contador[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|counter_round|contador[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y32_N50
dffeas \dtp|counter_round|contador[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|counter_round|contador[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_round|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_round|contador[0] .is_wysiwyg = "true";
defparam \dtp|counter_round|contador[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y32_N45
cyclonev_lcell_comb \dtp|h0_decod2|t[2]~0 (
// Equation(s):
// \dtp|h0_decod2|t[2]~0_combout  = ( !\dtp|counter_round|contador [1] & ( \dtp|counter_round|contador [0] ) ) # ( \dtp|counter_round|contador [1] & ( !\dtp|counter_round|contador [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dtp|counter_round|contador [1]),
	.dataf(!\dtp|counter_round|contador [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h0_decod2|t[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h0_decod2|t[2]~0 .extended_lut = "off";
defparam \dtp|h0_decod2|t[2]~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \dtp|h0_decod2|t[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y32_N46
dffeas \dtp|counter_round|contador[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|h0_decod2|t[2]~0_combout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_round|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_round|contador[1] .is_wysiwyg = "true";
defparam \dtp|counter_round|contador[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N33
cyclonev_lcell_comb \dtp|counter_round|contador[3]~0 (
// Equation(s):
// \dtp|counter_round|contador[3]~0_combout  = ( \dtp|counter_round|contador [1] & ( !\dtp|counter_round|contador [3] $ (((!\dtp|counter_round|contador [0]) # ((!\ctrl|ea.check~q ) # (!\dtp|counter_round|contador [2])))) ) ) # ( !\dtp|counter_round|contador 
// [1] & ( \dtp|counter_round|contador [3] ) )

	.dataa(!\dtp|counter_round|contador [0]),
	.datab(!\ctrl|ea.check~q ),
	.datac(!\dtp|counter_round|contador [2]),
	.datad(!\dtp|counter_round|contador [3]),
	.datae(gnd),
	.dataf(!\dtp|counter_round|contador [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_round|contador[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_round|contador[3]~0 .extended_lut = "off";
defparam \dtp|counter_round|contador[3]~0 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \dtp|counter_round|contador[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y32_N35
dffeas \dtp|counter_round|contador[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|counter_round|contador[3]~0_combout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_round|contador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_round|contador[3] .is_wysiwyg = "true";
defparam \dtp|counter_round|contador[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y32_N31
dffeas \dtp|counter_round|contador[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|counter_round|contador[2]~1_combout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_round|contador[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_round|contador[2]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|counter_round|contador[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N6
cyclonev_lcell_comb \dtp|counter_user|contador[0]~3 (
// Equation(s):
// \dtp|counter_user|contador[0]~3_combout  = ( !\dtp|counter_user|contador [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dtp|counter_user|contador [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_user|contador[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_user|contador[0]~3 .extended_lut = "off";
defparam \dtp|counter_user|contador[0]~3 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dtp|counter_user|contador[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N21
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N54
cyclonev_lcell_comb \dtp|btn_sync|btn0_state.espera_apertar~0 (
// Equation(s):
// \dtp|btn_sync|btn0_state.espera_apertar~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|btn_sync|btn0_state.espera_apertar~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|btn_sync|btn0_state.espera_apertar~0 .extended_lut = "off";
defparam \dtp|btn_sync|btn0_state.espera_apertar~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtp|btn_sync|btn0_state.espera_apertar~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y32_N55
dffeas \dtp|btn_sync|btn0_state.espera_apertar (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|btn_sync|btn0_state.espera_apertar~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|btn_sync|btn0_state.espera_apertar~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|btn_sync|btn0_state.espera_apertar .is_wysiwyg = "true";
defparam \dtp|btn_sync|btn0_state.espera_apertar .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N15
cyclonev_lcell_comb \dtp|btn_sync|btn0_next.saida_ativa~0 (
// Equation(s):
// \dtp|btn_sync|btn0_next.saida_ativa~0_combout  = ( !\dtp|btn_sync|btn0_state.espera_apertar~q  & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\dtp|btn_sync|btn0_state.espera_apertar~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|btn_sync|btn0_next.saida_ativa~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|btn_sync|btn0_next.saida_ativa~0 .extended_lut = "off";
defparam \dtp|btn_sync|btn0_next.saida_ativa~0 .lut_mask = 64'hFF00FF0000000000;
defparam \dtp|btn_sync|btn0_next.saida_ativa~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y32_N17
dffeas \dtp|btn_sync|btn0_state.saida_ativa (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|btn_sync|btn0_next.saida_ativa~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|btn_sync|btn0_state.saida_ativa~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|btn_sync|btn0_state.saida_ativa .is_wysiwyg = "true";
defparam \dtp|btn_sync|btn0_state.saida_ativa .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y32_N15
cyclonev_lcell_comb \dtp|btn_sync|btn2_state.espera_apertar~0 (
// Equation(s):
// \dtp|btn_sync|btn2_state.espera_apertar~0_combout  = ( !\KEY[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|btn_sync|btn2_state.espera_apertar~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|btn_sync|btn2_state.espera_apertar~0 .extended_lut = "off";
defparam \dtp|btn_sync|btn2_state.espera_apertar~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dtp|btn_sync|btn2_state.espera_apertar~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y32_N16
dffeas \dtp|btn_sync|btn2_state.espera_apertar (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|btn_sync|btn2_state.espera_apertar~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|btn_sync|btn2_state.espera_apertar~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|btn_sync|btn2_state.espera_apertar .is_wysiwyg = "true";
defparam \dtp|btn_sync|btn2_state.espera_apertar .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N12
cyclonev_lcell_comb \dtp|btn_sync|btn2_next.saida_ativa~0 (
// Equation(s):
// \dtp|btn_sync|btn2_next.saida_ativa~0_combout  = ( !\KEY[2]~input_o  & ( !\dtp|btn_sync|btn2_state.espera_apertar~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|btn_sync|btn2_state.espera_apertar~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|btn_sync|btn2_next.saida_ativa~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|btn_sync|btn2_next.saida_ativa~0 .extended_lut = "off";
defparam \dtp|btn_sync|btn2_next.saida_ativa~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \dtp|btn_sync|btn2_next.saida_ativa~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y32_N14
dffeas \dtp|btn_sync|btn2_state.saida_ativa (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|btn_sync|btn2_next.saida_ativa~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|btn_sync|btn2_state.saida_ativa~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|btn_sync|btn2_state.saida_ativa .is_wysiwyg = "true";
defparam \dtp|btn_sync|btn2_state.saida_ativa .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N21
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N39
cyclonev_lcell_comb \dtp|btn_sync|btn1_state.espera_apertar~0 (
// Equation(s):
// \dtp|btn_sync|btn1_state.espera_apertar~0_combout  = !\KEY[1]~input_o 

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|btn_sync|btn1_state.espera_apertar~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|btn_sync|btn1_state.espera_apertar~0 .extended_lut = "off";
defparam \dtp|btn_sync|btn1_state.espera_apertar~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \dtp|btn_sync|btn1_state.espera_apertar~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N40
dffeas \dtp|btn_sync|btn1_state.espera_apertar (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|btn_sync|btn1_state.espera_apertar~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|btn_sync|btn1_state.espera_apertar~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|btn_sync|btn1_state.espera_apertar .is_wysiwyg = "true";
defparam \dtp|btn_sync|btn1_state.espera_apertar .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y32_N36
cyclonev_lcell_comb \dtp|btn_sync|btn1_next.saida_ativa~0 (
// Equation(s):
// \dtp|btn_sync|btn1_next.saida_ativa~0_combout  = ( !\dtp|btn_sync|btn1_state.espera_apertar~q  & ( !\KEY[1]~input_o  ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|btn_sync|btn1_state.espera_apertar~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|btn_sync|btn1_next.saida_ativa~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|btn_sync|btn1_next.saida_ativa~0 .extended_lut = "off";
defparam \dtp|btn_sync|btn1_next.saida_ativa~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \dtp|btn_sync|btn1_next.saida_ativa~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y32_N38
dffeas \dtp|btn_sync|btn1_state.saida_ativa (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|btn_sync|btn1_next.saida_ativa~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|btn_sync|btn1_state.saida_ativa~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|btn_sync|btn1_state.saida_ativa .is_wysiwyg = "true";
defparam \dtp|btn_sync|btn1_state.saida_ativa .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y32_N48
cyclonev_lcell_comb \dtp|btn_sync|btn_3state.espera_apertar~0 (
// Equation(s):
// \dtp|btn_sync|btn_3state.espera_apertar~0_combout  = !\KEY[3]~input_o 

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|btn_sync|btn_3state.espera_apertar~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|btn_sync|btn_3state.espera_apertar~0 .extended_lut = "off";
defparam \dtp|btn_sync|btn_3state.espera_apertar~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \dtp|btn_sync|btn_3state.espera_apertar~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y32_N49
dffeas \dtp|btn_sync|btn_3state.espera_apertar (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|btn_sync|btn_3state.espera_apertar~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|btn_sync|btn_3state.espera_apertar~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|btn_sync|btn_3state.espera_apertar .is_wysiwyg = "true";
defparam \dtp|btn_sync|btn_3state.espera_apertar .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y32_N51
cyclonev_lcell_comb \dtp|btn_sync|btn3_next.saida_ativa~0 (
// Equation(s):
// \dtp|btn_sync|btn3_next.saida_ativa~0_combout  = (!\KEY[3]~input_o  & !\dtp|btn_sync|btn_3state.espera_apertar~q )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dtp|btn_sync|btn_3state.espera_apertar~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|btn_sync|btn3_next.saida_ativa~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|btn_sync|btn3_next.saida_ativa~0 .extended_lut = "off";
defparam \dtp|btn_sync|btn3_next.saida_ativa~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \dtp|btn_sync|btn3_next.saida_ativa~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y32_N53
dffeas \dtp|btn_sync|btn_3state.saida_ativa (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|btn_sync|btn3_next.saida_ativa~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|btn_sync|btn_3state.saida_ativa~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|btn_sync|btn_3state.saida_ativa .is_wysiwyg = "true";
defparam \dtp|btn_sync|btn_3state.saida_ativa .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N9
cyclonev_lcell_comb \dtp|signal_enable_nbtn~0 (
// Equation(s):
// \dtp|signal_enable_nbtn~0_combout  = ( \dtp|btn_sync|btn_3state.saida_ativa~q  & ( \ctrl|ea.play_user~q  ) ) # ( !\dtp|btn_sync|btn_3state.saida_ativa~q  & ( \ctrl|ea.play_user~q  & ( ((\dtp|btn_sync|btn1_state.saida_ativa~q ) # 
// (\dtp|btn_sync|btn2_state.saida_ativa~q )) # (\dtp|btn_sync|btn0_state.saida_ativa~q ) ) ) )

	.dataa(!\dtp|btn_sync|btn0_state.saida_ativa~q ),
	.datab(!\dtp|btn_sync|btn2_state.saida_ativa~q ),
	.datac(!\dtp|btn_sync|btn1_state.saida_ativa~q ),
	.datad(gnd),
	.datae(!\dtp|btn_sync|btn_3state.saida_ativa~q ),
	.dataf(!\ctrl|ea.play_user~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|signal_enable_nbtn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|signal_enable_nbtn~0 .extended_lut = "off";
defparam \dtp|signal_enable_nbtn~0 .lut_mask = 64'h000000007F7FFFFF;
defparam \dtp|signal_enable_nbtn~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N8
dffeas \dtp|counter_user|contador[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|counter_user|contador[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_user|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_user|contador[0] .is_wysiwyg = "true";
defparam \dtp|counter_user|contador[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N45
cyclonev_lcell_comb \dtp|counter_user|contador[1]~2 (
// Equation(s):
// \dtp|counter_user|contador[1]~2_combout  = ( \dtp|signal_enable_nbtn~0_combout  & ( !\dtp|counter_user|contador [1] $ (!\dtp|counter_user|contador [0]) ) ) # ( !\dtp|signal_enable_nbtn~0_combout  & ( \dtp|counter_user|contador [1] ) )

	.dataa(!\dtp|counter_user|contador [1]),
	.datab(!\dtp|counter_user|contador [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|signal_enable_nbtn~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_user|contador[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_user|contador[1]~2 .extended_lut = "off";
defparam \dtp|counter_user|contador[1]~2 .lut_mask = 64'h5555555566666666;
defparam \dtp|counter_user|contador[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N5
dffeas \dtp|counter_user|contador[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|counter_user|contador[1]~2_combout ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_user|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_user|contador[1] .is_wysiwyg = "true";
defparam \dtp|counter_user|contador[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N24
cyclonev_lcell_comb \dtp|counter_user|contador[2]~0 (
// Equation(s):
// \dtp|counter_user|contador[2]~0_combout  = ( \dtp|counter_user|contador [2] & ( \dtp|signal_enable_nbtn~0_combout  & ( (!\dtp|counter_user|contador [1]) # (!\dtp|counter_user|contador [0]) ) ) ) # ( !\dtp|counter_user|contador [2] & ( 
// \dtp|signal_enable_nbtn~0_combout  & ( (\dtp|counter_user|contador [1] & \dtp|counter_user|contador [0]) ) ) ) # ( \dtp|counter_user|contador [2] & ( !\dtp|signal_enable_nbtn~0_combout  ) )

	.dataa(!\dtp|counter_user|contador [1]),
	.datab(!\dtp|counter_user|contador [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dtp|counter_user|contador [2]),
	.dataf(!\dtp|signal_enable_nbtn~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_user|contador[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_user|contador[2]~0 .extended_lut = "off";
defparam \dtp|counter_user|contador[2]~0 .lut_mask = 64'h0000FFFF1111EEEE;
defparam \dtp|counter_user|contador[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N26
dffeas \dtp|counter_user|contador[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|counter_user|contador[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_user|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_user|contador[2] .is_wysiwyg = "true";
defparam \dtp|counter_user|contador[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N57
cyclonev_lcell_comb \dtp|counter_user|Equal0~0 (
// Equation(s):
// \dtp|counter_user|Equal0~0_combout  = ( \dtp|counter_round|contador[0]~DUPLICATE_q  & ( (\dtp|counter_user|contador [0] & (!\dtp|counter_user|contador [1] $ (\dtp|counter_round|contador [1]))) ) ) # ( !\dtp|counter_round|contador[0]~DUPLICATE_q  & ( 
// (!\dtp|counter_user|contador [0] & (!\dtp|counter_user|contador [1] $ (\dtp|counter_round|contador [1]))) ) )

	.dataa(!\dtp|counter_user|contador [1]),
	.datab(gnd),
	.datac(!\dtp|counter_user|contador [0]),
	.datad(!\dtp|counter_round|contador [1]),
	.datae(gnd),
	.dataf(!\dtp|counter_round|contador[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_user|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_user|Equal0~0 .extended_lut = "off";
defparam \dtp|counter_user|Equal0~0 .lut_mask = 64'hA050A0500A050A05;
defparam \dtp|counter_user|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N54
cyclonev_lcell_comb \dtp|counter_user|contador[3]~1 (
// Equation(s):
// \dtp|counter_user|contador[3]~1_combout  = ( \dtp|signal_enable_nbtn~0_combout  & ( !\dtp|counter_user|contador [3] $ (((!\dtp|counter_user|contador [1]) # ((!\dtp|counter_user|contador [0]) # (!\dtp|counter_user|contador [2])))) ) ) # ( 
// !\dtp|signal_enable_nbtn~0_combout  & ( \dtp|counter_user|contador [3] ) )

	.dataa(!\dtp|counter_user|contador [1]),
	.datab(!\dtp|counter_user|contador [0]),
	.datac(!\dtp|counter_user|contador [2]),
	.datad(!\dtp|counter_user|contador [3]),
	.datae(gnd),
	.dataf(!\dtp|signal_enable_nbtn~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_user|contador[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_user|contador[3]~1 .extended_lut = "off";
defparam \dtp|counter_user|contador[3]~1 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \dtp|counter_user|contador[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N55
dffeas \dtp|counter_user|contador[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|counter_user|contador[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_user|contador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_user|contador[3] .is_wysiwyg = "true";
defparam \dtp|counter_user|contador[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N30
cyclonev_lcell_comb \dtp|counter_user|Equal0~1 (
// Equation(s):
// \dtp|counter_user|Equal0~1_combout  = ( \dtp|counter_user|contador [3] & ( (\dtp|counter_round|contador [3] & (\dtp|counter_user|Equal0~0_combout  & (!\dtp|counter_round|contador[2]~DUPLICATE_q  $ (\dtp|counter_user|contador [2])))) ) ) # ( 
// !\dtp|counter_user|contador [3] & ( (!\dtp|counter_round|contador [3] & (\dtp|counter_user|Equal0~0_combout  & (!\dtp|counter_round|contador[2]~DUPLICATE_q  $ (\dtp|counter_user|contador [2])))) ) )

	.dataa(!\dtp|counter_round|contador [3]),
	.datab(!\dtp|counter_round|contador[2]~DUPLICATE_q ),
	.datac(!\dtp|counter_user|contador [2]),
	.datad(!\dtp|counter_user|Equal0~0_combout ),
	.datae(!\dtp|counter_user|contador [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_user|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_user|Equal0~1 .extended_lut = "off";
defparam \dtp|counter_user|Equal0~1 .lut_mask = 64'h0082004100820041;
defparam \dtp|counter_user|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N31
dffeas \dtp|counter_user|tc (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|counter_user|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_user|tc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_user|tc .is_wysiwyg = "true";
defparam \dtp|counter_user|tc .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N30
cyclonev_lcell_comb \ctrl|Selector2~0 (
// Equation(s):
// \ctrl|Selector2~0_combout  = ( \dtp|counter_time|tc~q  & ( (\ctrl|ea.play_fpga~q  & \dtp|counter_FPGA|tc~q ) ) ) # ( !\dtp|counter_time|tc~q  & ( (!\ctrl|ea.play_user~q  & (\ctrl|ea.play_fpga~q  & ((\dtp|counter_FPGA|tc~q )))) # (\ctrl|ea.play_user~q  & 
// ((!\dtp|counter_user|tc~q ) # ((\ctrl|ea.play_fpga~q  & \dtp|counter_FPGA|tc~q )))) ) )

	.dataa(!\ctrl|ea.play_user~q ),
	.datab(!\ctrl|ea.play_fpga~q ),
	.datac(!\dtp|counter_user|tc~q ),
	.datad(!\dtp|counter_FPGA|tc~q ),
	.datae(!\dtp|counter_time|tc~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl|Selector2~0 .extended_lut = "off";
defparam \ctrl|Selector2~0 .lut_mask = 64'h5073003350730033;
defparam \ctrl|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N41
dffeas \ctrl|ea.play_user (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ctrl|Selector2~0_combout ),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|ea.play_user~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|ea.play_user .is_wysiwyg = "true";
defparam \ctrl|ea.play_user .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y31_N11
dffeas \dtp|counter_time|contador[0] (
	.clk(\dtp|FSM_clock|clk1Hz~q ),
	.d(gnd),
	.asdata(\dtp|counter_time|contador[0]~2_combout ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_user~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_time|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_time|contador[0] .is_wysiwyg = "true";
defparam \dtp|counter_time|contador[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N45
cyclonev_lcell_comb \dtp|counter_time|Add0~0 (
// Equation(s):
// \dtp|counter_time|Add0~0_combout  = ( \dtp|counter_time|contador [1] & ( !\dtp|counter_time|contador [0] ) ) # ( !\dtp|counter_time|contador [1] & ( \dtp|counter_time|contador [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|counter_time|contador [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|counter_time|contador [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_time|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_time|Add0~0 .extended_lut = "off";
defparam \dtp|counter_time|Add0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \dtp|counter_time|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N50
dffeas \dtp|counter_time|contador[1] (
	.clk(\dtp|FSM_clock|clk1Hz~q ),
	.d(gnd),
	.asdata(\dtp|counter_time|Add0~0_combout ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_user~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_time|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_time|contador[1] .is_wysiwyg = "true";
defparam \dtp|counter_time|contador[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N3
cyclonev_lcell_comb \dtp|counter_time|contador[2]~1 (
// Equation(s):
// \dtp|counter_time|contador[2]~1_combout  = ( \ctrl|ea.play_user~q  & ( !\dtp|counter_time|contador [2] $ (((!\dtp|counter_time|contador [1]) # (!\dtp|counter_time|contador [0]))) ) ) # ( !\ctrl|ea.play_user~q  & ( \dtp|counter_time|contador [2] ) )

	.dataa(!\dtp|counter_time|contador [1]),
	.datab(!\dtp|counter_time|contador [0]),
	.datac(!\dtp|counter_time|contador [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctrl|ea.play_user~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_time|contador[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_time|contador[2]~1 .extended_lut = "off";
defparam \dtp|counter_time|contador[2]~1 .lut_mask = 64'h0F0F0F0F1E1E1E1E;
defparam \dtp|counter_time|contador[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N17
dffeas \dtp|counter_time|contador[2] (
	.clk(\dtp|FSM_clock|clk1Hz~q ),
	.d(gnd),
	.asdata(\dtp|counter_time|contador[2]~1_combout ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_time|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_time|contador[2] .is_wysiwyg = "true";
defparam \dtp|counter_time|contador[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N18
cyclonev_lcell_comb \dtp|counter_time|contador[3]~0 (
// Equation(s):
// \dtp|counter_time|contador[3]~0_combout  = ( \ctrl|ea.play_user~q  & ( !\dtp|counter_time|contador [3] $ (((!\dtp|counter_time|contador [1]) # ((!\dtp|counter_time|contador [2]) # (!\dtp|counter_time|contador [0])))) ) ) # ( !\ctrl|ea.play_user~q  & ( 
// \dtp|counter_time|contador [3] ) )

	.dataa(!\dtp|counter_time|contador [1]),
	.datab(!\dtp|counter_time|contador [2]),
	.datac(!\dtp|counter_time|contador [3]),
	.datad(!\dtp|counter_time|contador [0]),
	.datae(gnd),
	.dataf(!\ctrl|ea.play_user~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_time|contador[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_time|contador[3]~0 .extended_lut = "off";
defparam \dtp|counter_time|contador[3]~0 .lut_mask = 64'h0F0F0F0F0F1E0F1E;
defparam \dtp|counter_time|contador[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N14
dffeas \dtp|counter_time|contador[3] (
	.clk(\dtp|FSM_clock|clk1Hz~q ),
	.d(gnd),
	.asdata(\dtp|counter_time|contador[3]~0_combout ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_time|contador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_time|contador[3] .is_wysiwyg = "true";
defparam \dtp|counter_time|contador[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N51
cyclonev_lcell_comb \dtp|h2_decod|Equal15~0 (
// Equation(s):
// \dtp|h2_decod|Equal15~0_combout  = ( !\dtp|counter_time|contador [0] & ( (\dtp|counter_time|contador [3] & (\dtp|counter_time|contador [1] & !\dtp|counter_time|contador [2])) ) )

	.dataa(gnd),
	.datab(!\dtp|counter_time|contador [3]),
	.datac(!\dtp|counter_time|contador [1]),
	.datad(!\dtp|counter_time|contador [2]),
	.datae(gnd),
	.dataf(!\dtp|counter_time|contador [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h2_decod|Equal15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h2_decod|Equal15~0 .extended_lut = "off";
defparam \dtp|h2_decod|Equal15~0 .lut_mask = 64'h0300030000000000;
defparam \dtp|h2_decod|Equal15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N53
dffeas \dtp|counter_time|tc (
	.clk(\dtp|FSM_clock|clk1Hz~q ),
	.d(\dtp|h2_decod|Equal15~0_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_user~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_time|tc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_time|tc .is_wysiwyg = "true";
defparam \dtp|counter_time|tc .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N0
cyclonev_lcell_comb \ctrl|pe.check~0 (
// Equation(s):
// \ctrl|pe.check~0_combout  = ( \ctrl|ea.play_user~q  & ( (!\dtp|counter_time|tc~q  & \dtp|counter_user|tc~q ) ) )

	.dataa(!\dtp|counter_time|tc~q ),
	.datab(!\dtp|counter_user|tc~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctrl|ea.play_user~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl|pe.check~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl|pe.check~0 .extended_lut = "off";
defparam \ctrl|pe.check~0 .lut_mask = 64'h0000000022222222;
defparam \ctrl|pe.check~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N2
dffeas \ctrl|ea.check (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ctrl|pe.check~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|ea.check~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|ea.check .is_wysiwyg = "true";
defparam \ctrl|ea.check .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N30
cyclonev_lcell_comb \dtp|counter_round|contador[2]~1 (
// Equation(s):
// \dtp|counter_round|contador[2]~1_combout  = ( \dtp|counter_round|contador [0] & ( !\dtp|counter_round|contador [2] $ (((!\ctrl|ea.check~q ) # (!\dtp|counter_round|contador [1]))) ) ) # ( !\dtp|counter_round|contador [0] & ( \dtp|counter_round|contador [2] 
// ) )

	.dataa(gnd),
	.datab(!\ctrl|ea.check~q ),
	.datac(!\dtp|counter_round|contador [1]),
	.datad(!\dtp|counter_round|contador [2]),
	.datae(gnd),
	.dataf(!\dtp|counter_round|contador [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_round|contador[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_round|contador[2]~1 .extended_lut = "off";
defparam \dtp|counter_round|contador[2]~1 .lut_mask = 64'h00FF00FF03FC03FC;
defparam \dtp|counter_round|contador[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y32_N32
dffeas \dtp|counter_round|contador[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|counter_round|contador[2]~1_combout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_round|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_round|contador[2] .is_wysiwyg = "true";
defparam \dtp|counter_round|contador[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N27
cyclonev_lcell_comb \dtp|counter_FPGA|Equal0~1 (
// Equation(s):
// \dtp|counter_FPGA|Equal0~1_combout  = ( \dtp|counter_round|contador [3] & ( (\dtp|counter_FPGA|contador [3] & (!\dtp|counter_FPGA|contador [2] $ (\dtp|counter_round|contador [2]))) ) ) # ( !\dtp|counter_round|contador [3] & ( (!\dtp|counter_FPGA|contador 
// [3] & (!\dtp|counter_FPGA|contador [2] $ (\dtp|counter_round|contador [2]))) ) )

	.dataa(!\dtp|counter_FPGA|contador [3]),
	.datab(!\dtp|counter_FPGA|contador [2]),
	.datac(!\dtp|counter_round|contador [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|counter_round|contador [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_FPGA|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_FPGA|Equal0~1 .extended_lut = "off";
defparam \dtp|counter_FPGA|Equal0~1 .lut_mask = 64'h8282828241414141;
defparam \dtp|counter_FPGA|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N48
cyclonev_lcell_comb \dtp|counter_FPGA|Equal0~0 (
// Equation(s):
// \dtp|counter_FPGA|Equal0~0_combout  = ( \dtp|counter_round|contador [1] & ( (\dtp|counter_FPGA|contador [1] & (\dtp|counter_FPGA|Equal0~1_combout  & (!\dtp|counter_FPGA|contador [0] $ (\dtp|counter_round|contador[0]~DUPLICATE_q )))) ) ) # ( 
// !\dtp|counter_round|contador [1] & ( (!\dtp|counter_FPGA|contador [1] & (\dtp|counter_FPGA|Equal0~1_combout  & (!\dtp|counter_FPGA|contador [0] $ (\dtp|counter_round|contador[0]~DUPLICATE_q )))) ) )

	.dataa(!\dtp|counter_FPGA|contador [0]),
	.datab(!\dtp|counter_FPGA|contador [1]),
	.datac(!\dtp|counter_FPGA|Equal0~1_combout ),
	.datad(!\dtp|counter_round|contador[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\dtp|counter_round|contador [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_FPGA|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_FPGA|Equal0~0 .extended_lut = "off";
defparam \dtp|counter_FPGA|Equal0~0 .lut_mask = 64'h0804080402010201;
defparam \dtp|counter_FPGA|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y32_N50
dffeas \dtp|counter_FPGA|tc (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|counter_FPGA|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_FPGA|tc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_FPGA|tc .is_wysiwyg = "true";
defparam \dtp|counter_FPGA|tc .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N21
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y30_N19
dffeas \dtp|REG_setup|q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.setup~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|REG_setup|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|REG_setup|q[2] .is_wysiwyg = "true";
defparam \dtp|REG_setup|q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N38
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y30_N29
dffeas \dtp|REG_setup|q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.setup~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|REG_setup|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|REG_setup|q[3] .is_wysiwyg = "true";
defparam \dtp|REG_setup|q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y30_N41
dffeas \dtp|REG_setup|q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.setup~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|REG_setup|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|REG_setup|q[1] .is_wysiwyg = "true";
defparam \dtp|REG_setup|q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y30_N26
dffeas \dtp|REG_setup|q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.setup~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|REG_setup|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|REG_setup|q[0] .is_wysiwyg = "true";
defparam \dtp|REG_setup|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N27
cyclonev_lcell_comb \dtp|counter_round|Equal0~0 (
// Equation(s):
// \dtp|counter_round|Equal0~0_combout  = ( \dtp|REG_setup|q [0] & ( (\dtp|counter_round|contador [0] & (!\dtp|counter_round|contador [1] $ (\dtp|REG_setup|q [1]))) ) ) # ( !\dtp|REG_setup|q [0] & ( (!\dtp|counter_round|contador [0] & 
// (!\dtp|counter_round|contador [1] $ (\dtp|REG_setup|q [1]))) ) )

	.dataa(!\dtp|counter_round|contador [1]),
	.datab(gnd),
	.datac(!\dtp|counter_round|contador [0]),
	.datad(!\dtp|REG_setup|q [1]),
	.datae(gnd),
	.dataf(!\dtp|REG_setup|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_round|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_round|Equal0~0 .extended_lut = "off";
defparam \dtp|counter_round|Equal0~0 .lut_mask = 64'hA050A0500A050A05;
defparam \dtp|counter_round|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N39
cyclonev_lcell_comb \dtp|counter_round|Equal0~1 (
// Equation(s):
// \dtp|counter_round|Equal0~1_combout  = ( \dtp|counter_round|Equal0~0_combout  & ( (!\dtp|counter_round|contador[2]~DUPLICATE_q  & (!\dtp|REG_setup|q [2] & (!\dtp|counter_round|contador [3] $ (\dtp|REG_setup|q [3])))) # 
// (\dtp|counter_round|contador[2]~DUPLICATE_q  & (\dtp|REG_setup|q [2] & (!\dtp|counter_round|contador [3] $ (\dtp|REG_setup|q [3])))) ) )

	.dataa(!\dtp|counter_round|contador[2]~DUPLICATE_q ),
	.datab(!\dtp|counter_round|contador [3]),
	.datac(!\dtp|REG_setup|q [2]),
	.datad(!\dtp|REG_setup|q [3]),
	.datae(gnd),
	.dataf(!\dtp|counter_round|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_round|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_round|Equal0~1 .extended_lut = "off";
defparam \dtp|counter_round|Equal0~1 .lut_mask = 64'h0000000084218421;
defparam \dtp|counter_round|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y30_N41
dffeas \dtp|counter_round|tc (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|counter_round|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_round|tc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_round|tc .is_wysiwyg = "true";
defparam \dtp|counter_round|tc .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N57
cyclonev_lcell_comb \ctrl|Selector1~0 (
// Equation(s):
// \ctrl|Selector1~0_combout  = ( \dtp|counter_round|tc~q  & ( \ctrl|ea.next_round~q  & ( (!\dtp|counter_FPGA|tc~q  & (((\ctrl|ea.setup~q  & \SW[0]~input_o )) # (\ctrl|ea.play_fpga~q ))) # (\dtp|counter_FPGA|tc~q  & (((\ctrl|ea.setup~q  & \SW[0]~input_o )))) 
// ) ) ) # ( !\dtp|counter_round|tc~q  & ( \ctrl|ea.next_round~q  ) ) # ( \dtp|counter_round|tc~q  & ( !\ctrl|ea.next_round~q  & ( (!\dtp|counter_FPGA|tc~q  & (((\ctrl|ea.setup~q  & \SW[0]~input_o )) # (\ctrl|ea.play_fpga~q ))) # (\dtp|counter_FPGA|tc~q  & 
// (((\ctrl|ea.setup~q  & \SW[0]~input_o )))) ) ) ) # ( !\dtp|counter_round|tc~q  & ( !\ctrl|ea.next_round~q  & ( (!\dtp|counter_FPGA|tc~q  & (((\ctrl|ea.setup~q  & \SW[0]~input_o )) # (\ctrl|ea.play_fpga~q ))) # (\dtp|counter_FPGA|tc~q  & 
// (((\ctrl|ea.setup~q  & \SW[0]~input_o )))) ) ) )

	.dataa(!\dtp|counter_FPGA|tc~q ),
	.datab(!\ctrl|ea.play_fpga~q ),
	.datac(!\ctrl|ea.setup~q ),
	.datad(!\SW[0]~input_o ),
	.datae(!\dtp|counter_round|tc~q ),
	.dataf(!\ctrl|ea.next_round~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl|Selector1~0 .extended_lut = "off";
defparam \ctrl|Selector1~0 .lut_mask = 64'h222F222FFFFF222F;
defparam \ctrl|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N35
dffeas \ctrl|ea.play_fpga (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ctrl|Selector1~0_combout ),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|ea.play_fpga~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|ea.play_fpga .is_wysiwyg = "true";
defparam \ctrl|ea.play_fpga .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N51
cyclonev_lcell_comb \dtp|counter_FPGA|contador[1]~0 (
// Equation(s):
// \dtp|counter_FPGA|contador[1]~0_combout  = ( \ctrl|ea.play_fpga~q  & ( !\dtp|counter_FPGA|contador [1] $ (!\dtp|counter_FPGA|contador [0]) ) ) # ( !\ctrl|ea.play_fpga~q  & ( \dtp|counter_FPGA|contador [1] ) )

	.dataa(gnd),
	.datab(!\dtp|counter_FPGA|contador [1]),
	.datac(!\dtp|counter_FPGA|contador [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctrl|ea.play_fpga~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_FPGA|contador[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_FPGA|contador[1]~0 .extended_lut = "off";
defparam \dtp|counter_FPGA|contador[1]~0 .lut_mask = 64'h333333333C3C3C3C;
defparam \dtp|counter_FPGA|contador[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y32_N26
dffeas \dtp|counter_FPGA|contador[1] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|counter_FPGA|contador[1]~0_combout ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_FPGA|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_FPGA|contador[1] .is_wysiwyg = "true";
defparam \dtp|counter_FPGA|contador[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N6
cyclonev_lcell_comb \dtp|counter_FPGA|contador[3]~2 (
// Equation(s):
// \dtp|counter_FPGA|contador[3]~2_combout  = ( \dtp|counter_FPGA|contador [3] & ( \ctrl|ea.play_fpga~q  & ( (!\dtp|counter_FPGA|contador [0]) # ((!\dtp|counter_FPGA|contador [1]) # (!\dtp|counter_FPGA|contador [2])) ) ) ) # ( !\dtp|counter_FPGA|contador [3] 
// & ( \ctrl|ea.play_fpga~q  & ( (\dtp|counter_FPGA|contador [0] & (\dtp|counter_FPGA|contador [1] & \dtp|counter_FPGA|contador [2])) ) ) ) # ( \dtp|counter_FPGA|contador [3] & ( !\ctrl|ea.play_fpga~q  ) )

	.dataa(!\dtp|counter_FPGA|contador [0]),
	.datab(gnd),
	.datac(!\dtp|counter_FPGA|contador [1]),
	.datad(!\dtp|counter_FPGA|contador [2]),
	.datae(!\dtp|counter_FPGA|contador [3]),
	.dataf(!\ctrl|ea.play_fpga~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_FPGA|contador[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_FPGA|contador[3]~2 .extended_lut = "off";
defparam \dtp|counter_FPGA|contador[3]~2 .lut_mask = 64'h0000FFFF0005FFFA;
defparam \dtp|counter_FPGA|contador[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y32_N2
dffeas \dtp|counter_FPGA|contador[3] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|counter_FPGA|contador[3]~2_combout ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_FPGA|contador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_FPGA|contador[3] .is_wysiwyg = "true";
defparam \dtp|counter_FPGA|contador[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N39
cyclonev_lcell_comb \dtp|seq_mux|f[1]~1 (
// Equation(s):
// \dtp|seq_mux|f[1]~1_combout  = ( \dtp|counter_FPGA|contador [0] & ( \dtp|counter_FPGA|contador [1] & ( (!\dtp|REG_setup|q [4] & (!\dtp|REG_setup|q [5] & \dtp|counter_FPGA|contador [3])) ) ) ) # ( !\dtp|counter_FPGA|contador [0] & ( 
// \dtp|counter_FPGA|contador [1] & ( (!\dtp|REG_setup|q [4] & (!\dtp|REG_setup|q [5] & (!\dtp|counter_FPGA|contador [2] & !\dtp|counter_FPGA|contador [3]))) ) ) ) # ( \dtp|counter_FPGA|contador [0] & ( !\dtp|counter_FPGA|contador [1] & ( (\dtp|REG_setup|q 
// [4] & !\dtp|REG_setup|q [5]) ) ) ) # ( !\dtp|counter_FPGA|contador [0] & ( !\dtp|counter_FPGA|contador [1] & ( (!\dtp|REG_setup|q [4] & (!\dtp|REG_setup|q [5] & (!\dtp|counter_FPGA|contador [2] & \dtp|counter_FPGA|contador [3]))) ) ) )

	.dataa(!\dtp|REG_setup|q [4]),
	.datab(!\dtp|REG_setup|q [5]),
	.datac(!\dtp|counter_FPGA|contador [2]),
	.datad(!\dtp|counter_FPGA|contador [3]),
	.datae(!\dtp|counter_FPGA|contador [0]),
	.dataf(!\dtp|counter_FPGA|contador [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|seq_mux|f[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|seq_mux|f[1]~1 .extended_lut = "off";
defparam \dtp|seq_mux|f[1]~1 .lut_mask = 64'h0080444480000088;
defparam \dtp|seq_mux|f[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y32_N41
dffeas \dtp|reg_fpga|q[61] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|seq_mux|f[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [61]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[61] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y32_N59
dffeas \dtp|reg_fpga|q[57] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [61]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [57]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[57] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[57] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N12
cyclonev_lcell_comb \dtp|reg_fpga|q[53]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[53]~feeder_combout  = ( \dtp|reg_fpga|q [57] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_fpga|q [57]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[53]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[53]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[53]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_fpga|q[53]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y32_N14
dffeas \dtp|reg_fpga|q[53] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [53]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[53] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y32_N35
dffeas \dtp|reg_fpga|q[49] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [53]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [49]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[49] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[49] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N30
cyclonev_lcell_comb \dtp|reg_fpga|q[56]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[56]~feeder_combout  = ( \dtp|reg_fpga|q [60] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_fpga|q [60]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[56]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[56]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_fpga|q[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y32_N32
dffeas \dtp|reg_fpga|q[56] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [56]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[56] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y32_N11
dffeas \dtp|reg_fpga|q[52] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [56]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [52]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[52] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N20
dffeas \dtp|reg_fpga|q[48] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [52]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [48]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[48] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y32_N23
dffeas \dtp|reg_user|q[63] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|btn_sync|btn_3state.saida_ativa~q ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [63]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[63] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y32_N37
dffeas \dtp|reg_user|q[59] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [63]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [59]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[59] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y32_N41
dffeas \dtp|reg_user|q[55] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [59]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [55]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[55] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y32_N47
dffeas \dtp|reg_user|q[51] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [55]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [51]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[51] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N28
dffeas \dtp|reg_user|q[47] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [51]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [47]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[47] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y32_N5
dffeas \dtp|reg_user|q[60] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|btn_sync|btn0_state.saida_ativa~q ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [60]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[60] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y32_N8
dffeas \dtp|reg_user|q[56] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [60]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [56]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[56] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y32_N11
dffeas \dtp|reg_user|q[52] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [56]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [52]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[52] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N35
dffeas \dtp|reg_user|q[48] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [52]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [48]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[48] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y32_N43
dffeas \dtp|reg_user|q[61]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|btn_sync|btn1_state.saida_ativa~q ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q[61]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[61]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|reg_user|q[61]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y32_N59
dffeas \dtp|reg_user|q[57] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q[61]~DUPLICATE_q ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [57]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[57] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N7
dffeas \dtp|reg_user|q[53] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [57]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [53]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[53] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N11
dffeas \dtp|reg_user|q[49] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [53]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [49]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[49] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N42
cyclonev_lcell_comb \dtp|seq_mux|f[3]~3 (
// Equation(s):
// \dtp|seq_mux|f[3]~3_combout  = ( \dtp|counter_FPGA|contador [0] & ( \dtp|counter_FPGA|contador [1] & ( (!\dtp|REG_setup|q [5] & ((!\dtp|counter_FPGA|contador [3]) # (\dtp|REG_setup|q [4]))) ) ) ) # ( !\dtp|counter_FPGA|contador [0] & ( 
// \dtp|counter_FPGA|contador [1] & ( (!\dtp|REG_setup|q [4] & \dtp|REG_setup|q [5]) ) ) ) # ( \dtp|counter_FPGA|contador [0] & ( !\dtp|counter_FPGA|contador [1] & ( (!\dtp|REG_setup|q [4] & (!\dtp|REG_setup|q [5] & (!\dtp|counter_FPGA|contador [2] $ 
// (!\dtp|counter_FPGA|contador [3])))) ) ) ) # ( !\dtp|counter_FPGA|contador [0] & ( !\dtp|counter_FPGA|contador [1] & ( (!\dtp|REG_setup|q [4] & (((\dtp|counter_FPGA|contador [2] & \dtp|counter_FPGA|contador [3])) # (\dtp|REG_setup|q [5]))) ) ) )

	.dataa(!\dtp|REG_setup|q [4]),
	.datab(!\dtp|counter_FPGA|contador [2]),
	.datac(!\dtp|counter_FPGA|contador [3]),
	.datad(!\dtp|REG_setup|q [5]),
	.datae(!\dtp|counter_FPGA|contador [0]),
	.dataf(!\dtp|counter_FPGA|contador [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|seq_mux|f[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|seq_mux|f[3]~3 .extended_lut = "off";
defparam \dtp|seq_mux|f[3]~3 .lut_mask = 64'h02AA280000AAF500;
defparam \dtp|seq_mux|f[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y32_N44
dffeas \dtp|reg_fpga|q[63] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|seq_mux|f[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [63]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[63] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[63] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N15
cyclonev_lcell_comb \dtp|reg_fpga|q[59]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[59]~feeder_combout  = \dtp|reg_fpga|q [63]

	.dataa(!\dtp|reg_fpga|q [63]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[59]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[59]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[59]~feeder .lut_mask = 64'h5555555555555555;
defparam \dtp|reg_fpga|q[59]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y32_N17
dffeas \dtp|reg_fpga|q[59] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [59]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[59] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y32_N47
dffeas \dtp|reg_fpga|q[55] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [59]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [55]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[55] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y32_N50
dffeas \dtp|reg_fpga|q[51] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [55]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [51]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[51] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N59
dffeas \dtp|reg_fpga|q[47] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [51]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [47]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[47] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N9
cyclonev_lcell_comb \dtp|match~6 (
// Equation(s):
// \dtp|match~6_combout  = ( \dtp|reg_user|q [49] & ( \dtp|reg_fpga|q [47] & ( (\dtp|reg_fpga|q [49] & (\dtp|reg_user|q [47] & (!\dtp|reg_fpga|q [48] $ (\dtp|reg_user|q [48])))) ) ) ) # ( !\dtp|reg_user|q [49] & ( \dtp|reg_fpga|q [47] & ( (!\dtp|reg_fpga|q 
// [49] & (\dtp|reg_user|q [47] & (!\dtp|reg_fpga|q [48] $ (\dtp|reg_user|q [48])))) ) ) ) # ( \dtp|reg_user|q [49] & ( !\dtp|reg_fpga|q [47] & ( (\dtp|reg_fpga|q [49] & (!\dtp|reg_user|q [47] & (!\dtp|reg_fpga|q [48] $ (\dtp|reg_user|q [48])))) ) ) ) # ( 
// !\dtp|reg_user|q [49] & ( !\dtp|reg_fpga|q [47] & ( (!\dtp|reg_fpga|q [49] & (!\dtp|reg_user|q [47] & (!\dtp|reg_fpga|q [48] $ (\dtp|reg_user|q [48])))) ) ) )

	.dataa(!\dtp|reg_fpga|q [49]),
	.datab(!\dtp|reg_fpga|q [48]),
	.datac(!\dtp|reg_user|q [47]),
	.datad(!\dtp|reg_user|q [48]),
	.datae(!\dtp|reg_user|q [49]),
	.dataf(!\dtp|reg_fpga|q [47]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~6 .extended_lut = "off";
defparam \dtp|match~6 .lut_mask = 64'h8020401008020401;
defparam \dtp|match~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y32_N37
dffeas \dtp|reg_user|q[62] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|btn_sync|btn2_state.saida_ativa~q ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [62]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[62] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y32_N20
dffeas \dtp|reg_user|q[58] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [62]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [58]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[58] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y32_N56
dffeas \dtp|reg_user|q[54] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [58]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [54]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[54] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y32_N29
dffeas \dtp|reg_user|q[50] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [54]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [50]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[50] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N18
cyclonev_lcell_comb \dtp|seq_mux|f[2]~2 (
// Equation(s):
// \dtp|seq_mux|f[2]~2_combout  = ( !\dtp|counter_FPGA|contador [0] & ( \dtp|counter_FPGA|contador [1] & ( (!\dtp|REG_setup|q [5] & ((\dtp|counter_FPGA|contador [2]) # (\dtp|REG_setup|q [4]))) ) ) ) # ( \dtp|counter_FPGA|contador [0] & ( 
// !\dtp|counter_FPGA|contador [1] & ( (!\dtp|REG_setup|q [4] & (!\dtp|counter_FPGA|contador [2] & (!\dtp|counter_FPGA|contador [3] & !\dtp|REG_setup|q [5]))) ) ) )

	.dataa(!\dtp|REG_setup|q [4]),
	.datab(!\dtp|counter_FPGA|contador [2]),
	.datac(!\dtp|counter_FPGA|contador [3]),
	.datad(!\dtp|REG_setup|q [5]),
	.datae(!\dtp|counter_FPGA|contador [0]),
	.dataf(!\dtp|counter_FPGA|contador [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|seq_mux|f[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|seq_mux|f[2]~2 .extended_lut = "off";
defparam \dtp|seq_mux|f[2]~2 .lut_mask = 64'h0000800077000000;
defparam \dtp|seq_mux|f[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y32_N20
dffeas \dtp|reg_fpga|q[62] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|seq_mux|f[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [62]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[62] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y32_N53
dffeas \dtp|reg_fpga|q[58] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [62]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [58]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[58] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y32_N8
dffeas \dtp|reg_fpga|q[54] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [58]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [54]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[54] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y32_N23
dffeas \dtp|reg_fpga|q[50] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [54]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [50]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[50] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[50] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N54
cyclonev_lcell_comb \dtp|match~5 (
// Equation(s):
// \dtp|match~5_combout  = ( \dtp|reg_fpga|q [52] & ( \dtp|reg_fpga|q [50] & ( (\dtp|reg_user|q [50] & (\dtp|reg_user|q [52] & (!\dtp|reg_fpga|q [51] $ (\dtp|reg_user|q [51])))) ) ) ) # ( !\dtp|reg_fpga|q [52] & ( \dtp|reg_fpga|q [50] & ( (\dtp|reg_user|q 
// [50] & (!\dtp|reg_user|q [52] & (!\dtp|reg_fpga|q [51] $ (\dtp|reg_user|q [51])))) ) ) ) # ( \dtp|reg_fpga|q [52] & ( !\dtp|reg_fpga|q [50] & ( (!\dtp|reg_user|q [50] & (\dtp|reg_user|q [52] & (!\dtp|reg_fpga|q [51] $ (\dtp|reg_user|q [51])))) ) ) ) # ( 
// !\dtp|reg_fpga|q [52] & ( !\dtp|reg_fpga|q [50] & ( (!\dtp|reg_user|q [50] & (!\dtp|reg_user|q [52] & (!\dtp|reg_fpga|q [51] $ (\dtp|reg_user|q [51])))) ) ) )

	.dataa(!\dtp|reg_fpga|q [51]),
	.datab(!\dtp|reg_user|q [51]),
	.datac(!\dtp|reg_user|q [50]),
	.datad(!\dtp|reg_user|q [52]),
	.datae(!\dtp|reg_fpga|q [52]),
	.dataf(!\dtp|reg_fpga|q [50]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~5 .extended_lut = "off";
defparam \dtp|match~5 .lut_mask = 64'h9000009009000009;
defparam \dtp|match~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y32_N56
dffeas \dtp|reg_fpga|q[45] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [49]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [45]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[45] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y31_N20
dffeas \dtp|reg_fpga|q[41] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [45]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [41]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[41] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N45
cyclonev_lcell_comb \dtp|reg_fpga|q[37]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[37]~feeder_combout  = ( \dtp|reg_fpga|q [41] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_fpga|q [41]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[37]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[37]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[37]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_fpga|q[37]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y31_N47
dffeas \dtp|reg_fpga|q[37] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [37]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[37] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N21
cyclonev_lcell_comb \dtp|reg_fpga|q[44]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[44]~feeder_combout  = \dtp|reg_fpga|q [48]

	.dataa(!\dtp|reg_fpga|q [48]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[44]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[44]~feeder .lut_mask = 64'h5555555555555555;
defparam \dtp|reg_fpga|q[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y32_N23
dffeas \dtp|reg_fpga|q[44] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [44]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[44] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N47
dffeas \dtp|reg_fpga|q[40] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [44]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [40]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[40] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N48
cyclonev_lcell_comb \dtp|reg_fpga|q[36]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[36]~feeder_combout  = \dtp|reg_fpga|q [40]

	.dataa(gnd),
	.datab(!\dtp|reg_fpga|q [40]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[36]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[36]~feeder .lut_mask = 64'h3333333333333333;
defparam \dtp|reg_fpga|q[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y31_N50
dffeas \dtp|reg_fpga|q[36] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [36]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[36] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N32
dffeas \dtp|reg_user|q[45] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [49]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [45]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[45] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y31_N17
dffeas \dtp|reg_user|q[41] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [45]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [41]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[41] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N9
cyclonev_lcell_comb \dtp|reg_user|q[37]~feeder (
// Equation(s):
// \dtp|reg_user|q[37]~feeder_combout  = \dtp|reg_user|q [41]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|reg_user|q [41]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_user|q[37]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_user|q[37]~feeder .extended_lut = "off";
defparam \dtp|reg_user|q[37]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dtp|reg_user|q[37]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y31_N11
dffeas \dtp|reg_user|q[37] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|reg_user|q[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [37]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[37] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y31_N38
dffeas \dtp|reg_user|q[43] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [47]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [43]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[43] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y31_N5
dffeas \dtp|reg_user|q[39] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [43]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [39]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[39] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y31_N7
dffeas \dtp|reg_user|q[35] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [39]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [35]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[35] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N26
dffeas \dtp|reg_user|q[44] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [48]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [44]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[44] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N2
dffeas \dtp|reg_user|q[40] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [44]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [40]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[40] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y31_N41
dffeas \dtp|reg_user|q[36] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [40]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [36]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[36] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y31_N59
dffeas \dtp|reg_fpga|q[43] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [47]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [43]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[43] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[43] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y31_N39
cyclonev_lcell_comb \dtp|reg_fpga|q[39]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[39]~feeder_combout  = \dtp|reg_fpga|q [43]

	.dataa(!\dtp|reg_fpga|q [43]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[39]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[39]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[39]~feeder .lut_mask = 64'h5555555555555555;
defparam \dtp|reg_fpga|q[39]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y31_N41
dffeas \dtp|reg_fpga|q[39] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [39]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[39] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y31_N53
dffeas \dtp|reg_fpga|q[35] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [39]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [35]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[35] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N39
cyclonev_lcell_comb \dtp|match~9 (
// Equation(s):
// \dtp|match~9_combout  = ( \dtp|reg_user|q [36] & ( \dtp|reg_fpga|q [35] & ( (\dtp|reg_fpga|q [36] & (\dtp|reg_user|q [35] & (!\dtp|reg_fpga|q [37] $ (\dtp|reg_user|q [37])))) ) ) ) # ( !\dtp|reg_user|q [36] & ( \dtp|reg_fpga|q [35] & ( (!\dtp|reg_fpga|q 
// [36] & (\dtp|reg_user|q [35] & (!\dtp|reg_fpga|q [37] $ (\dtp|reg_user|q [37])))) ) ) ) # ( \dtp|reg_user|q [36] & ( !\dtp|reg_fpga|q [35] & ( (\dtp|reg_fpga|q [36] & (!\dtp|reg_user|q [35] & (!\dtp|reg_fpga|q [37] $ (\dtp|reg_user|q [37])))) ) ) ) # ( 
// !\dtp|reg_user|q [36] & ( !\dtp|reg_fpga|q [35] & ( (!\dtp|reg_fpga|q [36] & (!\dtp|reg_user|q [35] & (!\dtp|reg_fpga|q [37] $ (\dtp|reg_user|q [37])))) ) ) )

	.dataa(!\dtp|reg_fpga|q [37]),
	.datab(!\dtp|reg_fpga|q [36]),
	.datac(!\dtp|reg_user|q [37]),
	.datad(!\dtp|reg_user|q [35]),
	.datae(!\dtp|reg_user|q [36]),
	.dataf(!\dtp|reg_fpga|q [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~9 .extended_lut = "off";
defparam \dtp|match~9 .lut_mask = 64'h8400210000840021;
defparam \dtp|match~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N42
cyclonev_lcell_comb \dtp|reg_fpga|q[46]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[46]~feeder_combout  = ( \dtp|reg_fpga|q [50] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_fpga|q [50]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[46]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[46]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_fpga|q[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y32_N44
dffeas \dtp|reg_fpga|q[46] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [46]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[46] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N51
cyclonev_lcell_comb \dtp|reg_user|q[46]~feeder (
// Equation(s):
// \dtp|reg_user|q[46]~feeder_combout  = ( \dtp|reg_user|q [50] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_user|q [50]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_user|q[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_user|q[46]~feeder .extended_lut = "off";
defparam \dtp|reg_user|q[46]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_user|q[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y32_N53
dffeas \dtp|reg_user|q[46] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|reg_user|q[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [46]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[46] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N24
cyclonev_lcell_comb \dtp|match~7 (
// Equation(s):
// \dtp|match~7_combout  = ( \dtp|reg_user|q [44] & ( \dtp|reg_user|q [45] & ( (\dtp|reg_fpga|q [45] & (\dtp|reg_fpga|q [44] & (!\dtp|reg_fpga|q [46] $ (\dtp|reg_user|q [46])))) ) ) ) # ( !\dtp|reg_user|q [44] & ( \dtp|reg_user|q [45] & ( (\dtp|reg_fpga|q 
// [45] & (!\dtp|reg_fpga|q [44] & (!\dtp|reg_fpga|q [46] $ (\dtp|reg_user|q [46])))) ) ) ) # ( \dtp|reg_user|q [44] & ( !\dtp|reg_user|q [45] & ( (!\dtp|reg_fpga|q [45] & (\dtp|reg_fpga|q [44] & (!\dtp|reg_fpga|q [46] $ (\dtp|reg_user|q [46])))) ) ) ) # ( 
// !\dtp|reg_user|q [44] & ( !\dtp|reg_user|q [45] & ( (!\dtp|reg_fpga|q [45] & (!\dtp|reg_fpga|q [44] & (!\dtp|reg_fpga|q [46] $ (\dtp|reg_user|q [46])))) ) ) )

	.dataa(!\dtp|reg_fpga|q [45]),
	.datab(!\dtp|reg_fpga|q [44]),
	.datac(!\dtp|reg_fpga|q [46]),
	.datad(!\dtp|reg_user|q [46]),
	.datae(!\dtp|reg_user|q [44]),
	.dataf(!\dtp|reg_user|q [45]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~7 .extended_lut = "off";
defparam \dtp|match~7 .lut_mask = 64'h8008200240041001;
defparam \dtp|match~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N42
cyclonev_lcell_comb \dtp|reg_fpga|q[42]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[42]~feeder_combout  = \dtp|reg_fpga|q [46]

	.dataa(gnd),
	.datab(!\dtp|reg_fpga|q [46]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[42]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[42]~feeder .lut_mask = 64'h3333333333333333;
defparam \dtp|reg_fpga|q[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y31_N44
dffeas \dtp|reg_fpga|q[42] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [42]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[42] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y31_N2
dffeas \dtp|reg_user|q[42] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [46]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [42]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[42] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N0
cyclonev_lcell_comb \dtp|match~8 (
// Equation(s):
// \dtp|match~8_combout  = ( \dtp|reg_user|q [42] & ( \dtp|reg_fpga|q [41] & ( (\dtp|reg_fpga|q [42] & (\dtp|reg_user|q [41] & (!\dtp|reg_fpga|q [43] $ (\dtp|reg_user|q [43])))) ) ) ) # ( !\dtp|reg_user|q [42] & ( \dtp|reg_fpga|q [41] & ( (!\dtp|reg_fpga|q 
// [42] & (\dtp|reg_user|q [41] & (!\dtp|reg_fpga|q [43] $ (\dtp|reg_user|q [43])))) ) ) ) # ( \dtp|reg_user|q [42] & ( !\dtp|reg_fpga|q [41] & ( (\dtp|reg_fpga|q [42] & (!\dtp|reg_user|q [41] & (!\dtp|reg_fpga|q [43] $ (\dtp|reg_user|q [43])))) ) ) ) # ( 
// !\dtp|reg_user|q [42] & ( !\dtp|reg_fpga|q [41] & ( (!\dtp|reg_fpga|q [42] & (!\dtp|reg_user|q [41] & (!\dtp|reg_fpga|q [43] $ (\dtp|reg_user|q [43])))) ) ) )

	.dataa(!\dtp|reg_fpga|q [42]),
	.datab(!\dtp|reg_fpga|q [43]),
	.datac(!\dtp|reg_user|q [43]),
	.datad(!\dtp|reg_user|q [41]),
	.datae(!\dtp|reg_user|q [42]),
	.dataf(!\dtp|reg_fpga|q [41]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~8 .extended_lut = "off";
defparam \dtp|match~8 .lut_mask = 64'h8200410000820041;
defparam \dtp|match~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y31_N35
dffeas \dtp|reg_fpga|q[38] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [42]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [38]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[38] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N50
dffeas \dtp|reg_user|q[38]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [42]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q[38]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[38]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|reg_user|q[38]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y31_N4
dffeas \dtp|reg_user|q[39]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [43]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q[39]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[39]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|reg_user|q[39]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y32_N0
cyclonev_lcell_comb \dtp|match~10 (
// Equation(s):
// \dtp|match~10_combout  = ( \dtp|reg_user|q [40] & ( \dtp|reg_fpga|q [40] & ( (!\dtp|reg_fpga|q [39] & (!\dtp|reg_user|q[39]~DUPLICATE_q  & (!\dtp|reg_fpga|q [38] $ (\dtp|reg_user|q[38]~DUPLICATE_q )))) # (\dtp|reg_fpga|q [39] & 
// (\dtp|reg_user|q[39]~DUPLICATE_q  & (!\dtp|reg_fpga|q [38] $ (\dtp|reg_user|q[38]~DUPLICATE_q )))) ) ) ) # ( !\dtp|reg_user|q [40] & ( !\dtp|reg_fpga|q [40] & ( (!\dtp|reg_fpga|q [39] & (!\dtp|reg_user|q[39]~DUPLICATE_q  & (!\dtp|reg_fpga|q [38] $ 
// (\dtp|reg_user|q[38]~DUPLICATE_q )))) # (\dtp|reg_fpga|q [39] & (\dtp|reg_user|q[39]~DUPLICATE_q  & (!\dtp|reg_fpga|q [38] $ (\dtp|reg_user|q[38]~DUPLICATE_q )))) ) ) )

	.dataa(!\dtp|reg_fpga|q [39]),
	.datab(!\dtp|reg_fpga|q [38]),
	.datac(!\dtp|reg_user|q[38]~DUPLICATE_q ),
	.datad(!\dtp|reg_user|q[39]~DUPLICATE_q ),
	.datae(!\dtp|reg_user|q [40]),
	.dataf(!\dtp|reg_fpga|q [40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~10 .extended_lut = "off";
defparam \dtp|match~10 .lut_mask = 64'h8241000000008241;
defparam \dtp|match~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N6
cyclonev_lcell_comb \dtp|match~11 (
// Equation(s):
// \dtp|match~11_combout  = ( \dtp|match~8_combout  & ( \dtp|match~10_combout  & ( (\dtp|match~6_combout  & (\dtp|match~5_combout  & (\dtp|match~9_combout  & \dtp|match~7_combout ))) ) ) )

	.dataa(!\dtp|match~6_combout ),
	.datab(!\dtp|match~5_combout ),
	.datac(!\dtp|match~9_combout ),
	.datad(!\dtp|match~7_combout ),
	.datae(!\dtp|match~8_combout ),
	.dataf(!\dtp|match~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~11 .extended_lut = "off";
defparam \dtp|match~11 .lut_mask = 64'h0000000000000001;
defparam \dtp|match~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N0
cyclonev_lcell_comb \dtp|match~2 (
// Equation(s):
// \dtp|match~2_combout  = ( \dtp|reg_fpga|q [55] & ( \dtp|reg_fpga|q [53] & ( (\dtp|reg_user|q [53] & (\dtp|reg_user|q [55] & (!\dtp|reg_fpga|q [54] $ (\dtp|reg_user|q [54])))) ) ) ) # ( !\dtp|reg_fpga|q [55] & ( \dtp|reg_fpga|q [53] & ( (\dtp|reg_user|q 
// [53] & (!\dtp|reg_user|q [55] & (!\dtp|reg_fpga|q [54] $ (\dtp|reg_user|q [54])))) ) ) ) # ( \dtp|reg_fpga|q [55] & ( !\dtp|reg_fpga|q [53] & ( (!\dtp|reg_user|q [53] & (\dtp|reg_user|q [55] & (!\dtp|reg_fpga|q [54] $ (\dtp|reg_user|q [54])))) ) ) ) # ( 
// !\dtp|reg_fpga|q [55] & ( !\dtp|reg_fpga|q [53] & ( (!\dtp|reg_user|q [53] & (!\dtp|reg_user|q [55] & (!\dtp|reg_fpga|q [54] $ (\dtp|reg_user|q [54])))) ) ) )

	.dataa(!\dtp|reg_fpga|q [54]),
	.datab(!\dtp|reg_user|q [53]),
	.datac(!\dtp|reg_user|q [54]),
	.datad(!\dtp|reg_user|q [55]),
	.datae(!\dtp|reg_fpga|q [55]),
	.dataf(!\dtp|reg_fpga|q [53]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~2 .extended_lut = "off";
defparam \dtp|match~2 .lut_mask = 64'h8400008421000021;
defparam \dtp|match~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N39
cyclonev_lcell_comb \dtp|match~0 (
// Equation(s):
// \dtp|match~0_combout  = ( \dtp|reg_fpga|q [63] & ( \dtp|reg_fpga|q [62] & ( (\dtp|reg_user|q [63] & \dtp|reg_user|q [62]) ) ) ) # ( !\dtp|reg_fpga|q [63] & ( \dtp|reg_fpga|q [62] & ( (!\dtp|reg_user|q [63] & \dtp|reg_user|q [62]) ) ) ) # ( \dtp|reg_fpga|q 
// [63] & ( !\dtp|reg_fpga|q [62] & ( (\dtp|reg_user|q [63] & !\dtp|reg_user|q [62]) ) ) ) # ( !\dtp|reg_fpga|q [63] & ( !\dtp|reg_fpga|q [62] & ( (!\dtp|reg_user|q [63] & !\dtp|reg_user|q [62]) ) ) )

	.dataa(!\dtp|reg_user|q [63]),
	.datab(gnd),
	.datac(!\dtp|reg_user|q [62]),
	.datad(gnd),
	.datae(!\dtp|reg_fpga|q [63]),
	.dataf(!\dtp|reg_fpga|q [62]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~0 .extended_lut = "off";
defparam \dtp|match~0 .lut_mask = 64'hA0A050500A0A0505;
defparam \dtp|match~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N24
cyclonev_lcell_comb \dtp|match~3 (
// Equation(s):
// \dtp|match~3_combout  = ( \dtp|reg_user|q [57] & ( \dtp|reg_user|q [56] & ( (\dtp|reg_fpga|q [56] & \dtp|reg_fpga|q [57]) ) ) ) # ( !\dtp|reg_user|q [57] & ( \dtp|reg_user|q [56] & ( (\dtp|reg_fpga|q [56] & !\dtp|reg_fpga|q [57]) ) ) ) # ( \dtp|reg_user|q 
// [57] & ( !\dtp|reg_user|q [56] & ( (!\dtp|reg_fpga|q [56] & \dtp|reg_fpga|q [57]) ) ) ) # ( !\dtp|reg_user|q [57] & ( !\dtp|reg_user|q [56] & ( (!\dtp|reg_fpga|q [56] & !\dtp|reg_fpga|q [57]) ) ) )

	.dataa(!\dtp|reg_fpga|q [56]),
	.datab(!\dtp|reg_fpga|q [57]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dtp|reg_user|q [57]),
	.dataf(!\dtp|reg_user|q [56]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~3 .extended_lut = "off";
defparam \dtp|match~3 .lut_mask = 64'h8888222244441111;
defparam \dtp|match~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y32_N44
dffeas \dtp|reg_user|q[61] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|btn_sync|btn1_state.saida_ativa~q ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [61]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[61] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y32_N38
dffeas \dtp|reg_user|q[59]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [63]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q[59]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[59]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|reg_user|q[59]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N45
cyclonev_lcell_comb \dtp|match~1 (
// Equation(s):
// \dtp|match~1_combout  = ( \dtp|reg_user|q[59]~DUPLICATE_q  & ( \dtp|reg_fpga|q [60] & ( (\dtp|reg_fpga|q [59] & (\dtp|reg_user|q [60] & (!\dtp|reg_fpga|q [61] $ (\dtp|reg_user|q [61])))) ) ) ) # ( !\dtp|reg_user|q[59]~DUPLICATE_q  & ( \dtp|reg_fpga|q [60] 
// & ( (!\dtp|reg_fpga|q [59] & (\dtp|reg_user|q [60] & (!\dtp|reg_fpga|q [61] $ (\dtp|reg_user|q [61])))) ) ) ) # ( \dtp|reg_user|q[59]~DUPLICATE_q  & ( !\dtp|reg_fpga|q [60] & ( (\dtp|reg_fpga|q [59] & (!\dtp|reg_user|q [60] & (!\dtp|reg_fpga|q [61] $ 
// (\dtp|reg_user|q [61])))) ) ) ) # ( !\dtp|reg_user|q[59]~DUPLICATE_q  & ( !\dtp|reg_fpga|q [60] & ( (!\dtp|reg_fpga|q [59] & (!\dtp|reg_user|q [60] & (!\dtp|reg_fpga|q [61] $ (\dtp|reg_user|q [61])))) ) ) )

	.dataa(!\dtp|reg_fpga|q [61]),
	.datab(!\dtp|reg_fpga|q [59]),
	.datac(!\dtp|reg_user|q [61]),
	.datad(!\dtp|reg_user|q [60]),
	.datae(!\dtp|reg_user|q[59]~DUPLICATE_q ),
	.dataf(!\dtp|reg_fpga|q [60]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~1 .extended_lut = "off";
defparam \dtp|match~1 .lut_mask = 64'h8400210000840021;
defparam \dtp|match~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y32_N18
cyclonev_lcell_comb \dtp|match~4 (
// Equation(s):
// \dtp|match~4_combout  = ( \dtp|reg_user|q [58] & ( \dtp|match~1_combout  & ( (\dtp|match~2_combout  & (\dtp|match~0_combout  & (\dtp|reg_fpga|q [58] & \dtp|match~3_combout ))) ) ) ) # ( !\dtp|reg_user|q [58] & ( \dtp|match~1_combout  & ( 
// (\dtp|match~2_combout  & (\dtp|match~0_combout  & (!\dtp|reg_fpga|q [58] & \dtp|match~3_combout ))) ) ) )

	.dataa(!\dtp|match~2_combout ),
	.datab(!\dtp|match~0_combout ),
	.datac(!\dtp|reg_fpga|q [58]),
	.datad(!\dtp|match~3_combout ),
	.datae(!\dtp|reg_user|q [58]),
	.dataf(!\dtp|match~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~4 .extended_lut = "off";
defparam \dtp|match~4 .lut_mask = 64'h0000000000100001;
defparam \dtp|match~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y29_N41
dffeas \dtp|reg_fpga|q[34] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [38]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [34]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[34] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y32_N49
dffeas \dtp|reg_user|q[38] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [42]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [38]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[38] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y30_N4
dffeas \dtp|reg_user|q[34] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [38]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [34]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[34] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y31_N46
dffeas \dtp|reg_user|q[32] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [36]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [32]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[32] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[32] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y29_N9
cyclonev_lcell_comb \dtp|reg_user|q[33]~feeder (
// Equation(s):
// \dtp|reg_user|q[33]~feeder_combout  = ( \dtp|reg_user|q [37] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_user|q [37]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_user|q[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_user|q[33]~feeder .extended_lut = "off";
defparam \dtp|reg_user|q[33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_user|q[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y29_N10
dffeas \dtp|reg_user|q[33] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|reg_user|q[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [33]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[33] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N6
cyclonev_lcell_comb \dtp|reg_fpga|q[33]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[33]~feeder_combout  = \dtp|reg_fpga|q [37]

	.dataa(!\dtp|reg_fpga|q [37]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[33]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[33]~feeder .lut_mask = 64'h5555555555555555;
defparam \dtp|reg_fpga|q[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y29_N8
dffeas \dtp|reg_fpga|q[33] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [33]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[33] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y29_N26
dffeas \dtp|reg_fpga|q[32] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [36]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [32]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[32] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N0
cyclonev_lcell_comb \dtp|match~19 (
// Equation(s):
// \dtp|match~19_combout  = ( \dtp|reg_fpga|q [33] & ( \dtp|reg_fpga|q [32] & ( (\dtp|reg_user|q [32] & (\dtp|reg_user|q [33] & (!\dtp|reg_fpga|q [34] $ (\dtp|reg_user|q [34])))) ) ) ) # ( !\dtp|reg_fpga|q [33] & ( \dtp|reg_fpga|q [32] & ( (\dtp|reg_user|q 
// [32] & (!\dtp|reg_user|q [33] & (!\dtp|reg_fpga|q [34] $ (\dtp|reg_user|q [34])))) ) ) ) # ( \dtp|reg_fpga|q [33] & ( !\dtp|reg_fpga|q [32] & ( (!\dtp|reg_user|q [32] & (\dtp|reg_user|q [33] & (!\dtp|reg_fpga|q [34] $ (\dtp|reg_user|q [34])))) ) ) ) # ( 
// !\dtp|reg_fpga|q [33] & ( !\dtp|reg_fpga|q [32] & ( (!\dtp|reg_user|q [32] & (!\dtp|reg_user|q [33] & (!\dtp|reg_fpga|q [34] $ (\dtp|reg_user|q [34])))) ) ) )

	.dataa(!\dtp|reg_fpga|q [34]),
	.datab(!\dtp|reg_user|q [34]),
	.datac(!\dtp|reg_user|q [32]),
	.datad(!\dtp|reg_user|q [33]),
	.datae(!\dtp|reg_fpga|q [33]),
	.dataf(!\dtp|reg_fpga|q [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~19 .extended_lut = "off";
defparam \dtp|match~19 .lut_mask = 64'h9000009009000009;
defparam \dtp|match~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N21
cyclonev_lcell_comb \dtp|reg_fpga|q[30]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[30]~feeder_combout  = ( \dtp|reg_fpga|q [34] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_fpga|q [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[30]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_fpga|q[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y31_N23
dffeas \dtp|reg_fpga|q[30] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[30] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y30_N36
cyclonev_lcell_comb \dtp|reg_fpga|q[26]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[26]~feeder_combout  = \dtp|reg_fpga|q [30]

	.dataa(gnd),
	.datab(!\dtp|reg_fpga|q [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[26]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[26]~feeder .lut_mask = 64'h3333333333333333;
defparam \dtp|reg_fpga|q[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y30_N38
dffeas \dtp|reg_fpga|q[26] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[26] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N21
cyclonev_lcell_comb \dtp|reg_fpga|q[22]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[22]~feeder_combout  = ( \dtp|reg_fpga|q [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_fpga|q [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[22]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_fpga|q[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y29_N23
dffeas \dtp|reg_fpga|q[22] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[22] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y30_N48
cyclonev_lcell_comb \dtp|reg_fpga|q[18]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[18]~feeder_combout  = \dtp|reg_fpga|q [22]

	.dataa(gnd),
	.datab(!\dtp|reg_fpga|q [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[18]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[18]~feeder .lut_mask = 64'h3333333333333333;
defparam \dtp|reg_fpga|q[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y30_N50
dffeas \dtp|reg_fpga|q[18] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[18] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y29_N21
cyclonev_lcell_comb \dtp|reg_fpga|q[14]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[14]~feeder_combout  = ( \dtp|reg_fpga|q [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_fpga|q [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[14]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_fpga|q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y29_N23
dffeas \dtp|reg_fpga|q[14] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[14] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N54
cyclonev_lcell_comb \dtp|reg_fpga|q[10]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[10]~feeder_combout  = ( \dtp|reg_fpga|q [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_fpga|q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[10]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_fpga|q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y31_N56
dffeas \dtp|reg_fpga|q[10] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[10] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y31_N32
dffeas \dtp|reg_fpga|q[6] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [10]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[6] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y31_N56
dffeas \dtp|reg_fpga|q[29] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [33]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[29] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y29_N34
dffeas \dtp|reg_fpga|q[25] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [29]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[25] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y29_N32
dffeas \dtp|reg_fpga|q[21] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [25]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[21] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y30_N59
dffeas \dtp|reg_fpga|q[17] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [21]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[17] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N48
cyclonev_lcell_comb \dtp|reg_fpga|q[13]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[13]~feeder_combout  = \dtp|reg_fpga|q [17]

	.dataa(!\dtp|reg_fpga|q [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[13]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \dtp|reg_fpga|q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y31_N50
dffeas \dtp|reg_fpga|q[13] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[13] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N24
cyclonev_lcell_comb \dtp|reg_fpga|q[9]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[9]~feeder_combout  = ( \dtp|reg_fpga|q [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_fpga|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[9]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_fpga|q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y31_N26
dffeas \dtp|reg_fpga|q[9] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[9] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y31_N53
dffeas \dtp|reg_fpga|q[5] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [9]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[5] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y31_N14
dffeas \dtp|reg_user|q[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [34]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[30] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y30_N10
dffeas \dtp|reg_user|q[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [30]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[26] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y29_N47
dffeas \dtp|reg_user|q[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [26]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[22] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y30_N35
dffeas \dtp|reg_user|q[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [22]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[18] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y29_N40
dffeas \dtp|reg_user|q[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [18]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[14]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|reg_user|q[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y31_N50
dffeas \dtp|reg_user|q[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q[14]~DUPLICATE_q ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[10]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|reg_user|q[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y31_N41
dffeas \dtp|reg_user|q[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q[10]~DUPLICATE_q ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[6] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y31_N10
dffeas \dtp|reg_user|q[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [33]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[29] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y29_N6
cyclonev_lcell_comb \dtp|reg_user|q[25]~feeder (
// Equation(s):
// \dtp|reg_user|q[25]~feeder_combout  = ( \dtp|reg_user|q [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_user|q [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_user|q[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_user|q[25]~feeder .extended_lut = "off";
defparam \dtp|reg_user|q[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_user|q[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y29_N7
dffeas \dtp|reg_user|q[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|reg_user|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[25] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y29_N17
dffeas \dtp|reg_user|q[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [25]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[21] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y30_N17
dffeas \dtp|reg_user|q[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [21]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[17] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y31_N14
dffeas \dtp|reg_user|q[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [17]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[13] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y31_N11
dffeas \dtp|reg_user|q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [13]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[9] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y31_N2
dffeas \dtp|reg_user|q[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [9]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[5] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N6
cyclonev_lcell_comb \dtp|reg_user|q[31]~feeder (
// Equation(s):
// \dtp|reg_user|q[31]~feeder_combout  = \dtp|reg_user|q [35]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|reg_user|q [35]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_user|q[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_user|q[31]~feeder .extended_lut = "off";
defparam \dtp|reg_user|q[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dtp|reg_user|q[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y31_N8
dffeas \dtp|reg_user|q[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|reg_user|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[31] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y30_N30
cyclonev_lcell_comb \dtp|reg_user|q[27]~feeder (
// Equation(s):
// \dtp|reg_user|q[27]~feeder_combout  = ( \dtp|reg_user|q [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_user|q [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_user|q[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_user|q[27]~feeder .extended_lut = "off";
defparam \dtp|reg_user|q[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_user|q[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y30_N31
dffeas \dtp|reg_user|q[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|reg_user|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[27] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y29_N17
dffeas \dtp|reg_user|q[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [27]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[23] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y30_N12
cyclonev_lcell_comb \dtp|reg_user|q[19]~feeder (
// Equation(s):
// \dtp|reg_user|q[19]~feeder_combout  = ( \dtp|reg_user|q [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_user|q [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_user|q[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_user|q[19]~feeder .extended_lut = "off";
defparam \dtp|reg_user|q[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_user|q[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y30_N14
dffeas \dtp|reg_user|q[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|reg_user|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[19] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y29_N0
cyclonev_lcell_comb \dtp|reg_user|q[15]~feeder (
// Equation(s):
// \dtp|reg_user|q[15]~feeder_combout  = ( \dtp|reg_user|q [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_user|q [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_user|q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_user|q[15]~feeder .extended_lut = "off";
defparam \dtp|reg_user|q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_user|q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y29_N2
dffeas \dtp|reg_user|q[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|reg_user|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[15] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y31_N17
dffeas \dtp|reg_user|q[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [15]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[11] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y31_N5
dffeas \dtp|reg_user|q[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [11]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[7] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y31_N26
dffeas \dtp|reg_fpga|q[31] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [35]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[31] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y30_N27
cyclonev_lcell_comb \dtp|reg_fpga|q[27]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[27]~feeder_combout  = ( \dtp|reg_fpga|q [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_fpga|q [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[27]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_fpga|q[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y30_N29
dffeas \dtp|reg_fpga|q[27] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[27] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y29_N54
cyclonev_lcell_comb \dtp|reg_fpga|q[23]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[23]~feeder_combout  = \dtp|reg_fpga|q [27]

	.dataa(gnd),
	.datab(!\dtp|reg_fpga|q [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[23]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[23]~feeder .lut_mask = 64'h3333333333333333;
defparam \dtp|reg_fpga|q[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y29_N55
dffeas \dtp|reg_fpga|q[23] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[23] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y30_N45
cyclonev_lcell_comb \dtp|reg_fpga|q[19]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[19]~feeder_combout  = \dtp|reg_fpga|q [23]

	.dataa(!\dtp|reg_fpga|q [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[19]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[19]~feeder .lut_mask = 64'h5555555555555555;
defparam \dtp|reg_fpga|q[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y30_N47
dffeas \dtp|reg_fpga|q[19] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[19] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y29_N42
cyclonev_lcell_comb \dtp|reg_fpga|q[15]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[15]~feeder_combout  = \dtp|reg_fpga|q [19]

	.dataa(!\dtp|reg_fpga|q [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[15]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \dtp|reg_fpga|q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y29_N44
dffeas \dtp|reg_fpga|q[15] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[15] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N18
cyclonev_lcell_comb \dtp|reg_fpga|q[11]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[11]~feeder_combout  = \dtp|reg_fpga|q [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|reg_fpga|q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[11]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dtp|reg_fpga|q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y31_N20
dffeas \dtp|reg_fpga|q[11] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[11] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y31_N23
dffeas \dtp|reg_fpga|q[7] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [11]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[7] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N15
cyclonev_lcell_comb \dtp|match~15 (
// Equation(s):
// \dtp|match~15_combout  = ( \dtp|reg_user|q [7] & ( \dtp|reg_fpga|q [7] & ( (!\dtp|reg_fpga|q [6] & (!\dtp|reg_user|q [6] & (!\dtp|reg_fpga|q [5] $ (\dtp|reg_user|q [5])))) # (\dtp|reg_fpga|q [6] & (\dtp|reg_user|q [6] & (!\dtp|reg_fpga|q [5] $ 
// (\dtp|reg_user|q [5])))) ) ) ) # ( !\dtp|reg_user|q [7] & ( !\dtp|reg_fpga|q [7] & ( (!\dtp|reg_fpga|q [6] & (!\dtp|reg_user|q [6] & (!\dtp|reg_fpga|q [5] $ (\dtp|reg_user|q [5])))) # (\dtp|reg_fpga|q [6] & (\dtp|reg_user|q [6] & (!\dtp|reg_fpga|q [5] $ 
// (\dtp|reg_user|q [5])))) ) ) )

	.dataa(!\dtp|reg_fpga|q [6]),
	.datab(!\dtp|reg_fpga|q [5]),
	.datac(!\dtp|reg_user|q [6]),
	.datad(!\dtp|reg_user|q [5]),
	.datae(!\dtp|reg_user|q [7]),
	.dataf(!\dtp|reg_fpga|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~15 .extended_lut = "off";
defparam \dtp|match~15 .lut_mask = 64'h8421000000008421;
defparam \dtp|match~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N44
dffeas \dtp|reg_user|q[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [32]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[28] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y29_N29
dffeas \dtp|reg_user|q[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [28]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[24] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y29_N52
dffeas \dtp|reg_user|q[20]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [24]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[20]~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|reg_user|q[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y29_N53
dffeas \dtp|reg_user|q[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q[20]~DUPLICATE_q ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[16] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y31_N38
dffeas \dtp|reg_user|q[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [16]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[12] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y31_N47
dffeas \dtp|reg_user|q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [12]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[8] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y31_N49
dffeas \dtp|reg_user|q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q[14]~DUPLICATE_q ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[10] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y30_N18
cyclonev_lcell_comb \dtp|reg_fpga|q[28]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[28]~feeder_combout  = \dtp|reg_fpga|q [32]

	.dataa(gnd),
	.datab(!\dtp|reg_fpga|q [32]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[28]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[28]~feeder .lut_mask = 64'h3333333333333333;
defparam \dtp|reg_fpga|q[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y30_N20
dffeas \dtp|reg_fpga|q[28] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[28] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y29_N18
cyclonev_lcell_comb \dtp|reg_fpga|q[24]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[24]~feeder_combout  = \dtp|reg_fpga|q [28]

	.dataa(gnd),
	.datab(!\dtp|reg_fpga|q [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[24]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[24]~feeder .lut_mask = 64'h3333333333333333;
defparam \dtp|reg_fpga|q[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y29_N20
dffeas \dtp|reg_fpga|q[24] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[24] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N57
cyclonev_lcell_comb \dtp|reg_fpga|q[20]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[20]~feeder_combout  = ( \dtp|reg_fpga|q [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_fpga|q [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[20]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_fpga|q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y29_N59
dffeas \dtp|reg_fpga|q[20] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[20] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y29_N45
cyclonev_lcell_comb \dtp|reg_fpga|q[16]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[16]~feeder_combout  = ( \dtp|reg_fpga|q [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_fpga|q [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[16]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_fpga|q[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y29_N47
dffeas \dtp|reg_fpga|q[16] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[16] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N57
cyclonev_lcell_comb \dtp|reg_fpga|q[12]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[12]~feeder_combout  = \dtp|reg_fpga|q [16]

	.dataa(!\dtp|reg_fpga|q [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[12]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \dtp|reg_fpga|q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y31_N59
dffeas \dtp|reg_fpga|q[12] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[12] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y31_N29
dffeas \dtp|reg_fpga|q[8] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [12]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[8] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N42
cyclonev_lcell_comb \dtp|match~14 (
// Equation(s):
// \dtp|match~14_combout  = ( \dtp|reg_user|q [10] & ( \dtp|reg_fpga|q [8] & ( (\dtp|reg_fpga|q [10] & (\dtp|reg_user|q [8] & (!\dtp|reg_fpga|q [9] $ (\dtp|reg_user|q [9])))) ) ) ) # ( !\dtp|reg_user|q [10] & ( \dtp|reg_fpga|q [8] & ( (!\dtp|reg_fpga|q [10] 
// & (\dtp|reg_user|q [8] & (!\dtp|reg_fpga|q [9] $ (\dtp|reg_user|q [9])))) ) ) ) # ( \dtp|reg_user|q [10] & ( !\dtp|reg_fpga|q [8] & ( (\dtp|reg_fpga|q [10] & (!\dtp|reg_user|q [8] & (!\dtp|reg_fpga|q [9] $ (\dtp|reg_user|q [9])))) ) ) ) # ( 
// !\dtp|reg_user|q [10] & ( !\dtp|reg_fpga|q [8] & ( (!\dtp|reg_fpga|q [10] & (!\dtp|reg_user|q [8] & (!\dtp|reg_fpga|q [9] $ (\dtp|reg_user|q [9])))) ) ) )

	.dataa(!\dtp|reg_fpga|q [9]),
	.datab(!\dtp|reg_fpga|q [10]),
	.datac(!\dtp|reg_user|q [8]),
	.datad(!\dtp|reg_user|q [9]),
	.datae(!\dtp|reg_user|q [10]),
	.dataf(!\dtp|reg_fpga|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~14 .extended_lut = "off";
defparam \dtp|match~14 .lut_mask = 64'h8040201008040201;
defparam \dtp|match~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y29_N41
dffeas \dtp|reg_user|q[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [18]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[14] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y29_N36
cyclonev_lcell_comb \dtp|match~12 (
// Equation(s):
// \dtp|match~12_combout  = ( \dtp|reg_user|q [15] & ( \dtp|reg_user|q [16] & ( (\dtp|reg_fpga|q [16] & (\dtp|reg_fpga|q [15] & (!\dtp|reg_fpga|q [14] $ (\dtp|reg_user|q [14])))) ) ) ) # ( !\dtp|reg_user|q [15] & ( \dtp|reg_user|q [16] & ( (\dtp|reg_fpga|q 
// [16] & (!\dtp|reg_fpga|q [15] & (!\dtp|reg_fpga|q [14] $ (\dtp|reg_user|q [14])))) ) ) ) # ( \dtp|reg_user|q [15] & ( !\dtp|reg_user|q [16] & ( (!\dtp|reg_fpga|q [16] & (\dtp|reg_fpga|q [15] & (!\dtp|reg_fpga|q [14] $ (\dtp|reg_user|q [14])))) ) ) ) # ( 
// !\dtp|reg_user|q [15] & ( !\dtp|reg_user|q [16] & ( (!\dtp|reg_fpga|q [16] & (!\dtp|reg_fpga|q [15] & (!\dtp|reg_fpga|q [14] $ (\dtp|reg_user|q [14])))) ) ) )

	.dataa(!\dtp|reg_fpga|q [16]),
	.datab(!\dtp|reg_fpga|q [14]),
	.datac(!\dtp|reg_fpga|q [15]),
	.datad(!\dtp|reg_user|q [14]),
	.datae(!\dtp|reg_user|q [15]),
	.dataf(!\dtp|reg_user|q [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~12 .extended_lut = "off";
defparam \dtp|match~12 .lut_mask = 64'h8020080240100401;
defparam \dtp|match~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N15
cyclonev_lcell_comb \dtp|reg_fpga|q[2]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[2]~feeder_combout  = ( \dtp|reg_fpga|q [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_fpga|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[2]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_fpga|q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N16
dffeas \dtp|reg_fpga|q[2] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[2] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y31_N22
dffeas \dtp|reg_fpga|q[3] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|reg_fpga|q [7]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[3] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y31_N41
dffeas \dtp|reg_user|q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [6]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[2] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N21
cyclonev_lcell_comb \dtp|reg_fpga|q[4]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[4]~feeder_combout  = ( \dtp|reg_fpga|q [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_fpga|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[4]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_fpga|q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N23
dffeas \dtp|reg_fpga|q[4] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[4] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y31_N38
dffeas \dtp|reg_user|q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [8]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[4] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y31_N11
dffeas \dtp|reg_user|q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [7]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[3] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N3
cyclonev_lcell_comb \dtp|match~17 (
// Equation(s):
// \dtp|match~17_combout  = ( \dtp|reg_user|q [4] & ( \dtp|reg_user|q [3] & ( (\dtp|reg_fpga|q [3] & (\dtp|reg_fpga|q [4] & (!\dtp|reg_fpga|q [2] $ (\dtp|reg_user|q [2])))) ) ) ) # ( !\dtp|reg_user|q [4] & ( \dtp|reg_user|q [3] & ( (\dtp|reg_fpga|q [3] & 
// (!\dtp|reg_fpga|q [4] & (!\dtp|reg_fpga|q [2] $ (\dtp|reg_user|q [2])))) ) ) ) # ( \dtp|reg_user|q [4] & ( !\dtp|reg_user|q [3] & ( (!\dtp|reg_fpga|q [3] & (\dtp|reg_fpga|q [4] & (!\dtp|reg_fpga|q [2] $ (\dtp|reg_user|q [2])))) ) ) ) # ( !\dtp|reg_user|q 
// [4] & ( !\dtp|reg_user|q [3] & ( (!\dtp|reg_fpga|q [3] & (!\dtp|reg_fpga|q [4] & (!\dtp|reg_fpga|q [2] $ (\dtp|reg_user|q [2])))) ) ) )

	.dataa(!\dtp|reg_fpga|q [2]),
	.datab(!\dtp|reg_fpga|q [3]),
	.datac(!\dtp|reg_user|q [2]),
	.datad(!\dtp|reg_fpga|q [4]),
	.datae(!\dtp|reg_user|q [4]),
	.dataf(!\dtp|reg_user|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~17 .extended_lut = "off";
defparam \dtp|match~17 .lut_mask = 64'h8400008421000021;
defparam \dtp|match~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N18
cyclonev_lcell_comb \dtp|reg_fpga|q[1]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[1]~feeder_combout  = ( \dtp|reg_fpga|q [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_fpga|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[1]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_fpga|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N20
dffeas \dtp|reg_fpga|q[1] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[1] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y31_N12
cyclonev_lcell_comb \dtp|reg_fpga|q[0]~feeder (
// Equation(s):
// \dtp|reg_fpga|q[0]~feeder_combout  = ( \dtp|reg_fpga|q [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|reg_fpga|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|reg_fpga|q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|reg_fpga|q[0]~feeder .extended_lut = "off";
defparam \dtp|reg_fpga|q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dtp|reg_fpga|q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y31_N14
dffeas \dtp|reg_fpga|q[0] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|reg_fpga|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[0] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y31_N34
dffeas \dtp|reg_user|q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [4]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[0] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y31_N8
dffeas \dtp|reg_user|q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [5]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[1] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N9
cyclonev_lcell_comb \dtp|match~16 (
// Equation(s):
// \dtp|match~16_combout  = ( \dtp|counter_user|tc~q  & ( \dtp|reg_user|q [1] & ( (\dtp|reg_fpga|q [1] & (!\dtp|reg_fpga|q [0] $ (\dtp|reg_user|q [0]))) ) ) ) # ( \dtp|counter_user|tc~q  & ( !\dtp|reg_user|q [1] & ( (!\dtp|reg_fpga|q [1] & (!\dtp|reg_fpga|q 
// [0] $ (\dtp|reg_user|q [0]))) ) ) )

	.dataa(!\dtp|reg_fpga|q [1]),
	.datab(!\dtp|reg_fpga|q [0]),
	.datac(!\dtp|reg_user|q [0]),
	.datad(gnd),
	.datae(!\dtp|counter_user|tc~q ),
	.dataf(!\dtp|reg_user|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~16 .extended_lut = "off";
defparam \dtp|match~16 .lut_mask = 64'h0000828200004141;
defparam \dtp|match~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N36
cyclonev_lcell_comb \dtp|match~13 (
// Equation(s):
// \dtp|match~13_combout  = ( \dtp|reg_user|q [12] & ( \dtp|reg_fpga|q [13] & ( (\dtp|reg_fpga|q [12] & (\dtp|reg_user|q [13] & (!\dtp|reg_fpga|q [11] $ (\dtp|reg_user|q [11])))) ) ) ) # ( !\dtp|reg_user|q [12] & ( \dtp|reg_fpga|q [13] & ( (!\dtp|reg_fpga|q 
// [12] & (\dtp|reg_user|q [13] & (!\dtp|reg_fpga|q [11] $ (\dtp|reg_user|q [11])))) ) ) ) # ( \dtp|reg_user|q [12] & ( !\dtp|reg_fpga|q [13] & ( (\dtp|reg_fpga|q [12] & (!\dtp|reg_user|q [13] & (!\dtp|reg_fpga|q [11] $ (\dtp|reg_user|q [11])))) ) ) ) # ( 
// !\dtp|reg_user|q [12] & ( !\dtp|reg_fpga|q [13] & ( (!\dtp|reg_fpga|q [12] & (!\dtp|reg_user|q [13] & (!\dtp|reg_fpga|q [11] $ (\dtp|reg_user|q [11])))) ) ) )

	.dataa(!\dtp|reg_fpga|q [12]),
	.datab(!\dtp|reg_fpga|q [11]),
	.datac(!\dtp|reg_user|q [11]),
	.datad(!\dtp|reg_user|q [13]),
	.datae(!\dtp|reg_user|q [12]),
	.dataf(!\dtp|reg_fpga|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~13 .extended_lut = "off";
defparam \dtp|match~13 .lut_mask = 64'h8200410000820041;
defparam \dtp|match~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y31_N0
cyclonev_lcell_comb \dtp|match~18 (
// Equation(s):
// \dtp|match~18_combout  = ( \dtp|match~16_combout  & ( \dtp|match~13_combout  & ( (\dtp|match~15_combout  & (\dtp|match~14_combout  & (\dtp|match~12_combout  & \dtp|match~17_combout ))) ) ) )

	.dataa(!\dtp|match~15_combout ),
	.datab(!\dtp|match~14_combout ),
	.datac(!\dtp|match~12_combout ),
	.datad(!\dtp|match~17_combout ),
	.datae(!\dtp|match~16_combout ),
	.dataf(!\dtp|match~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~18 .extended_lut = "off";
defparam \dtp|match~18 .lut_mask = 64'h0000000000000001;
defparam \dtp|match~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N15
cyclonev_lcell_comb \dtp|match~20 (
// Equation(s):
// \dtp|match~20_combout  = ( \dtp|reg_fpga|q [31] & ( \dtp|reg_user|q [30] & ( (\dtp|reg_fpga|q [30] & (\dtp|reg_user|q [31] & (!\dtp|reg_fpga|q [29] $ (\dtp|reg_user|q [29])))) ) ) ) # ( !\dtp|reg_fpga|q [31] & ( \dtp|reg_user|q [30] & ( (\dtp|reg_fpga|q 
// [30] & (!\dtp|reg_user|q [31] & (!\dtp|reg_fpga|q [29] $ (\dtp|reg_user|q [29])))) ) ) ) # ( \dtp|reg_fpga|q [31] & ( !\dtp|reg_user|q [30] & ( (!\dtp|reg_fpga|q [30] & (\dtp|reg_user|q [31] & (!\dtp|reg_fpga|q [29] $ (\dtp|reg_user|q [29])))) ) ) ) # ( 
// !\dtp|reg_fpga|q [31] & ( !\dtp|reg_user|q [30] & ( (!\dtp|reg_fpga|q [30] & (!\dtp|reg_user|q [31] & (!\dtp|reg_fpga|q [29] $ (\dtp|reg_user|q [29])))) ) ) )

	.dataa(!\dtp|reg_fpga|q [30]),
	.datab(!\dtp|reg_fpga|q [29]),
	.datac(!\dtp|reg_user|q [31]),
	.datad(!\dtp|reg_user|q [29]),
	.datae(!\dtp|reg_fpga|q [31]),
	.dataf(!\dtp|reg_user|q [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~20 .extended_lut = "off";
defparam \dtp|match~20 .lut_mask = 64'h8020080240100401;
defparam \dtp|match~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y29_N53
dffeas \dtp|reg_user|q[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dtp|reg_user|q [24]),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dtp|signal_enable_nbtn~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_user|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_user|q[20] .is_wysiwyg = "true";
defparam \dtp|reg_user|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N12
cyclonev_lcell_comb \dtp|match~24 (
// Equation(s):
// \dtp|match~24_combout  = ( \dtp|reg_fpga|q [22] & ( \dtp|reg_user|q [21] & ( (\dtp|reg_fpga|q [21] & (\dtp|reg_user|q [22] & (!\dtp|reg_user|q [20] $ (\dtp|reg_fpga|q [20])))) ) ) ) # ( !\dtp|reg_fpga|q [22] & ( \dtp|reg_user|q [21] & ( (\dtp|reg_fpga|q 
// [21] & (!\dtp|reg_user|q [22] & (!\dtp|reg_user|q [20] $ (\dtp|reg_fpga|q [20])))) ) ) ) # ( \dtp|reg_fpga|q [22] & ( !\dtp|reg_user|q [21] & ( (!\dtp|reg_fpga|q [21] & (\dtp|reg_user|q [22] & (!\dtp|reg_user|q [20] $ (\dtp|reg_fpga|q [20])))) ) ) ) # ( 
// !\dtp|reg_fpga|q [22] & ( !\dtp|reg_user|q [21] & ( (!\dtp|reg_fpga|q [21] & (!\dtp|reg_user|q [22] & (!\dtp|reg_user|q [20] $ (\dtp|reg_fpga|q [20])))) ) ) )

	.dataa(!\dtp|reg_user|q [20]),
	.datab(!\dtp|reg_fpga|q [20]),
	.datac(!\dtp|reg_fpga|q [21]),
	.datad(!\dtp|reg_user|q [22]),
	.datae(!\dtp|reg_fpga|q [22]),
	.dataf(!\dtp|reg_user|q [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~24 .extended_lut = "off";
defparam \dtp|match~24 .lut_mask = 64'h9000009009000009;
defparam \dtp|match~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y29_N12
cyclonev_lcell_comb \dtp|match~22 (
// Equation(s):
// \dtp|match~22_combout  = ( \dtp|reg_user|q [24] & ( \dtp|reg_user|q [23] & ( (\dtp|reg_fpga|q [23] & (\dtp|reg_fpga|q [24] & (!\dtp|reg_user|q [25] $ (\dtp|reg_fpga|q [25])))) ) ) ) # ( !\dtp|reg_user|q [24] & ( \dtp|reg_user|q [23] & ( (\dtp|reg_fpga|q 
// [23] & (!\dtp|reg_fpga|q [24] & (!\dtp|reg_user|q [25] $ (\dtp|reg_fpga|q [25])))) ) ) ) # ( \dtp|reg_user|q [24] & ( !\dtp|reg_user|q [23] & ( (!\dtp|reg_fpga|q [23] & (\dtp|reg_fpga|q [24] & (!\dtp|reg_user|q [25] $ (\dtp|reg_fpga|q [25])))) ) ) ) # ( 
// !\dtp|reg_user|q [24] & ( !\dtp|reg_user|q [23] & ( (!\dtp|reg_fpga|q [23] & (!\dtp|reg_fpga|q [24] & (!\dtp|reg_user|q [25] $ (\dtp|reg_fpga|q [25])))) ) ) )

	.dataa(!\dtp|reg_fpga|q [23]),
	.datab(!\dtp|reg_fpga|q [24]),
	.datac(!\dtp|reg_user|q [25]),
	.datad(!\dtp|reg_fpga|q [25]),
	.datae(!\dtp|reg_user|q [24]),
	.dataf(!\dtp|reg_user|q [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~22 .extended_lut = "off";
defparam \dtp|match~22 .lut_mask = 64'h8008200240041001;
defparam \dtp|match~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y30_N0
cyclonev_lcell_comb \dtp|match~23 (
// Equation(s):
// \dtp|match~23_combout  = ( \dtp|reg_fpga|q [18] & ( \dtp|reg_user|q [19] & ( (\dtp|reg_fpga|q [19] & (\dtp|reg_user|q [18] & (!\dtp|reg_fpga|q [17] $ (\dtp|reg_user|q [17])))) ) ) ) # ( !\dtp|reg_fpga|q [18] & ( \dtp|reg_user|q [19] & ( (\dtp|reg_fpga|q 
// [19] & (!\dtp|reg_user|q [18] & (!\dtp|reg_fpga|q [17] $ (\dtp|reg_user|q [17])))) ) ) ) # ( \dtp|reg_fpga|q [18] & ( !\dtp|reg_user|q [19] & ( (!\dtp|reg_fpga|q [19] & (\dtp|reg_user|q [18] & (!\dtp|reg_fpga|q [17] $ (\dtp|reg_user|q [17])))) ) ) ) # ( 
// !\dtp|reg_fpga|q [18] & ( !\dtp|reg_user|q [19] & ( (!\dtp|reg_fpga|q [19] & (!\dtp|reg_user|q [18] & (!\dtp|reg_fpga|q [17] $ (\dtp|reg_user|q [17])))) ) ) )

	.dataa(!\dtp|reg_fpga|q [19]),
	.datab(!\dtp|reg_fpga|q [17]),
	.datac(!\dtp|reg_user|q [18]),
	.datad(!\dtp|reg_user|q [17]),
	.datae(!\dtp|reg_fpga|q [18]),
	.dataf(!\dtp|reg_user|q [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~23 .extended_lut = "off";
defparam \dtp|match~23 .lut_mask = 64'h8020080240100401;
defparam \dtp|match~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y30_N6
cyclonev_lcell_comb \dtp|match~21 (
// Equation(s):
// \dtp|match~21_combout  = ( \dtp|reg_user|q [26] & ( \dtp|reg_user|q [28] & ( (\dtp|reg_fpga|q [26] & (\dtp|reg_fpga|q [28] & (!\dtp|reg_user|q [27] $ (\dtp|reg_fpga|q [27])))) ) ) ) # ( !\dtp|reg_user|q [26] & ( \dtp|reg_user|q [28] & ( (!\dtp|reg_fpga|q 
// [26] & (\dtp|reg_fpga|q [28] & (!\dtp|reg_user|q [27] $ (\dtp|reg_fpga|q [27])))) ) ) ) # ( \dtp|reg_user|q [26] & ( !\dtp|reg_user|q [28] & ( (\dtp|reg_fpga|q [26] & (!\dtp|reg_fpga|q [28] & (!\dtp|reg_user|q [27] $ (\dtp|reg_fpga|q [27])))) ) ) ) # ( 
// !\dtp|reg_user|q [26] & ( !\dtp|reg_user|q [28] & ( (!\dtp|reg_fpga|q [26] & (!\dtp|reg_fpga|q [28] & (!\dtp|reg_user|q [27] $ (\dtp|reg_fpga|q [27])))) ) ) )

	.dataa(!\dtp|reg_user|q [27]),
	.datab(!\dtp|reg_fpga|q [26]),
	.datac(!\dtp|reg_fpga|q [27]),
	.datad(!\dtp|reg_fpga|q [28]),
	.datae(!\dtp|reg_user|q [26]),
	.dataf(!\dtp|reg_user|q [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~21 .extended_lut = "off";
defparam \dtp|match~21 .lut_mask = 64'h8400210000840021;
defparam \dtp|match~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N42
cyclonev_lcell_comb \dtp|match~25 (
// Equation(s):
// \dtp|match~25_combout  = ( \dtp|match~21_combout  & ( (\dtp|match~20_combout  & (\dtp|match~24_combout  & (\dtp|match~22_combout  & \dtp|match~23_combout ))) ) )

	.dataa(!\dtp|match~20_combout ),
	.datab(!\dtp|match~24_combout ),
	.datac(!\dtp|match~22_combout ),
	.datad(!\dtp|match~23_combout ),
	.datae(gnd),
	.dataf(!\dtp|match~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match~25 .extended_lut = "off";
defparam \dtp|match~25 .lut_mask = 64'h0000000000010001;
defparam \dtp|match~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N24
cyclonev_lcell_comb \ctrl|pe.next_round~0 (
// Equation(s):
// \ctrl|pe.next_round~0_combout  = ( \dtp|match~18_combout  & ( \dtp|match~25_combout  & ( (\dtp|match~11_combout  & (\dtp|match~4_combout  & (\ctrl|ea.check~q  & \dtp|match~19_combout ))) ) ) )

	.dataa(!\dtp|match~11_combout ),
	.datab(!\dtp|match~4_combout ),
	.datac(!\ctrl|ea.check~q ),
	.datad(!\dtp|match~19_combout ),
	.datae(!\dtp|match~18_combout ),
	.dataf(!\dtp|match~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl|pe.next_round~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl|pe.next_round~0 .extended_lut = "off";
defparam \ctrl|pe.next_round~0 .lut_mask = 64'h0000000000000001;
defparam \ctrl|pe.next_round~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N26
dffeas \ctrl|ea.next_round (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ctrl|pe.next_round~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|ea.next_round~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|ea.next_round .is_wysiwyg = "true";
defparam \ctrl|ea.next_round .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N21
cyclonev_lcell_comb \ctrl|r2 (
// Equation(s):
// \ctrl|r2~combout  = ( \ctrl|ea.next_round~q  ) # ( !\ctrl|ea.next_round~q  & ( !\ctrl|ea.start~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctrl|ea.start~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctrl|ea.next_round~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl|r2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl|r2 .extended_lut = "off";
defparam \ctrl|r2 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \ctrl|r2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y32_N38
dffeas \dtp|counter_FPGA|contador[0] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|counter_FPGA|contador[0]~3_combout ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_FPGA|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_FPGA|contador[0] .is_wysiwyg = "true";
defparam \dtp|counter_FPGA|contador[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N3
cyclonev_lcell_comb \dtp|counter_FPGA|contador[2]~1 (
// Equation(s):
// \dtp|counter_FPGA|contador[2]~1_combout  = ( \ctrl|ea.play_fpga~q  & ( !\dtp|counter_FPGA|contador [2] $ (((!\dtp|counter_FPGA|contador [0]) # (!\dtp|counter_FPGA|contador [1]))) ) ) # ( !\ctrl|ea.play_fpga~q  & ( \dtp|counter_FPGA|contador [2] ) )

	.dataa(!\dtp|counter_FPGA|contador [0]),
	.datab(gnd),
	.datac(!\dtp|counter_FPGA|contador [2]),
	.datad(!\dtp|counter_FPGA|contador [1]),
	.datae(gnd),
	.dataf(!\ctrl|ea.play_fpga~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|counter_FPGA|contador[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|counter_FPGA|contador[2]~1 .extended_lut = "off";
defparam \dtp|counter_FPGA|contador[2]~1 .lut_mask = 64'h0F0F0F0F0F5A0F5A;
defparam \dtp|counter_FPGA|contador[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y32_N17
dffeas \dtp|counter_FPGA|contador[2] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(gnd),
	.asdata(\dtp|counter_FPGA|contador[2]~1_combout ),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_FPGA|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_FPGA|contador[2] .is_wysiwyg = "true";
defparam \dtp|counter_FPGA|contador[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y32_N54
cyclonev_lcell_comb \dtp|seq_mux|f[0]~0 (
// Equation(s):
// \dtp|seq_mux|f[0]~0_combout  = ( \dtp|counter_FPGA|contador [0] & ( \dtp|counter_FPGA|contador [1] & ( \dtp|REG_setup|q [5] ) ) ) # ( !\dtp|counter_FPGA|contador [0] & ( \dtp|counter_FPGA|contador [1] & ( (!\dtp|REG_setup|q [4] & 
// (!\dtp|counter_FPGA|contador [2] & (\dtp|counter_FPGA|contador [3] & !\dtp|REG_setup|q [5]))) # (\dtp|REG_setup|q [4] & (((\dtp|REG_setup|q [5])))) ) ) ) # ( \dtp|counter_FPGA|contador [0] & ( !\dtp|counter_FPGA|contador [1] & ( ((!\dtp|REG_setup|q [4] & 
// (\dtp|counter_FPGA|contador [2] & \dtp|counter_FPGA|contador [3]))) # (\dtp|REG_setup|q [5]) ) ) ) # ( !\dtp|counter_FPGA|contador [0] & ( !\dtp|counter_FPGA|contador [1] & ( ((!\dtp|counter_FPGA|contador [3] & !\dtp|REG_setup|q [5])) # (\dtp|REG_setup|q 
// [4]) ) ) )

	.dataa(!\dtp|REG_setup|q [4]),
	.datab(!\dtp|counter_FPGA|contador [2]),
	.datac(!\dtp|counter_FPGA|contador [3]),
	.datad(!\dtp|REG_setup|q [5]),
	.datae(!\dtp|counter_FPGA|contador [0]),
	.dataf(!\dtp|counter_FPGA|contador [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|seq_mux|f[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|seq_mux|f[0]~0 .extended_lut = "off";
defparam \dtp|seq_mux|f[0]~0 .lut_mask = 64'hF55502FF085500FF;
defparam \dtp|seq_mux|f[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y32_N56
dffeas \dtp|reg_fpga|q[60] (
	.clk(\dtp|clock_mux|f~combout ),
	.d(\dtp|seq_mux|f[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\ctrl|r2~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.play_fpga~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|reg_fpga|q [60]),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|reg_fpga|q[60] .is_wysiwyg = "true";
defparam \dtp|reg_fpga|q[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y31_N27
cyclonev_lcell_comb \ctrl|led~1 (
// Equation(s):
// \ctrl|led~1_combout  = ( \ctrl|ea.play_fpga~q  & ( \dtp|counter_FPGA|tc~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|counter_FPGA|tc~q ),
	.datad(gnd),
	.datae(!\ctrl|ea.play_fpga~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl|led~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl|led~1 .extended_lut = "off";
defparam \ctrl|led~1 .lut_mask = 64'h00000F0F00000F0F;
defparam \ctrl|led~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N57
cyclonev_lcell_comb \dtp|match (
// Equation(s):
// \dtp|match~combout  = ( \dtp|match~4_combout  & ( (\dtp|match~19_combout  & (\dtp|match~11_combout  & (\dtp|match~18_combout  & \dtp|match~25_combout ))) ) )

	.dataa(!\dtp|match~19_combout ),
	.datab(!\dtp|match~11_combout ),
	.datac(!\dtp|match~18_combout ),
	.datad(!\dtp|match~25_combout ),
	.datae(gnd),
	.dataf(!\dtp|match~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|match~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|match .extended_lut = "off";
defparam \dtp|match .lut_mask = 64'h0000000000010001;
defparam \dtp|match .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N48
cyclonev_lcell_comb \ctrl|Selector3~0 (
// Equation(s):
// \ctrl|Selector3~0_combout  = ( \dtp|counter_round|tc~q  & ( (!\ctrl|ea.result~q  & !\ctrl|ea.next_round~q ) ) ) # ( !\dtp|counter_round|tc~q  & ( !\ctrl|ea.result~q  ) )

	.dataa(!\ctrl|ea.result~q ),
	.datab(gnd),
	.datac(!\ctrl|ea.next_round~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|counter_round|tc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl|Selector3~0 .extended_lut = "off";
defparam \ctrl|Selector3~0 .lut_mask = 64'hAAAAAAAAA0A0A0A0;
defparam \ctrl|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N36
cyclonev_lcell_comb \ctrl|Selector3~1 (
// Equation(s):
// \ctrl|Selector3~1_combout  = ( \ctrl|Selector3~0_combout  & ( \dtp|counter_time|tc~q  & ( ((!\dtp|match~combout  & \ctrl|ea.check~q )) # (\ctrl|ea.play_user~q ) ) ) ) # ( !\ctrl|Selector3~0_combout  & ( \dtp|counter_time|tc~q  ) ) # ( 
// \ctrl|Selector3~0_combout  & ( !\dtp|counter_time|tc~q  & ( (!\dtp|match~combout  & \ctrl|ea.check~q ) ) ) ) # ( !\ctrl|Selector3~0_combout  & ( !\dtp|counter_time|tc~q  ) )

	.dataa(gnd),
	.datab(!\dtp|match~combout ),
	.datac(!\ctrl|ea.check~q ),
	.datad(!\ctrl|ea.play_user~q ),
	.datae(!\ctrl|Selector3~0_combout ),
	.dataf(!\dtp|counter_time|tc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl|Selector3~1 .extended_lut = "off";
defparam \ctrl|Selector3~1 .lut_mask = 64'hFFFF0C0CFFFF0CFF;
defparam \ctrl|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y31_N38
dffeas \ctrl|ea.result (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\ctrl|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrl|ea.result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl|ea.result .is_wysiwyg = "true";
defparam \ctrl|ea.result .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N42
cyclonev_lcell_comb \dtp|h0_mux|f[0]~24 (
// Equation(s):
// \dtp|h0_mux|f[0]~24_combout  = ( !\ctrl|ea.result~q  & ( (!\dtp|counter_round|contador[2]~DUPLICATE_q  & (\dtp|counter_round|contador[0]~DUPLICATE_q  & (!\dtp|counter_round|contador [3] $ ((\dtp|counter_round|contador [1]))))) # 
// (\dtp|counter_round|contador[2]~DUPLICATE_q  & (!\dtp|counter_round|contador [1] & (!\dtp|counter_round|contador[0]~DUPLICATE_q  $ ((\dtp|counter_round|contador [3]))))) ) ) # ( \ctrl|ea.result~q  & ( ((!\dtp|counter_round|contador[0]~DUPLICATE_q  & 
// (\dtp|REG_setup|q [4] & (!\dtp|counter_round|contador [1] $ (\dtp|REG_setup|q [5])))) # (\dtp|counter_round|contador[0]~DUPLICATE_q  & (!\dtp|REG_setup|q [5] & (!\dtp|REG_setup|q [4] $ (\dtp|counter_round|contador [1]))))) ) )

	.dataa(!\dtp|counter_round|contador[2]~DUPLICATE_q ),
	.datab(!\dtp|counter_round|contador[0]~DUPLICATE_q ),
	.datac(!\dtp|REG_setup|q [4]),
	.datad(!\dtp|counter_round|contador [1]),
	.datae(!\ctrl|ea.result~q ),
	.dataf(!\dtp|REG_setup|q [5]),
	.datag(!\dtp|counter_round|contador [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h0_mux|f[0]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h0_mux|f[0]~24 .extended_lut = "on";
defparam \dtp|h0_mux|f[0]~24 .lut_mask = 64'h61023C036102000C;
defparam \dtp|h0_mux|f[0]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N12
cyclonev_lcell_comb \dtp|h0_mux|f[1]~20 (
// Equation(s):
// \dtp|h0_mux|f[1]~20_combout  = ( !\ctrl|ea.result~q  & ( (!\dtp|counter_round|contador [3] & (\dtp|counter_round|contador[2]~DUPLICATE_q  & (!\dtp|counter_round|contador[0]~DUPLICATE_q  $ ((!\dtp|counter_round|contador [1]))))) # 
// (\dtp|counter_round|contador [3] & ((!\dtp|counter_round|contador[0]~DUPLICATE_q  & (\dtp|counter_round|contador[2]~DUPLICATE_q )) # (\dtp|counter_round|contador[0]~DUPLICATE_q  & (((\dtp|counter_round|contador [1])))))) ) ) # ( \ctrl|ea.result~q  & ( 
// ((!\dtp|counter_round|contador [1] & (\dtp|counter_round|contador[0]~DUPLICATE_q  & (!\dtp|REG_setup|q [4] $ (!\dtp|REG_setup|q [5])))) # (\dtp|counter_round|contador [1] & ((!\dtp|REG_setup|q [4] & (\dtp|counter_round|contador[0]~DUPLICATE_q )) # 
// (\dtp|REG_setup|q [4] & ((\dtp|REG_setup|q [5])))))) ) )

	.dataa(!\dtp|counter_round|contador[2]~DUPLICATE_q ),
	.datab(!\dtp|counter_round|contador[0]~DUPLICATE_q ),
	.datac(!\dtp|REG_setup|q [4]),
	.datad(!\dtp|counter_round|contador [1]),
	.datae(!\ctrl|ea.result~q ),
	.dataf(!\dtp|REG_setup|q [5]),
	.datag(!\dtp|counter_round|contador [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h0_mux|f[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h0_mux|f[1]~20 .extended_lut = "on";
defparam \dtp|h0_mux|f[1]~20 .lut_mask = 64'h144703301447303F;
defparam \dtp|h0_mux|f[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y32_N36
cyclonev_lcell_comb \dtp|h0_mux|f[2]~16 (
// Equation(s):
// \dtp|h0_mux|f[2]~16_combout  = ( !\ctrl|ea.result~q  & ( (!\dtp|counter_round|contador[2]~DUPLICATE_q  & (\dtp|counter_round|contador [1] & (!\dtp|counter_round|contador [0] & ((!\dtp|counter_round|contador [3]))))) # 
// (\dtp|counter_round|contador[2]~DUPLICATE_q  & (((\dtp|counter_round|contador [3] & ((!\dtp|counter_round|contador [0]) # (\dtp|counter_round|contador [1])))))) ) ) # ( \ctrl|ea.result~q  & ( (!\dtp|counter_round|contador [1] & 
// (!\dtp|counter_round|contador [0] & (!\dtp|REG_setup|q [4] & (\dtp|REG_setup|q [5])))) # (\dtp|counter_round|contador [1] & (\dtp|counter_round|contador [0] & ((!\dtp|REG_setup|q [4]) # ((\dtp|REG_setup|q [5]))))) ) )

	.dataa(!\dtp|counter_round|contador [1]),
	.datab(!\dtp|counter_round|contador [0]),
	.datac(!\dtp|REG_setup|q [4]),
	.datad(!\dtp|REG_setup|q [5]),
	.datae(!\ctrl|ea.result~q ),
	.dataf(!\dtp|counter_round|contador [3]),
	.datag(!\dtp|counter_round|contador[2]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h0_mux|f[2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h0_mux|f[2]~16 .extended_lut = "on";
defparam \dtp|h0_mux|f[2]~16 .lut_mask = 64'h404010910D0D1091;
defparam \dtp|h0_mux|f[2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N54
cyclonev_lcell_comb \dtp|h0_mux|f[3]~12 (
// Equation(s):
// \dtp|h0_mux|f[3]~12_combout  = ( !\ctrl|ea.result~q  & ( ((!\dtp|counter_round|contador [1] & (!\dtp|counter_round|contador [3] & (!\dtp|counter_round|contador[0]~DUPLICATE_q  $ (!\dtp|counter_round|contador[2]~DUPLICATE_q )))) # 
// (\dtp|counter_round|contador [1] & ((!\dtp|counter_round|contador[0]~DUPLICATE_q  & (\dtp|counter_round|contador [3] & !\dtp|counter_round|contador[2]~DUPLICATE_q )) # (\dtp|counter_round|contador[0]~DUPLICATE_q  & 
// ((\dtp|counter_round|contador[2]~DUPLICATE_q )))))) ) ) # ( \ctrl|ea.result~q  & ( (!\dtp|REG_setup|q [5] & (!\dtp|counter_round|contador [1] & (!\dtp|REG_setup|q [4] $ ((!\dtp|counter_round|contador[0]~DUPLICATE_q ))))) # (\dtp|REG_setup|q [5] & 
// ((!\dtp|REG_setup|q [4] & (!\dtp|counter_round|contador[0]~DUPLICATE_q  & (\dtp|counter_round|contador [1]))) # (\dtp|REG_setup|q [4] & (\dtp|counter_round|contador[0]~DUPLICATE_q )))) ) )

	.dataa(!\dtp|REG_setup|q [4]),
	.datab(!\dtp|counter_round|contador[0]~DUPLICATE_q ),
	.datac(!\dtp|REG_setup|q [5]),
	.datad(!\dtp|counter_round|contador [1]),
	.datae(!\ctrl|ea.result~q ),
	.dataf(!\dtp|counter_round|contador[2]~DUPLICATE_q ),
	.datag(!\dtp|counter_round|contador [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h0_mux|f[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h0_mux|f[3]~12 .extended_lut = "on";
defparam \dtp|h0_mux|f[3]~12 .lut_mask = 64'h300C6109C0336109;
defparam \dtp|h0_mux|f[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N48
cyclonev_lcell_comb \dtp|h0_mux|f[4]~8 (
// Equation(s):
// \dtp|h0_mux|f[4]~8_combout  = ( !\ctrl|ea.result~q  & ( ((!\dtp|counter_round|contador [1] & ((!\dtp|counter_round|contador[2]~DUPLICATE_q  & (\dtp|counter_round|contador[0]~DUPLICATE_q )) # (\dtp|counter_round|contador[2]~DUPLICATE_q  & 
// ((!\dtp|counter_round|contador [3]))))) # (\dtp|counter_round|contador [1] & (\dtp|counter_round|contador[0]~DUPLICATE_q  & (!\dtp|counter_round|contador [3])))) ) ) # ( \ctrl|ea.result~q  & ( (!\dtp|REG_setup|q [5] & 
// ((!\dtp|counter_round|contador[0]~DUPLICATE_q  & (\dtp|REG_setup|q [4])) # (\dtp|counter_round|contador[0]~DUPLICATE_q  & (((!\dtp|counter_round|contador [1])))))) # (\dtp|REG_setup|q [5] & (\dtp|REG_setup|q [4] & (((!\dtp|counter_round|contador [1]))))) 
// ) )

	.dataa(!\dtp|REG_setup|q [4]),
	.datab(!\dtp|counter_round|contador[0]~DUPLICATE_q ),
	.datac(!\dtp|REG_setup|q [5]),
	.datad(!\dtp|counter_round|contador [1]),
	.datae(!\ctrl|ea.result~q ),
	.dataf(!\dtp|counter_round|contador[2]~DUPLICATE_q ),
	.datag(!\dtp|counter_round|contador [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h0_mux|f[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h0_mux|f[4]~8 .extended_lut = "on";
defparam \dtp|h0_mux|f[4]~8 .lut_mask = 64'h33307540F0307540;
defparam \dtp|h0_mux|f[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N6
cyclonev_lcell_comb \dtp|h0_mux|f[5]~4 (
// Equation(s):
// \dtp|h0_mux|f[5]~4_combout  = ( !\ctrl|ea.result~q  & ( (!\dtp|counter_round|contador[2]~DUPLICATE_q  & (!\dtp|counter_round|contador [3] & (((\dtp|counter_round|contador [1])) # (\dtp|counter_round|contador[0]~DUPLICATE_q )))) # 
// (\dtp|counter_round|contador[2]~DUPLICATE_q  & (\dtp|counter_round|contador[0]~DUPLICATE_q  & (!\dtp|counter_round|contador [3] $ ((!\dtp|counter_round|contador [1]))))) ) ) # ( \ctrl|ea.result~q  & ( ((!\dtp|counter_round|contador[0]~DUPLICATE_q  & 
// (!\dtp|counter_round|contador [1] & ((\dtp|REG_setup|q [5]) # (\dtp|REG_setup|q [4])))) # (\dtp|counter_round|contador[0]~DUPLICATE_q  & (\dtp|REG_setup|q [4] & (!\dtp|counter_round|contador [1] $ (!\dtp|REG_setup|q [5]))))) ) )

	.dataa(!\dtp|counter_round|contador[2]~DUPLICATE_q ),
	.datab(!\dtp|counter_round|contador[0]~DUPLICATE_q ),
	.datac(!\dtp|REG_setup|q [4]),
	.datad(!\dtp|counter_round|contador [1]),
	.datae(!\ctrl|ea.result~q ),
	.dataf(!\dtp|REG_setup|q [5]),
	.datag(!\dtp|counter_round|contador [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h0_mux|f[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h0_mux|f[5]~4 .extended_lut = "on";
defparam \dtp|h0_mux|f[5]~4 .lut_mask = 64'h21B00C0321B0CF00;
defparam \dtp|h0_mux|f[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N0
cyclonev_lcell_comb \dtp|h0_mux|f[6]~0 (
// Equation(s):
// \dtp|h0_mux|f[6]~0_combout  = ( !\ctrl|ea.result~q  & ( ((!\dtp|counter_round|contador[0]~DUPLICATE_q  & (!\dtp|counter_round|contador [1] & (!\dtp|counter_round|contador [3] $ (\dtp|counter_round|contador[2]~DUPLICATE_q )))) # 
// (\dtp|counter_round|contador[0]~DUPLICATE_q  & (!\dtp|counter_round|contador [3] & (!\dtp|counter_round|contador [1] $ (\dtp|counter_round|contador[2]~DUPLICATE_q ))))) ) ) # ( \ctrl|ea.result~q  & ( (!\dtp|REG_setup|q [4] & (!\dtp|REG_setup|q [5] & 
// (!\dtp|counter_round|contador[0]~DUPLICATE_q  $ ((\dtp|counter_round|contador [1]))))) # (\dtp|REG_setup|q [4] & (!\dtp|counter_round|contador [1] & (!\dtp|counter_round|contador[0]~DUPLICATE_q  $ ((\dtp|REG_setup|q [5]))))) ) )

	.dataa(!\dtp|REG_setup|q [4]),
	.datab(!\dtp|counter_round|contador[0]~DUPLICATE_q ),
	.datac(!\dtp|REG_setup|q [5]),
	.datad(!\dtp|counter_round|contador [1]),
	.datae(!\ctrl|ea.result~q ),
	.dataf(!\dtp|counter_round|contador[2]~DUPLICATE_q ),
	.datag(!\dtp|counter_round|contador [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h0_mux|f[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h0_mux|f[6]~0 .extended_lut = "on";
defparam \dtp|h0_mux|f[6]~0 .lut_mask = 64'hF000C1200C30C120;
defparam \dtp|h0_mux|f[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N33
cyclonev_lcell_comb \dtp|h1_mux1|f[0]~0 (
// Equation(s):
// \dtp|h1_mux1|f[0]~0_combout  = ( \dtp|counter_round|contador[2]~DUPLICATE_q  & ( (!\ctrl|ea.result~q ) # ((!\dtp|REG_setup|q [6] & (!\dtp|counter_round|contador [3] $ (\dtp|REG_setup|q [7]))) # (\dtp|REG_setup|q [6] & (!\dtp|counter_round|contador [3] & 
// \dtp|REG_setup|q [7]))) ) ) # ( !\dtp|counter_round|contador[2]~DUPLICATE_q  & ( (!\ctrl|ea.result~q ) # ((\dtp|REG_setup|q [6] & (!\dtp|counter_round|contador [3] & !\dtp|REG_setup|q [7]))) ) )

	.dataa(!\dtp|REG_setup|q [6]),
	.datab(!\dtp|counter_round|contador [3]),
	.datac(!\ctrl|ea.result~q ),
	.datad(!\dtp|REG_setup|q [7]),
	.datae(gnd),
	.dataf(!\dtp|counter_round|contador[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h1_mux1|f[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h1_mux1|f[0]~0 .extended_lut = "off";
defparam \dtp|h1_mux1|f[0]~0 .lut_mask = 64'hF4F0F4F0F8F6F8F6;
defparam \dtp|h1_mux1|f[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N51
cyclonev_lcell_comb \dtp|h1_mux1|f[1]~1 (
// Equation(s):
// \dtp|h1_mux1|f[1]~1_combout  = ( \dtp|REG_setup|q [7] & ( (!\ctrl|ea.result~q ) # ((!\dtp|counter_round|contador[2]~DUPLICATE_q  & ((\dtp|REG_setup|q [6]))) # (\dtp|counter_round|contador[2]~DUPLICATE_q  & (\dtp|counter_round|contador [3]))) ) ) # ( 
// !\dtp|REG_setup|q [7] & ( (!\ctrl|ea.result~q ) # ((\dtp|REG_setup|q [6] & (!\dtp|counter_round|contador[2]~DUPLICATE_q  $ (!\dtp|counter_round|contador [3])))) ) )

	.dataa(!\dtp|counter_round|contador[2]~DUPLICATE_q ),
	.datab(!\dtp|counter_round|contador [3]),
	.datac(!\ctrl|ea.result~q ),
	.datad(!\dtp|REG_setup|q [6]),
	.datae(gnd),
	.dataf(!\dtp|REG_setup|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h1_mux1|f[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h1_mux1|f[1]~1 .extended_lut = "off";
defparam \dtp|h1_mux1|f[1]~1 .lut_mask = 64'hF0F6F0F6F1FBF1FB;
defparam \dtp|h1_mux1|f[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N30
cyclonev_lcell_comb \dtp|h1_mux1|f[2]~2 (
// Equation(s):
// \dtp|h1_mux1|f[2]~2_combout  = ( \dtp|REG_setup|q [7] & ( (!\ctrl|ea.result~q ) # ((\dtp|REG_setup|q [6] & ((!\dtp|counter_round|contador[2]~DUPLICATE_q ) # (\dtp|counter_round|contador [3])))) ) ) # ( !\dtp|REG_setup|q [7] & ( (!\ctrl|ea.result~q ) # 
// ((!\dtp|REG_setup|q [6] & (\dtp|counter_round|contador [3] & !\dtp|counter_round|contador[2]~DUPLICATE_q ))) ) )

	.dataa(!\dtp|REG_setup|q [6]),
	.datab(!\dtp|counter_round|contador [3]),
	.datac(!\dtp|counter_round|contador[2]~DUPLICATE_q ),
	.datad(!\ctrl|ea.result~q ),
	.datae(gnd),
	.dataf(!\dtp|REG_setup|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h1_mux1|f[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h1_mux1|f[2]~2 .extended_lut = "off";
defparam \dtp|h1_mux1|f[2]~2 .lut_mask = 64'hFF20FF20FF51FF51;
defparam \dtp|h1_mux1|f[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N15
cyclonev_lcell_comb \dtp|h1_mux1|f[3]~3 (
// Equation(s):
// \dtp|h1_mux1|f[3]~3_combout  = ( \dtp|counter_round|contador[2]~DUPLICATE_q  & ( (!\ctrl|ea.result~q ) # ((!\dtp|counter_round|contador [3] & (!\dtp|REG_setup|q [7] & !\dtp|REG_setup|q [6])) # (\dtp|counter_round|contador [3] & ((\dtp|REG_setup|q [6])))) 
// ) ) # ( !\dtp|counter_round|contador[2]~DUPLICATE_q  & ( (!\ctrl|ea.result~q ) # ((!\dtp|REG_setup|q [7] & (!\dtp|counter_round|contador [3] & \dtp|REG_setup|q [6])) # (\dtp|REG_setup|q [7] & (\dtp|counter_round|contador [3] & !\dtp|REG_setup|q [6]))) ) )

	.dataa(!\dtp|REG_setup|q [7]),
	.datab(!\dtp|counter_round|contador [3]),
	.datac(!\ctrl|ea.result~q ),
	.datad(!\dtp|REG_setup|q [6]),
	.datae(gnd),
	.dataf(!\dtp|counter_round|contador[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h1_mux1|f[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h1_mux1|f[3]~3 .extended_lut = "off";
defparam \dtp|h1_mux1|f[3]~3 .lut_mask = 64'hF1F8F1F8F8F3F8F3;
defparam \dtp|h1_mux1|f[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N21
cyclonev_lcell_comb \dtp|h1_mux1|f[4]~4 (
// Equation(s):
// \dtp|h1_mux1|f[4]~4_combout  = ( \dtp|counter_round|contador[2]~DUPLICATE_q  & ( (\ctrl|ea.result~q  & ((!\dtp|REG_setup|q [7]) # ((!\dtp|counter_round|contador [3] & !\dtp|REG_setup|q [6])))) ) ) # ( !\dtp|counter_round|contador[2]~DUPLICATE_q  & ( 
// (!\dtp|REG_setup|q [7] & (\ctrl|ea.result~q  & (!\dtp|counter_round|contador [3] & \dtp|REG_setup|q [6]))) ) )

	.dataa(!\dtp|REG_setup|q [7]),
	.datab(!\ctrl|ea.result~q ),
	.datac(!\dtp|counter_round|contador [3]),
	.datad(!\dtp|REG_setup|q [6]),
	.datae(gnd),
	.dataf(!\dtp|counter_round|contador[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h1_mux1|f[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h1_mux1|f[4]~4 .extended_lut = "off";
defparam \dtp|h1_mux1|f[4]~4 .lut_mask = 64'h0020002032223222;
defparam \dtp|h1_mux1|f[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N3
cyclonev_lcell_comb \dtp|h1_mux1|f[5]~5 (
// Equation(s):
// \dtp|h1_mux1|f[5]~5_combout  = ( \dtp|counter_round|contador[2]~DUPLICATE_q  & ( (!\ctrl|ea.result~q ) # (!\dtp|REG_setup|q [7] $ (((!\dtp|counter_round|contador [3] & \dtp|REG_setup|q [6])))) ) ) # ( !\dtp|counter_round|contador[2]~DUPLICATE_q  & ( 
// (!\ctrl|ea.result~q ) # ((!\dtp|REG_setup|q [7] & (\dtp|counter_round|contador [3] & !\dtp|REG_setup|q [6]))) ) )

	.dataa(!\dtp|REG_setup|q [7]),
	.datab(!\dtp|counter_round|contador [3]),
	.datac(!\ctrl|ea.result~q ),
	.datad(!\dtp|REG_setup|q [6]),
	.datae(gnd),
	.dataf(!\dtp|counter_round|contador[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h1_mux1|f[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h1_mux1|f[5]~5 .extended_lut = "off";
defparam \dtp|h1_mux1|f[5]~5 .lut_mask = 64'hF2F0F2F0FAF6FAF6;
defparam \dtp|h1_mux1|f[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N18
cyclonev_lcell_comb \dtp|h1_mux1|f[6]~6 (
// Equation(s):
// \dtp|h1_mux1|f[6]~6_combout  = ( \dtp|counter_round|contador[2]~DUPLICATE_q  & ( (!\dtp|REG_setup|q [7] & (\ctrl|ea.result~q  & (!\dtp|REG_setup|q [6] $ (\dtp|counter_round|contador [3])))) ) ) # ( !\dtp|counter_round|contador[2]~DUPLICATE_q  & ( 
// (\ctrl|ea.result~q  & (!\dtp|counter_round|contador [3] & (!\dtp|REG_setup|q [7] $ (\dtp|REG_setup|q [6])))) ) )

	.dataa(!\dtp|REG_setup|q [7]),
	.datab(!\ctrl|ea.result~q ),
	.datac(!\dtp|REG_setup|q [6]),
	.datad(!\dtp|counter_round|contador [3]),
	.datae(gnd),
	.dataf(!\dtp|counter_round|contador[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h1_mux1|f[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h1_mux1|f[6]~6 .extended_lut = "off";
defparam \dtp|h1_mux1|f[6]~6 .lut_mask = 64'h2100210020022002;
defparam \dtp|h1_mux1|f[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y30_N40
dffeas \dtp|counter_round|tc~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dtp|counter_round|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\ctrl|ea.start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|ea.check~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dtp|counter_round|tc~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dtp|counter_round|tc~DUPLICATE .is_wysiwyg = "true";
defparam \dtp|counter_round|tc~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N48
cyclonev_lcell_comb \dtp|h2_mux2|f[0]~0 (
// Equation(s):
// \dtp|h2_mux2|f[0]~0_combout  = ( \dtp|counter_time|contador [3] & ( \dtp|counter_time|contador [2] & ( (!\ctrl|ea.result~q  & (\dtp|counter_time|contador [0] & (!\dtp|counter_time|contador [1]))) # (\ctrl|ea.result~q  & 
// (((\dtp|counter_round|tc~DUPLICATE_q )))) ) ) ) # ( !\dtp|counter_time|contador [3] & ( \dtp|counter_time|contador [2] & ( (!\ctrl|ea.result~q  & (!\dtp|counter_time|contador [0] & (!\dtp|counter_time|contador [1]))) # (\ctrl|ea.result~q  & 
// (((\dtp|counter_round|tc~DUPLICATE_q )))) ) ) ) # ( \dtp|counter_time|contador [3] & ( !\dtp|counter_time|contador [2] & ( (!\ctrl|ea.result~q  & (\dtp|counter_time|contador [0] & (\dtp|counter_time|contador [1]))) # (\ctrl|ea.result~q  & 
// (((\dtp|counter_round|tc~DUPLICATE_q )))) ) ) ) # ( !\dtp|counter_time|contador [3] & ( !\dtp|counter_time|contador [2] & ( (!\ctrl|ea.result~q  & (\dtp|counter_time|contador [0] & (!\dtp|counter_time|contador [1]))) # (\ctrl|ea.result~q  & 
// (((\dtp|counter_round|tc~DUPLICATE_q )))) ) ) )

	.dataa(!\dtp|counter_time|contador [0]),
	.datab(!\ctrl|ea.result~q ),
	.datac(!\dtp|counter_time|contador [1]),
	.datad(!\dtp|counter_round|tc~DUPLICATE_q ),
	.datae(!\dtp|counter_time|contador [3]),
	.dataf(!\dtp|counter_time|contador [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h2_mux2|f[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h2_mux2|f[0]~0 .extended_lut = "off";
defparam \dtp|h2_mux2|f[0]~0 .lut_mask = 64'h4073043780B34073;
defparam \dtp|h2_mux2|f[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N33
cyclonev_lcell_comb \dtp|h2_mux2|f[1]~1 (
// Equation(s):
// \dtp|h2_mux2|f[1]~1_combout  = ( \dtp|counter_time|contador [3] & ( \dtp|counter_time|contador [2] & ( (!\ctrl|ea.result~q  & ((!\dtp|counter_time|contador [0]) # ((\dtp|counter_time|contador [1])))) # (\ctrl|ea.result~q  & 
// (((\dtp|counter_round|tc~DUPLICATE_q )))) ) ) ) # ( !\dtp|counter_time|contador [3] & ( \dtp|counter_time|contador [2] & ( (!\ctrl|ea.result~q  & (!\dtp|counter_time|contador [0] $ (((!\dtp|counter_time|contador [1]))))) # (\ctrl|ea.result~q  & 
// (((\dtp|counter_round|tc~DUPLICATE_q )))) ) ) ) # ( \dtp|counter_time|contador [3] & ( !\dtp|counter_time|contador [2] & ( (!\ctrl|ea.result~q  & (\dtp|counter_time|contador [0] & ((\dtp|counter_time|contador [1])))) # (\ctrl|ea.result~q  & 
// (((\dtp|counter_round|tc~DUPLICATE_q )))) ) ) ) # ( !\dtp|counter_time|contador [3] & ( !\dtp|counter_time|contador [2] & ( (\ctrl|ea.result~q  & \dtp|counter_round|tc~DUPLICATE_q ) ) ) )

	.dataa(!\dtp|counter_time|contador [0]),
	.datab(!\ctrl|ea.result~q ),
	.datac(!\dtp|counter_round|tc~DUPLICATE_q ),
	.datad(!\dtp|counter_time|contador [1]),
	.datae(!\dtp|counter_time|contador [3]),
	.dataf(!\dtp|counter_time|contador [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h2_mux2|f[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h2_mux2|f[1]~1 .extended_lut = "off";
defparam \dtp|h2_mux2|f[1]~1 .lut_mask = 64'h03030347478B8BCF;
defparam \dtp|h2_mux2|f[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N36
cyclonev_lcell_comb \dtp|h2_mux2|f[2]~2 (
// Equation(s):
// \dtp|h2_mux2|f[2]~2_combout  = ( \dtp|counter_time|contador [3] & ( \ctrl|ea.result~q  & ( \dtp|counter_round|tc~DUPLICATE_q  ) ) ) # ( !\dtp|counter_time|contador [3] & ( \ctrl|ea.result~q  & ( \dtp|counter_round|tc~DUPLICATE_q  ) ) ) # ( 
// \dtp|counter_time|contador [3] & ( !\ctrl|ea.result~q  & ( (\dtp|counter_time|contador [2] & ((!\dtp|counter_time|contador [0]) # (\dtp|counter_time|contador [1]))) ) ) ) # ( !\dtp|counter_time|contador [3] & ( !\ctrl|ea.result~q  & ( 
// (\dtp|counter_time|contador [1] & (!\dtp|counter_time|contador [0] & !\dtp|counter_time|contador [2])) ) ) )

	.dataa(!\dtp|counter_time|contador [1]),
	.datab(!\dtp|counter_round|tc~DUPLICATE_q ),
	.datac(!\dtp|counter_time|contador [0]),
	.datad(!\dtp|counter_time|contador [2]),
	.datae(!\dtp|counter_time|contador [3]),
	.dataf(!\ctrl|ea.result~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h2_mux2|f[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h2_mux2|f[2]~2 .extended_lut = "off";
defparam \dtp|h2_mux2|f[2]~2 .lut_mask = 64'h500000F533333333;
defparam \dtp|h2_mux2|f[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N24
cyclonev_lcell_comb \dtp|h2_mux2|f[3]~3 (
// Equation(s):
// \dtp|h2_mux2|f[3]~3_combout  = ( \ctrl|ea.result~q  ) # ( !\ctrl|ea.result~q  & ( (!\dtp|counter_time|contador [1] & (!\dtp|counter_time|contador [3] & (!\dtp|counter_time|contador [0] $ (!\dtp|counter_time|contador [2])))) # (\dtp|counter_time|contador 
// [1] & ((!\dtp|counter_time|contador [0] & (!\dtp|counter_time|contador [2] & \dtp|counter_time|contador [3])) # (\dtp|counter_time|contador [0] & (\dtp|counter_time|contador [2])))) ) )

	.dataa(!\dtp|counter_time|contador [1]),
	.datab(!\dtp|counter_time|contador [0]),
	.datac(!\dtp|counter_time|contador [2]),
	.datad(!\dtp|counter_time|contador [3]),
	.datae(!\ctrl|ea.result~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h2_mux2|f[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h2_mux2|f[3]~3 .extended_lut = "off";
defparam \dtp|h2_mux2|f[3]~3 .lut_mask = 64'h2941FFFF2941FFFF;
defparam \dtp|h2_mux2|f[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y30_N21
cyclonev_lcell_comb \dtp|h2_mux2|f[4]~4 (
// Equation(s):
// \dtp|h2_mux2|f[4]~4_combout  = ( \dtp|counter_time|contador [3] & ( \dtp|counter_time|contador [0] & ( (!\dtp|counter_time|contador [2] & (!\ctrl|ea.result~q  & !\dtp|counter_time|contador [1])) ) ) ) # ( !\dtp|counter_time|contador [3] & ( 
// \dtp|counter_time|contador [0] & ( !\ctrl|ea.result~q  ) ) ) # ( !\dtp|counter_time|contador [3] & ( !\dtp|counter_time|contador [0] & ( (\dtp|counter_time|contador [2] & (!\ctrl|ea.result~q  & !\dtp|counter_time|contador [1])) ) ) )

	.dataa(!\dtp|counter_time|contador [2]),
	.datab(gnd),
	.datac(!\ctrl|ea.result~q ),
	.datad(!\dtp|counter_time|contador [1]),
	.datae(!\dtp|counter_time|contador [3]),
	.dataf(!\dtp|counter_time|contador [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h2_mux2|f[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h2_mux2|f[4]~4 .extended_lut = "off";
defparam \dtp|h2_mux2|f[4]~4 .lut_mask = 64'h50000000F0F0A000;
defparam \dtp|h2_mux2|f[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y31_N12
cyclonev_lcell_comb \dtp|h2_mux2|f[5]~5 (
// Equation(s):
// \dtp|h2_mux2|f[5]~5_combout  = ( \dtp|counter_time|contador [3] & ( \dtp|counter_time|contador [0] & ( (!\ctrl|ea.result~q  & (!\dtp|counter_time|contador [1] & (\dtp|counter_time|contador [2]))) # (\ctrl|ea.result~q  & (((\dtp|counter_round|tc~q )))) ) ) 
// ) # ( !\dtp|counter_time|contador [3] & ( \dtp|counter_time|contador [0] & ( (!\ctrl|ea.result~q  & (((!\dtp|counter_time|contador [2])) # (\dtp|counter_time|contador [1]))) # (\ctrl|ea.result~q  & (((\dtp|counter_round|tc~q )))) ) ) ) # ( 
// \dtp|counter_time|contador [3] & ( !\dtp|counter_time|contador [0] & ( (\ctrl|ea.result~q  & \dtp|counter_round|tc~q ) ) ) ) # ( !\dtp|counter_time|contador [3] & ( !\dtp|counter_time|contador [0] & ( (!\ctrl|ea.result~q  & (\dtp|counter_time|contador [1] 
// & (!\dtp|counter_time|contador [2]))) # (\ctrl|ea.result~q  & (((\dtp|counter_round|tc~q )))) ) ) )

	.dataa(!\ctrl|ea.result~q ),
	.datab(!\dtp|counter_time|contador [1]),
	.datac(!\dtp|counter_time|contador [2]),
	.datad(!\dtp|counter_round|tc~q ),
	.datae(!\dtp|counter_time|contador [3]),
	.dataf(!\dtp|counter_time|contador [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h2_mux2|f[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h2_mux2|f[5]~5 .extended_lut = "off";
defparam \dtp|h2_mux2|f[5]~5 .lut_mask = 64'h20750055A2F7085D;
defparam \dtp|h2_mux2|f[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N45
cyclonev_lcell_comb \dtp|h2_mux2|f[6]~6 (
// Equation(s):
// \dtp|h2_mux2|f[6]~6_combout  = ( \dtp|counter_time|contador [2] & ( ((!\dtp|counter_time|contador [1] & ((!\dtp|counter_time|contador [3]) # (\dtp|counter_time|contador [0]))) # (\dtp|counter_time|contador [1] & ((!\dtp|counter_time|contador [0]) # 
// (\dtp|counter_time|contador [3])))) # (\ctrl|ea.result~q ) ) ) # ( !\dtp|counter_time|contador [2] & ( ((\ctrl|ea.result~q ) # (\dtp|counter_time|contador [3])) # (\dtp|counter_time|contador [1]) ) )

	.dataa(!\dtp|counter_time|contador [1]),
	.datab(!\dtp|counter_time|contador [3]),
	.datac(!\ctrl|ea.result~q ),
	.datad(!\dtp|counter_time|contador [0]),
	.datae(gnd),
	.dataf(!\dtp|counter_time|contador [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h2_mux2|f[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h2_mux2|f[6]~6 .extended_lut = "off";
defparam \dtp|h2_mux2|f[6]~6 .lut_mask = 64'h7F7F7F7FDFBFDFBF;
defparam \dtp|h2_mux2|f[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N51
cyclonev_lcell_comb \dtp|h3_mux2|f[1]~0 (
// Equation(s):
// \dtp|h3_mux2|f[1]~0_combout  = ( \ctrl|ea.result~q  & ( \dtp|counter_round|tc~q  ) ) # ( !\ctrl|ea.result~q  )

	.dataa(!\dtp|counter_round|tc~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctrl|ea.result~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h3_mux2|f[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h3_mux2|f[1]~0 .extended_lut = "off";
defparam \dtp|h3_mux2|f[1]~0 .lut_mask = 64'hFFFFFFFF55555555;
defparam \dtp|h3_mux2|f[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N6
cyclonev_lcell_comb \dtp|h4_mux2|f[0]~0 (
// Equation(s):
// \dtp|h4_mux2|f[0]~0_combout  = (!\dtp|REG_setup|q [7] & (!\ctrl|ea.result~q  & \dtp|REG_setup|q [6]))

	.dataa(!\dtp|REG_setup|q [7]),
	.datab(!\ctrl|ea.result~q ),
	.datac(!\dtp|REG_setup|q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h4_mux2|f[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h4_mux2|f[0]~0 .extended_lut = "off";
defparam \dtp|h4_mux2|f[0]~0 .lut_mask = 64'h0808080808080808;
defparam \dtp|h4_mux2|f[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N21
cyclonev_lcell_comb \dtp|h5_mux2|f[1]~0 (
// Equation(s):
// \dtp|h5_mux2|f[1]~0_combout  = ( \ctrl|ea.result~q  & ( !\dtp|counter_round|tc~q  ) ) # ( !\ctrl|ea.result~q  )

	.dataa(!\dtp|counter_round|tc~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctrl|ea.result~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h5_mux2|f[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h5_mux2|f[1]~0 .extended_lut = "off";
defparam \dtp|h5_mux2|f[1]~0 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \dtp|h5_mux2|f[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N57
cyclonev_lcell_comb \dtp|h4_mux2|f[2]~1 (
// Equation(s):
// \dtp|h4_mux2|f[2]~1_combout  = ( \dtp|counter_round|tc~q  & ( (\dtp|REG_setup|q [7] & (!\ctrl|ea.result~q  & !\dtp|REG_setup|q [6])) ) ) # ( !\dtp|counter_round|tc~q  & ( ((\dtp|REG_setup|q [7] & !\dtp|REG_setup|q [6])) # (\ctrl|ea.result~q ) ) )

	.dataa(!\dtp|REG_setup|q [7]),
	.datab(gnd),
	.datac(!\ctrl|ea.result~q ),
	.datad(!\dtp|REG_setup|q [6]),
	.datae(gnd),
	.dataf(!\dtp|counter_round|tc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h4_mux2|f[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h4_mux2|f[2]~1 .extended_lut = "off";
defparam \dtp|h4_mux2|f[2]~1 .lut_mask = 64'h5F0F5F0F50005000;
defparam \dtp|h4_mux2|f[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N9
cyclonev_lcell_comb \dtp|h4_mux2|f[3]~2 (
// Equation(s):
// \dtp|h4_mux2|f[3]~2_combout  = ( \dtp|counter_round|tc~q  & ( (!\dtp|REG_setup|q [7] & (!\ctrl|ea.result~q  & \dtp|REG_setup|q [6])) ) ) # ( !\dtp|counter_round|tc~q  & ( ((!\dtp|REG_setup|q [7] & \dtp|REG_setup|q [6])) # (\ctrl|ea.result~q ) ) )

	.dataa(!\dtp|REG_setup|q [7]),
	.datab(!\ctrl|ea.result~q ),
	.datac(gnd),
	.datad(!\dtp|REG_setup|q [6]),
	.datae(gnd),
	.dataf(!\dtp|counter_round|tc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h4_mux2|f[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h4_mux2|f[3]~2 .extended_lut = "off";
defparam \dtp|h4_mux2|f[3]~2 .lut_mask = 64'h33BB33BB00880088;
defparam \dtp|h4_mux2|f[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N45
cyclonev_lcell_comb \dtp|h4_mux2|f[4]~3 (
// Equation(s):
// \dtp|h4_mux2|f[4]~3_combout  = ( \dtp|counter_round|tc~q  & ( (\ctrl|ea.result~q ) # (\dtp|REG_setup|q [6]) ) ) # ( !\dtp|counter_round|tc~q  & ( (\dtp|REG_setup|q [6] & !\ctrl|ea.result~q ) ) )

	.dataa(!\dtp|REG_setup|q [6]),
	.datab(!\ctrl|ea.result~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|counter_round|tc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h4_mux2|f[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h4_mux2|f[4]~3 .extended_lut = "off";
defparam \dtp|h4_mux2|f[4]~3 .lut_mask = 64'h4444444477777777;
defparam \dtp|h4_mux2|f[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N42
cyclonev_lcell_comb \dtp|h4_mux2|f[0]~4 (
// Equation(s):
// \dtp|h4_mux2|f[0]~4_combout  = ( \dtp|REG_setup|q [7] & ( !\ctrl|ea.result~q  ) ) # ( !\dtp|REG_setup|q [7] & ( (\dtp|REG_setup|q [6] & !\ctrl|ea.result~q ) ) )

	.dataa(!\dtp|REG_setup|q [6]),
	.datab(!\ctrl|ea.result~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dtp|REG_setup|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h4_mux2|f[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h4_mux2|f[0]~4 .extended_lut = "off";
defparam \dtp|h4_mux2|f[0]~4 .lut_mask = 64'h44444444CCCCCCCC;
defparam \dtp|h4_mux2|f[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y30_N36
cyclonev_lcell_comb \dtp|h4_mux2|f[6]~5 (
// Equation(s):
// \dtp|h4_mux2|f[6]~5_combout  = (!\dtp|REG_setup|q [7] & !\ctrl|ea.result~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dtp|REG_setup|q [7]),
	.datad(!\ctrl|ea.result~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dtp|h4_mux2|f[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dtp|h4_mux2|f[6]~5 .extended_lut = "off";
defparam \dtp|h4_mux2|f[6]~5 .lut_mask = 64'hF000F000F000F000;
defparam \dtp|h4_mux2|f[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y7_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
