
--------> ./rtl.vhdl 
-- ----------------------------------------------------------------------
--  HLS HDL:        VHDL Netlister
--  HLS Version:    2022.2_1/1019737 Production Release
--  HLS Date:       Mon Nov 21 20:05:27 PST 2022
-- 
--  Generated by:   HLS_student@localhost.localdomain
--  Generated date: Tue Mar 18 15:47:28 2025
-- ----------------------------------------------------------------------

-- 
-- ------------------------------------------------------------------
--  Design Unit:    FFT_COMPORTEMENT_COMPORTEMENT_fsm
--  FSM Module
-- ------------------------------------------------------------------

LIBRARY IEEE;

USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;


ENTITY FFT_COMPORTEMENT_COMPORTEMENT_fsm IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    fsm_output : OUT STD_LOGIC_VECTOR (8 DOWNTO 0)
  );
END FFT_COMPORTEMENT_COMPORTEMENT_fsm;

ARCHITECTURE v1 OF FFT_COMPORTEMENT_COMPORTEMENT_fsm IS
  -- Default Constants

  -- FSM State Type Declaration for FFT_COMPORTEMENT_COMPORTEMENT_fsm_1
  TYPE FFT_COMPORTEMENT_COMPORTEMENT_fsm_1_ST IS (while_C_0, while_C_1, while_C_2,
      while_C_3, while_C_4, while_C_5, while_C_6, while_C_7, while_C_8);

  SIGNAL state_var : FFT_COMPORTEMENT_COMPORTEMENT_fsm_1_ST;
  SIGNAL state_var_NS : FFT_COMPORTEMENT_COMPORTEMENT_fsm_1_ST;

BEGIN
  FFT_COMPORTEMENT_COMPORTEMENT_fsm_1 : PROCESS (state_var)
  BEGIN
    CASE state_var IS
      WHEN while_C_1 =>
        fsm_output <= STD_LOGIC_VECTOR'( "000000010");
        state_var_NS <= while_C_2;
      WHEN while_C_2 =>
        fsm_output <= STD_LOGIC_VECTOR'( "000000100");
        state_var_NS <= while_C_3;
      WHEN while_C_3 =>
        fsm_output <= STD_LOGIC_VECTOR'( "000001000");
        state_var_NS <= while_C_4;
      WHEN while_C_4 =>
        fsm_output <= STD_LOGIC_VECTOR'( "000010000");
        state_var_NS <= while_C_5;
      WHEN while_C_5 =>
        fsm_output <= STD_LOGIC_VECTOR'( "000100000");
        state_var_NS <= while_C_6;
      WHEN while_C_6 =>
        fsm_output <= STD_LOGIC_VECTOR'( "001000000");
        state_var_NS <= while_C_7;
      WHEN while_C_7 =>
        fsm_output <= STD_LOGIC_VECTOR'( "010000000");
        state_var_NS <= while_C_8;
      WHEN while_C_8 =>
        fsm_output <= STD_LOGIC_VECTOR'( "100000000");
        state_var_NS <= while_C_0;
      -- while_C_0
      WHEN OTHERS =>
        fsm_output <= STD_LOGIC_VECTOR'( "000000001");
        state_var_NS <= while_C_1;
    END CASE;
  END PROCESS FFT_COMPORTEMENT_COMPORTEMENT_fsm_1;

  FFT_COMPORTEMENT_COMPORTEMENT_fsm_1_REG : PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      state_var <= while_C_0;
    ELSIF clk'event AND ( clk = '1' ) THEN
      state_var <= state_var_NS;
    END IF;
  END PROCESS FFT_COMPORTEMENT_COMPORTEMENT_fsm_1_REG;

END v1;

-- ------------------------------------------------------------------
--  Design Unit:    FFT_COMPORTEMENT
-- ------------------------------------------------------------------

LIBRARY IEEE;

USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;


ENTITY FFT_COMPORTEMENT IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    in_real : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
    in_imag : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
    out_real : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
    out_imag : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
    data_valid_source : IN STD_LOGIC;
    data_req_source : OUT STD_LOGIC;
    data_valid_sink : OUT STD_LOGIC
  );
END FFT_COMPORTEMENT;

ARCHITECTURE v1 OF FFT_COMPORTEMENT IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL while_else_if_3_mux_4 : STD_LOGIC;
  SIGNAL while_else_if_3_mux_5 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL while_else_if_3_mux_6 : STD_LOGIC;
  SIGNAL while_else_if_3_mux_10 : STD_LOGIC;
  SIGNAL while_else_if_3_mux_11 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL while_else_if_3_mux_12 : STD_LOGIC;
  SIGNAL fsm_output : STD_LOGIC_VECTOR (8 DOWNTO 0);
  SIGNAL FFT_but_7_acc_12_tmp : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_7_acc_11_tmp : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_5_acc_12_tmp : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_5_acc_11_tmp : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL or_dcpl_3 : STD_LOGIC;
  SIGNAL or_dcpl_33 : STD_LOGIC;
  SIGNAL or_dcpl_34 : STD_LOGIC;
  SIGNAL or_dcpl_38 : STD_LOGIC;
  SIGNAL or_dcpl_40 : STD_LOGIC;
  SIGNAL or_dcpl_42 : STD_LOGIC;
  SIGNAL or_dcpl_44 : STD_LOGIC;
  SIGNAL or_dcpl_46 : STD_LOGIC;
  SIGNAL or_dcpl_48 : STD_LOGIC;
  SIGNAL or_dcpl_50 : STD_LOGIC;
  SIGNAL or_dcpl_51 : STD_LOGIC;
  SIGNAL or_tmp_20 : STD_LOGIC;
  SIGNAL or_tmp_22 : STD_LOGIC;
  SIGNAL or_tmp_23 : STD_LOGIC;
  SIGNAL or_tmp_26 : STD_LOGIC;
  SIGNAL or_tmp_29 : STD_LOGIC;
  SIGNAL or_tmp_32 : STD_LOGIC;
  SIGNAL or_tmp_35 : STD_LOGIC;
  SIGNAL or_tmp_38 : STD_LOGIC;
  SIGNAL or_tmp_41 : STD_LOGIC;
  SIGNAL or_tmp_55 : STD_LOGIC;
  SIGNAL or_tmp_114 : STD_LOGIC;
  SIGNAL or_tmp_116 : STD_LOGIC;
  SIGNAL or_tmp_131 : STD_LOGIC;
  SIGNAL or_tmp_134 : STD_LOGIC;
  SIGNAL or_tmp_140 : STD_LOGIC;
  SIGNAL or_tmp_146 : STD_LOGIC;
  SIGNAL while_else_and_cse : STD_LOGIC;
  SIGNAL FFT_but_9_acc_11_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_9_acc_12_psp_sva : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL FFT_but_9_acc_10_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_9_acc_psp_sva : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL FFT_but_11_acc_11_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_11_acc_12_psp_sva : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL FFT_but_11_acc_10_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_11_acc_psp_sva : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL FFT_but_10_FFT_but_10_FFT_but_10_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO
      0);
  SIGNAL FFT_but_6_conc_12_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_6_conc_12_ncse_0_sva : STD_LOGIC;
  SIGNAL FFT_but_6_conc_12_ncse_22_sva : STD_LOGIC;
  SIGNAL FFT_but_6_conc_10_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_6_conc_10_ncse_0_sva : STD_LOGIC;
  SIGNAL FFT_but_6_conc_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_6_conc_ncse_0_sva : STD_LOGIC;
  SIGNAL FFT_but_6_conc_10_ncse_22_sva : STD_LOGIC;
  SIGNAL FFT_but_6_conc_ncse_22_sva : STD_LOGIC;
  SIGNAL FFT_but_7_acc_9_psp_sva_41 : STD_LOGIC;
  SIGNAL FFT_but_7_nand_3_itm : STD_LOGIC;
  SIGNAL FFT_but_7_acc_5_psp_sva_41 : STD_LOGIC;
  SIGNAL FFT_but_7_nand_1_itm : STD_LOGIC;
  SIGNAL FFT_but_5_acc_9_psp_sva_41 : STD_LOGIC;
  SIGNAL FFT_but_5_nand_3_itm : STD_LOGIC;
  SIGNAL FFT_but_5_acc_5_psp_sva_41 : STD_LOGIC;
  SIGNAL FFT_but_5_nand_1_itm : STD_LOGIC;
  SIGNAL FFT_but_3_conc_12_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_3_conc_12_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_conc_150_22 : STD_LOGIC;
  SIGNAL FFT_but_2_conc_150_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_2_conc_150_0 : STD_LOGIC;
  SIGNAL FFT_but_3_conc_12_ncse_22_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_3_conc_10_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_3_conc_10_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_conc_152_22 : STD_LOGIC;
  SIGNAL FFT_but_2_conc_152_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_2_conc_152_0 : STD_LOGIC;
  SIGNAL FFT_but_3_conc_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_3_conc_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_conc_154_22 : STD_LOGIC;
  SIGNAL FFT_but_2_conc_154_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_2_conc_154_0 : STD_LOGIC;
  SIGNAL FFT_but_3_conc_10_ncse_22_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_3_conc_ncse_22_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_conc_12_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_1_conc_12_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_conc_150_22 : STD_LOGIC;
  SIGNAL FFT_but_conc_150_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_conc_150_0 : STD_LOGIC;
  SIGNAL FFT_but_1_conc_12_ncse_22_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_conc_10_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_1_conc_10_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_conc_152_22 : STD_LOGIC;
  SIGNAL FFT_but_conc_152_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_conc_152_0 : STD_LOGIC;
  SIGNAL FFT_but_1_conc_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_1_conc_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_conc_154_22 : STD_LOGIC;
  SIGNAL FFT_but_conc_154_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_conc_154_0 : STD_LOGIC;
  SIGNAL FFT_but_1_conc_10_ncse_22_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_conc_ncse_22_sva_1 : STD_LOGIC;
  SIGNAL input_fft_imag_7_sva_dfm_1_mx1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_3_sva_dfm_1_mx1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_7_sva_dfm_1_mx1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_3_sva_dfm_1_mx1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_5_sva_dfm_1_mx1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_1_sva_dfm_1_mx1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_5_sva_dfm_1_mx1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_1_sva_dfm_1_mx1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_6_sva_dfm_1_mx1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_2_sva_dfm_1_mx1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_6_sva_dfm_1_mx1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_2_sva_dfm_1_mx1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_4_sva_dfm_1_mx1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_0_sva_dfm_1_mx1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_4_sva_dfm_1_mx1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_0_sva_dfm_1_mx1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL processing_sva_dfm_1_mx0w0 : STD_LOGIC;
  SIGNAL data_valid_source_svs_1 : STD_LOGIC;
  SIGNAL while_else_land_1_lpi_1_dfm_mx0w0 : STD_LOGIC;
  SIGNAL i_sva_dfm_1_31_4_mx0 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL i_sva_dfm_1_2_0_mx0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL i_sva_dfm_1_3_mx0 : STD_LOGIC;
  SIGNAL i_sva_2_0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL while_else_land_1_lpi_1_dfm : STD_LOGIC;
  SIGNAL processing_sva_dfm_1 : STD_LOGIC;
  SIGNAL while_else_if_if_1_and_stg_1_3_sva : STD_LOGIC;
  SIGNAL while_else_land_lpi_1_dfm : STD_LOGIC;
  SIGNAL while_else_if_if_1_and_stg_1_0_sva : STD_LOGIC;
  SIGNAL while_else_if_if_1_and_stg_1_2_sva : STD_LOGIC;
  SIGNAL while_else_if_if_1_and_stg_1_1_sva : STD_LOGIC;
  SIGNAL while_else_land_2_lpi_1_dfm : STD_LOGIC;
  SIGNAL data_req_source_wr : STD_LOGIC;
  SIGNAL while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_itm : STD_LOGIC;
  SIGNAL j_sva_dfm_3_1 : STD_LOGIC;
  SIGNAL FFT_but_9_acc_9_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_9_acc_5_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_9_acc_7_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_9_acc_3_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_11_acc_9_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_11_acc_7_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_11_acc_5_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_11_acc_3_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL while_else_unequal_tmp_1 : STD_LOGIC;
  SIGNAL FFT_but_10_acc_9_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_10_acc_7_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_10_acc_5_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_10_acc_3_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_8_acc_9_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_8_acc_7_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_8_acc_5_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_8_acc_3_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_7_acc_7_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_7_acc_3_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_6_acc_9_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_6_acc_7_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_6_acc_5_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_6_acc_3_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_5_acc_7_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_5_acc_3_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_4_acc_9_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_4_acc_7_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_4_acc_5_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_4_acc_3_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_3_acc_9_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_3_acc_7_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_3_acc_5_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_3_acc_3_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_2_acc_9_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_2_acc_7_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_2_acc_5_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_2_acc_3_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_1_acc_9_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_1_acc_7_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_1_acc_5_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_1_acc_3_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_acc_9_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_acc_7_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_acc_5_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL FFT_but_acc_3_psp_sva_1 : STD_LOGIC_VECTOR (41 DOWNTO 0);
  SIGNAL j_or_ssc : STD_LOGIC;
  SIGNAL j_sva_31_4 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL j_sva_3 : STD_LOGIC;
  SIGNAL j_sva_2_0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL reg_while_else_if_if_1_slc_i_2_0_cse : STD_LOGIC;
  SIGNAL FFT_but_4_conc_12_ncse_22_sva : STD_LOGIC;
  SIGNAL FFT_but_4_conc_12_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_4_conc_12_ncse_0_sva : STD_LOGIC;
  SIGNAL FFT_but_4_conc_11_ncse_22_sva : STD_LOGIC;
  SIGNAL FFT_but_4_conc_11_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_4_conc_11_ncse_0_sva : STD_LOGIC;
  SIGNAL FFT_but_4_conc_10_ncse_22_sva : STD_LOGIC;
  SIGNAL FFT_but_4_conc_10_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_4_conc_10_ncse_0_sva : STD_LOGIC;
  SIGNAL FFT_but_4_conc_ncse_22_sva : STD_LOGIC;
  SIGNAL FFT_but_4_conc_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_4_conc_ncse_0_sva : STD_LOGIC;
  SIGNAL j_sva_dfm_3 : STD_LOGIC;
  SIGNAL reg_data_valid_sink_cse : STD_LOGIC;
  SIGNAL j_and_cse : STD_LOGIC;
  SIGNAL z_out : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL z_out_1 : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL input_fft_real_0_sva_dfm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_1_sva_dfm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_2_sva_dfm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_3_sva_dfm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_4_sva_dfm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_5_sva_dfm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_6_sva_dfm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_7_sva_dfm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_0_sva_dfm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_1_sva_dfm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_2_sva_dfm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_3_sva_dfm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_4_sva_dfm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_5_sva_dfm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_6_sva_dfm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_7_sva_dfm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_5_conc_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_5_conc_ncse_0_sva : STD_LOGIC;
  SIGNAL FFT_but_5_conc_ncse_22_sva : STD_LOGIC;
  SIGNAL FFT_but_5_nor_ovfl_3_sva : STD_LOGIC;
  SIGNAL FFT_but_5_conc_10_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_5_conc_10_ncse_0_sva : STD_LOGIC;
  SIGNAL FFT_but_5_conc_10_ncse_22_sva : STD_LOGIC;
  SIGNAL FFT_but_5_conc_11_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_5_conc_11_ncse_0_sva : STD_LOGIC;
  SIGNAL FFT_but_5_conc_11_ncse_22_sva : STD_LOGIC;
  SIGNAL FFT_but_5_nor_ovfl_5_sva : STD_LOGIC;
  SIGNAL FFT_but_5_conc_12_ncse_0_sva : STD_LOGIC;
  SIGNAL FFT_but_5_conc_12_ncse_22_sva : STD_LOGIC;
  SIGNAL FFT_but_7_conc_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_7_conc_ncse_0_sva : STD_LOGIC;
  SIGNAL FFT_but_7_conc_ncse_22_sva : STD_LOGIC;
  SIGNAL FFT_but_7_nor_ovfl_3_sva : STD_LOGIC;
  SIGNAL FFT_but_7_conc_10_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_7_conc_10_ncse_0_sva : STD_LOGIC;
  SIGNAL FFT_but_7_conc_10_ncse_22_sva : STD_LOGIC;
  SIGNAL FFT_but_7_nor_ovfl_5_sva : STD_LOGIC;
  SIGNAL FFT_but_11_mul_1_cse_sva : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL output_fft_real_0_22_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_real_0_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_real_0_0_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_real_1_22_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_real_1_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_real_1_0_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_real_2_22_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_real_2_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_real_2_0_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_real_3_22_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_real_3_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_real_3_0_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_real_4_22_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_real_4_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_real_4_0_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_real_5_22_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_real_5_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_real_5_0_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_real_6_22_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_real_6_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_real_6_0_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_real_7_22_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_real_7_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_real_7_0_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_imag_0_22_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_imag_0_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_imag_0_0_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_imag_1_22_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_imag_1_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_imag_1_0_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_imag_2_22_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_imag_2_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_imag_2_0_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_imag_3_22_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_imag_3_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_imag_3_0_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_imag_4_22_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_imag_4_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_imag_4_0_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_imag_5_22_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_imag_5_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_imag_5_0_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_imag_6_22_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_imag_6_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_imag_6_0_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_imag_7_22_sva_dfm : STD_LOGIC;
  SIGNAL output_fft_imag_7_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_imag_7_0_sva_dfm : STD_LOGIC;
  SIGNAL FFT_but_5_nor_20_itm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_5_nor_26_itm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_7_nor_20_itm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_9_mul_3_itm : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL FFT_but_10_FFT_but_6_or_itm : STD_LOGIC;
  SIGNAL FFT_but_10_FFT_but_6_or_1_itm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_10_FFT_but_6_or_2_itm : STD_LOGIC;
  SIGNAL FFT_but_7_FFT_but_7_nor_12_itm : STD_LOGIC;
  SIGNAL FFT_but_7_FFT_but_7_nor_13_itm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_7_FFT_but_7_nor_14_itm : STD_LOGIC;
  SIGNAL FFT_but_7_nor_26_itm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL i_sva_31_4 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL i_sva_3 : STD_LOGIC;
  SIGNAL j_sva_mx0c1 : STD_LOGIC;
  SIGNAL output_fft_imag_5_0_sva_dfm_mx1 : STD_LOGIC;
  SIGNAL output_fft_imag_5_21_1_sva_dfm_mx1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_imag_5_22_sva_dfm_mx1 : STD_LOGIC;
  SIGNAL output_fft_imag_1_0_sva_dfm_mx1 : STD_LOGIC;
  SIGNAL output_fft_imag_1_21_1_sva_dfm_mx1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_imag_1_22_sva_dfm_mx1 : STD_LOGIC;
  SIGNAL data_req_source_mx0c1 : STD_LOGIC;
  SIGNAL data_req_source_wr_mx0c1 : STD_LOGIC;
  SIGNAL FFT_but_7_nor_ovfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_7_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_5_nor_ovfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_5_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_7_nor_ovfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_7_and_unfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_6_nor_ovfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_6_and_unfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_7_FFT_but_7_FFT_but_7_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO
      0);
  SIGNAL FFT_but_7_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_7_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_3_and_unfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_3_nor_ovfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_6_and_unfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_6_nor_ovfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_6_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_6_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_6_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_6_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_5_FFT_but_5_FFT_but_5_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO
      0);
  SIGNAL FFT_but_5_and_unfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_5_nor_ovfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_5_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_5_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_and_unfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_4_and_unfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_4_nor_ovfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_4_and_unfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_4_nor_ovfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_4_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_4_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_4_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_4_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_3_and_unfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_3_nor_ovfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_3_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_3_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_3_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_3_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_and_unfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_nor_ovfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_and_unfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_nor_ovfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_and_unfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_and_unfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_nor_ovfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_and_unfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_nor_ovfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_10_nor_ovfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_10_and_unfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_8_nor_ovfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_8_and_unfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_10_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_10_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_8_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_8_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_10_nor_ovfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_10_and_unfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_8_nor_ovfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_8_and_unfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_10_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_10_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_8_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_8_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_7_and_unfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_7_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_5_and_unfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_5_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_11_nor_ovfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_11_and_unfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_11_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_11_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_11_nor_ovfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_11_and_unfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_11_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_11_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_9_nor_ovfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_9_and_unfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_9_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_9_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_9_nor_ovfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_9_and_unfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_9_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_9_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_5_acc_5_psp_sva_22 : STD_LOGIC;
  SIGNAL FFT_but_5_acc_5_psp_sva_0 : STD_LOGIC;
  SIGNAL FFT_but_5_acc_9_psp_sva_22 : STD_LOGIC;
  SIGNAL FFT_but_5_acc_9_psp_sva_0 : STD_LOGIC;
  SIGNAL FFT_but_7_acc_5_psp_sva_22 : STD_LOGIC;
  SIGNAL FFT_but_7_acc_5_psp_sva_0 : STD_LOGIC;
  SIGNAL FFT_but_7_acc_9_psp_sva_22 : STD_LOGIC;
  SIGNAL FFT_but_7_acc_9_psp_sva_0 : STD_LOGIC;
  SIGNAL FFT_but_2_conc_148_22 : STD_LOGIC;
  SIGNAL FFT_but_2_conc_148_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_2_conc_148_0 : STD_LOGIC;
  SIGNAL FFT_but_conc_148_22 : STD_LOGIC;
  SIGNAL FFT_but_conc_148_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_conc_148_0 : STD_LOGIC;
  SIGNAL FFT_but_9_mul_itm_20_0 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL output_fft_imag_and_cse : STD_LOGIC;
  SIGNAL output_fft_imag_and_8_cse : STD_LOGIC;
  SIGNAL output_fft_real_and_12_cse : STD_LOGIC;
  SIGNAL FFT_but_11_or_cse : STD_LOGIC;
  SIGNAL FFT_but_11_or_20_cse : STD_LOGIC;
  SIGNAL while_else_if_acc_itm_29_1 : STD_LOGIC;
  SIGNAL FFT_but_11_acc_8_itm_46_1_1 : STD_LOGIC_VECTOR (45 DOWNTO 0);
  SIGNAL FFT_but_11_acc_6_itm_46_1_1 : STD_LOGIC_VECTOR (45 DOWNTO 0);
  SIGNAL FFT_but_9_acc_6_itm_46_1_1 : STD_LOGIC_VECTOR (45 DOWNTO 0);
  SIGNAL FFT_but_9_acc_8_itm_46_1_1 : STD_LOGIC_VECTOR (45 DOWNTO 0);
  SIGNAL reg_while_else_if_if_1_if_slc_while_else_if_if_1_if_or_cse : STD_LOGIC;

  SIGNAL while_else_if_if_1_if_acc_nl : STD_LOGIC_VECTOR (29 DOWNTO 0);
  SIGNAL FFT_but_10_nor_26_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_8_nor_26_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_10_nor_20_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_8_nor_20_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_10_nor_23_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_8_nor_23_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_10_nor_17_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_8_nor_17_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_11_nor_26_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_11_nor_20_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_11_nor_23_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_11_nor_17_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_9_nor_23_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_9_nor_17_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL mux_nl : STD_LOGIC;
  SIGNAL nor_20_nl : STD_LOGIC;
  SIGNAL or_69_nl : STD_LOGIC;
  SIGNAL while_else_aelse_2_acc_nl : STD_LOGIC_VECTOR (29 DOWNTO 0);
  SIGNAL FFT_but_7_nor_23_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_6_nor_23_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_7_nor_17_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_6_nor_26_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_6_nor_20_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_6_nor_17_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_5_nor_23_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_5_nor_17_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_4_nor_26_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_4_nor_23_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_4_nor_20_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_4_nor_17_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_5_FFT_but_5_nor_16_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_9_FFT_but_9_nor_17_nl : STD_LOGIC;
  SIGNAL FFT_but_9_FFT_but_9_nor_16_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_9_nor_26_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_9_FFT_but_9_nor_15_nl : STD_LOGIC;
  SIGNAL FFT_but_9_FFT_but_9_nor_11_nl : STD_LOGIC;
  SIGNAL FFT_but_9_FFT_but_9_nor_10_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_9_nor_20_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_9_FFT_but_9_nor_9_nl : STD_LOGIC;
  SIGNAL while_else_if_acc_nl : STD_LOGIC_VECTOR (29 DOWNTO 0);
  SIGNAL FFT_but_7_FFT_but_3_or_nl : STD_LOGIC;
  SIGNAL FFT_but_7_FFT_but_3_or_1_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_3_nor_23_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_7_FFT_but_3_or_2_nl : STD_LOGIC;
  SIGNAL FFT_but_3_nor_26_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_3_nor_20_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_3_nor_17_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_5_FFT_but_1_or_nl : STD_LOGIC;
  SIGNAL FFT_but_5_FFT_but_1_or_1_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_1_nor_23_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_5_FFT_but_1_or_2_nl : STD_LOGIC;
  SIGNAL FFT_but_1_nor_26_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_1_nor_20_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_1_nor_17_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_2_nor_26_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_2_nor_23_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_2_nor_20_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_2_nor_17_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_nor_26_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_nor_23_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_nor_20_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_nor_17_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_11_and_23_nl : STD_LOGIC;
  SIGNAL FFT_but_11_and_13_nl : STD_LOGIC;
  SIGNAL FFT_but_11_and_18_nl : STD_LOGIC;
  SIGNAL FFT_but_11_and_8_nl : STD_LOGIC;
  SIGNAL FFT_but_11_acc_8_nl : STD_LOGIC_VECTOR (46 DOWNTO 0);
  SIGNAL FFT_but_11_acc_6_nl : STD_LOGIC_VECTOR (46 DOWNTO 0);
  SIGNAL FFT_but_9_and_18_nl : STD_LOGIC;
  SIGNAL FFT_but_9_and_8_nl : STD_LOGIC;
  SIGNAL FFT_but_9_acc_6_nl : STD_LOGIC_VECTOR (46 DOWNTO 0);
  SIGNAL FFT_but_9_and_23_nl : STD_LOGIC;
  SIGNAL FFT_but_9_and_13_nl : STD_LOGIC;
  SIGNAL FFT_but_9_acc_8_nl : STD_LOGIC_VECTOR (46 DOWNTO 0);
  SIGNAL while_else_if_3_mux_22_nl : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL while_else_if_3_mux_23_nl : STD_LOGIC;
  SIGNAL while_else_if_3_mux_24_nl : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL FFT_but_11_FFT_but_11_mux_1_nl : STD_LOGIC_VECTOR (3 DOWNTO 0);
  SIGNAL FFT_but_11_or_25_nl : STD_LOGIC;
  SIGNAL FFT_but_11_mux1h_9_nl : STD_LOGIC;
  SIGNAL FFT_but_7_FFT_but_7_nor_18_nl : STD_LOGIC;
  SIGNAL FFT_but_11_mux1h_10_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_7_FFT_but_7_nor_19_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL FFT_but_11_mux1h_11_nl : STD_LOGIC;
  SIGNAL FFT_but_7_FFT_but_7_nor_20_nl : STD_LOGIC;
  COMPONENT FFT_COMPORTEMENT_COMPORTEMENT_fsm
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      fsm_output : OUT STD_LOGIC_VECTOR (8 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL FFT_COMPORTEMENT_COMPORTEMENT_fsm_inst_fsm_output : STD_LOGIC_VECTOR (8
      DOWNTO 0);

  FUNCTION CONV_SL_1_1(input_val:BOOLEAN)
  RETURN STD_LOGIC IS
  BEGIN
    IF input_val THEN RETURN '1';ELSE RETURN '0';END IF;
  END;

  FUNCTION MUX1HOT_s_1_4_2(input_3 : STD_LOGIC;
  input_2 : STD_LOGIC;
  input_1 : STD_LOGIC;
  input_0 : STD_LOGIC;
  sel : STD_LOGIC_VECTOR(3 DOWNTO 0))
  RETURN STD_LOGIC IS
    VARIABLE result : STD_LOGIC;
    VARIABLE tmp : STD_LOGIC;

    BEGIN
      tmp := sel(0);
      result := input_0 and tmp;
      tmp := sel(1);
      result := result or ( input_1 and tmp);
      tmp := sel(2);
      result := result or ( input_2 and tmp);
      tmp := sel(3);
      result := result or ( input_3 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_v_21_4_2(input_3 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_2 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(3 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(20 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(20 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
      tmp := (OTHERS=>sel( 3));
      result := result or ( input_3 and tmp);
    RETURN result;
  END;

  FUNCTION MUX_s_1_2_2(input_0 : STD_LOGIC;
  input_1 : STD_LOGIC;
  sel : STD_LOGIC)
  RETURN STD_LOGIC IS
    VARIABLE result : STD_LOGIC;

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_s_1_8_2(input_0 : STD_LOGIC;
  input_1 : STD_LOGIC;
  input_2 : STD_LOGIC;
  input_3 : STD_LOGIC;
  input_4 : STD_LOGIC;
  input_5 : STD_LOGIC;
  input_6 : STD_LOGIC;
  input_7 : STD_LOGIC;
  sel : STD_LOGIC_VECTOR(2 DOWNTO 0))
  RETURN STD_LOGIC IS
    VARIABLE result : STD_LOGIC;

    BEGIN
      CASE sel IS
        WHEN "000" =>
          result := input_0;
        WHEN "001" =>
          result := input_1;
        WHEN "010" =>
          result := input_2;
        WHEN "011" =>
          result := input_3;
        WHEN "100" =>
          result := input_4;
        WHEN "101" =>
          result := input_5;
        WHEN "110" =>
          result := input_6;
        WHEN others =>
          result := input_7;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_21_2_2(input_0 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(20 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_21_8_2(input_0 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_2 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_3 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_4 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_5 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_6 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_7 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(2 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(20 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN "000" =>
          result := input_0;
        WHEN "001" =>
          result := input_1;
        WHEN "010" =>
          result := input_2;
        WHEN "011" =>
          result := input_3;
        WHEN "100" =>
          result := input_4;
        WHEN "101" =>
          result := input_5;
        WHEN "110" =>
          result := input_6;
        WHEN others =>
          result := input_7;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_23_2_2(input_0 : STD_LOGIC_VECTOR(22 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(22 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(22 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_28_2_2(input_0 : STD_LOGIC_VECTOR(27 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(27 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(27 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_3_2_2(input_0 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(2 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_4_2_2(input_0 : STD_LOGIC_VECTOR(3 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(3 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(3 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  FFT_COMPORTEMENT_COMPORTEMENT_fsm_inst : FFT_COMPORTEMENT_COMPORTEMENT_fsm
    PORT MAP(
      clk => clk,
      rst => rst,
      fsm_output => FFT_COMPORTEMENT_COMPORTEMENT_fsm_inst_fsm_output
    );
  fsm_output <= FFT_COMPORTEMENT_COMPORTEMENT_fsm_inst_fsm_output;

  out_real <= while_else_if_3_mux_4 & while_else_if_3_mux_5 & while_else_if_3_mux_6;
  out_imag <= while_else_if_3_mux_10 & while_else_if_3_mux_11 & while_else_if_3_mux_12;
  reg_while_else_if_if_1_if_slc_while_else_if_if_1_if_or_cse <= (fsm_output(0)) OR
      (fsm_output(8));
  j_or_ssc <= or_tmp_55 OR j_sva_mx0c1;
  j_and_cse <= j_or_ssc AND (NOT j_sva_mx0c1);
  output_fft_imag_and_cse <= while_else_land_1_lpi_1_dfm AND (fsm_output(2));
  output_fft_imag_and_8_cse <= while_else_land_1_lpi_1_dfm AND (fsm_output(4));
  output_fft_real_and_12_cse <= while_else_land_1_lpi_1_dfm AND (fsm_output(7));
  data_valid_sink <= reg_data_valid_sink_cse;
  input_fft_imag_7_sva_dfm_1_mx1 <= MUX_v_23_2_2(in_imag, input_fft_imag_7_sva_dfm_1,
      or_dcpl_34);
  input_fft_real_7_sva_dfm_1_mx1 <= MUX_v_23_2_2(in_real, input_fft_real_7_sva_dfm_1,
      or_dcpl_34);
  input_fft_imag_0_sva_dfm_1_mx1 <= MUX_v_23_2_2(in_imag, input_fft_imag_0_sva_dfm_1,
      or_dcpl_38);
  input_fft_real_0_sva_dfm_1_mx1 <= MUX_v_23_2_2(in_real, input_fft_real_0_sva_dfm_1,
      or_dcpl_38);
  input_fft_imag_6_sva_dfm_1_mx1 <= MUX_v_23_2_2(in_imag, input_fft_imag_6_sva_dfm_1,
      or_dcpl_40);
  input_fft_real_6_sva_dfm_1_mx1 <= MUX_v_23_2_2(in_real, input_fft_real_6_sva_dfm_1,
      or_dcpl_40);
  input_fft_imag_1_sva_dfm_1_mx1 <= MUX_v_23_2_2(in_imag, input_fft_imag_1_sva_dfm_1,
      or_dcpl_42);
  input_fft_real_1_sva_dfm_1_mx1 <= MUX_v_23_2_2(in_real, input_fft_real_1_sva_dfm_1,
      or_dcpl_42);
  input_fft_imag_5_sva_dfm_1_mx1 <= MUX_v_23_2_2(in_imag, input_fft_imag_5_sva_dfm_1,
      or_dcpl_44);
  input_fft_real_5_sva_dfm_1_mx1 <= MUX_v_23_2_2(in_real, input_fft_real_5_sva_dfm_1,
      or_dcpl_44);
  input_fft_imag_2_sva_dfm_1_mx1 <= MUX_v_23_2_2(in_imag, input_fft_imag_2_sva_dfm_1,
      or_dcpl_46);
  input_fft_real_2_sva_dfm_1_mx1 <= MUX_v_23_2_2(in_real, input_fft_real_2_sva_dfm_1,
      or_dcpl_46);
  input_fft_imag_4_sva_dfm_1_mx1 <= MUX_v_23_2_2(in_imag, input_fft_imag_4_sva_dfm_1,
      or_dcpl_48);
  input_fft_real_4_sva_dfm_1_mx1 <= MUX_v_23_2_2(in_real, input_fft_real_4_sva_dfm_1,
      or_dcpl_48);
  input_fft_imag_3_sva_dfm_1_mx1 <= MUX_v_23_2_2(in_imag, input_fft_imag_3_sva_dfm_1,
      or_dcpl_50);
  input_fft_real_3_sva_dfm_1_mx1 <= MUX_v_23_2_2(in_real, input_fft_real_3_sva_dfm_1,
      or_dcpl_50);
  processing_sva_dfm_1_mx0w0 <= (data_valid_source_svs_1 OR while_else_land_1_lpi_1_dfm_mx0w0)
      AND while_else_unequal_tmp_1;
  j_sva_dfm_3_1 <= j_sva_3 AND while_else_unequal_tmp_1;
  while_else_unequal_tmp_1 <= NOT(j_sva_3 AND (NOT(CONV_SL_1_1(j_sva_31_4/=STD_LOGIC_VECTOR'("0000000000000000000000000000"))
      OR CONV_SL_1_1(j_sva_2_0/=STD_LOGIC_VECTOR'("000")))));
  i_sva_dfm_1_3_mx0 <= MUX_s_1_2_2((z_out(3)), i_sva_3, or_dcpl_3);
  i_sva_dfm_1_31_4_mx0 <= MUX_v_28_2_2((z_out(31 DOWNTO 4)), i_sva_31_4, or_dcpl_3);
  i_sva_dfm_1_2_0_mx0 <= MUX_v_3_2_2((z_out(2 DOWNTO 0)), i_sva_2_0, or_dcpl_3);
  FFT_but_9_FFT_but_9_nor_17_nl <= NOT((NOT((FFT_but_9_acc_9_psp_sva_1(0)) OR FFT_but_9_nor_ovfl_5_sva_1))
      OR FFT_but_9_and_unfl_5_sva_1);
  output_fft_imag_5_0_sva_dfm_mx1 <= MUX_s_1_2_2(output_fft_imag_5_0_sva_dfm, FFT_but_9_FFT_but_9_nor_17_nl,
      while_else_land_1_lpi_1_dfm);
  FFT_but_9_nor_26_nl <= NOT(MUX_v_21_2_2((FFT_but_9_acc_9_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_9_nor_ovfl_5_sva_1));
  FFT_but_9_FFT_but_9_nor_16_nl <= NOT(MUX_v_21_2_2(FFT_but_9_nor_26_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_9_and_unfl_5_sva_1));
  output_fft_imag_5_21_1_sva_dfm_mx1 <= MUX_v_21_2_2(output_fft_imag_5_21_1_sva_dfm,
      FFT_but_9_FFT_but_9_nor_16_nl, while_else_land_1_lpi_1_dfm);
  FFT_but_9_FFT_but_9_nor_15_nl <= NOT((NOT((FFT_but_9_acc_9_psp_sva_1(22)) OR FFT_but_9_and_unfl_5_sva_1))
      OR FFT_but_9_nor_ovfl_5_sva_1);
  output_fft_imag_5_22_sva_dfm_mx1 <= MUX_s_1_2_2(output_fft_imag_5_22_sva_dfm, FFT_but_9_FFT_but_9_nor_15_nl,
      while_else_land_1_lpi_1_dfm);
  FFT_but_9_FFT_but_9_nor_11_nl <= NOT((NOT((FFT_but_9_acc_5_psp_sva_1(0)) OR FFT_but_9_nor_ovfl_3_sva_1))
      OR FFT_but_9_and_unfl_3_sva_1);
  output_fft_imag_1_0_sva_dfm_mx1 <= MUX_s_1_2_2(output_fft_imag_1_0_sva_dfm, FFT_but_9_FFT_but_9_nor_11_nl,
      while_else_land_1_lpi_1_dfm);
  FFT_but_9_nor_20_nl <= NOT(MUX_v_21_2_2((FFT_but_9_acc_5_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_9_nor_ovfl_3_sva_1));
  FFT_but_9_FFT_but_9_nor_10_nl <= NOT(MUX_v_21_2_2(FFT_but_9_nor_20_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_9_and_unfl_3_sva_1));
  output_fft_imag_1_21_1_sva_dfm_mx1 <= MUX_v_21_2_2(output_fft_imag_1_21_1_sva_dfm,
      FFT_but_9_FFT_but_9_nor_10_nl, while_else_land_1_lpi_1_dfm);
  FFT_but_9_FFT_but_9_nor_9_nl <= NOT((NOT((FFT_but_9_acc_5_psp_sva_1(22)) OR FFT_but_9_and_unfl_3_sva_1))
      OR FFT_but_9_nor_ovfl_3_sva_1);
  output_fft_imag_1_22_sva_dfm_mx1 <= MUX_s_1_2_2(output_fft_imag_1_22_sva_dfm, FFT_but_9_FFT_but_9_nor_9_nl,
      while_else_land_1_lpi_1_dfm);
  while_else_land_1_lpi_1_dfm_mx0w0 <= NOT(data_valid_source_svs_1 OR (NOT(i_sva_dfm_1_3_mx0
      AND (NOT(CONV_SL_1_1(i_sva_dfm_1_31_4_mx0/=STD_LOGIC_VECTOR'("0000000000000000000000000000"))
      OR CONV_SL_1_1(i_sva_dfm_1_2_0_mx0/=STD_LOGIC_VECTOR'("000")))))));
  while_else_if_acc_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(i_sva_31_4
      & i_sva_3), 29), 30) + UNSIGNED'( "111111111111111111111111111111"), 30));
  while_else_if_acc_itm_29_1 <= while_else_if_acc_nl(29);
  FFT_but_7_acc_12_tmp <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (FFT_but_7_FFT_but_7_FFT_but_7_acc_psp_sva_1(23))) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(NOT
      FFT_but_7_FFT_but_7_FFT_but_7_acc_psp_sva_1),40))), 41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_2_conc_148_22
      & FFT_but_2_conc_148_21_1 & FFT_but_2_conc_148_0), 23), 42) + UNSIGNED'( "000000000000000000000000000000000000000001"),
      42));
  FFT_but_7_nor_ovfl_5_sva_1 <= NOT((FFT_but_7_acc_12_tmp(41)) OR (NOT(CONV_SL_1_1(FFT_but_7_acc_12_tmp(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_7_acc_11_tmp <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_2_conc_148_22
      & FFT_but_2_conc_148_21_1 & FFT_but_2_conc_148_0), 23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((FFT_but_7_FFT_but_7_FFT_but_7_acc_psp_sva_1(23))
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_7_FFT_but_7_FFT_but_7_acc_psp_sva_1),40))),
      41), 42), 42));
  FFT_but_7_nor_ovfl_3_sva_1 <= NOT((FFT_but_7_acc_11_tmp(41)) OR (NOT(CONV_SL_1_1(FFT_but_7_acc_11_tmp(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_5_acc_12_tmp <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (FFT_but_5_FFT_but_5_FFT_but_5_acc_psp_sva_1(23))) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(NOT
      FFT_but_5_FFT_but_5_FFT_but_5_acc_psp_sva_1),40))), 41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_conc_148_22
      & FFT_but_conc_148_21_1 & FFT_but_conc_148_0), 23), 42) + UNSIGNED'( "000000000000000000000000000000000000000001"),
      42));
  FFT_but_5_nor_ovfl_5_sva_1 <= NOT((FFT_but_5_acc_12_tmp(41)) OR (NOT(CONV_SL_1_1(FFT_but_5_acc_12_tmp(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_5_acc_11_tmp <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_conc_148_22
      & FFT_but_conc_148_21_1 & FFT_but_conc_148_0), 23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((FFT_but_5_FFT_but_5_FFT_but_5_acc_psp_sva_1(23))
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_5_FFT_but_5_FFT_but_5_acc_psp_sva_1),40))),
      41), 42), 42));
  FFT_but_5_nor_ovfl_3_sva_1 <= NOT((FFT_but_5_acc_11_tmp(41)) OR (NOT(CONV_SL_1_1(FFT_but_5_acc_11_tmp(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_7_acc_7_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      FFT_but_3_conc_12_ncse_22_sva_1) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED((NOT
      FFT_but_3_conc_12_ncse_22_sva_1) & (NOT FFT_but_3_conc_12_ncse_21_1_sva_1)
      & (NOT FFT_but_3_conc_12_ncse_0_sva_1)),40))), 41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_2_conc_150_22
      & FFT_but_2_conc_150_21_1 & FFT_but_2_conc_150_0), 23), 42) + UNSIGNED'( "000000000000000000000000000000000000000001"),
      42));
  FFT_but_7_nor_ovfl_4_sva_1 <= NOT((FFT_but_7_acc_7_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_7_acc_7_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_7_and_unfl_4_sva_1 <= (FFT_but_7_acc_7_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_7_acc_7_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_6_acc_7_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      FFT_but_3_conc_ncse_22_sva_1) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED((NOT FFT_but_3_conc_ncse_22_sva_1)
      & (NOT FFT_but_3_conc_ncse_21_1_sva_1) & (NOT FFT_but_3_conc_ncse_0_sva_1)),40))),
      41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_2_conc_154_22 & FFT_but_2_conc_154_21_1
      & FFT_but_2_conc_154_0), 23), 42) + UNSIGNED'( "000000000000000000000000000000000000000001"),
      42));
  FFT_but_6_nor_ovfl_4_sva_1 <= NOT((FFT_but_6_acc_7_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_6_acc_7_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_6_and_unfl_4_sva_1 <= (FFT_but_6_acc_7_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_6_acc_7_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_7_FFT_but_3_or_nl <= (NOT((FFT_but_3_acc_7_psp_sva_1(22)) OR FFT_but_3_and_unfl_4_sva_1))
      OR FFT_but_3_nor_ovfl_4_sva_1;
  FFT_but_3_nor_23_nl <= NOT(MUX_v_21_2_2((FFT_but_3_acc_7_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_3_nor_ovfl_4_sva_1));
  FFT_but_7_FFT_but_3_or_1_nl <= MUX_v_21_2_2(FFT_but_3_nor_23_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_3_and_unfl_4_sva_1);
  FFT_but_7_FFT_but_3_or_2_nl <= (NOT((FFT_but_3_acc_7_psp_sva_1(0)) OR FFT_but_3_nor_ovfl_4_sva_1))
      OR FFT_but_3_and_unfl_4_sva_1;
  FFT_but_7_FFT_but_7_FFT_but_7_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(FFT_but_7_FFT_but_3_or_nl
      & FFT_but_7_FFT_but_3_or_1_nl & FFT_but_7_FFT_but_3_or_2_nl), 23), 24) + SIGNED'(
      "000000000000000000000001"), 24));
  FFT_but_3_conc_12_ncse_22_sva_1 <= NOT((NOT((FFT_but_3_acc_9_psp_sva_1(22)) OR
      FFT_but_3_and_unfl_5_sva_1)) OR FFT_but_3_nor_ovfl_5_sva_1);
  FFT_but_3_nor_26_nl <= NOT(MUX_v_21_2_2((FFT_but_3_acc_9_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_3_nor_ovfl_5_sva_1));
  FFT_but_3_conc_12_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(FFT_but_3_nor_26_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_3_and_unfl_5_sva_1));
  FFT_but_3_conc_12_ncse_0_sva_1 <= NOT((NOT((FFT_but_3_acc_9_psp_sva_1(0)) OR FFT_but_3_nor_ovfl_5_sva_1))
      OR FFT_but_3_and_unfl_5_sva_1);
  FFT_but_7_acc_3_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_2_conc_150_22
      & FFT_but_2_conc_150_21_1 & FFT_but_2_conc_150_0), 23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_3_conc_12_ncse_22_sva_1
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_3_conc_12_ncse_22_sva_1 & FFT_but_3_conc_12_ncse_21_1_sva_1
      & FFT_but_3_conc_12_ncse_0_sva_1),40))), 41), 42), 42));
  FFT_but_7_and_unfl_2_sva_1 <= (FFT_but_7_acc_3_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_7_acc_3_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_7_nor_ovfl_2_sva_1 <= NOT((FFT_but_7_acc_3_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_7_acc_3_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_3_acc_7_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (input_fft_real_7_sva_dfm_1_mx1(22))) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(NOT
      input_fft_real_7_sva_dfm_1_mx1),40))), 41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(input_fft_real_3_sva_dfm_1_mx1),
      23), 42) + UNSIGNED'( "000000000000000000000000000000000000000001"), 42));
  FFT_but_3_and_unfl_4_sva_1 <= (FFT_but_3_acc_7_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_3_acc_7_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_3_nor_ovfl_4_sva_1 <= NOT((FFT_but_3_acc_7_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_3_acc_7_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_6_acc_9_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      FFT_but_3_conc_10_ncse_22_sva_1) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED((NOT
      FFT_but_3_conc_10_ncse_22_sva_1) & (NOT FFT_but_3_conc_10_ncse_21_1_sva_1)
      & (NOT FFT_but_3_conc_10_ncse_0_sva_1)),40))), 41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_2_conc_152_22
      & FFT_but_2_conc_152_21_1 & FFT_but_2_conc_152_0), 23), 42) + UNSIGNED'( "000000000000000000000000000000000000000001"),
      42));
  FFT_but_6_and_unfl_5_sva_1 <= (FFT_but_6_acc_9_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_6_acc_9_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_6_nor_ovfl_5_sva_1 <= NOT((FFT_but_6_acc_9_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_6_acc_9_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_3_conc_10_ncse_22_sva_1 <= NOT((NOT((FFT_but_3_acc_5_psp_sva_1(22)) OR
      FFT_but_3_and_unfl_3_sva_1)) OR FFT_but_3_nor_ovfl_3_sva_1);
  FFT_but_3_nor_20_nl <= NOT(MUX_v_21_2_2((FFT_but_3_acc_5_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_3_nor_ovfl_3_sva_1));
  FFT_but_3_conc_10_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(FFT_but_3_nor_20_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_3_and_unfl_3_sva_1));
  FFT_but_3_conc_10_ncse_0_sva_1 <= NOT((NOT((FFT_but_3_acc_5_psp_sva_1(0)) OR FFT_but_3_nor_ovfl_3_sva_1))
      OR FFT_but_3_and_unfl_3_sva_1);
  FFT_but_3_conc_ncse_22_sva_1 <= NOT((NOT((FFT_but_3_acc_3_psp_sva_1(22)) OR FFT_but_3_and_unfl_2_sva_1))
      OR FFT_but_3_nor_ovfl_2_sva_1);
  FFT_but_3_nor_17_nl <= NOT(MUX_v_21_2_2((FFT_but_3_acc_3_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_3_nor_ovfl_2_sva_1));
  FFT_but_3_conc_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(FFT_but_3_nor_17_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_3_and_unfl_2_sva_1));
  FFT_but_3_conc_ncse_0_sva_1 <= NOT((NOT((FFT_but_3_acc_3_psp_sva_1(0)) OR FFT_but_3_nor_ovfl_2_sva_1))
      OR FFT_but_3_and_unfl_2_sva_1);
  FFT_but_6_acc_5_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_2_conc_152_22
      & FFT_but_2_conc_152_21_1 & FFT_but_2_conc_152_0), 23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_3_conc_10_ncse_22_sva_1
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_3_conc_10_ncse_22_sva_1 & FFT_but_3_conc_10_ncse_21_1_sva_1
      & FFT_but_3_conc_10_ncse_0_sva_1),40))), 41), 42), 42));
  FFT_but_6_and_unfl_3_sva_1 <= (FFT_but_6_acc_5_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_6_acc_5_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_6_nor_ovfl_3_sva_1 <= NOT((FFT_but_6_acc_5_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_6_acc_5_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_6_acc_3_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_2_conc_154_22
      & FFT_but_2_conc_154_21_1 & FFT_but_2_conc_154_0), 23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_3_conc_ncse_22_sva_1
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_3_conc_ncse_22_sva_1 & FFT_but_3_conc_ncse_21_1_sva_1
      & FFT_but_3_conc_ncse_0_sva_1),40))), 41), 42), 42));
  FFT_but_6_and_unfl_2_sva_1 <= (FFT_but_6_acc_3_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_6_acc_3_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_6_nor_ovfl_2_sva_1 <= NOT((FFT_but_6_acc_3_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_6_acc_3_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_5_FFT_but_1_or_nl <= (NOT((FFT_but_1_acc_7_psp_sva_1(22)) OR FFT_but_1_and_unfl_4_sva_1))
      OR FFT_but_1_nor_ovfl_4_sva_1;
  FFT_but_1_nor_23_nl <= NOT(MUX_v_21_2_2((FFT_but_1_acc_7_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_1_nor_ovfl_4_sva_1));
  FFT_but_5_FFT_but_1_or_1_nl <= MUX_v_21_2_2(FFT_but_1_nor_23_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_1_and_unfl_4_sva_1);
  FFT_but_5_FFT_but_1_or_2_nl <= (NOT((FFT_but_1_acc_7_psp_sva_1(0)) OR FFT_but_1_nor_ovfl_4_sva_1))
      OR FFT_but_1_and_unfl_4_sva_1;
  FFT_but_5_FFT_but_5_FFT_but_5_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(FFT_but_5_FFT_but_1_or_nl
      & FFT_but_5_FFT_but_1_or_1_nl & FFT_but_5_FFT_but_1_or_2_nl), 23), 24) + SIGNED'(
      "000000000000000000000001"), 24));
  FFT_but_5_acc_7_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      FFT_but_1_conc_12_ncse_22_sva_1) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED((NOT
      FFT_but_1_conc_12_ncse_22_sva_1) & (NOT FFT_but_1_conc_12_ncse_21_1_sva_1)
      & (NOT FFT_but_1_conc_12_ncse_0_sva_1)),40))), 41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_conc_150_22
      & FFT_but_conc_150_21_1 & FFT_but_conc_150_0), 23), 42) + UNSIGNED'( "000000000000000000000000000000000000000001"),
      42));
  FFT_but_5_and_unfl_4_sva_1 <= (FFT_but_5_acc_7_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_5_acc_7_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_5_nor_ovfl_4_sva_1 <= NOT((FFT_but_5_acc_7_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_5_acc_7_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_1_conc_12_ncse_22_sva_1 <= NOT((NOT((FFT_but_1_acc_9_psp_sva_1(22)) OR
      FFT_but_1_and_unfl_5_sva_1)) OR FFT_but_1_nor_ovfl_5_sva_1);
  FFT_but_1_nor_26_nl <= NOT(MUX_v_21_2_2((FFT_but_1_acc_9_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_1_nor_ovfl_5_sva_1));
  FFT_but_1_conc_12_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(FFT_but_1_nor_26_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_1_and_unfl_5_sva_1));
  FFT_but_1_conc_12_ncse_0_sva_1 <= NOT((NOT((FFT_but_1_acc_9_psp_sva_1(0)) OR FFT_but_1_nor_ovfl_5_sva_1))
      OR FFT_but_1_and_unfl_5_sva_1);
  FFT_but_5_acc_3_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_conc_150_22
      & FFT_but_conc_150_21_1 & FFT_but_conc_150_0), 23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_1_conc_12_ncse_22_sva_1
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_1_conc_12_ncse_22_sva_1 & FFT_but_1_conc_12_ncse_21_1_sva_1
      & FFT_but_1_conc_12_ncse_0_sva_1),40))), 41), 42), 42));
  FFT_but_5_and_unfl_2_sva_1 <= (FFT_but_5_acc_3_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_5_acc_3_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_5_nor_ovfl_2_sva_1 <= NOT((FFT_but_5_acc_3_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_5_acc_3_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_1_acc_7_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (input_fft_real_6_sva_dfm_1_mx1(22))) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(NOT
      input_fft_real_6_sva_dfm_1_mx1),40))), 41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(input_fft_real_2_sva_dfm_1_mx1),
      23), 42) + UNSIGNED'( "000000000000000000000000000000000000000001"), 42));
  FFT_but_1_and_unfl_4_sva_1 <= (FFT_but_1_acc_7_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_1_acc_7_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_1_nor_ovfl_4_sva_1 <= NOT((FFT_but_1_acc_7_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_1_acc_7_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_4_acc_9_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      FFT_but_1_conc_10_ncse_22_sva_1) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED((NOT
      FFT_but_1_conc_10_ncse_22_sva_1) & (NOT FFT_but_1_conc_10_ncse_21_1_sva_1)
      & (NOT FFT_but_1_conc_10_ncse_0_sva_1)),40))), 41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_conc_152_22
      & FFT_but_conc_152_21_1 & FFT_but_conc_152_0), 23), 42) + UNSIGNED'( "000000000000000000000000000000000000000001"),
      42));
  FFT_but_4_and_unfl_5_sva_1 <= (FFT_but_4_acc_9_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_4_acc_9_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_4_nor_ovfl_5_sva_1 <= NOT((FFT_but_4_acc_9_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_4_acc_9_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_1_conc_10_ncse_22_sva_1 <= NOT((NOT((FFT_but_1_acc_5_psp_sva_1(22)) OR
      FFT_but_1_and_unfl_3_sva_1)) OR FFT_but_1_nor_ovfl_3_sva_1);
  FFT_but_1_nor_20_nl <= NOT(MUX_v_21_2_2((FFT_but_1_acc_5_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_1_nor_ovfl_3_sva_1));
  FFT_but_1_conc_10_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(FFT_but_1_nor_20_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_1_and_unfl_3_sva_1));
  FFT_but_1_conc_10_ncse_0_sva_1 <= NOT((NOT((FFT_but_1_acc_5_psp_sva_1(0)) OR FFT_but_1_nor_ovfl_3_sva_1))
      OR FFT_but_1_and_unfl_3_sva_1);
  FFT_but_4_acc_7_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      FFT_but_1_conc_ncse_22_sva_1) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED((NOT FFT_but_1_conc_ncse_22_sva_1)
      & (NOT FFT_but_1_conc_ncse_21_1_sva_1) & (NOT FFT_but_1_conc_ncse_0_sva_1)),40))),
      41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_conc_154_22 & FFT_but_conc_154_21_1
      & FFT_but_conc_154_0), 23), 42) + UNSIGNED'( "000000000000000000000000000000000000000001"),
      42));
  FFT_but_4_and_unfl_4_sva_1 <= (FFT_but_4_acc_7_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_4_acc_7_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_4_nor_ovfl_4_sva_1 <= NOT((FFT_but_4_acc_7_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_4_acc_7_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_1_conc_ncse_22_sva_1 <= NOT((NOT((FFT_but_1_acc_3_psp_sva_1(22)) OR FFT_but_1_and_unfl_2_sva_1))
      OR FFT_but_1_nor_ovfl_2_sva_1);
  FFT_but_1_nor_17_nl <= NOT(MUX_v_21_2_2((FFT_but_1_acc_3_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_1_nor_ovfl_2_sva_1));
  FFT_but_1_conc_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(FFT_but_1_nor_17_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_1_and_unfl_2_sva_1));
  FFT_but_1_conc_ncse_0_sva_1 <= NOT((NOT((FFT_but_1_acc_3_psp_sva_1(0)) OR FFT_but_1_nor_ovfl_2_sva_1))
      OR FFT_but_1_and_unfl_2_sva_1);
  FFT_but_4_acc_5_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_conc_152_22
      & FFT_but_conc_152_21_1 & FFT_but_conc_152_0), 23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_1_conc_10_ncse_22_sva_1
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_1_conc_10_ncse_22_sva_1 & FFT_but_1_conc_10_ncse_21_1_sva_1
      & FFT_but_1_conc_10_ncse_0_sva_1),40))), 41), 42), 42));
  FFT_but_4_and_unfl_3_sva_1 <= (FFT_but_4_acc_5_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_4_acc_5_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_4_nor_ovfl_3_sva_1 <= NOT((FFT_but_4_acc_5_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_4_acc_5_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_4_acc_3_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_conc_154_22
      & FFT_but_conc_154_21_1 & FFT_but_conc_154_0), 23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_1_conc_ncse_22_sva_1
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_1_conc_ncse_22_sva_1 & FFT_but_1_conc_ncse_21_1_sva_1
      & FFT_but_1_conc_ncse_0_sva_1),40))), 41), 42), 42));
  FFT_but_4_and_unfl_2_sva_1 <= (FFT_but_4_acc_3_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_4_acc_3_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_4_nor_ovfl_2_sva_1 <= NOT((FFT_but_4_acc_3_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_4_acc_3_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_3_acc_9_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (input_fft_imag_7_sva_dfm_1_mx1(22))) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(NOT
      input_fft_imag_7_sva_dfm_1_mx1),40))), 41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(input_fft_imag_3_sva_dfm_1_mx1),
      23), 42) + UNSIGNED'( "000000000000000000000000000000000000000001"), 42));
  FFT_but_3_and_unfl_5_sva_1 <= (FFT_but_3_acc_9_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_3_acc_9_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_3_nor_ovfl_5_sva_1 <= NOT((FFT_but_3_acc_9_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_3_acc_9_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_3_acc_5_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(input_fft_imag_3_sva_dfm_1_mx1),
      23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((input_fft_imag_7_sva_dfm_1_mx1(22))
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(input_fft_imag_7_sva_dfm_1_mx1),40))),
      41), 42), 42));
  FFT_but_3_and_unfl_3_sva_1 <= (FFT_but_3_acc_5_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_3_acc_5_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_3_nor_ovfl_3_sva_1 <= NOT((FFT_but_3_acc_5_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_3_acc_5_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_3_acc_3_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(input_fft_real_3_sva_dfm_1_mx1),
      23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((input_fft_real_7_sva_dfm_1_mx1(22))
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(input_fft_real_7_sva_dfm_1_mx1),40))),
      41), 42), 42));
  FFT_but_3_and_unfl_2_sva_1 <= (FFT_but_3_acc_3_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_3_acc_3_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_3_nor_ovfl_2_sva_1 <= NOT((FFT_but_3_acc_3_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_3_acc_3_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_2_acc_9_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (input_fft_imag_5_sva_dfm_1_mx1(22))) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(NOT
      input_fft_imag_5_sva_dfm_1_mx1),40))), 41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(input_fft_imag_1_sva_dfm_1_mx1),
      23), 42) + UNSIGNED'( "000000000000000000000000000000000000000001"), 42));
  FFT_but_2_and_unfl_5_sva_1 <= (FFT_but_2_acc_9_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_2_acc_9_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_2_nor_ovfl_5_sva_1 <= NOT((FFT_but_2_acc_9_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_2_acc_9_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_2_acc_7_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (input_fft_real_5_sva_dfm_1_mx1(22))) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(NOT
      input_fft_real_5_sva_dfm_1_mx1),40))), 41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(input_fft_real_1_sva_dfm_1_mx1),
      23), 42) + UNSIGNED'( "000000000000000000000000000000000000000001"), 42));
  FFT_but_2_and_unfl_4_sva_1 <= (FFT_but_2_acc_7_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_2_acc_7_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_2_nor_ovfl_4_sva_1 <= NOT((FFT_but_2_acc_7_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_2_acc_7_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_2_acc_5_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(input_fft_imag_1_sva_dfm_1_mx1),
      23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((input_fft_imag_5_sva_dfm_1_mx1(22))
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(input_fft_imag_5_sva_dfm_1_mx1),40))),
      41), 42), 42));
  FFT_but_2_and_unfl_3_sva_1 <= (FFT_but_2_acc_5_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_2_acc_5_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_2_nor_ovfl_3_sva_1 <= NOT((FFT_but_2_acc_5_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_2_acc_5_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_2_acc_3_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(input_fft_real_1_sva_dfm_1_mx1),
      23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((input_fft_real_5_sva_dfm_1_mx1(22))
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(input_fft_real_5_sva_dfm_1_mx1),40))),
      41), 42), 42));
  FFT_but_2_and_unfl_2_sva_1 <= (FFT_but_2_acc_3_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_2_acc_3_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_2_nor_ovfl_2_sva_1 <= NOT((FFT_but_2_acc_3_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_2_acc_3_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_1_acc_9_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (input_fft_imag_6_sva_dfm_1_mx1(22))) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(NOT
      input_fft_imag_6_sva_dfm_1_mx1),40))), 41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(input_fft_imag_2_sva_dfm_1_mx1),
      23), 42) + UNSIGNED'( "000000000000000000000000000000000000000001"), 42));
  FFT_but_1_and_unfl_5_sva_1 <= (FFT_but_1_acc_9_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_1_acc_9_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_1_nor_ovfl_5_sva_1 <= NOT((FFT_but_1_acc_9_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_1_acc_9_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_1_acc_5_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(input_fft_imag_2_sva_dfm_1_mx1),
      23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((input_fft_imag_6_sva_dfm_1_mx1(22))
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(input_fft_imag_6_sva_dfm_1_mx1),40))),
      41), 42), 42));
  FFT_but_1_and_unfl_3_sva_1 <= (FFT_but_1_acc_5_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_1_acc_5_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_1_nor_ovfl_3_sva_1 <= NOT((FFT_but_1_acc_5_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_1_acc_5_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_1_acc_3_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(input_fft_real_2_sva_dfm_1_mx1),
      23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((input_fft_real_6_sva_dfm_1_mx1(22))
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(input_fft_real_6_sva_dfm_1_mx1),40))),
      41), 42), 42));
  FFT_but_1_and_unfl_2_sva_1 <= (FFT_but_1_acc_3_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_1_acc_3_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_1_nor_ovfl_2_sva_1 <= NOT((FFT_but_1_acc_3_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_1_acc_3_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_acc_9_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (input_fft_imag_4_sva_dfm_1_mx1(22))) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(NOT
      input_fft_imag_4_sva_dfm_1_mx1),40))), 41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(input_fft_imag_0_sva_dfm_1_mx1),
      23), 42) + UNSIGNED'( "000000000000000000000000000000000000000001"), 42));
  FFT_but_and_unfl_5_sva_1 <= (FFT_but_acc_9_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_acc_9_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_nor_ovfl_5_sva_1 <= NOT((FFT_but_acc_9_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_acc_9_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_acc_7_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (input_fft_real_4_sva_dfm_1_mx1(22))) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(NOT
      input_fft_real_4_sva_dfm_1_mx1),40))), 41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(input_fft_real_0_sva_dfm_1_mx1),
      23), 42) + UNSIGNED'( "000000000000000000000000000000000000000001"), 42));
  FFT_but_and_unfl_4_sva_1 <= (FFT_but_acc_7_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_acc_7_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_nor_ovfl_4_sva_1 <= NOT((FFT_but_acc_7_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_acc_7_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_acc_5_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(input_fft_imag_0_sva_dfm_1_mx1),
      23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((input_fft_imag_4_sva_dfm_1_mx1(22))
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(input_fft_imag_4_sva_dfm_1_mx1),40))),
      41), 42), 42));
  FFT_but_and_unfl_3_sva_1 <= (FFT_but_acc_5_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_acc_5_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_nor_ovfl_3_sva_1 <= NOT((FFT_but_acc_5_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_acc_5_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_acc_3_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(input_fft_real_0_sva_dfm_1_mx1),
      23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((input_fft_real_4_sva_dfm_1_mx1(22))
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(input_fft_real_4_sva_dfm_1_mx1),40))),
      41), 42), 42));
  FFT_but_and_unfl_2_sva_1 <= (FFT_but_acc_3_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_acc_3_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_nor_ovfl_2_sva_1 <= NOT((FFT_but_acc_3_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_acc_3_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_2_conc_148_22 <= NOT((NOT((FFT_but_2_acc_9_psp_sva_1(22)) OR FFT_but_2_and_unfl_5_sva_1))
      OR FFT_but_2_nor_ovfl_5_sva_1);
  FFT_but_2_nor_26_nl <= NOT(MUX_v_21_2_2((FFT_but_2_acc_9_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_2_nor_ovfl_5_sva_1));
  FFT_but_2_conc_148_21_1 <= NOT(MUX_v_21_2_2(FFT_but_2_nor_26_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_2_and_unfl_5_sva_1));
  FFT_but_2_conc_148_0 <= NOT((NOT((FFT_but_2_acc_9_psp_sva_1(0)) OR FFT_but_2_nor_ovfl_5_sva_1))
      OR FFT_but_2_and_unfl_5_sva_1);
  FFT_but_2_conc_150_22 <= NOT((NOT((FFT_but_2_acc_7_psp_sva_1(22)) OR FFT_but_2_and_unfl_4_sva_1))
      OR FFT_but_2_nor_ovfl_4_sva_1);
  FFT_but_2_nor_23_nl <= NOT(MUX_v_21_2_2((FFT_but_2_acc_7_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_2_nor_ovfl_4_sva_1));
  FFT_but_2_conc_150_21_1 <= NOT(MUX_v_21_2_2(FFT_but_2_nor_23_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_2_and_unfl_4_sva_1));
  FFT_but_2_conc_150_0 <= NOT((NOT((FFT_but_2_acc_7_psp_sva_1(0)) OR FFT_but_2_nor_ovfl_4_sva_1))
      OR FFT_but_2_and_unfl_4_sva_1);
  FFT_but_2_conc_152_22 <= NOT((NOT((FFT_but_2_acc_5_psp_sva_1(22)) OR FFT_but_2_and_unfl_3_sva_1))
      OR FFT_but_2_nor_ovfl_3_sva_1);
  FFT_but_2_nor_20_nl <= NOT(MUX_v_21_2_2((FFT_but_2_acc_5_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_2_nor_ovfl_3_sva_1));
  FFT_but_2_conc_152_21_1 <= NOT(MUX_v_21_2_2(FFT_but_2_nor_20_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_2_and_unfl_3_sva_1));
  FFT_but_2_conc_152_0 <= NOT((NOT((FFT_but_2_acc_5_psp_sva_1(0)) OR FFT_but_2_nor_ovfl_3_sva_1))
      OR FFT_but_2_and_unfl_3_sva_1);
  FFT_but_2_conc_154_22 <= NOT((NOT((FFT_but_2_acc_3_psp_sva_1(22)) OR FFT_but_2_and_unfl_2_sva_1))
      OR FFT_but_2_nor_ovfl_2_sva_1);
  FFT_but_2_nor_17_nl <= NOT(MUX_v_21_2_2((FFT_but_2_acc_3_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_2_nor_ovfl_2_sva_1));
  FFT_but_2_conc_154_21_1 <= NOT(MUX_v_21_2_2(FFT_but_2_nor_17_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_2_and_unfl_2_sva_1));
  FFT_but_2_conc_154_0 <= NOT((NOT((FFT_but_2_acc_3_psp_sva_1(0)) OR FFT_but_2_nor_ovfl_2_sva_1))
      OR FFT_but_2_and_unfl_2_sva_1);
  FFT_but_conc_148_22 <= NOT((NOT((FFT_but_acc_9_psp_sva_1(22)) OR FFT_but_and_unfl_5_sva_1))
      OR FFT_but_nor_ovfl_5_sva_1);
  FFT_but_nor_26_nl <= NOT(MUX_v_21_2_2((FFT_but_acc_9_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_nor_ovfl_5_sva_1));
  FFT_but_conc_148_21_1 <= NOT(MUX_v_21_2_2(FFT_but_nor_26_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_and_unfl_5_sva_1));
  FFT_but_conc_148_0 <= NOT((NOT((FFT_but_acc_9_psp_sva_1(0)) OR FFT_but_nor_ovfl_5_sva_1))
      OR FFT_but_and_unfl_5_sva_1);
  FFT_but_conc_150_22 <= NOT((NOT((FFT_but_acc_7_psp_sva_1(22)) OR FFT_but_and_unfl_4_sva_1))
      OR FFT_but_nor_ovfl_4_sva_1);
  FFT_but_nor_23_nl <= NOT(MUX_v_21_2_2((FFT_but_acc_7_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_nor_ovfl_4_sva_1));
  FFT_but_conc_150_21_1 <= NOT(MUX_v_21_2_2(FFT_but_nor_23_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_and_unfl_4_sva_1));
  FFT_but_conc_150_0 <= NOT((NOT((FFT_but_acc_7_psp_sva_1(0)) OR FFT_but_nor_ovfl_4_sva_1))
      OR FFT_but_and_unfl_4_sva_1);
  FFT_but_conc_152_22 <= NOT((NOT((FFT_but_acc_5_psp_sva_1(22)) OR FFT_but_and_unfl_3_sva_1))
      OR FFT_but_nor_ovfl_3_sva_1);
  FFT_but_nor_20_nl <= NOT(MUX_v_21_2_2((FFT_but_acc_5_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_nor_ovfl_3_sva_1));
  FFT_but_conc_152_21_1 <= NOT(MUX_v_21_2_2(FFT_but_nor_20_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_and_unfl_3_sva_1));
  FFT_but_conc_152_0 <= NOT((NOT((FFT_but_acc_5_psp_sva_1(0)) OR FFT_but_nor_ovfl_3_sva_1))
      OR FFT_but_and_unfl_3_sva_1);
  FFT_but_conc_154_22 <= NOT((NOT((FFT_but_acc_3_psp_sva_1(22)) OR FFT_but_and_unfl_2_sva_1))
      OR FFT_but_nor_ovfl_2_sva_1);
  FFT_but_nor_17_nl <= NOT(MUX_v_21_2_2((FFT_but_acc_3_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_nor_ovfl_2_sva_1));
  FFT_but_conc_154_21_1 <= NOT(MUX_v_21_2_2(FFT_but_nor_17_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_and_unfl_2_sva_1));
  FFT_but_conc_154_0 <= NOT((NOT((FFT_but_acc_3_psp_sva_1(0)) OR FFT_but_nor_ovfl_2_sva_1))
      OR FFT_but_and_unfl_2_sva_1);
  FFT_but_10_acc_9_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (FFT_but_10_FFT_but_10_FFT_but_10_acc_psp_sva_1(23))) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(NOT
      FFT_but_10_FFT_but_10_FFT_but_10_acc_psp_sva_1),40))), 41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_4_conc_12_ncse_22_sva
      & FFT_but_4_conc_12_ncse_21_1_sva & FFT_but_4_conc_12_ncse_0_sva), 23), 42)
      + UNSIGNED'( "000000000000000000000000000000000000000001"), 42));
  FFT_but_10_nor_ovfl_5_sva_1 <= NOT((FFT_but_10_acc_9_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_10_acc_9_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_10_and_unfl_5_sva_1 <= (FFT_but_10_acc_9_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_10_acc_9_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_8_acc_9_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      FFT_but_6_conc_10_ncse_22_sva) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED((NOT FFT_but_6_conc_10_ncse_22_sva)
      & (NOT FFT_but_6_conc_10_ncse_21_1_sva) & (NOT FFT_but_6_conc_10_ncse_0_sva)),40))),
      41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_4_conc_10_ncse_22_sva &
      FFT_but_4_conc_10_ncse_21_1_sva & FFT_but_4_conc_10_ncse_0_sva), 23), 42) +
      UNSIGNED'( "000000000000000000000000000000000000000001"), 42));
  FFT_but_8_nor_ovfl_5_sva_1 <= NOT((FFT_but_8_acc_9_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_8_acc_9_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_8_and_unfl_5_sva_1 <= (FFT_but_8_acc_9_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_8_acc_9_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_10_acc_5_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_4_conc_12_ncse_22_sva
      & FFT_but_4_conc_12_ncse_21_1_sva & FFT_but_4_conc_12_ncse_0_sva), 23), 42)
      + CONV_UNSIGNED(CONV_SIGNED(SIGNED((FFT_but_10_FFT_but_10_FFT_but_10_acc_psp_sva_1(23))
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_10_FFT_but_10_FFT_but_10_acc_psp_sva_1),40))),
      41), 42), 42));
  FFT_but_10_nor_ovfl_3_sva_1 <= NOT((FFT_but_10_acc_5_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_10_acc_5_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_10_and_unfl_3_sva_1 <= (FFT_but_10_acc_5_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_10_acc_5_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_8_acc_5_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_4_conc_10_ncse_22_sva
      & FFT_but_4_conc_10_ncse_21_1_sva & FFT_but_4_conc_10_ncse_0_sva), 23), 42)
      + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_6_conc_10_ncse_22_sva & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_6_conc_10_ncse_22_sva
      & FFT_but_6_conc_10_ncse_21_1_sva & FFT_but_6_conc_10_ncse_0_sva),40))), 41),
      42), 42));
  FFT_but_8_nor_ovfl_3_sva_1 <= NOT((FFT_but_8_acc_5_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_8_acc_5_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_8_and_unfl_3_sva_1 <= (FFT_but_8_acc_5_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_8_acc_5_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_10_acc_7_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      FFT_but_6_conc_12_ncse_22_sva) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED((NOT FFT_but_6_conc_12_ncse_22_sva)
      & (NOT FFT_but_6_conc_12_ncse_21_1_sva) & (NOT FFT_but_6_conc_12_ncse_0_sva)),40))),
      41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_4_conc_11_ncse_22_sva &
      FFT_but_4_conc_11_ncse_21_1_sva & FFT_but_4_conc_11_ncse_0_sva), 23), 42) +
      UNSIGNED'( "000000000000000000000000000000000000000001"), 42));
  FFT_but_10_nor_ovfl_4_sva_1 <= NOT((FFT_but_10_acc_7_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_10_acc_7_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_10_and_unfl_4_sva_1 <= (FFT_but_10_acc_7_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_10_acc_7_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_8_acc_7_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      FFT_but_6_conc_ncse_22_sva) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED((NOT FFT_but_6_conc_ncse_22_sva)
      & (NOT FFT_but_6_conc_ncse_21_1_sva) & (NOT FFT_but_6_conc_ncse_0_sva)),40))),
      41), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_4_conc_ncse_22_sva & FFT_but_4_conc_ncse_21_1_sva
      & FFT_but_4_conc_ncse_0_sva), 23), 42) + UNSIGNED'( "000000000000000000000000000000000000000001"),
      42));
  FFT_but_8_nor_ovfl_4_sva_1 <= NOT((FFT_but_8_acc_7_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_8_acc_7_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_8_and_unfl_4_sva_1 <= (FFT_but_8_acc_7_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_8_acc_7_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_10_acc_3_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_4_conc_11_ncse_22_sva
      & FFT_but_4_conc_11_ncse_21_1_sva & FFT_but_4_conc_11_ncse_0_sva), 23), 42)
      + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_6_conc_12_ncse_22_sva & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_6_conc_12_ncse_22_sva
      & FFT_but_6_conc_12_ncse_21_1_sva & FFT_but_6_conc_12_ncse_0_sva),40))), 41),
      42), 42));
  FFT_but_10_nor_ovfl_2_sva_1 <= NOT((FFT_but_10_acc_3_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_10_acc_3_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_10_and_unfl_2_sva_1 <= (FFT_but_10_acc_3_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_10_acc_3_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_8_acc_3_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_4_conc_ncse_22_sva
      & FFT_but_4_conc_ncse_21_1_sva & FFT_but_4_conc_ncse_0_sva), 23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_6_conc_ncse_22_sva
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_6_conc_ncse_22_sva & FFT_but_6_conc_ncse_21_1_sva
      & FFT_but_6_conc_ncse_0_sva),40))), 41), 42), 42));
  FFT_but_8_nor_ovfl_2_sva_1 <= NOT((FFT_but_8_acc_3_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_8_acc_3_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_8_and_unfl_2_sva_1 <= (FFT_but_8_acc_3_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_8_acc_3_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_7_and_unfl_5_sva_1 <= FFT_but_7_acc_9_psp_sva_41 AND FFT_but_7_nand_3_itm;
  FFT_but_10_FFT_but_10_FFT_but_10_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(FFT_but_10_FFT_but_6_or_itm
      & FFT_but_10_FFT_but_6_or_1_itm & FFT_but_10_FFT_but_6_or_2_itm), 23), 24)
      + SIGNED'( "000000000000000000000001"), 24));
  FFT_but_7_and_unfl_3_sva_1 <= FFT_but_7_acc_5_psp_sva_41 AND FFT_but_7_nand_1_itm;
  FFT_but_5_and_unfl_5_sva_1 <= FFT_but_5_acc_9_psp_sva_41 AND FFT_but_5_nand_3_itm;
  FFT_but_5_and_unfl_3_sva_1 <= FFT_but_5_acc_5_psp_sva_41 AND FFT_but_5_nand_1_itm;
  FFT_but_11_and_23_nl <= (FFT_but_11_acc_8_itm_46_1_1(3)) AND ((FFT_but_11_acc_8_itm_46_1_1(0))
      OR (FFT_but_11_acc_8_itm_46_1_1(1)) OR (FFT_but_11_acc_8_itm_46_1_1(2)) OR
      (FFT_but_11_acc_8_itm_46_1_1(4)));
  FFT_but_11_acc_9_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_11_acc_8_itm_46_1_1(45
      DOWNTO 4)) + CONV_SIGNED(CONV_UNSIGNED(FFT_but_11_and_23_nl, 1), 42), 42));
  FFT_but_11_nor_ovfl_5_sva_1 <= NOT((FFT_but_11_acc_9_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_11_acc_9_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_11_and_unfl_5_sva_1 <= (FFT_but_11_acc_9_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_11_acc_9_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_11_and_13_nl <= (FFT_but_11_acc_12_psp_sva(3)) AND (CONV_SL_1_1(FFT_but_11_acc_12_psp_sva(2
      DOWNTO 0)/=STD_LOGIC_VECTOR'("000")) OR (FFT_but_11_acc_11_psp_sva_1(0)));
  FFT_but_11_acc_5_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_11_acc_11_psp_sva_1)
      + CONV_SIGNED(CONV_UNSIGNED(FFT_but_11_and_13_nl, 1), 42), 42));
  FFT_but_11_nor_ovfl_3_sva_1 <= NOT((FFT_but_11_acc_5_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_11_acc_5_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_11_and_unfl_3_sva_1 <= (FFT_but_11_acc_5_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_11_acc_5_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_11_and_18_nl <= (FFT_but_11_acc_6_itm_46_1_1(3)) AND ((FFT_but_11_acc_6_itm_46_1_1(0))
      OR (FFT_but_11_acc_6_itm_46_1_1(1)) OR (FFT_but_11_acc_6_itm_46_1_1(2)) OR
      (FFT_but_11_acc_6_itm_46_1_1(4)));
  FFT_but_11_acc_7_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_11_acc_6_itm_46_1_1(45
      DOWNTO 4)) + CONV_SIGNED(CONV_UNSIGNED(FFT_but_11_and_18_nl, 1), 42), 42));
  FFT_but_11_nor_ovfl_4_sva_1 <= NOT((FFT_but_11_acc_7_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_11_acc_7_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_11_and_unfl_4_sva_1 <= (FFT_but_11_acc_7_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_11_acc_7_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_11_and_8_nl <= (FFT_but_11_acc_psp_sva(3)) AND (CONV_SL_1_1(FFT_but_11_acc_psp_sva(2
      DOWNTO 0)/=STD_LOGIC_VECTOR'("000")) OR (FFT_but_11_acc_10_psp_sva_1(0)));
  FFT_but_11_acc_3_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_11_acc_10_psp_sva_1)
      + CONV_SIGNED(CONV_UNSIGNED(FFT_but_11_and_8_nl, 1), 42), 42));
  FFT_but_11_nor_ovfl_2_sva_1 <= NOT((FFT_but_11_acc_3_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_11_acc_3_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_11_and_unfl_2_sva_1 <= (FFT_but_11_acc_3_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_11_acc_3_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_11_acc_8_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((NOT
      (FFT_but_11_acc_12_psp_sva(27))) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(NOT
      FFT_but_11_acc_12_psp_sva),44)) & '1'), 46), 47) + CONV_SIGNED(CONV_SIGNED(SIGNED(FFT_but_5_conc_12_ncse_22_sva
      & FFT_but_9_mul_itm_20_0 & FFT_but_5_conc_12_ncse_0_sva & STD_LOGIC_VECTOR'(
      "00000")), 28), 47) + SIGNED'( "00000000000000000000000000000000000000000000001"),
      47));
  FFT_but_11_acc_8_itm_46_1_1 <= FFT_but_11_acc_8_nl(46 DOWNTO 1);
  FFT_but_11_acc_6_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((NOT
      (FFT_but_11_acc_psp_sva(27))) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(NOT FFT_but_11_acc_psp_sva),44))
      & '1'), 46), 47) + CONV_SIGNED(CONV_SIGNED(SIGNED(FFT_but_5_conc_11_ncse_22_sva
      & FFT_but_5_conc_11_ncse_21_1_sva & FFT_but_5_conc_11_ncse_0_sva & STD_LOGIC_VECTOR'(
      "00000")), 28), 47) + SIGNED'( "00000000000000000000000000000000000000000000001"),
      47));
  FFT_but_11_acc_6_itm_46_1_1 <= FFT_but_11_acc_6_nl(46 DOWNTO 1);
  FFT_but_11_acc_11_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_5_conc_12_ncse_22_sva
      & FFT_but_9_mul_itm_20_0 & FFT_but_5_conc_12_ncse_0_sva), 23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((FFT_but_11_acc_12_psp_sva(27))
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_11_acc_12_psp_sva(27 DOWNTO 4)),40))),
      41), 42), 42));
  FFT_but_11_acc_10_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_5_conc_11_ncse_22_sva
      & FFT_but_5_conc_11_ncse_21_1_sva & FFT_but_5_conc_11_ncse_0_sva), 23), 42)
      + CONV_UNSIGNED(CONV_SIGNED(SIGNED((FFT_but_11_acc_psp_sva(27)) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_11_acc_psp_sva(27
      DOWNTO 4)),40))), 41), 42), 42));
  FFT_but_9_and_18_nl <= (FFT_but_9_acc_6_itm_46_1_1(3)) AND ((FFT_but_9_acc_6_itm_46_1_1(0))
      OR (FFT_but_9_acc_6_itm_46_1_1(1)) OR (FFT_but_9_acc_6_itm_46_1_1(2)) OR (FFT_but_9_acc_6_itm_46_1_1(4)));
  FFT_but_9_acc_7_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_9_acc_6_itm_46_1_1(45
      DOWNTO 4)) + CONV_SIGNED(CONV_UNSIGNED(FFT_but_9_and_18_nl, 1), 42), 42));
  FFT_but_9_nor_ovfl_4_sva_1 <= NOT((FFT_but_9_acc_7_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_9_acc_7_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_9_and_unfl_4_sva_1 <= (FFT_but_9_acc_7_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_9_acc_7_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_9_and_8_nl <= (FFT_but_9_acc_psp_sva(3)) AND (CONV_SL_1_1(FFT_but_9_acc_psp_sva(2
      DOWNTO 0)/=STD_LOGIC_VECTOR'("000")) OR (FFT_but_9_acc_10_psp_sva_1(0)));
  FFT_but_9_acc_3_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_9_acc_10_psp_sva_1)
      + CONV_SIGNED(CONV_UNSIGNED(FFT_but_9_and_8_nl, 1), 42), 42));
  FFT_but_9_nor_ovfl_2_sva_1 <= NOT((FFT_but_9_acc_3_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_9_acc_3_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_9_and_unfl_2_sva_1 <= (FFT_but_9_acc_3_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_9_acc_3_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_9_acc_6_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((NOT
      (FFT_but_9_acc_psp_sva(27))) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(NOT FFT_but_9_acc_psp_sva),44))
      & '1'), 46), 47) + CONV_SIGNED(CONV_SIGNED(SIGNED(FFT_but_5_conc_ncse_22_sva
      & FFT_but_5_conc_ncse_21_1_sva & FFT_but_5_conc_ncse_0_sva & STD_LOGIC_VECTOR'(
      "00000")), 28), 47) + SIGNED'( "00000000000000000000000000000000000000000000001"),
      47));
  FFT_but_9_acc_6_itm_46_1_1 <= FFT_but_9_acc_6_nl(46 DOWNTO 1);
  FFT_but_9_acc_10_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_5_conc_ncse_22_sva
      & FFT_but_5_conc_ncse_21_1_sva & FFT_but_5_conc_ncse_0_sva), 23), 42) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((FFT_but_9_acc_psp_sva(27))
      & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_9_acc_psp_sva(27 DOWNTO 4)),40))),
      41), 42), 42));
  FFT_but_9_and_23_nl <= (FFT_but_9_acc_8_itm_46_1_1(3)) AND ((FFT_but_9_acc_8_itm_46_1_1(0))
      OR (FFT_but_9_acc_8_itm_46_1_1(1)) OR (FFT_but_9_acc_8_itm_46_1_1(2)) OR (FFT_but_9_acc_8_itm_46_1_1(4)));
  FFT_but_9_acc_9_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_9_acc_8_itm_46_1_1(45
      DOWNTO 4)) + CONV_SIGNED(CONV_UNSIGNED(FFT_but_9_and_23_nl, 1), 42), 42));
  FFT_but_9_nor_ovfl_5_sva_1 <= NOT((FFT_but_9_acc_9_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_9_acc_9_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_9_and_unfl_5_sva_1 <= (FFT_but_9_acc_9_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_9_acc_9_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_9_and_13_nl <= (FFT_but_9_acc_12_psp_sva(3)) AND (CONV_SL_1_1(FFT_but_9_acc_12_psp_sva(2
      DOWNTO 0)/=STD_LOGIC_VECTOR'("000")) OR (FFT_but_9_acc_11_psp_sva_1(0)));
  FFT_but_9_acc_5_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_9_acc_11_psp_sva_1)
      + CONV_SIGNED(CONV_UNSIGNED(FFT_but_9_and_13_nl, 1), 42), 42));
  FFT_but_9_nor_ovfl_3_sva_1 <= NOT((FFT_but_9_acc_5_psp_sva_1(41)) OR (NOT(CONV_SL_1_1(FFT_but_9_acc_5_psp_sva_1(40
      DOWNTO 22)/=STD_LOGIC_VECTOR'("0000000000000000000")))));
  FFT_but_9_and_unfl_3_sva_1 <= (FFT_but_9_acc_5_psp_sva_1(41)) AND (NOT(CONV_SL_1_1(FFT_but_9_acc_5_psp_sva_1(40
      DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111"))));
  FFT_but_9_acc_8_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((NOT
      (FFT_but_9_acc_12_psp_sva(27))) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(NOT FFT_but_9_acc_12_psp_sva),44))
      & '1'), 46), 47) + CONV_SIGNED(CONV_SIGNED(SIGNED(FFT_but_5_conc_10_ncse_22_sva
      & FFT_but_5_conc_10_ncse_21_1_sva & FFT_but_5_conc_10_ncse_0_sva & STD_LOGIC_VECTOR'(
      "00000")), 28), 47) + SIGNED'( "00000000000000000000000000000000000000000000001"),
      47));
  FFT_but_9_acc_8_itm_46_1_1 <= FFT_but_9_acc_8_nl(46 DOWNTO 1);
  FFT_but_9_acc_11_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_5_conc_10_ncse_22_sva
      & FFT_but_5_conc_10_ncse_21_1_sva & FFT_but_5_conc_10_ncse_0_sva), 23), 42)
      + CONV_UNSIGNED(CONV_SIGNED(SIGNED((FFT_but_9_acc_12_psp_sva(27)) & STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(FFT_but_9_acc_12_psp_sva(27
      DOWNTO 4)),40))), 41), 42), 42));
  while_else_and_cse <= data_valid_source_svs_1 AND while_else_land_lpi_1_dfm;
  or_dcpl_3 <= (NOT data_valid_source) OR data_valid_source_svs_1 OR (NOT while_else_if_acc_itm_29_1);
  or_dcpl_33 <= NOT(while_else_land_lpi_1_dfm AND data_valid_source_svs_1);
  or_dcpl_34 <= or_dcpl_33 OR (NOT(while_else_if_if_1_and_stg_1_3_sva AND reg_while_else_if_if_1_slc_i_2_0_cse));
  or_dcpl_38 <= or_dcpl_33 OR (NOT while_else_if_if_1_and_stg_1_0_sva) OR reg_while_else_if_if_1_slc_i_2_0_cse;
  or_dcpl_40 <= or_dcpl_33 OR (NOT(while_else_if_if_1_and_stg_1_2_sva AND reg_while_else_if_if_1_slc_i_2_0_cse));
  or_dcpl_42 <= or_dcpl_33 OR (NOT while_else_if_if_1_and_stg_1_1_sva) OR reg_while_else_if_if_1_slc_i_2_0_cse;
  or_dcpl_44 <= or_dcpl_33 OR (NOT(while_else_if_if_1_and_stg_1_1_sva AND reg_while_else_if_if_1_slc_i_2_0_cse));
  or_dcpl_46 <= or_dcpl_33 OR (NOT while_else_if_if_1_and_stg_1_2_sva) OR reg_while_else_if_if_1_slc_i_2_0_cse;
  or_dcpl_48 <= or_dcpl_33 OR (NOT(while_else_if_if_1_and_stg_1_0_sva AND reg_while_else_if_if_1_slc_i_2_0_cse));
  or_dcpl_50 <= or_dcpl_33 OR (NOT while_else_if_if_1_and_stg_1_3_sva) OR reg_while_else_if_if_1_slc_i_2_0_cse;
  or_dcpl_51 <= (NOT while_else_land_2_lpi_1_dfm) OR reg_data_valid_sink_cse;
  or_tmp_20 <= while_else_and_cse AND while_else_if_if_1_and_stg_1_3_sva AND reg_while_else_if_if_1_slc_i_2_0_cse
      AND (fsm_output(1));
  or_tmp_22 <= (NOT (fsm_output(0))) OR or_dcpl_3;
  or_tmp_23 <= while_else_and_cse AND while_else_if_if_1_and_stg_1_0_sva AND (NOT
      reg_while_else_if_if_1_slc_i_2_0_cse) AND (fsm_output(1));
  or_tmp_26 <= while_else_and_cse AND while_else_if_if_1_and_stg_1_2_sva AND reg_while_else_if_if_1_slc_i_2_0_cse
      AND (fsm_output(1));
  or_tmp_29 <= while_else_and_cse AND while_else_if_if_1_and_stg_1_1_sva AND (NOT
      reg_while_else_if_if_1_slc_i_2_0_cse) AND (fsm_output(1));
  or_tmp_32 <= while_else_and_cse AND while_else_if_if_1_and_stg_1_1_sva AND reg_while_else_if_if_1_slc_i_2_0_cse
      AND (fsm_output(1));
  or_tmp_35 <= while_else_and_cse AND while_else_if_if_1_and_stg_1_2_sva AND (NOT
      reg_while_else_if_if_1_slc_i_2_0_cse) AND (fsm_output(1));
  or_tmp_38 <= while_else_and_cse AND while_else_if_if_1_and_stg_1_0_sva AND reg_while_else_if_if_1_slc_i_2_0_cse
      AND (fsm_output(1));
  or_tmp_41 <= while_else_and_cse AND while_else_if_if_1_and_stg_1_3_sva AND (NOT
      reg_while_else_if_if_1_slc_i_2_0_cse) AND (fsm_output(1));
  or_tmp_55 <= while_else_land_2_lpi_1_dfm AND (NOT reg_data_valid_sink_cse) AND
      (fsm_output(8));
  or_tmp_114 <= ((j_sva_3 AND CONV_SL_1_1(j_sva_2_0=STD_LOGIC_VECTOR'("000")) AND
      CONV_SL_1_1(j_sva_31_4=STD_LOGIC_VECTOR'("0000000000000000000000000000")))
      OR processing_sva_dfm_1) AND or_dcpl_51 AND (fsm_output(8));
  or_tmp_116 <= (NOT (fsm_output(8))) OR or_dcpl_51;
  or_tmp_131 <= (NOT((fsm_output(0)) OR (fsm_output(7)))) AND (NOT((fsm_output(1))
      OR (fsm_output(8))));
  or_tmp_134 <= CONV_SL_1_1(fsm_output(3 DOWNTO 2)/=STD_LOGIC_VECTOR'("00"));
  or_tmp_140 <= CONV_SL_1_1(fsm_output(5 DOWNTO 3)/=STD_LOGIC_VECTOR'("000"));
  or_tmp_146 <= (NOT(CONV_SL_1_1(fsm_output(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("00"))))
      AND (NOT((fsm_output(2)) OR (fsm_output(8))));
  j_sva_mx0c1 <= or_dcpl_51 AND (fsm_output(8));
  data_req_source_mx0c1 <= while_else_and_cse AND (NOT while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_itm)
      AND (fsm_output(8));
  data_req_source_wr_mx0c1 <= while_else_land_lpi_1_dfm AND (NOT data_req_source_wr)
      AND (NOT(data_valid_source OR data_valid_source_svs_1)) AND (fsm_output(8));
  FFT_but_11_or_cse <= (fsm_output(5)) OR (fsm_output(7));
  FFT_but_11_or_20_cse <= (fsm_output(4)) OR (fsm_output(6));
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_itm <= '0';
      data_valid_source_svs_1 <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( reg_while_else_if_if_1_if_slc_while_else_if_if_1_if_or_cse = '1' ) THEN
        while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_itm <= while_else_if_if_1_if_acc_nl(29);
        data_valid_source_svs_1 <= MUX_s_1_2_2(data_valid_source, processing_sva_dfm_1,
            fsm_output(8));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_20 = '1' ) THEN
        input_fft_imag_7_sva_dfm_1 <= in_imag;
        input_fft_real_7_sva_dfm_1 <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      reg_while_else_if_if_1_slc_i_2_0_cse <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_22 = '0' ) THEN
        reg_while_else_if_if_1_slc_i_2_0_cse <= i_sva_2_0(2);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_23 = '1' ) THEN
        input_fft_imag_0_sva_dfm_1 <= in_imag;
        input_fft_real_0_sva_dfm_1 <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_26 = '1' ) THEN
        input_fft_imag_6_sva_dfm_1 <= in_imag;
        input_fft_real_6_sva_dfm_1 <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_29 = '1' ) THEN
        input_fft_imag_1_sva_dfm_1 <= in_imag;
        input_fft_real_1_sva_dfm_1 <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_32 = '1' ) THEN
        input_fft_imag_5_sva_dfm_1 <= in_imag;
        input_fft_real_5_sva_dfm_1 <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_35 = '1' ) THEN
        input_fft_imag_2_sva_dfm_1 <= in_imag;
        input_fft_real_2_sva_dfm_1 <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_38 = '1' ) THEN
        input_fft_imag_4_sva_dfm_1 <= in_imag;
        input_fft_real_4_sva_dfm_1 <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_41 = '1' ) THEN
        input_fft_imag_3_sva_dfm_1 <= in_imag;
        input_fft_real_3_sva_dfm_1 <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      while_else_if_if_1_and_stg_1_0_sva <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_22 = '0' ) THEN
        while_else_if_if_1_and_stg_1_0_sva <= NOT(CONV_SL_1_1(i_sva_2_0(1 DOWNTO
            0)/=STD_LOGIC_VECTOR'("00")));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      while_else_if_if_1_and_stg_1_1_sva <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_22 = '0' ) THEN
        while_else_if_if_1_and_stg_1_1_sva <= CONV_SL_1_1(i_sva_2_0(1 DOWNTO 0)=STD_LOGIC_VECTOR'("01"));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      while_else_if_if_1_and_stg_1_2_sva <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_22 = '0' ) THEN
        while_else_if_if_1_and_stg_1_2_sva <= CONV_SL_1_1(i_sva_2_0(1 DOWNTO 0)=STD_LOGIC_VECTOR'("10"));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      while_else_if_if_1_and_stg_1_3_sva <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_22 = '0' ) THEN
        while_else_if_if_1_and_stg_1_3_sva <= CONV_SL_1_1(i_sva_2_0(1 DOWNTO 0)=STD_LOGIC_VECTOR'("11"));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      i_sva_31_4 <= STD_LOGIC_VECTOR'( "0000000000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_22 = '0' ) THEN
        i_sva_31_4 <= z_out(31 DOWNTO 4);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      i_sva_3 <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(0)) = '1' ) THEN
        i_sva_3 <= i_sva_dfm_1_3_mx0 AND (NOT while_else_land_1_lpi_1_dfm_mx0w0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      i_sva_2_0 <= STD_LOGIC_VECTOR'( "000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_22 = '0' ) THEN
        i_sva_2_0 <= z_out(2 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      processing_sva_dfm_1 <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(0)) = '1' ) THEN
        processing_sva_dfm_1 <= processing_sva_dfm_1_mx0w0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      j_sva_31_4 <= STD_LOGIC_VECTOR'( "0000000000000000000000000000");
      j_sva_2_0 <= STD_LOGIC_VECTOR'( "000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( j_and_cse = '1' ) THEN
        j_sva_31_4 <= z_out(31 DOWNTO 4);
        j_sva_2_0 <= z_out(2 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      j_sva_3 <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( j_or_ssc = '1' ) THEN
        j_sva_3 <= MUX_s_1_2_2((z_out(3)), j_sva_dfm_3, j_sva_mx0c1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      j_sva_dfm_3 <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(0)) = '1' ) THEN
        j_sva_dfm_3 <= j_sva_dfm_3_1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( output_fft_imag_and_cse = '1' ) THEN
        output_fft_imag_6_0_sva_dfm <= NOT((NOT((FFT_but_10_acc_9_psp_sva_1(0)) OR
            FFT_but_10_nor_ovfl_5_sva_1)) OR FFT_but_10_and_unfl_5_sva_1);
        output_fft_imag_6_21_1_sva_dfm <= NOT(MUX_v_21_2_2(FFT_but_10_nor_26_nl,
            STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_10_and_unfl_5_sva_1));
        output_fft_imag_6_22_sva_dfm <= NOT((NOT((FFT_but_10_acc_9_psp_sva_1(22))
            OR FFT_but_10_and_unfl_5_sva_1)) OR FFT_but_10_nor_ovfl_5_sva_1);
        output_fft_imag_4_0_sva_dfm <= NOT((NOT((FFT_but_8_acc_9_psp_sva_1(0)) OR
            FFT_but_8_nor_ovfl_5_sva_1)) OR FFT_but_8_and_unfl_5_sva_1);
        output_fft_imag_4_21_1_sva_dfm <= NOT(MUX_v_21_2_2(FFT_but_8_nor_26_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            FFT_but_8_and_unfl_5_sva_1));
        output_fft_imag_4_22_sva_dfm <= NOT((NOT((FFT_but_8_acc_9_psp_sva_1(22))
            OR FFT_but_8_and_unfl_5_sva_1)) OR FFT_but_8_nor_ovfl_5_sva_1);
        output_fft_imag_2_0_sva_dfm <= NOT((NOT((FFT_but_10_acc_5_psp_sva_1(0)) OR
            FFT_but_10_nor_ovfl_3_sva_1)) OR FFT_but_10_and_unfl_3_sva_1);
        output_fft_imag_2_21_1_sva_dfm <= NOT(MUX_v_21_2_2(FFT_but_10_nor_20_nl,
            STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_10_and_unfl_3_sva_1));
        output_fft_imag_2_22_sva_dfm <= NOT((NOT((FFT_but_10_acc_5_psp_sva_1(22))
            OR FFT_but_10_and_unfl_3_sva_1)) OR FFT_but_10_nor_ovfl_3_sva_1);
        output_fft_imag_0_0_sva_dfm <= NOT((NOT((FFT_but_8_acc_5_psp_sva_1(0)) OR
            FFT_but_8_nor_ovfl_3_sva_1)) OR FFT_but_8_and_unfl_3_sva_1);
        output_fft_imag_0_21_1_sva_dfm <= NOT(MUX_v_21_2_2(FFT_but_8_nor_20_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            FFT_but_8_and_unfl_3_sva_1));
        output_fft_imag_0_22_sva_dfm <= NOT((NOT((FFT_but_8_acc_5_psp_sva_1(22))
            OR FFT_but_8_and_unfl_3_sva_1)) OR FFT_but_8_nor_ovfl_3_sva_1);
        output_fft_real_6_0_sva_dfm <= NOT((NOT((FFT_but_10_acc_7_psp_sva_1(0)) OR
            FFT_but_10_nor_ovfl_4_sva_1)) OR FFT_but_10_and_unfl_4_sva_1);
        output_fft_real_6_21_1_sva_dfm <= NOT(MUX_v_21_2_2(FFT_but_10_nor_23_nl,
            STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_10_and_unfl_4_sva_1));
        output_fft_real_6_22_sva_dfm <= NOT((NOT((FFT_but_10_acc_7_psp_sva_1(22))
            OR FFT_but_10_and_unfl_4_sva_1)) OR FFT_but_10_nor_ovfl_4_sva_1);
        output_fft_real_4_0_sva_dfm <= NOT((NOT((FFT_but_8_acc_7_psp_sva_1(0)) OR
            FFT_but_8_nor_ovfl_4_sva_1)) OR FFT_but_8_and_unfl_4_sva_1);
        output_fft_real_4_21_1_sva_dfm <= NOT(MUX_v_21_2_2(FFT_but_8_nor_23_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            FFT_but_8_and_unfl_4_sva_1));
        output_fft_real_4_22_sva_dfm <= NOT((NOT((FFT_but_8_acc_7_psp_sva_1(22))
            OR FFT_but_8_and_unfl_4_sva_1)) OR FFT_but_8_nor_ovfl_4_sva_1);
        output_fft_real_2_0_sva_dfm <= NOT((NOT((FFT_but_10_acc_3_psp_sva_1(0)) OR
            FFT_but_10_nor_ovfl_2_sva_1)) OR FFT_but_10_and_unfl_2_sva_1);
        output_fft_real_2_21_1_sva_dfm <= NOT(MUX_v_21_2_2(FFT_but_10_nor_17_nl,
            STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_10_and_unfl_2_sva_1));
        output_fft_real_2_22_sva_dfm <= NOT((NOT((FFT_but_10_acc_3_psp_sva_1(22))
            OR FFT_but_10_and_unfl_2_sva_1)) OR FFT_but_10_nor_ovfl_2_sva_1);
        output_fft_real_0_0_sva_dfm <= NOT((NOT((FFT_but_8_acc_3_psp_sva_1(0)) OR
            FFT_but_8_nor_ovfl_2_sva_1)) OR FFT_but_8_and_unfl_2_sva_1);
        output_fft_real_0_21_1_sva_dfm <= NOT(MUX_v_21_2_2(FFT_but_8_nor_17_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            FFT_but_8_and_unfl_2_sva_1));
        output_fft_real_0_22_sva_dfm <= NOT((NOT((FFT_but_8_acc_3_psp_sva_1(22))
            OR FFT_but_8_and_unfl_2_sva_1)) OR FFT_but_8_nor_ovfl_2_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( output_fft_imag_and_8_cse = '1' ) THEN
        output_fft_imag_7_0_sva_dfm <= NOT((NOT((FFT_but_11_acc_9_psp_sva_1(0)) OR
            FFT_but_11_nor_ovfl_5_sva_1)) OR FFT_but_11_and_unfl_5_sva_1);
        output_fft_imag_7_21_1_sva_dfm <= NOT(MUX_v_21_2_2(FFT_but_11_nor_26_nl,
            STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_11_and_unfl_5_sva_1));
        output_fft_imag_7_22_sva_dfm <= NOT((NOT((FFT_but_11_acc_9_psp_sva_1(22))
            OR FFT_but_11_and_unfl_5_sva_1)) OR FFT_but_11_nor_ovfl_5_sva_1);
        output_fft_imag_3_0_sva_dfm <= NOT((NOT((FFT_but_11_acc_5_psp_sva_1(0)) OR
            FFT_but_11_nor_ovfl_3_sva_1)) OR FFT_but_11_and_unfl_3_sva_1);
        output_fft_imag_3_21_1_sva_dfm <= NOT(MUX_v_21_2_2(FFT_but_11_nor_20_nl,
            STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_11_and_unfl_3_sva_1));
        output_fft_imag_3_22_sva_dfm <= NOT((NOT((FFT_but_11_acc_5_psp_sva_1(22))
            OR FFT_but_11_and_unfl_3_sva_1)) OR FFT_but_11_nor_ovfl_3_sva_1);
        output_fft_real_7_0_sva_dfm <= NOT((NOT((FFT_but_11_acc_7_psp_sva_1(0)) OR
            FFT_but_11_nor_ovfl_4_sva_1)) OR FFT_but_11_and_unfl_4_sva_1);
        output_fft_real_7_21_1_sva_dfm <= NOT(MUX_v_21_2_2(FFT_but_11_nor_23_nl,
            STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_11_and_unfl_4_sva_1));
        output_fft_real_7_22_sva_dfm <= NOT((NOT((FFT_but_11_acc_7_psp_sva_1(22))
            OR FFT_but_11_and_unfl_4_sva_1)) OR FFT_but_11_nor_ovfl_4_sva_1);
        output_fft_real_3_0_sva_dfm <= NOT((NOT((FFT_but_11_acc_3_psp_sva_1(0)) OR
            FFT_but_11_nor_ovfl_2_sva_1)) OR FFT_but_11_and_unfl_2_sva_1);
        output_fft_real_3_21_1_sva_dfm <= NOT(MUX_v_21_2_2(FFT_but_11_nor_17_nl,
            STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_11_and_unfl_2_sva_1));
        output_fft_real_3_22_sva_dfm <= NOT((NOT((FFT_but_11_acc_3_psp_sva_1(22))
            OR FFT_but_11_and_unfl_2_sva_1)) OR FFT_but_11_nor_ovfl_2_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( output_fft_real_and_12_cse = '1' ) THEN
        output_fft_real_5_0_sva_dfm <= NOT((NOT((FFT_but_9_acc_7_psp_sva_1(0)) OR
            FFT_but_9_nor_ovfl_4_sva_1)) OR FFT_but_9_and_unfl_4_sva_1);
        output_fft_real_5_21_1_sva_dfm <= NOT(MUX_v_21_2_2(FFT_but_9_nor_23_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            FFT_but_9_and_unfl_4_sva_1));
        output_fft_real_5_22_sva_dfm <= NOT((NOT((FFT_but_9_acc_7_psp_sva_1(22))
            OR FFT_but_9_and_unfl_4_sva_1)) OR FFT_but_9_nor_ovfl_4_sva_1);
        output_fft_real_1_0_sva_dfm <= NOT((NOT((FFT_but_9_acc_3_psp_sva_1(0)) OR
            FFT_but_9_nor_ovfl_2_sva_1)) OR FFT_but_9_and_unfl_2_sva_1);
        output_fft_real_1_21_1_sva_dfm <= NOT(MUX_v_21_2_2(FFT_but_9_nor_17_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            FFT_but_9_and_unfl_2_sva_1));
        output_fft_real_1_22_sva_dfm <= NOT((NOT((FFT_but_9_acc_3_psp_sva_1(22))
            OR FFT_but_9_and_unfl_2_sva_1)) OR FFT_but_9_nor_ovfl_2_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(8)) = '1' ) THEN
        output_fft_imag_5_0_sva_dfm <= output_fft_imag_5_0_sva_dfm_mx1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(8)) = '1' ) THEN
        output_fft_imag_5_21_1_sva_dfm <= output_fft_imag_5_21_1_sva_dfm_mx1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(8)) = '1' ) THEN
        output_fft_imag_5_22_sva_dfm <= output_fft_imag_5_22_sva_dfm_mx1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(8)) = '1' ) THEN
        output_fft_imag_1_0_sva_dfm <= output_fft_imag_1_0_sva_dfm_mx1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(8)) = '1' ) THEN
        output_fft_imag_1_21_1_sva_dfm <= output_fft_imag_1_21_1_sva_dfm_mx1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(8)) = '1' ) THEN
        output_fft_imag_1_22_sva_dfm <= output_fft_imag_1_22_sva_dfm_mx1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      data_req_source <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( ((mux_nl AND while_else_land_lpi_1_dfm AND (fsm_output(8))) OR data_req_source_mx0c1)
          = '1' ) THEN
        data_req_source <= NOT data_req_source_mx0c1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      data_req_source_wr <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( ((while_else_and_cse AND (fsm_output(8))) OR data_req_source_wr_mx0c1)
          = '1' ) THEN
        data_req_source_wr <= while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_itm
            OR data_req_source_wr_mx0c1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      reg_data_valid_sink_cse <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (or_tmp_55 OR or_tmp_114) = '1' ) THEN
        reg_data_valid_sink_cse <= NOT or_tmp_114;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      while_else_if_3_mux_10 <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_116 = '0' ) THEN
        while_else_if_3_mux_10 <= MUX_s_1_8_2(output_fft_imag_0_22_sva_dfm, output_fft_imag_1_22_sva_dfm_mx1,
            output_fft_imag_2_22_sva_dfm, output_fft_imag_3_22_sva_dfm, output_fft_imag_4_22_sva_dfm,
            output_fft_imag_5_22_sva_dfm_mx1, output_fft_imag_6_22_sva_dfm, output_fft_imag_7_22_sva_dfm,
            j_sva_2_0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      while_else_if_3_mux_11 <= STD_LOGIC_VECTOR'( "000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_116 = '0' ) THEN
        while_else_if_3_mux_11 <= MUX_v_21_8_2(output_fft_imag_0_21_1_sva_dfm, output_fft_imag_1_21_1_sva_dfm_mx1,
            output_fft_imag_2_21_1_sva_dfm, output_fft_imag_3_21_1_sva_dfm, output_fft_imag_4_21_1_sva_dfm,
            output_fft_imag_5_21_1_sva_dfm_mx1, output_fft_imag_6_21_1_sva_dfm, output_fft_imag_7_21_1_sva_dfm,
            j_sva_2_0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      while_else_if_3_mux_12 <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_116 = '0' ) THEN
        while_else_if_3_mux_12 <= MUX_s_1_8_2(output_fft_imag_0_0_sva_dfm, output_fft_imag_1_0_sva_dfm_mx1,
            output_fft_imag_2_0_sva_dfm, output_fft_imag_3_0_sva_dfm, output_fft_imag_4_0_sva_dfm,
            output_fft_imag_5_0_sva_dfm_mx1, output_fft_imag_6_0_sva_dfm, output_fft_imag_7_0_sva_dfm,
            j_sva_2_0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      while_else_if_3_mux_4 <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_116 = '0' ) THEN
        while_else_if_3_mux_4 <= MUX_s_1_8_2(output_fft_real_0_22_sva_dfm, output_fft_real_1_22_sva_dfm,
            output_fft_real_2_22_sva_dfm, output_fft_real_3_22_sva_dfm, output_fft_real_4_22_sva_dfm,
            output_fft_real_5_22_sva_dfm, output_fft_real_6_22_sva_dfm, output_fft_real_7_22_sva_dfm,
            j_sva_2_0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      while_else_if_3_mux_5 <= STD_LOGIC_VECTOR'( "000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_116 = '0' ) THEN
        while_else_if_3_mux_5 <= MUX_v_21_8_2(output_fft_real_0_21_1_sva_dfm, output_fft_real_1_21_1_sva_dfm,
            output_fft_real_2_21_1_sva_dfm, output_fft_real_3_21_1_sva_dfm, output_fft_real_4_21_1_sva_dfm,
            output_fft_real_5_21_1_sva_dfm, output_fft_real_6_21_1_sva_dfm, output_fft_real_7_21_1_sva_dfm,
            j_sva_2_0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      while_else_if_3_mux_6 <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_116 = '0' ) THEN
        while_else_if_3_mux_6 <= MUX_s_1_8_2(output_fft_real_0_0_sva_dfm, output_fft_real_1_0_sva_dfm,
            output_fft_real_2_0_sva_dfm, output_fft_real_3_0_sva_dfm, output_fft_real_4_0_sva_dfm,
            output_fft_real_5_0_sva_dfm, output_fft_real_6_0_sva_dfm, output_fft_real_7_0_sva_dfm,
            j_sva_2_0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      while_else_land_2_lpi_1_dfm <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(0)) = '1' ) THEN
        while_else_land_2_lpi_1_dfm <= (while_else_aelse_2_acc_nl(29)) AND processing_sva_dfm_1_mx0w0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      while_else_land_1_lpi_1_dfm <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(0)) = '1' ) THEN
        while_else_land_1_lpi_1_dfm <= while_else_land_1_lpi_1_dfm_mx0w0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      while_else_land_lpi_1_dfm <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(0)) = '1' ) THEN
        while_else_land_lpi_1_dfm <= (NOT data_valid_source_svs_1) AND while_else_if_acc_itm_29_1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      FFT_but_7_nor_26_itm <= NOT(MUX_v_21_2_2((FFT_but_7_acc_12_tmp(21 DOWNTO 1)),
          STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_7_nor_ovfl_5_sva_1));
      FFT_but_10_FFT_but_6_or_2_itm <= (NOT((FFT_but_6_acc_7_psp_sva_1(0)) OR FFT_but_6_nor_ovfl_4_sva_1))
          OR FFT_but_6_and_unfl_4_sva_1;
      FFT_but_10_FFT_but_6_or_1_itm <= MUX_v_21_2_2(FFT_but_6_nor_23_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          FFT_but_6_and_unfl_4_sva_1);
      FFT_but_10_FFT_but_6_or_itm <= (NOT((FFT_but_6_acc_7_psp_sva_1(22)) OR FFT_but_6_and_unfl_4_sva_1))
          OR FFT_but_6_nor_ovfl_4_sva_1;
      FFT_but_7_nor_20_itm <= NOT(MUX_v_21_2_2((FFT_but_7_acc_11_tmp(21 DOWNTO 1)),
          STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_7_nor_ovfl_3_sva_1));
      FFT_but_6_conc_12_ncse_22_sva <= NOT((NOT((FFT_but_6_acc_9_psp_sva_1(22)) OR
          FFT_but_6_and_unfl_5_sva_1)) OR FFT_but_6_nor_ovfl_5_sva_1);
      FFT_but_6_conc_12_ncse_0_sva <= NOT((NOT((FFT_but_6_acc_9_psp_sva_1(0)) OR
          FFT_but_6_nor_ovfl_5_sva_1)) OR FFT_but_6_and_unfl_5_sva_1);
      FFT_but_6_conc_12_ncse_21_1_sva <= NOT(MUX_v_21_2_2(FFT_but_6_nor_26_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          FFT_but_6_and_unfl_5_sva_1));
      FFT_but_6_conc_10_ncse_22_sva <= NOT((NOT((FFT_but_6_acc_5_psp_sva_1(22)) OR
          FFT_but_6_and_unfl_3_sva_1)) OR FFT_but_6_nor_ovfl_3_sva_1);
      FFT_but_6_conc_10_ncse_0_sva <= NOT((NOT((FFT_but_6_acc_5_psp_sva_1(0)) OR
          FFT_but_6_nor_ovfl_3_sva_1)) OR FFT_but_6_and_unfl_3_sva_1);
      FFT_but_6_conc_10_ncse_21_1_sva <= NOT(MUX_v_21_2_2(FFT_but_6_nor_20_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          FFT_but_6_and_unfl_3_sva_1));
      FFT_but_6_conc_ncse_22_sva <= NOT((NOT((FFT_but_6_acc_3_psp_sva_1(22)) OR FFT_but_6_and_unfl_2_sva_1))
          OR FFT_but_6_nor_ovfl_2_sva_1);
      FFT_but_6_conc_ncse_0_sva <= NOT((NOT((FFT_but_6_acc_3_psp_sva_1(0)) OR FFT_but_6_nor_ovfl_2_sva_1))
          OR FFT_but_6_and_unfl_2_sva_1);
      FFT_but_6_conc_ncse_21_1_sva <= NOT(MUX_v_21_2_2(FFT_but_6_nor_17_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          FFT_but_6_and_unfl_2_sva_1));
      FFT_but_5_nor_26_itm <= NOT(MUX_v_21_2_2((FFT_but_5_acc_12_tmp(21 DOWNTO 1)),
          STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_5_nor_ovfl_5_sva_1));
      FFT_but_5_nor_20_itm <= NOT(MUX_v_21_2_2((FFT_but_5_acc_11_tmp(21 DOWNTO 1)),
          STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_5_nor_ovfl_3_sva_1));
      FFT_but_4_conc_12_ncse_22_sva <= NOT((NOT((FFT_but_4_acc_9_psp_sva_1(22)) OR
          FFT_but_4_and_unfl_5_sva_1)) OR FFT_but_4_nor_ovfl_5_sva_1);
      FFT_but_4_conc_12_ncse_0_sva <= NOT((NOT((FFT_but_4_acc_9_psp_sva_1(0)) OR
          FFT_but_4_nor_ovfl_5_sva_1)) OR FFT_but_4_and_unfl_5_sva_1);
      FFT_but_4_conc_12_ncse_21_1_sva <= NOT(MUX_v_21_2_2(FFT_but_4_nor_26_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          FFT_but_4_and_unfl_5_sva_1));
      FFT_but_4_conc_11_ncse_22_sva <= NOT((NOT((FFT_but_4_acc_7_psp_sva_1(22)) OR
          FFT_but_4_and_unfl_4_sva_1)) OR FFT_but_4_nor_ovfl_4_sva_1);
      FFT_but_4_conc_11_ncse_0_sva <= NOT((NOT((FFT_but_4_acc_7_psp_sva_1(0)) OR
          FFT_but_4_nor_ovfl_4_sva_1)) OR FFT_but_4_and_unfl_4_sva_1);
      FFT_but_4_conc_11_ncse_21_1_sva <= NOT(MUX_v_21_2_2(FFT_but_4_nor_23_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          FFT_but_4_and_unfl_4_sva_1));
      FFT_but_4_conc_10_ncse_22_sva <= NOT((NOT((FFT_but_4_acc_5_psp_sva_1(22)) OR
          FFT_but_4_and_unfl_3_sva_1)) OR FFT_but_4_nor_ovfl_3_sva_1);
      FFT_but_4_conc_10_ncse_0_sva <= NOT((NOT((FFT_but_4_acc_5_psp_sva_1(0)) OR
          FFT_but_4_nor_ovfl_3_sva_1)) OR FFT_but_4_and_unfl_3_sva_1);
      FFT_but_4_conc_10_ncse_21_1_sva <= NOT(MUX_v_21_2_2(FFT_but_4_nor_20_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          FFT_but_4_and_unfl_3_sva_1));
      FFT_but_4_conc_ncse_22_sva <= NOT((NOT((FFT_but_4_acc_3_psp_sva_1(22)) OR FFT_but_4_and_unfl_2_sva_1))
          OR FFT_but_4_nor_ovfl_2_sva_1);
      FFT_but_4_conc_ncse_0_sva <= NOT((NOT((FFT_but_4_acc_3_psp_sva_1(0)) OR FFT_but_4_nor_ovfl_2_sva_1))
          OR FFT_but_4_and_unfl_2_sva_1);
      FFT_but_4_conc_ncse_21_1_sva <= NOT(MUX_v_21_2_2(FFT_but_4_nor_17_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          FFT_but_4_and_unfl_2_sva_1));
      FFT_but_11_mul_1_cse_sva <= z_out_1;
      FFT_but_11_acc_12_psp_sva <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(z_out_1),
          27), 28) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_11_mul_1_cse_sva),
          27), 28), 28));
      FFT_but_11_acc_psp_sva <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(z_out_1),
          27), 28) - CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_11_mul_1_cse_sva),
          27), 28), 28));
      FFT_but_9_acc_psp_sva <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((FFT_but_11_mul_1_cse_sva(26
          DOWNTO 21)) & FFT_but_9_mul_itm_20_0), 27), 28) - CONV_UNSIGNED(CONV_SIGNED(SIGNED(z_out_1),
          27), 28), 28));
      FFT_but_9_acc_12_psp_sva <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(z_out_1),
          27), 28) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_9_mul_3_itm), 27),
          28), 28));
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '0' ) THEN
      FFT_but_7_acc_9_psp_sva_41 <= '0';
      FFT_but_7_acc_9_psp_sva_22 <= '0';
      FFT_but_7_acc_9_psp_sva_0 <= '0';
      FFT_but_7_nor_ovfl_5_sva <= '0';
      FFT_but_7_nand_3_itm <= '0';
      FFT_but_7_acc_5_psp_sva_41 <= '0';
      FFT_but_7_acc_5_psp_sva_22 <= '0';
      FFT_but_7_acc_5_psp_sva_0 <= '0';
      FFT_but_7_nor_ovfl_3_sva <= '0';
      FFT_but_7_nand_1_itm <= '0';
      FFT_but_5_acc_9_psp_sva_41 <= '0';
      FFT_but_5_acc_9_psp_sva_22 <= '0';
      FFT_but_5_acc_9_psp_sva_0 <= '0';
      FFT_but_5_nor_ovfl_5_sva <= '0';
      FFT_but_5_nand_3_itm <= '0';
      FFT_but_5_acc_5_psp_sva_41 <= '0';
      FFT_but_5_acc_5_psp_sva_22 <= '0';
      FFT_but_5_acc_5_psp_sva_0 <= '0';
      FFT_but_5_nor_ovfl_3_sva <= '0';
      FFT_but_5_nand_1_itm <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      FFT_but_7_acc_9_psp_sva_41 <= FFT_but_7_acc_12_tmp(41);
      FFT_but_7_acc_9_psp_sva_22 <= FFT_but_7_acc_12_tmp(22);
      FFT_but_7_acc_9_psp_sva_0 <= FFT_but_7_acc_12_tmp(0);
      FFT_but_7_nor_ovfl_5_sva <= FFT_but_7_nor_ovfl_5_sva_1;
      FFT_but_7_nand_3_itm <= NOT(CONV_SL_1_1(FFT_but_7_acc_12_tmp(40 DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111")));
      FFT_but_7_acc_5_psp_sva_41 <= FFT_but_7_acc_11_tmp(41);
      FFT_but_7_acc_5_psp_sva_22 <= FFT_but_7_acc_11_tmp(22);
      FFT_but_7_acc_5_psp_sva_0 <= FFT_but_7_acc_11_tmp(0);
      FFT_but_7_nor_ovfl_3_sva <= FFT_but_7_nor_ovfl_3_sva_1;
      FFT_but_7_nand_1_itm <= NOT(CONV_SL_1_1(FFT_but_7_acc_11_tmp(40 DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111")));
      FFT_but_5_acc_9_psp_sva_41 <= FFT_but_5_acc_12_tmp(41);
      FFT_but_5_acc_9_psp_sva_22 <= FFT_but_5_acc_12_tmp(22);
      FFT_but_5_acc_9_psp_sva_0 <= FFT_but_5_acc_12_tmp(0);
      FFT_but_5_nor_ovfl_5_sva <= FFT_but_5_nor_ovfl_5_sva_1;
      FFT_but_5_nand_3_itm <= NOT(CONV_SL_1_1(FFT_but_5_acc_12_tmp(40 DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111")));
      FFT_but_5_acc_5_psp_sva_41 <= FFT_but_5_acc_11_tmp(41);
      FFT_but_5_acc_5_psp_sva_22 <= FFT_but_5_acc_11_tmp(22);
      FFT_but_5_acc_5_psp_sva_0 <= FFT_but_5_acc_11_tmp(0);
      FFT_but_5_nor_ovfl_3_sva <= FFT_but_5_nor_ovfl_3_sva_1;
      FFT_but_5_nand_1_itm <= NOT(CONV_SL_1_1(FFT_but_5_acc_11_tmp(40 DOWNTO 22)=STD_LOGIC_VECTOR'("1111111111111111111")));
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(2)) = '0' ) THEN
        FFT_but_7_FFT_but_7_nor_14_itm <= NOT((NOT((FFT_but_7_acc_7_psp_sva_1(0))
            OR FFT_but_7_nor_ovfl_4_sva_1)) OR FFT_but_7_and_unfl_4_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(2)) = '0' ) THEN
        FFT_but_7_FFT_but_7_nor_13_itm <= NOT(MUX_v_21_2_2(FFT_but_7_nor_23_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            FFT_but_7_and_unfl_4_sva_1));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(2)) = '0' ) THEN
        FFT_but_7_FFT_but_7_nor_12_itm <= NOT((NOT((FFT_but_7_acc_7_psp_sva_1(22))
            OR FFT_but_7_and_unfl_4_sva_1)) OR FFT_but_7_nor_ovfl_4_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_131 = '0' ) THEN
        FFT_but_7_conc_ncse_22_sva <= NOT((NOT((FFT_but_7_acc_3_psp_sva_1(22)) OR
            FFT_but_7_and_unfl_2_sva_1)) OR FFT_but_7_nor_ovfl_2_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_131 = '0' ) THEN
        FFT_but_7_conc_ncse_0_sva <= NOT((NOT((FFT_but_7_acc_3_psp_sva_1(0)) OR FFT_but_7_nor_ovfl_2_sva_1))
            OR FFT_but_7_and_unfl_2_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_131 = '0' ) THEN
        FFT_but_7_conc_ncse_21_1_sva <= NOT(MUX_v_21_2_2(FFT_but_7_nor_17_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            FFT_but_7_and_unfl_2_sva_1));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_134 = '0' ) THEN
        FFT_but_5_conc_11_ncse_22_sva <= NOT((NOT((FFT_but_5_acc_7_psp_sva_1(22))
            OR FFT_but_5_and_unfl_4_sva_1)) OR FFT_but_5_nor_ovfl_4_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_134 = '0' ) THEN
        FFT_but_5_conc_11_ncse_0_sva <= NOT((NOT((FFT_but_5_acc_7_psp_sva_1(0)) OR
            FFT_but_5_nor_ovfl_4_sva_1)) OR FFT_but_5_and_unfl_4_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_134 = '0' ) THEN
        FFT_but_5_conc_11_ncse_21_1_sva <= NOT(MUX_v_21_2_2(FFT_but_5_nor_23_nl,
            STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_5_and_unfl_4_sva_1));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_131 = '0' ) THEN
        FFT_but_5_conc_ncse_22_sva <= NOT((NOT((FFT_but_5_acc_3_psp_sva_1(22)) OR
            FFT_but_5_and_unfl_2_sva_1)) OR FFT_but_5_nor_ovfl_2_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_131 = '0' ) THEN
        FFT_but_5_conc_ncse_0_sva <= NOT((NOT((FFT_but_5_acc_3_psp_sva_1(0)) OR FFT_but_5_nor_ovfl_2_sva_1))
            OR FFT_but_5_and_unfl_2_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_131 = '0' ) THEN
        FFT_but_5_conc_ncse_21_1_sva <= NOT(MUX_v_21_2_2(FFT_but_5_nor_17_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            FFT_but_5_and_unfl_2_sva_1));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_140 = '0' ) THEN
        FFT_but_7_conc_10_ncse_22_sva <= NOT((NOT(FFT_but_7_acc_5_psp_sva_22 OR FFT_but_7_and_unfl_3_sva_1))
            OR FFT_but_7_nor_ovfl_3_sva);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_140 = '0' ) THEN
        FFT_but_7_conc_10_ncse_0_sva <= NOT((NOT(FFT_but_7_acc_5_psp_sva_0 OR FFT_but_7_nor_ovfl_3_sva))
            OR FFT_but_7_and_unfl_3_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_140 = '0' ) THEN
        FFT_but_7_conc_10_ncse_21_1_sva <= NOT(MUX_v_21_2_2(FFT_but_7_nor_20_itm,
            STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_7_and_unfl_3_sva_1));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(3)) = '0' ) THEN
        FFT_but_5_conc_12_ncse_22_sva <= NOT((NOT(FFT_but_5_acc_9_psp_sva_22 OR FFT_but_5_and_unfl_5_sva_1))
            OR FFT_but_5_nor_ovfl_5_sva);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(3)) = '0' ) THEN
        FFT_but_5_conc_12_ncse_0_sva <= NOT((NOT(FFT_but_5_acc_9_psp_sva_0 OR FFT_but_5_nor_ovfl_5_sva))
            OR FFT_but_5_and_unfl_5_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_146 = '0' ) THEN
        FFT_but_5_conc_10_ncse_22_sva <= NOT((NOT(FFT_but_5_acc_5_psp_sva_22 OR FFT_but_5_and_unfl_3_sva_1))
            OR FFT_but_5_nor_ovfl_3_sva);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_146 = '0' ) THEN
        FFT_but_5_conc_10_ncse_0_sva <= NOT((NOT(FFT_but_5_acc_5_psp_sva_0 OR FFT_but_5_nor_ovfl_3_sva))
            OR FFT_but_5_and_unfl_3_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_146 = '0' ) THEN
        FFT_but_5_conc_10_ncse_21_1_sva <= NOT(MUX_v_21_2_2(FFT_but_5_nor_20_itm,
            STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_5_and_unfl_3_sva_1));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(3)) = '0' ) THEN
        FFT_but_9_mul_itm_20_0 <= MUX_v_21_2_2(FFT_but_5_FFT_but_5_nor_16_nl, (z_out_1(20
            DOWNTO 0)), fsm_output(5));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (NOT(CONV_SL_1_1(fsm_output(6 DOWNTO 5)/=STD_LOGIC_VECTOR'("00")))) =
          '1' ) THEN
        FFT_but_9_mul_3_itm <= z_out_1;
      END IF;
    END IF;
  END PROCESS;
  while_else_if_if_1_if_acc_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(z_out(31
      DOWNTO 3)), 29), 30) + UNSIGNED'( "111111111111111111111111111111"), 30));
  FFT_but_10_nor_26_nl <= NOT(MUX_v_21_2_2((FFT_but_10_acc_9_psp_sva_1(21 DOWNTO
      1)), STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_10_nor_ovfl_5_sva_1));
  FFT_but_8_nor_26_nl <= NOT(MUX_v_21_2_2((FFT_but_8_acc_9_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_8_nor_ovfl_5_sva_1));
  FFT_but_10_nor_20_nl <= NOT(MUX_v_21_2_2((FFT_but_10_acc_5_psp_sva_1(21 DOWNTO
      1)), STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_10_nor_ovfl_3_sva_1));
  FFT_but_8_nor_20_nl <= NOT(MUX_v_21_2_2((FFT_but_8_acc_5_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_8_nor_ovfl_3_sva_1));
  FFT_but_10_nor_23_nl <= NOT(MUX_v_21_2_2((FFT_but_10_acc_7_psp_sva_1(21 DOWNTO
      1)), STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_10_nor_ovfl_4_sva_1));
  FFT_but_8_nor_23_nl <= NOT(MUX_v_21_2_2((FFT_but_8_acc_7_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_8_nor_ovfl_4_sva_1));
  FFT_but_10_nor_17_nl <= NOT(MUX_v_21_2_2((FFT_but_10_acc_3_psp_sva_1(21 DOWNTO
      1)), STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_10_nor_ovfl_2_sva_1));
  FFT_but_8_nor_17_nl <= NOT(MUX_v_21_2_2((FFT_but_8_acc_3_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_8_nor_ovfl_2_sva_1));
  FFT_but_11_nor_26_nl <= NOT(MUX_v_21_2_2((FFT_but_11_acc_9_psp_sva_1(21 DOWNTO
      1)), STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_11_nor_ovfl_5_sva_1));
  FFT_but_11_nor_20_nl <= NOT(MUX_v_21_2_2((FFT_but_11_acc_5_psp_sva_1(21 DOWNTO
      1)), STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_11_nor_ovfl_3_sva_1));
  FFT_but_11_nor_23_nl <= NOT(MUX_v_21_2_2((FFT_but_11_acc_7_psp_sva_1(21 DOWNTO
      1)), STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_11_nor_ovfl_4_sva_1));
  FFT_but_11_nor_17_nl <= NOT(MUX_v_21_2_2((FFT_but_11_acc_3_psp_sva_1(21 DOWNTO
      1)), STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_11_nor_ovfl_2_sva_1));
  FFT_but_9_nor_23_nl <= NOT(MUX_v_21_2_2((FFT_but_9_acc_7_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_9_nor_ovfl_4_sva_1));
  FFT_but_9_nor_17_nl <= NOT(MUX_v_21_2_2((FFT_but_9_acc_3_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_9_nor_ovfl_2_sva_1));
  nor_20_nl <= NOT(data_valid_source_svs_1 OR data_valid_source OR data_req_source_wr);
  or_69_nl <= data_valid_source_svs_1 OR (NOT(data_valid_source OR data_req_source_wr));
  mux_nl <= MUX_s_1_2_2(nor_20_nl, or_69_nl, while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_itm);
  while_else_aelse_2_acc_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(j_sva_31_4
      & j_sva_dfm_3_1), 29), 30) + UNSIGNED'( "111111111111111111111111111111"),
      30));
  FFT_but_6_nor_23_nl <= NOT(MUX_v_21_2_2((FFT_but_6_acc_7_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_6_nor_ovfl_4_sva_1));
  FFT_but_6_nor_26_nl <= NOT(MUX_v_21_2_2((FFT_but_6_acc_9_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_6_nor_ovfl_5_sva_1));
  FFT_but_6_nor_20_nl <= NOT(MUX_v_21_2_2((FFT_but_6_acc_5_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_6_nor_ovfl_3_sva_1));
  FFT_but_6_nor_17_nl <= NOT(MUX_v_21_2_2((FFT_but_6_acc_3_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_6_nor_ovfl_2_sva_1));
  FFT_but_4_nor_26_nl <= NOT(MUX_v_21_2_2((FFT_but_4_acc_9_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_4_nor_ovfl_5_sva_1));
  FFT_but_4_nor_23_nl <= NOT(MUX_v_21_2_2((FFT_but_4_acc_7_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_4_nor_ovfl_4_sva_1));
  FFT_but_4_nor_20_nl <= NOT(MUX_v_21_2_2((FFT_but_4_acc_5_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_4_nor_ovfl_3_sva_1));
  FFT_but_4_nor_17_nl <= NOT(MUX_v_21_2_2((FFT_but_4_acc_3_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_4_nor_ovfl_2_sva_1));
  FFT_but_7_nor_23_nl <= NOT(MUX_v_21_2_2((FFT_but_7_acc_7_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_7_nor_ovfl_4_sva_1));
  FFT_but_7_nor_17_nl <= NOT(MUX_v_21_2_2((FFT_but_7_acc_3_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_7_nor_ovfl_2_sva_1));
  FFT_but_5_nor_23_nl <= NOT(MUX_v_21_2_2((FFT_but_5_acc_7_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_5_nor_ovfl_4_sva_1));
  FFT_but_5_nor_17_nl <= NOT(MUX_v_21_2_2((FFT_but_5_acc_3_psp_sva_1(21 DOWNTO 1)),
      STD_LOGIC_VECTOR'("111111111111111111111"), FFT_but_5_nor_ovfl_2_sva_1));
  FFT_but_5_FFT_but_5_nor_16_nl <= NOT(MUX_v_21_2_2(FFT_but_5_nor_26_itm, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_5_and_unfl_5_sva_1));
  while_else_if_3_mux_22_nl <= MUX_v_28_2_2(j_sva_31_4, i_sva_31_4, fsm_output(0));
  while_else_if_3_mux_23_nl <= MUX_s_1_2_2(j_sva_dfm_3, i_sva_3, fsm_output(0));
  while_else_if_3_mux_24_nl <= MUX_v_3_2_2(j_sva_2_0, i_sva_2_0, fsm_output(0));
  z_out <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(while_else_if_3_mux_22_nl & while_else_if_3_mux_23_nl
      & while_else_if_3_mux_24_nl) + UNSIGNED'( "00000000000000000000000000000001"),
      32));
  FFT_but_11_or_25_nl <= CONV_SL_1_1(fsm_output(5 DOWNTO 4)/=STD_LOGIC_VECTOR'("00"));
  FFT_but_11_FFT_but_11_mux_1_nl <= MUX_v_4_2_2(STD_LOGIC_VECTOR'( "1010"), STD_LOGIC_VECTOR'(
      "0101"), FFT_but_11_or_25_nl);
  FFT_but_7_FFT_but_7_nor_18_nl <= NOT((NOT(FFT_but_7_acc_9_psp_sva_22 OR FFT_but_7_and_unfl_5_sva_1))
      OR FFT_but_7_nor_ovfl_5_sva);
  FFT_but_11_mux1h_9_nl <= MUX1HOT_s_1_4_2(FFT_but_7_FFT_but_7_nor_18_nl, FFT_but_7_conc_ncse_22_sva,
      FFT_but_7_conc_10_ncse_22_sva, FFT_but_7_FFT_but_7_nor_12_itm, STD_LOGIC_VECTOR'(
      (fsm_output(2)) & FFT_but_11_or_cse & FFT_but_11_or_20_cse & (fsm_output(3))));
  FFT_but_7_FFT_but_7_nor_19_nl <= NOT(MUX_v_21_2_2(FFT_but_7_nor_26_itm, STD_LOGIC_VECTOR'("111111111111111111111"),
      FFT_but_7_and_unfl_5_sva_1));
  FFT_but_11_mux1h_10_nl <= MUX1HOT_v_21_4_2(FFT_but_7_FFT_but_7_nor_19_nl, FFT_but_7_conc_ncse_21_1_sva,
      FFT_but_7_conc_10_ncse_21_1_sva, FFT_but_7_FFT_but_7_nor_13_itm, STD_LOGIC_VECTOR'(
      (fsm_output(2)) & FFT_but_11_or_cse & FFT_but_11_or_20_cse & (fsm_output(3))));
  FFT_but_7_FFT_but_7_nor_20_nl <= NOT((NOT(FFT_but_7_acc_9_psp_sva_0 OR FFT_but_7_nor_ovfl_5_sva))
      OR FFT_but_7_and_unfl_5_sva_1);
  FFT_but_11_mux1h_11_nl <= MUX1HOT_s_1_4_2(FFT_but_7_FFT_but_7_nor_20_nl, FFT_but_7_conc_ncse_0_sva,
      FFT_but_7_conc_10_ncse_0_sva, FFT_but_7_FFT_but_7_nor_14_itm, STD_LOGIC_VECTOR'(
      (fsm_output(2)) & FFT_but_11_or_cse & FFT_but_11_or_20_cse & (fsm_output(3))));
  z_out_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(SIGNED'( SIGNED(FFT_but_11_FFT_but_11_mux_1_nl
      & '1') * SIGNED(FFT_but_11_mux1h_9_nl & FFT_but_11_mux1h_10_nl & FFT_but_11_mux1h_11_nl)),
      27));
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    FFT
-- ------------------------------------------------------------------

LIBRARY IEEE;

USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;


ENTITY FFT IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    in_real : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
    in_imag : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
    out_real : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
    out_imag : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
    data_valid_source : IN STD_LOGIC;
    data_req_source : OUT STD_LOGIC;
    data_valid_sink : OUT STD_LOGIC;
    data_req_sink : IN STD_LOGIC
  );
END FFT;

ARCHITECTURE v1 OF FFT IS
  -- Default Constants

  COMPONENT FFT_COMPORTEMENT
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      in_real : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
      in_imag : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
      out_real : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
      out_imag : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
      data_valid_source : IN STD_LOGIC;
      data_req_source : OUT STD_LOGIC;
      data_valid_sink : OUT STD_LOGIC
    );
  END COMPONENT;
  SIGNAL FFT_COMPORTEMENT_inst_in_real : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_COMPORTEMENT_inst_in_imag : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_COMPORTEMENT_inst_out_real : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_COMPORTEMENT_inst_out_imag : STD_LOGIC_VECTOR (22 DOWNTO 0);

BEGIN
  FFT_COMPORTEMENT_inst : FFT_COMPORTEMENT
    PORT MAP(
      clk => clk,
      rst => rst,
      in_real => FFT_COMPORTEMENT_inst_in_real,
      in_imag => FFT_COMPORTEMENT_inst_in_imag,
      out_real => FFT_COMPORTEMENT_inst_out_real,
      out_imag => FFT_COMPORTEMENT_inst_out_imag,
      data_valid_source => data_valid_source,
      data_req_source => data_req_source,
      data_valid_sink => data_valid_sink
    );
  FFT_COMPORTEMENT_inst_in_real <= in_real;
  FFT_COMPORTEMENT_inst_in_imag <= in_imag;
  out_real <= FFT_COMPORTEMENT_inst_out_real;
  out_imag <= FFT_COMPORTEMENT_inst_out_imag;

END v1;



