// Seed: 3418948213
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
module module_1 (
    input  wand  id_0
    , id_10,
    input  tri1  id_1,
    output tri   id_2,
    input  wand  id_3,
    output wand  id_4,
    input  uwire id_5,
    input  wand  id_6,
    input  tri1  id_7,
    input  wor   id_8
);
  always_ff id_10 <= 1;
  assign id_4 = 1;
  wire id_11;
  wire [1  -  -1 : -1 'h0] id_12;
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_13,
      id_12,
      id_11,
      id_12,
      id_11,
      id_12
  );
  wire id_14;
endmodule
