<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>test: hypermap.c Source File</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="../../main.html">Main&nbsp;Page</a> | <a class="qindex" href="../../hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="../../annotated.html">Class&nbsp;List</a> | <a class="qindex" href="../../files.html">File&nbsp;List</a> | <a class="qindex" href="../../functions.html">Class&nbsp;Members</a> | <a class="qindex" href="../../globals.html">File&nbsp;Members</a></div>
<h1>hypermap.c</h1><a href="../../d9/d2/i386_2hypermap_8c.html">Go to the documentation of this file.</a><pre class="fragment"><div>00001 <span class="comment">/*++</span>
00002 <span class="comment"></span>
00003 <span class="comment">Copyright (c) 1989  Microsoft Corporation</span>
00004 <span class="comment"></span>
00005 <span class="comment">Module Name:</span>
00006 <span class="comment"></span>
00007 <span class="comment">   hypermap.c</span>
00008 <span class="comment"></span>
00009 <span class="comment">Abstract:</span>
00010 <span class="comment"></span>
00011 <span class="comment">    This module contains the routines which map physical pages into</span>
00012 <span class="comment">    reserved PTEs within hyper space.</span>
00013 <span class="comment"></span>
00014 <span class="comment">Author:</span>
00015 <span class="comment"></span>
00016 <span class="comment">    Lou Perazzoli (loup) 5-Apr-1989</span>
00017 <span class="comment"></span>
00018 <span class="comment">Revision History:</span>
00019 <span class="comment"></span>
00020 <span class="comment">--*/</span>
00021 
00022 <span class="preprocessor">#include "<a class="code" href="../../d4/d8/mi_8h.html">mi.h</a>"</span>
00023 
00024 
00025 PVOID
<a name="l00026"></a><a class="code" href="../../d9/d2/i386_2hypermap_8c.html#a0">00026</a> <a class="code" href="../../d2/d3/ppc_2hypermap_8c.html#a0">MiMapPageInHyperSpace</a> (
00027     IN ULONG PageFrameIndex,
00028     IN PKIRQL OldIrql
00029     )
00030 
00031 <span class="comment">/*++</span>
00032 <span class="comment"></span>
00033 <span class="comment">Routine Description:</span>
00034 <span class="comment"></span>
00035 <span class="comment">    This procedure maps the specified physical page into hyper space</span>
00036 <span class="comment">    and returns the virtual address which maps the page.</span>
00037 <span class="comment"></span>
00038 <span class="comment">    ************************************</span>
00039 <span class="comment">    *                                  *</span>
00040 <span class="comment">    * Returns with a spin lock held!!! *</span>
00041 <span class="comment">    *                                  *</span>
00042 <span class="comment">    ************************************</span>
00043 <span class="comment"></span>
00044 <span class="comment">Arguments:</span>
00045 <span class="comment"></span>
00046 <span class="comment">    PageFrameIndex - Supplies the physical page number to map.</span>
00047 <span class="comment"></span>
00048 <span class="comment"></span>
00049 <span class="comment">Return Value:</span>
00050 <span class="comment"></span>
00051 <span class="comment">    Returns the address where the requested page was mapped.</span>
00052 <span class="comment"></span>
00053 <span class="comment">    RETURNS WITH THE HYPERSPACE SPIN LOCK HELD!!!!</span>
00054 <span class="comment"></span>
00055 <span class="comment">    The routine MiUnmapHyperSpaceMap MUST be called to release the lock!!!!</span>
00056 <span class="comment"></span>
00057 <span class="comment">Environment:</span>
00058 <span class="comment"></span>
00059 <span class="comment">    Kernel mode.</span>
00060 <span class="comment"></span>
00061 <span class="comment">--*/</span>
00062 
00063 {
00064 
00065     <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> TempPte;
00066     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> PointerPte;
00067     ULONG offset;
00068 
00069 <span class="preprocessor">#if DBG</span>
00070 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (PageFrameIndex == 0) {
00071         <a class="code" href="../../d6/d6/memprint_8h.html#a7">DbgPrint</a>(<span class="stringliteral">"attempt to map physical page 0 in hyper space\n"</span>);
00072         <a class="code" href="../../d9/d1/bugcheck_8c.html#a13">KeBugCheck</a> (MEMORY_MANAGEMENT);
00073     }
00074 <span class="preprocessor">#endif //DBG</span>
00075 <span class="preprocessor"></span>
00076     <a class="code" href="../../d4/d8/mi_8h.html#a148">LOCK_HYPERSPACE</a>(OldIrql);
00077 
00078     <span class="keywordflow">if</span>( PageFrameIndex &lt; <a class="code" href="../../d2/d2/data386_8c.html#a19">MmKseg2Frame</a>){
00079         <span class="keywordflow">return</span> (PVOID)(<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a3">MM_KSEG0_BASE</a> + (PageFrameIndex &lt;&lt; <a class="code" href="../../d6/d7/halmips_8h.html#a447">PAGE_SHIFT</a>));
00080     }
00081 
00082     PointerPte = <a class="code" href="../../d4/d8/mi_8h.html#a615">MmFirstReservedMappingPte</a>;
00083     <span class="keywordflow">if</span> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.Valid == 1) {
00084 
00085         <span class="comment">//</span>
00086         <span class="comment">// All the reserved PTEs have been used, make</span>
00087         <span class="comment">// them all invalid.</span>
00088         <span class="comment">//</span>
00089 
00090         <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a173">MI_MAKING_MULTIPLE_PTES_INVALID</a> (<a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>);
00091 
00092         RtlZeroMemory (<a class="code" href="../../d4/d8/mi_8h.html#a615">MmFirstReservedMappingPte</a>,
00093                        (<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a65">NUMBER_OF_MAPPING_PTES</a> + 1) * <span class="keyword">sizeof</span>(<a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a>));
00094 
00095         <span class="comment">//</span>
00096         <span class="comment">// Use the page frame number field of the first PTE as an</span>
00097         <span class="comment">// offset into the available mapping PTEs.</span>
00098         <span class="comment">//</span>
00099 
00100         PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.PageFrameNumber = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a65">NUMBER_OF_MAPPING_PTES</a>;
00101 
00102         <span class="comment">//</span>
00103         <span class="comment">// Flush entire TB only on this processor.</span>
00104         <span class="comment">//</span>
00105 
00106         <a class="code" href="../../d0/d6/ppc_2flushtb_8c.html#a0">KeFlushEntireTb</a> (<a class="code" href="../../d6/d7/halmips_8h.html#a458">TRUE</a>, <a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>);
00107     }
00108 
00109     <span class="comment">//</span>
00110     <span class="comment">// Get offset to first free PTE.</span>
00111     <span class="comment">//</span>
00112 
00113     offset = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a182">MI_GET_PAGE_FRAME_FROM_PTE</a>(PointerPte);
00114 
00115     <span class="comment">//</span>
00116     <span class="comment">// Change offset for next time through.</span>
00117     <span class="comment">//</span>
00118 
00119     PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.PageFrameNumber = offset - 1;
00120 
00121     <span class="comment">//</span>
00122     <span class="comment">// Point to free entry and make it valid.</span>
00123     <span class="comment">//</span>
00124 
00125     PointerPte += offset;
00126     <a class="code" href="../../d6/d5/ntgdi_2icm_2inc_2debug_8h.html#a7">ASSERT</a> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.Valid == 0);
00127 
00128 
00129     TempPte = <a class="code" href="../../d4/d2/datalpha_8c.html#a5">ValidPtePte</a>;
00130     TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.PageFrameNumber = PageFrameIndex;
00131     *PointerPte = TempPte;
00132 
00133     <span class="comment">//</span>
00134     <span class="comment">// Return the VA that maps the page.</span>
00135     <span class="comment">//</span>
00136 
00137     <span class="keywordflow">return</span> <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a161">MiGetVirtualAddressMappedByPte</a> (PointerPte);
00138 }
00139 
00140 PVOID
<a name="l00141"></a><a class="code" href="../../d9/d2/i386_2hypermap_8c.html#a1">00141</a> <a class="code" href="../../d2/d3/ppc_2hypermap_8c.html#a1">MiMapImageHeaderInHyperSpace</a> (
00142     IN ULONG PageFrameIndex
00143     )
00144 
00145 <span class="comment">/*++</span>
00146 <span class="comment"></span>
00147 <span class="comment">Routine Description:</span>
00148 <span class="comment"></span>
00149 <span class="comment">    This procedure maps the specified physical page into the</span>
00150 <span class="comment">    PTE within hyper space reserved explicitly for image page</span>
00151 <span class="comment">    header mapping.  By reserving an explicit PTE for mapping</span>
00152 <span class="comment">    the PTE, page faults can occur while the PTE is mapped within</span>
00153 <span class="comment">    hyperspace and no other hyperspace maps will affect this PTE.</span>
00154 <span class="comment"></span>
00155 <span class="comment">    Note that if another thread attempts to map an image at the</span>
00156 <span class="comment">    same time, it will be forced into a wait state until the</span>
00157 <span class="comment">    header is "unmapped".</span>
00158 <span class="comment"></span>
00159 <span class="comment">Arguments:</span>
00160 <span class="comment"></span>
00161 <span class="comment">    PageFrameIndex - Supplies the physical page number to map.</span>
00162 <span class="comment"></span>
00163 <span class="comment">Return Value:</span>
00164 <span class="comment"></span>
00165 <span class="comment">    Returns the virtual address where the specified physical page was</span>
00166 <span class="comment">    mapped.</span>
00167 <span class="comment"></span>
00168 <span class="comment">Environment:</span>
00169 <span class="comment"></span>
00170 <span class="comment">    Kernel mode.</span>
00171 <span class="comment"></span>
00172 <span class="comment">--*/</span>
00173 
00174 {
00175     <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> TempPte;
00176     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> PointerPte;
00177     KIRQL OldIrql;
00178 
00179 <span class="preprocessor">#if DBG</span>
00180 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (PageFrameIndex == 0) {
00181         <a class="code" href="../../d6/d6/memprint_8h.html#a7">DbgPrint</a>(<span class="stringliteral">"attempt to map physical page 0 in hyper space\n"</span>);
00182         <a class="code" href="../../d9/d1/bugcheck_8c.html#a13">KeBugCheck</a> (MEMORY_MANAGEMENT);
00183     }
00184 <span class="preprocessor">#endif //DBG</span>
00185 <span class="preprocessor"></span>
00186     PointerPte = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a153">MiGetPteAddress</a> (<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a67">IMAGE_MAPPING_PTE</a>);
00187 
00188     <a class="code" href="../../d4/d8/mi_8h.html#a127">LOCK_PFN</a> (OldIrql);
00189 
00190     <span class="keywordflow">while</span> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long) {
00191 
00192         <span class="comment">//</span>
00193         <span class="comment">// If there is no event specified, set one up.</span>
00194         <span class="comment">//</span>
00195 
00196         <span class="keywordflow">if</span> (<a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a> == (<a class="code" href="../../d2/d6/struct__KEVENT.html">PKEVENT</a>)<a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>) {
00197 
00198             <span class="comment">//</span>
00199             <span class="comment">// Set the global event into the field and wait for it.</span>
00200             <span class="comment">//</span>
00201 
00202             <a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a> = &amp;<a class="code" href="../../d4/d8/mi_8h.html#a681">MmImageMappingPteEvent</a>;
00203         }
00204 
00205         <span class="comment">//</span>
00206         <span class="comment">// Release the PFN lock and wait on the event in an</span>
00207         <span class="comment">// atomic operation.</span>
00208         <span class="comment">//</span>
00209 
00210         <a class="code" href="../../d4/d9/ke_8h.html#a28">KeEnterCriticalRegion</a>();
00211         <a class="code" href="../../d4/d8/mi_8h.html#a132">UNLOCK_PFN_AND_THEN_WAIT</a>(OldIrql);
00212 
00213         <a class="code" href="../../d1/d7/wait_8c.html#a4">KeWaitForSingleObject</a>(<a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a>,
00214                               <a class="code" href="../../d6/d7/halmips_8h.html#a455">Executive</a>,
00215                               <a class="code" href="../../d6/d7/halmips_8h.html#a456">KernelMode</a>,
00216                               <a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>,
00217                               &amp;<a class="code" href="../../d4/d8/mi_8h.html#a418">MmOneSecond</a>);
00218         <a class="code" href="../../d4/d9/ke_8h.html#a29">KeLeaveCriticalRegion</a>();
00219 
00220         <a class="code" href="../../d4/d8/mi_8h.html#a127">LOCK_PFN</a> (OldIrql);
00221     }
00222 
00223     <a class="code" href="../../d6/d5/ntgdi_2icm_2inc_2debug_8h.html#a7">ASSERT</a> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long == 0);
00224 
00225     TempPte = <a class="code" href="../../d4/d2/datalpha_8c.html#a5">ValidPtePte</a>;
00226     TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.PageFrameNumber = PageFrameIndex;
00227 
00228     <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a186">MI_WRITE_VALID_PTE</a>(PointerPte, TempPte);
00229 
00230     <a class="code" href="../../d4/d8/mi_8h.html#a129">UNLOCK_PFN</a> (OldIrql);
00231 
00232     <span class="keywordflow">return</span> (PVOID)<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a161">MiGetVirtualAddressMappedByPte</a> (PointerPte);
00233 }
00234 
00235 <a class="code" href="../../d2/d7/hal_8h.html#a212">VOID</a>
<a name="l00236"></a><a class="code" href="../../d9/d2/i386_2hypermap_8c.html#a2">00236</a> <a class="code" href="../../d2/d3/ppc_2hypermap_8c.html#a2">MiUnmapImageHeaderInHyperSpace</a> (
00237     VOID
00238     )
00239 
00240 <span class="comment">/*++</span>
00241 <span class="comment"></span>
00242 <span class="comment">Routine Description:</span>
00243 <span class="comment"></span>
00244 <span class="comment">    This procedure unmaps the PTE reserved for mapping the image</span>
00245 <span class="comment">    header, flushes the TB, and, if the WaitingForImageMapping field</span>
00246 <span class="comment">    is not NULL, sets the specified event.</span>
00247 <span class="comment"></span>
00248 <span class="comment">Arguments:</span>
00249 <span class="comment"></span>
00250 <span class="comment">    None.</span>
00251 <span class="comment"></span>
00252 <span class="comment">Return Value:</span>
00253 <span class="comment"></span>
00254 <span class="comment">    None.</span>
00255 <span class="comment"></span>
00256 <span class="comment">Environment:</span>
00257 <span class="comment"></span>
00258 <span class="comment">    Kernel mode.</span>
00259 <span class="comment"></span>
00260 <span class="comment">--*/</span>
00261 
00262 {
00263     <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> TempPte;
00264     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> PointerPte;
00265     KIRQL OldIrql;
00266     <a class="code" href="../../d2/d6/struct__KEVENT.html">PKEVENT</a> <a class="code" href="../../d8/d9/client_2ntstubs_8c.html#a5">Event</a>;
00267 
00268     PointerPte = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a153">MiGetPteAddress</a> (<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a67">IMAGE_MAPPING_PTE</a>);
00269 
00270     TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long = 0;
00271 
00272     <a class="code" href="../../d4/d8/mi_8h.html#a127">LOCK_PFN</a> (OldIrql);
00273 
00274     <span class="comment">//</span>
00275     <span class="comment">// Capture the current state of the event field and clear it out.</span>
00276     <span class="comment">//</span>
00277 
00278     <a class="code" href="../../d8/d9/client_2ntstubs_8c.html#a5">Event</a> = <a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a>;
00279 
00280     <a class="code" href="../../d4/d8/mi_8h.html#a672">MmWorkingSetList</a>-&gt;<a class="code" href="../../d0/d8/struct__MMWSL.html#o11">WaitingForImageMapping</a> = (<a class="code" href="../../d2/d6/struct__KEVENT.html">PKEVENT</a>)<a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>;
00281 
00282     <a class="code" href="../../d6/d5/ntgdi_2icm_2inc_2debug_8h.html#a7">ASSERT</a> (PointerPte-&gt;<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long != 0);
00283 
00284     <a class="code" href="../../d0/d6/ppc_2flushtb_8c.html#a2">KeFlushSingleTb</a> (<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a67">IMAGE_MAPPING_PTE</a>,
00285                      <a class="code" href="../../d6/d7/halmips_8h.html#a458">TRUE</a>,
00286                      <a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>,
00287                      (PHARDWARE_PTE)PointerPte,
00288                      TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Flush);
00289 
00290     <a class="code" href="../../d4/d8/mi_8h.html#a129">UNLOCK_PFN</a> (OldIrql);
00291 
00292     <span class="keywordflow">if</span> (<a class="code" href="../../d8/d9/client_2ntstubs_8c.html#a5">Event</a> != (<a class="code" href="../../d2/d6/struct__KEVENT.html">PKEVENT</a>)<a class="code" href="../../d4/d6/lh__open_2pi__basic_8h.html#a3">NULL</a>) {
00293 
00294         <span class="comment">//</span>
00295         <span class="comment">// If there was an event specified, set the event.</span>
00296         <span class="comment">//</span>
00297 
00298         <a class="code" href="../../d2/d8/eventobj_8c.html#a5">KePulseEvent</a> (<a class="code" href="../../d8/d9/client_2ntstubs_8c.html#a5">Event</a>, 0, <a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>);
00299     }
00300 
00301     <span class="keywordflow">return</span>;
00302 }
00303 
00304 PVOID
<a name="l00305"></a><a class="code" href="../../d9/d2/i386_2hypermap_8c.html#a3">00305</a> <a class="code" href="../../d2/d3/ppc_2hypermap_8c.html#a3">MiMapPageToZeroInHyperSpace</a> (
00306     IN ULONG PageFrameIndex
00307     )
00308 
00309 <span class="comment">/*++</span>
00310 <span class="comment"></span>
00311 <span class="comment">Routine Description:</span>
00312 <span class="comment"></span>
00313 <span class="comment">    This procedure maps the specified physical page into hyper space</span>
00314 <span class="comment">    and returns the virtual address which maps the page.</span>
00315 <span class="comment"></span>
00316 <span class="comment">    NOTE: it maps it into the same location reserved for zeroing operations.</span>
00317 <span class="comment">    This is only to be used by the zeroing page thread.</span>
00318 <span class="comment"></span>
00319 <span class="comment">Arguments:</span>
00320 <span class="comment"></span>
00321 <span class="comment">    PageFrameIndex - Supplies the physical page number to map.</span>
00322 <span class="comment"></span>
00323 <span class="comment">Return Value:</span>
00324 <span class="comment"></span>
00325 <span class="comment">    Returns the virtual address where the specified physical page was</span>
00326 <span class="comment">    mapped.</span>
00327 <span class="comment"></span>
00328 <span class="comment">Environment:</span>
00329 <span class="comment"></span>
00330 <span class="comment">    Must be holding the PFN lock.</span>
00331 <span class="comment"></span>
00332 <span class="comment">--*/</span>
00333 
00334 {
00335     <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a> TempPte;
00336     <a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a> PointerPte;
00337     PVOID MappedAddress;
00338 
00339 <span class="preprocessor">#if DBG</span>
00340 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (PageFrameIndex == 0) {
00341         <a class="code" href="../../d6/d6/memprint_8h.html#a7">DbgPrint</a>(<span class="stringliteral">"attempt to map physical page 0 in hyper space\n"</span>);
00342         <a class="code" href="../../d9/d1/bugcheck_8c.html#a13">KeBugCheck</a> (MEMORY_MANAGEMENT);
00343     }
00344 <span class="preprocessor">#endif</span>
00345 <span class="preprocessor"></span>
00346     <a class="code" href="../../d4/d8/mi_8h.html#a136">MM_PFN_LOCK_ASSERT</a>();
00347 
00348     <span class="keywordflow">if</span> (PageFrameIndex &lt; <a class="code" href="../../d2/d2/data386_8c.html#a19">MmKseg2Frame</a>) {
00349         <span class="keywordflow">return</span> (PVOID)(<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a3">MM_KSEG0_BASE</a> + (PageFrameIndex &lt;&lt; <a class="code" href="../../d6/d7/halmips_8h.html#a447">PAGE_SHIFT</a>));
00350     }
00351 
00352     PointerPte = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a153">MiGetPteAddress</a> (<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a68">ZEROING_PAGE_PTE</a>);
00353 
00354     MappedAddress = <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a161">MiGetVirtualAddressMappedByPte</a> (PointerPte);
00355 
00356     TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Long = 0;
00357 
00358     <a class="code" href="../../d0/d6/ppc_2flushtb_8c.html#a2">KeFlushSingleTb</a> (MappedAddress,
00359                      <a class="code" href="../../d6/d7/halmips_8h.html#a458">TRUE</a>,
00360                      <a class="code" href="../../d6/d7/halmips_8h.html#a457">FALSE</a>,
00361                      (PHARDWARE_PTE)PointerPte,
00362                      TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Flush);
00363 
00364     TempPte = <a class="code" href="../../d4/d2/datalpha_8c.html#a5">ValidPtePte</a>;
00365     TempPte.<a class="code" href="../../d2/d4/struct__MMPTE.html#o8">u</a>.Hard.PageFrameNumber = PageFrameIndex;
00366 
00367     *PointerPte = TempPte;
00368 
00369     <span class="keywordflow">return</span> MappedAddress;
00370 }
</div></pre><hr size="1"><address style="align: right;"><small>Generated on Sat May 15 19:40:18 2004 for test by
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border=0 ></a> 1.3.7 </small></address>
</body>
</html>
