Loading plugins phase: Elapsed time ==> 0s.233ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\nkhedkar\Documents\PSoC Creator\ELE302 Workspace\navigation\Navigation.cydsn\Navigation.cyprj -d CY8C5868AXI-LP035 -s C:\Users\nkhedkar\Documents\PSoC Creator\ELE302 Workspace\navigation\Navigation.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.438ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.182ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Navigation.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\nkhedkar\Documents\PSoC Creator\ELE302 Workspace\navigation\Navigation.cydsn\Navigation.cyprj -dcpsoc3 Navigation.v -verilog
======================================================================

======================================================================
Compiling:  Navigation.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\nkhedkar\Documents\PSoC Creator\ELE302 Workspace\navigation\Navigation.cydsn\Navigation.cyprj -dcpsoc3 Navigation.v -verilog
======================================================================

======================================================================
Compiling:  Navigation.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\nkhedkar\Documents\PSoC Creator\ELE302 Workspace\navigation\Navigation.cydsn\Navigation.cyprj -dcpsoc3 -verilog Navigation.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Mar 26 19:23:44 2021


======================================================================
Compiling:  Navigation.v
Program  :   vpp
Options  :    -yv2 -q10 Navigation.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Mar 26 19:23:44 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Navigation.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
Navigation.v (line 1744, col 55):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Navigation.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\nkhedkar\Documents\PSoC Creator\ELE302 Workspace\navigation\Navigation.cydsn\Navigation.cyprj -dcpsoc3 -verilog Navigation.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Mar 26 19:23:45 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\nkhedkar\Documents\PSoC Creator\ELE302 Workspace\navigation\Navigation.cydsn\codegentemp\Navigation.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\nkhedkar\Documents\PSoC Creator\ELE302 Workspace\navigation\Navigation.cydsn\codegentemp\Navigation.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Navigation.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\nkhedkar\Documents\PSoC Creator\ELE302 Workspace\navigation\Navigation.cydsn\Navigation.cyprj -dcpsoc3 -verilog Navigation.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Mar 26 19:23:46 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\nkhedkar\Documents\PSoC Creator\ELE302 Workspace\navigation\Navigation.cydsn\codegentemp\Navigation.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\nkhedkar\Documents\PSoC Creator\ELE302 Workspace\navigation\Navigation.cydsn\codegentemp\Navigation.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_UDB_clockenable_v1_0\cy_UDB_clockenable_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	\PWM:Net_101\
	Net_2512
	Net_2513
	\PWM:PWMUDB:MODULE_1:b_31\
	\PWM:PWMUDB:MODULE_1:b_30\
	\PWM:PWMUDB:MODULE_1:b_29\
	\PWM:PWMUDB:MODULE_1:b_28\
	\PWM:PWMUDB:MODULE_1:b_27\
	\PWM:PWMUDB:MODULE_1:b_26\
	\PWM:PWMUDB:MODULE_1:b_25\
	\PWM:PWMUDB:MODULE_1:b_24\
	\PWM:PWMUDB:MODULE_1:b_23\
	\PWM:PWMUDB:MODULE_1:b_22\
	\PWM:PWMUDB:MODULE_1:b_21\
	\PWM:PWMUDB:MODULE_1:b_20\
	\PWM:PWMUDB:MODULE_1:b_19\
	\PWM:PWMUDB:MODULE_1:b_18\
	\PWM:PWMUDB:MODULE_1:b_17\
	\PWM:PWMUDB:MODULE_1:b_16\
	\PWM:PWMUDB:MODULE_1:b_15\
	\PWM:PWMUDB:MODULE_1:b_14\
	\PWM:PWMUDB:MODULE_1:b_13\
	\PWM:PWMUDB:MODULE_1:b_12\
	\PWM:PWMUDB:MODULE_1:b_11\
	\PWM:PWMUDB:MODULE_1:b_10\
	\PWM:PWMUDB:MODULE_1:b_9\
	\PWM:PWMUDB:MODULE_1:b_8\
	\PWM:PWMUDB:MODULE_1:b_7\
	\PWM:PWMUDB:MODULE_1:b_6\
	\PWM:PWMUDB:MODULE_1:b_5\
	\PWM:PWMUDB:MODULE_1:b_4\
	\PWM:PWMUDB:MODULE_1:b_3\
	\PWM:PWMUDB:MODULE_1:b_2\
	\PWM:PWMUDB:MODULE_1:b_1\
	\PWM:PWMUDB:MODULE_1:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2514
	Net_2511
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\
	\UART:BUART:reset_sr\
	Net_2126
	Net_2127
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_2122
	\UART:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_6:lt\
	\UART:BUART:sRX:MODULE_6:eq\
	\UART:BUART:sRX:MODULE_6:gt\
	\UART:BUART:sRX:MODULE_6:gte\
	\UART:BUART:sRX:MODULE_6:lte\
	\Timer:Net_260\
	Net_2132
	Net_2135
	\Timer:Net_53\
	\Timer:TimerUDB:ctrl_ten\
	\Timer:TimerUDB:ctrl_tmode_1\
	\Timer:TimerUDB:ctrl_tmode_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lti_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gti_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xneq\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlt\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlte\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgt\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgte\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:lt\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:gt\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:gte\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:lte\
	\Timer:TimerUDB:sIntCapCount:MODULE_7:neq\
	\Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_0\
	\Timer:TimerUDB:zeros_3\
	\Timer:TimerUDB:zeros_2\
	\Timer:Net_102\
	\Timer:Net_266\
	\VideoTimer:Net_260\
	Net_2103
	Net_2105
	\VideoTimer:Net_53\
	\VideoTimer:TimerUDB:ctrl_ten\
	\VideoTimer:TimerUDB:ctrl_tmode_1\
	\VideoTimer:TimerUDB:ctrl_tmode_0\
	\VideoTimer:TimerUDB:ctrl_ic_1\
	\VideoTimer:TimerUDB:ctrl_ic_0\
	\VideoTimer:TimerUDB:zeros_3\
	\VideoTimer:TimerUDB:zeros_2\
	\VideoTimer:Net_102\
	\VideoTimer:Net_266\
	\BasicCounter_1:MODULE_9:b_31\
	\BasicCounter_1:MODULE_9:b_30\
	\BasicCounter_1:MODULE_9:b_29\
	\BasicCounter_1:MODULE_9:b_28\
	\BasicCounter_1:MODULE_9:b_27\
	\BasicCounter_1:MODULE_9:b_26\
	\BasicCounter_1:MODULE_9:b_25\
	\BasicCounter_1:MODULE_9:b_24\
	\BasicCounter_1:MODULE_9:b_23\
	\BasicCounter_1:MODULE_9:b_22\
	\BasicCounter_1:MODULE_9:b_21\
	\BasicCounter_1:MODULE_9:b_20\
	\BasicCounter_1:MODULE_9:b_19\
	\BasicCounter_1:MODULE_9:b_18\
	\BasicCounter_1:MODULE_9:b_17\
	\BasicCounter_1:MODULE_9:b_16\
	\BasicCounter_1:MODULE_9:b_15\
	\BasicCounter_1:MODULE_9:b_14\
	\BasicCounter_1:MODULE_9:b_13\
	\BasicCounter_1:MODULE_9:b_12\
	\BasicCounter_1:MODULE_9:b_11\
	\BasicCounter_1:MODULE_9:b_10\
	\BasicCounter_1:MODULE_9:b_9\
	\BasicCounter_1:MODULE_9:b_8\
	\BasicCounter_1:MODULE_9:b_7\
	\BasicCounter_1:MODULE_9:b_6\
	\BasicCounter_1:MODULE_9:b_5\
	\BasicCounter_1:MODULE_9:b_4\
	\BasicCounter_1:MODULE_9:b_3\
	\BasicCounter_1:MODULE_9:b_2\
	\BasicCounter_1:MODULE_9:b_1\
	\BasicCounter_1:MODULE_9:b_0\
	\BasicCounter_1:MODULE_9:g2:a0:a_31\
	\BasicCounter_1:MODULE_9:g2:a0:a_30\
	\BasicCounter_1:MODULE_9:g2:a0:a_29\
	\BasicCounter_1:MODULE_9:g2:a0:a_28\
	\BasicCounter_1:MODULE_9:g2:a0:a_27\
	\BasicCounter_1:MODULE_9:g2:a0:a_26\
	\BasicCounter_1:MODULE_9:g2:a0:a_25\
	\BasicCounter_1:MODULE_9:g2:a0:a_24\
	\BasicCounter_1:MODULE_9:g2:a0:b_31\
	\BasicCounter_1:MODULE_9:g2:a0:b_30\
	\BasicCounter_1:MODULE_9:g2:a0:b_29\
	\BasicCounter_1:MODULE_9:g2:a0:b_28\
	\BasicCounter_1:MODULE_9:g2:a0:b_27\
	\BasicCounter_1:MODULE_9:g2:a0:b_26\
	\BasicCounter_1:MODULE_9:g2:a0:b_25\
	\BasicCounter_1:MODULE_9:g2:a0:b_24\
	\BasicCounter_1:MODULE_9:g2:a0:b_23\
	\BasicCounter_1:MODULE_9:g2:a0:b_22\
	\BasicCounter_1:MODULE_9:g2:a0:b_21\
	\BasicCounter_1:MODULE_9:g2:a0:b_20\
	\BasicCounter_1:MODULE_9:g2:a0:b_19\
	\BasicCounter_1:MODULE_9:g2:a0:b_18\
	\BasicCounter_1:MODULE_9:g2:a0:b_17\
	\BasicCounter_1:MODULE_9:g2:a0:b_16\
	\BasicCounter_1:MODULE_9:g2:a0:b_15\
	\BasicCounter_1:MODULE_9:g2:a0:b_14\
	\BasicCounter_1:MODULE_9:g2:a0:b_13\
	\BasicCounter_1:MODULE_9:g2:a0:b_12\
	\BasicCounter_1:MODULE_9:g2:a0:b_11\
	\BasicCounter_1:MODULE_9:g2:a0:b_10\
	\BasicCounter_1:MODULE_9:g2:a0:b_9\
	\BasicCounter_1:MODULE_9:g2:a0:b_8\
	\BasicCounter_1:MODULE_9:g2:a0:b_7\
	\BasicCounter_1:MODULE_9:g2:a0:b_6\
	\BasicCounter_1:MODULE_9:g2:a0:b_5\
	\BasicCounter_1:MODULE_9:g2:a0:b_4\
	\BasicCounter_1:MODULE_9:g2:a0:b_3\
	\BasicCounter_1:MODULE_9:g2:a0:b_2\
	\BasicCounter_1:MODULE_9:g2:a0:b_1\
	\BasicCounter_1:MODULE_9:g2:a0:b_0\
	\BasicCounter_1:MODULE_9:g2:a0:s_31\
	\BasicCounter_1:MODULE_9:g2:a0:s_30\
	\BasicCounter_1:MODULE_9:g2:a0:s_29\
	\BasicCounter_1:MODULE_9:g2:a0:s_28\
	\BasicCounter_1:MODULE_9:g2:a0:s_27\
	\BasicCounter_1:MODULE_9:g2:a0:s_26\
	\BasicCounter_1:MODULE_9:g2:a0:s_25\
	\BasicCounter_1:MODULE_9:g2:a0:s_24\
	\BasicCounter_1:MODULE_9:g2:a0:s_23\
	\BasicCounter_1:MODULE_9:g2:a0:s_22\
	\BasicCounter_1:MODULE_9:g2:a0:s_21\
	\BasicCounter_1:MODULE_9:g2:a0:s_20\
	\BasicCounter_1:MODULE_9:g2:a0:s_19\
	\BasicCounter_1:MODULE_9:g2:a0:s_18\
	\BasicCounter_1:MODULE_9:g2:a0:s_17\
	\BasicCounter_1:MODULE_9:g2:a0:s_16\
	\BasicCounter_1:MODULE_9:g2:a0:s_15\
	\BasicCounter_1:MODULE_9:g2:a0:s_14\
	\BasicCounter_1:MODULE_9:g2:a0:s_13\
	\BasicCounter_1:MODULE_9:g2:a0:s_12\
	\BasicCounter_1:MODULE_9:g2:a0:s_11\
	\BasicCounter_1:MODULE_9:g2:a0:s_10\
	\BasicCounter_1:MODULE_9:g2:a0:s_9\
	\BasicCounter_1:MODULE_9:g2:a0:s_8\
	\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	\MODULE_10:g1:a0:gx:u0:albi_3\
	\MODULE_10:g1:a0:gx:u0:agbi_3\
	\MODULE_10:g1:a0:gx:u0:albi_2\
	\MODULE_10:g1:a0:gx:u0:agbi_2\
	\MODULE_10:g1:a0:gx:u0:albi_1\
	\MODULE_10:g1:a0:gx:u0:agbi_1\
	\MODULE_10:g1:a0:gx:u0:albi_0\
	\MODULE_10:g1:a0:gx:u0:agbi_0\
	\MODULE_10:g1:a0:xneq\
	\MODULE_10:g1:a0:xlt\
	\MODULE_10:g1:a0:xlte\
	\MODULE_10:g1:a0:xgt\
	\MODULE_10:g1:a0:xgte\
	\MODULE_10:lt\
	\MODULE_10:gt\
	\MODULE_10:gte\
	\MODULE_10:lte\
	\MODULE_10:neq\

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_2\
	\BasicCounter_1:add_vi_vv_MODGEN_10_31\
	\BasicCounter_1:add_vi_vv_MODGEN_10_30\
	\BasicCounter_1:add_vi_vv_MODGEN_10_29\
	\BasicCounter_1:add_vi_vv_MODGEN_10_28\
	\BasicCounter_1:add_vi_vv_MODGEN_10_27\
	\BasicCounter_1:add_vi_vv_MODGEN_10_26\
	\BasicCounter_1:add_vi_vv_MODGEN_10_25\
	\BasicCounter_1:add_vi_vv_MODGEN_10_24\
	\BasicCounter_1:add_vi_vv_MODGEN_10_23\
	\BasicCounter_1:add_vi_vv_MODGEN_10_22\
	\BasicCounter_1:add_vi_vv_MODGEN_10_21\
	\BasicCounter_1:add_vi_vv_MODGEN_10_20\
	\BasicCounter_1:add_vi_vv_MODGEN_10_19\
	\BasicCounter_1:add_vi_vv_MODGEN_10_18\
	\BasicCounter_1:add_vi_vv_MODGEN_10_17\
	\BasicCounter_1:add_vi_vv_MODGEN_10_16\
	\BasicCounter_1:add_vi_vv_MODGEN_10_15\
	\BasicCounter_1:add_vi_vv_MODGEN_10_14\
	\BasicCounter_1:add_vi_vv_MODGEN_10_13\
	\BasicCounter_1:add_vi_vv_MODGEN_10_12\
	\BasicCounter_1:add_vi_vv_MODGEN_10_11\
	\BasicCounter_1:add_vi_vv_MODGEN_10_10\
	\BasicCounter_1:add_vi_vv_MODGEN_10_9\
	\BasicCounter_1:add_vi_vv_MODGEN_10_8\

Deleted 328 User equations/components.
Deleted 54 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_179
Aliasing one to tmpOE__Tx_1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Tx_1_net_0
Aliasing \PWM:PWMUDB:hwCapture\ to Net_179
Aliasing \PWM:PWMUDB:trig_out\ to tmpOE__Tx_1_net_0
Aliasing \PWM:PWMUDB:runmode_enable\\R\ to Net_179
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to Net_179
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to Net_179
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to Net_179
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to Net_179
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to Net_179
Aliasing \PWM:PWMUDB:final_kill\ to tmpOE__Tx_1_net_0
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to Net_179
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to Net_179
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to Net_179
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to Net_179
Aliasing \PWM:PWMUDB:reset\ to Net_179
Aliasing \PWM:PWMUDB:status_6\ to Net_179
Aliasing \PWM:PWMUDB:status_4\ to Net_179
Aliasing \PWM:PWMUDB:cmp2\ to Net_179
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to Net_179
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to Net_179
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to Net_179
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to Net_179
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to Net_179
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to Net_179
Aliasing \PWM:PWMUDB:cs_addr_0\ to Net_179
Aliasing \PWM:PWMUDB:pwm1_i\ to Net_179
Aliasing \PWM:PWMUDB:pwm2_i\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_1_net_0
Aliasing \UART:BUART:tx_hd_send_break\ to Net_179
Aliasing \UART:BUART:HalfDuplexSend\ to Net_179
Aliasing \UART:BUART:FinalParityType_1\ to Net_179
Aliasing \UART:BUART:FinalParityType_0\ to Net_179
Aliasing \UART:BUART:FinalAddrMode_2\ to Net_179
Aliasing \UART:BUART:FinalAddrMode_1\ to Net_179
Aliasing \UART:BUART:FinalAddrMode_0\ to Net_179
Aliasing \UART:BUART:tx_ctrl_mark\ to Net_179
Aliasing \UART:BUART:tx_status_6\ to Net_179
Aliasing \UART:BUART:tx_status_5\ to Net_179
Aliasing \UART:BUART:tx_status_4\ to Net_179
Aliasing \UART:BUART:rx_count7_bit8_wire\ to Net_179
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to Net_179
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to tmpOE__Tx_1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to tmpOE__Tx_1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to Net_179
Aliasing \UART:BUART:rx_status_1\ to Net_179
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ to Net_179
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ to Net_179
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ to Net_179
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ to Net_179
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ to Net_179
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ to Net_179
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ to Net_179
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ to tmpOE__Tx_1_net_0
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ to tmpOE__Tx_1_net_0
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ to Net_179
Aliasing \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_1_net_0
Aliasing tmpOE__Motor_net_0 to tmpOE__Tx_1_net_0
Aliasing \Timer:TimerUDB:ctrl_cmode_1\ to Net_179
Aliasing \Timer:TimerUDB:ctrl_cmode_0\ to tmpOE__Tx_1_net_0
Aliasing \Timer:TimerUDB:trigger_enable\ to tmpOE__Tx_1_net_0
Aliasing \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_1_net_0
Aliasing MODIN8_1 to MODIN6_1
Aliasing MODIN8_0 to MODIN6_0
Aliasing \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_1_net_0
Aliasing \Timer:TimerUDB:status_6\ to Net_179
Aliasing \Timer:TimerUDB:status_5\ to Net_179
Aliasing \Timer:TimerUDB:status_4\ to Net_179
Aliasing \Timer:TimerUDB:status_0\ to \Timer:TimerUDB:tc_i\
Aliasing \LCD:tmpOE__LCDPort_net_6\ to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_5\ to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_4\ to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_3\ to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_2\ to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_1\ to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_0\ to tmpOE__Tx_1_net_0
Aliasing tmpOE__HallEffect_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__CamOut_net_0 to tmpOE__Tx_1_net_0
Aliasing Net_1893 to tmpOE__Tx_1_net_0
Aliasing tmpOE__VerifyLeftBlackEdge_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__HSync_net_0 to tmpOE__Tx_1_net_0
Aliasing \VideoTimer:TimerUDB:ctrl_cmode_1\ to tmpOE__Tx_1_net_0
Aliasing \VideoTimer:TimerUDB:ctrl_cmode_0\ to Net_179
Aliasing \VideoTimer:TimerUDB:trigger_enable\ to tmpOE__Tx_1_net_0
Aliasing \VideoTimer:TimerUDB:status_6\ to Net_179
Aliasing \VideoTimer:TimerUDB:status_5\ to Net_179
Aliasing \VideoTimer:TimerUDB:status_4\ to Net_179
Aliasing \VideoTimer:TimerUDB:status_0\ to \VideoTimer:TimerUDB:tc_i\
Aliasing Net_1898 to Net_179
Aliasing \Comp_1:clock\ to Net_179
Aliasing tmpOE__OddEven_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__VerifyCompOut_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__Vcomp_225V_net_0 to tmpOE__Tx_1_net_0
Aliasing \BasicCounter_1:MODULE_9:g2:a0:a_23\ to Net_179
Aliasing \BasicCounter_1:MODULE_9:g2:a0:a_22\ to Net_179
Aliasing \BasicCounter_1:MODULE_9:g2:a0:a_21\ to Net_179
Aliasing \BasicCounter_1:MODULE_9:g2:a0:a_20\ to Net_179
Aliasing \BasicCounter_1:MODULE_9:g2:a0:a_19\ to Net_179
Aliasing \BasicCounter_1:MODULE_9:g2:a0:a_18\ to Net_179
Aliasing \BasicCounter_1:MODULE_9:g2:a0:a_17\ to Net_179
Aliasing \BasicCounter_1:MODULE_9:g2:a0:a_16\ to Net_179
Aliasing \BasicCounter_1:MODULE_9:g2:a0:a_15\ to Net_179
Aliasing \BasicCounter_1:MODULE_9:g2:a0:a_14\ to Net_179
Aliasing \BasicCounter_1:MODULE_9:g2:a0:a_13\ to Net_179
Aliasing \BasicCounter_1:MODULE_9:g2:a0:a_12\ to Net_179
Aliasing \BasicCounter_1:MODULE_9:g2:a0:a_11\ to Net_179
Aliasing \BasicCounter_1:MODULE_9:g2:a0:a_10\ to Net_179
Aliasing \BasicCounter_1:MODULE_9:g2:a0:a_9\ to Net_179
Aliasing \BasicCounter_1:MODULE_9:g2:a0:a_8\ to Net_179
Aliasing \BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_1_net_0
Aliasing Net_2540_7 to Net_179
Aliasing Net_2540_6 to Net_179
Aliasing Net_2540_5 to Net_179
Aliasing Net_2540_4 to tmpOE__Tx_1_net_0
Aliasing Net_2540_3 to Net_179
Aliasing Net_2540_2 to Net_179
Aliasing Net_2540_1 to Net_179
Aliasing Net_2540_0 to Net_179
Aliasing MODIN10_7 to \BasicCounter_1:MODIN9_7\
Aliasing MODIN10_6 to \BasicCounter_1:MODIN9_6\
Aliasing MODIN10_5 to \BasicCounter_1:MODIN9_5\
Aliasing MODIN10_4 to \BasicCounter_1:MODIN9_4\
Aliasing MODIN10_3 to \BasicCounter_1:MODIN9_3\
Aliasing MODIN10_2 to \BasicCounter_1:MODIN9_2\
Aliasing MODIN10_1 to \BasicCounter_1:MODIN9_1\
Aliasing MODIN10_0 to \BasicCounter_1:MODIN9_0\
Aliasing \MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_1_net_0
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__Tx_1_net_0
Aliasing \PWM:PWMUDB:prevCapture\\D\ to Net_179
Aliasing \PWM:PWMUDB:trig_last\\D\ to Net_179
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Tx_1_net_0
Aliasing \PWM:PWMUDB:prevCompare1\\D\ to \PWM:PWMUDB:pwm_temp\
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Aliasing \UART:BUART:reset_reg\\D\ to Net_179
Aliasing \UART:BUART:rx_break_status\\D\ to Net_179
Aliasing \Timer:TimerUDB:hwEnable_reg\\D\ to \Timer:TimerUDB:run_mode\
Aliasing \VideoTimer:TimerUDB:hwEnable_reg\\D\ to \VideoTimer:TimerUDB:run_mode\
Aliasing \VideoTimer:TimerUDB:capture_out_reg_i\\D\ to \VideoTimer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire zero[7] = Net_179[0]
Removing Lhs of wire one[8] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire tmpOE__Rx_1_net_0[11] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[30] = \PWM:PWMUDB:control_7\[22]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[40] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[41] = \PWM:PWMUDB:control_7\[22]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[45] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[47] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[48] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[49] = \PWM:PWMUDB:runmode_enable\[46]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[53] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[54] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[55] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[56] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[59] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[63] = \PWM:PWMUDB:MODULE_1:g2:a0:s_1\[303]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[65] = \PWM:PWMUDB:MODULE_1:g2:a0:s_0\[304]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[66] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[67] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[68] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[69] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:reset\[72] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:status_6\[73] = Net_179[0]
Removing Rhs of wire \PWM:PWMUDB:status_5\[74] = \PWM:PWMUDB:final_kill_reg\[88]
Removing Lhs of wire \PWM:PWMUDB:status_4\[75] = Net_179[0]
Removing Rhs of wire \PWM:PWMUDB:status_3\[76] = \PWM:PWMUDB:fifo_full\[95]
Removing Rhs of wire \PWM:PWMUDB:status_1\[78] = \PWM:PWMUDB:cmp2_status_reg\[87]
Removing Rhs of wire \PWM:PWMUDB:status_0\[79] = \PWM:PWMUDB:cmp1_status_reg\[86]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status\[84] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:cmp2\[85] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[89] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[90] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[91] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[92] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[93] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[94] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[96] = \PWM:PWMUDB:tc_i\[51]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[97] = \PWM:PWMUDB:runmode_enable\[46]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[98] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:compare1\[131] = \PWM:PWMUDB:cmp1_less\[102]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[136] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[138] = Net_179[0]
Removing Rhs of wire \PWM:Net_96\[141] = \PWM:PWMUDB:pwm_i_reg\[133]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[144] = \PWM:PWMUDB:cmp1\[82]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_23\[185] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_22\[186] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_21\[187] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_20\[188] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_19\[189] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_18\[190] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_17\[191] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_16\[192] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_15\[193] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_14\[194] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_13\[195] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_12\[196] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_11\[197] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_10\[198] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_9\[199] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_8\[200] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_7\[201] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_6\[202] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_5\[203] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_4\[204] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_3\[205] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_2\[206] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_1\[207] = \PWM:PWMUDB:MODIN1_1\[208]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_1\[208] = \PWM:PWMUDB:dith_count_1\[62]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_0\[209] = \PWM:PWMUDB:MODIN1_0\[210]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_0\[210] = \PWM:PWMUDB:dith_count_0\[64]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[342] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[343] = tmpOE__Tx_1_net_0[2]
Removing Rhs of wire Net_187[344] = \PWM:Net_96\[141]
Removing Lhs of wire \UART:Net_61\[352] = \UART:Net_9\[351]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[356] = Net_179[0]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[357] = Net_179[0]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[358] = Net_179[0]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[359] = Net_179[0]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[360] = Net_179[0]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[361] = Net_179[0]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[362] = Net_179[0]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[363] = Net_179[0]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[374] = \UART:BUART:tx_bitclk_dp\[410]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[420] = \UART:BUART:tx_counter_dp\[411]
Removing Lhs of wire \UART:BUART:tx_status_6\[421] = Net_179[0]
Removing Lhs of wire \UART:BUART:tx_status_5\[422] = Net_179[0]
Removing Lhs of wire \UART:BUART:tx_status_4\[423] = Net_179[0]
Removing Lhs of wire \UART:BUART:tx_status_1\[425] = \UART:BUART:tx_fifo_empty\[388]
Removing Lhs of wire \UART:BUART:tx_status_3\[427] = \UART:BUART:tx_fifo_notfull\[387]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[487] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[494] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[505]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[496] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[506]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[497] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[522]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[498] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[536]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[499] = \UART:BUART:sRX:s23Poll:MODIN2_1\[500]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[500] = \UART:BUART:pollcount_1\[493]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[501] = \UART:BUART:sRX:s23Poll:MODIN2_0\[502]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[502] = \UART:BUART:pollcount_0\[495]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[508] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[509] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[510] = \UART:BUART:pollcount_1\[493]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[511] = \UART:BUART:pollcount_1\[493]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[512] = \UART:BUART:pollcount_0\[495]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[513] = \UART:BUART:pollcount_0\[495]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[514] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[515] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[516] = \UART:BUART:pollcount_1\[493]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[517] = \UART:BUART:pollcount_0\[495]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[518] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[519] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[524] = \UART:BUART:pollcount_1\[493]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[525] = \UART:BUART:pollcount_1\[493]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[526] = \UART:BUART:pollcount_0\[495]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[527] = \UART:BUART:pollcount_0\[495]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[528] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[529] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[530] = \UART:BUART:pollcount_1\[493]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[531] = \UART:BUART:pollcount_0\[495]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[532] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[533] = Net_179[0]
Removing Lhs of wire \UART:BUART:rx_status_1\[540] = Net_179[0]
Removing Rhs of wire \UART:BUART:rx_status_2\[541] = \UART:BUART:rx_parity_error_status\[542]
Removing Rhs of wire \UART:BUART:rx_status_3\[543] = \UART:BUART:rx_stop_bit_error\[544]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[554] = \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\[603]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[558] = \UART:BUART:sRX:MODULE_6:g1:a0:xneq\[625]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\[559] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\[560] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\[561] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\[562] = \UART:BUART:sRX:MODIN5_6\[563]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_6\[563] = \UART:BUART:rx_count_6\[482]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\[564] = \UART:BUART:sRX:MODIN5_5\[565]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_5\[565] = \UART:BUART:rx_count_5\[483]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\[566] = \UART:BUART:sRX:MODIN5_4\[567]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_4\[567] = \UART:BUART:rx_count_4\[484]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\[568] = \UART:BUART:sRX:MODIN5_3\[569]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_3\[569] = \UART:BUART:rx_count_3\[485]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\[570] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\[571] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\[572] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\[573] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\[574] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\[575] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\[576] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\[577] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\[578] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\[579] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\[580] = \UART:BUART:rx_count_6\[482]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\[581] = \UART:BUART:rx_count_5\[483]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\[582] = \UART:BUART:rx_count_4\[484]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\[583] = \UART:BUART:rx_count_3\[485]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\[584] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\[585] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\[586] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\[587] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\[588] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\[589] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\[590] = Net_179[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\[605] = \UART:BUART:rx_postpoll\[441]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\[606] = \UART:BUART:rx_parity_bit\[557]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\[607] = \UART:BUART:rx_postpoll\[441]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\[608] = \UART:BUART:rx_parity_bit\[557]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[609] = \UART:BUART:rx_postpoll\[441]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[610] = \UART:BUART:rx_parity_bit\[557]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[612] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[613] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[611]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[614] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[611]
Removing Lhs of wire tmpOE__Motor_net_0[636] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \Timer:TimerUDB:ctrl_enable\[659] = \Timer:TimerUDB:control_7\[651]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_1\[661] = Net_179[0]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_0\[662] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \Timer:TimerUDB:ctrl_ic_1\[665] = \Timer:TimerUDB:control_1\[657]
Removing Lhs of wire \Timer:TimerUDB:ctrl_ic_0\[666] = \Timer:TimerUDB:control_0\[658]
Removing Rhs of wire \Timer:TimerUDB:timer_enable\[671] = \Timer:TimerUDB:runmode_enable\[744]
Removing Rhs of wire \Timer:TimerUDB:run_mode\[672] = \Timer:TimerUDB:hwEnable\[673]
Removing Lhs of wire \Timer:TimerUDB:run_mode\[672] = \Timer:TimerUDB:control_7\[651]
Removing Lhs of wire \Timer:TimerUDB:trigger_enable\[675] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \Timer:TimerUDB:tc_i\[677] = \Timer:TimerUDB:status_tc\[674]
Removing Rhs of wire Net_184[681] = \Timer:TimerUDB:capture_out_reg_i\[680]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[683] = \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\[722]
Removing Rhs of wire add_vv_vv_MODGEN_8_1[684] = \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_1\[739]
Removing Rhs of wire add_vv_vv_MODGEN_8_0[686] = \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_0\[740]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load_int\[688] = \Timer:TimerUDB:capt_int_temp\[687]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_1\[689] = MODIN6_1[690]
Removing Rhs of wire MODIN6_1[690] = \Timer:TimerUDB:int_capt_count_1\[682]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_0\[691] = MODIN6_0[692]
Removing Rhs of wire MODIN6_0[692] = \Timer:TimerUDB:int_capt_count_0\[685]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_1\[693] = MODIN7_1[694]
Removing Rhs of wire MODIN7_1[694] = \Timer:TimerUDB:control_1\[657]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_0\[695] = MODIN7_0[696]
Removing Rhs of wire MODIN7_0[696] = \Timer:TimerUDB:control_0\[658]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_1\[697] = MODIN6_1[690]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_0\[698] = MODIN6_0[692]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_1\[699] = MODIN7_1[694]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_0\[700] = MODIN7_0[696]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_1\[701] = MODIN6_1[690]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_0\[702] = MODIN6_0[692]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_1\[703] = MODIN7_1[694]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_0\[704] = MODIN7_0[696]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\[707] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_0\[708] = \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\[706]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eqi_0\[710] = \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\[709]
Removing Rhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\[722] = \Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_1\[711]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_1\[733] = MODIN6_1[690]
Removing Lhs of wire MODIN8_1[734] = MODIN6_1[690]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_0\[735] = MODIN6_0[692]
Removing Lhs of wire MODIN8_0[736] = MODIN6_0[692]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[742] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[743] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \Timer:TimerUDB:status_6\[746] = Net_179[0]
Removing Lhs of wire \Timer:TimerUDB:status_5\[747] = Net_179[0]
Removing Lhs of wire \Timer:TimerUDB:status_4\[748] = Net_179[0]
Removing Lhs of wire \Timer:TimerUDB:status_0\[749] = \Timer:TimerUDB:status_tc\[674]
Removing Lhs of wire \Timer:TimerUDB:status_1\[750] = \Timer:TimerUDB:capt_int_temp\[687]
Removing Rhs of wire \Timer:TimerUDB:status_2\[751] = \Timer:TimerUDB:fifo_full\[752]
Removing Rhs of wire \Timer:TimerUDB:status_3\[753] = \Timer:TimerUDB:fifo_nempty\[754]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_2\[756] = Net_179[0]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_1\[757] = \Timer:TimerUDB:trig_reg\[745]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_0\[758] = \Timer:TimerUDB:per_zero\[676]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[842] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[843] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[844] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[845] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[846] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[847] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[848] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire tmpOE__HallEffect_net_0[869] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire tmpOE__CamOut_net_0[876] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire Net_1893[884] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire tmpOE__VerifyLeftBlackEdge_net_0[887] = tmpOE__Tx_1_net_0[2]
Removing Rhs of wire Net_1905[888] = \VideoTimer:TimerUDB:capture_out_reg_i\[943]
Removing Lhs of wire tmpOE__HSync_net_0[897] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \VideoTimer:TimerUDB:ctrl_enable\[921] = \VideoTimer:TimerUDB:control_7\[913]
Removing Lhs of wire \VideoTimer:TimerUDB:ctrl_cmode_1\[923] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \VideoTimer:TimerUDB:ctrl_cmode_0\[924] = Net_179[0]
Removing Rhs of wire Net_1857[930] = \Comp_1:Net_9\[1058]
Removing Rhs of wire \VideoTimer:TimerUDB:timer_enable\[933] = \VideoTimer:TimerUDB:runmode_enable\[945]
Removing Rhs of wire \VideoTimer:TimerUDB:run_mode\[934] = \VideoTimer:TimerUDB:hwEnable\[935]
Removing Lhs of wire \VideoTimer:TimerUDB:trigger_enable\[937] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \VideoTimer:TimerUDB:tc_i\[939] = \VideoTimer:TimerUDB:status_tc\[936]
Removing Rhs of wire Net_2535[942] = cmp_vv_vv_MODGEN_9[1078]
Removing Rhs of wire Net_2535[942] = \MODULE_10:g1:a0:xeq\[1421]
Removing Rhs of wire Net_2535[942] = \MODULE_10:g1:a0:gx:u0:aeqb_1\[1384]
Removing Lhs of wire \VideoTimer:TimerUDB:capt_fifo_load_int\[944] = \VideoTimer:TimerUDB:capt_fifo_load\[932]
Removing Lhs of wire \VideoTimer:TimerUDB:status_6\[947] = Net_179[0]
Removing Lhs of wire \VideoTimer:TimerUDB:status_5\[948] = Net_179[0]
Removing Lhs of wire \VideoTimer:TimerUDB:status_4\[949] = Net_179[0]
Removing Lhs of wire \VideoTimer:TimerUDB:status_0\[950] = \VideoTimer:TimerUDB:status_tc\[936]
Removing Lhs of wire \VideoTimer:TimerUDB:status_1\[951] = \VideoTimer:TimerUDB:capt_fifo_load\[932]
Removing Rhs of wire \VideoTimer:TimerUDB:status_2\[952] = \VideoTimer:TimerUDB:fifo_full\[953]
Removing Rhs of wire \VideoTimer:TimerUDB:status_3\[954] = \VideoTimer:TimerUDB:fifo_nempty\[955]
Removing Lhs of wire \VideoTimer:TimerUDB:cs_addr_2\[958] = Net_1886[957]
Removing Lhs of wire \VideoTimer:TimerUDB:cs_addr_1\[959] = \VideoTimer:TimerUDB:trig_reg\[946]
Removing Lhs of wire \VideoTimer:TimerUDB:cs_addr_0\[960] = \VideoTimer:TimerUDB:per_zero\[938]
Removing Lhs of wire Net_1898[1044] = Net_179[0]
Removing Lhs of wire \Comp_1:clock\[1056] = Net_179[0]
Removing Lhs of wire tmpOE__OddEven_net_0[1061] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire tmpOE__VerifyCompOut_net_0[1067] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire tmpOE__Vcomp_225V_net_0[1073] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_10_7\[1080] = \BasicCounter_1:MODULE_9:g2:a0:s_7\[1247]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_10_6\[1082] = \BasicCounter_1:MODULE_9:g2:a0:s_6\[1248]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_10_5\[1084] = \BasicCounter_1:MODULE_9:g2:a0:s_5\[1249]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_10_4\[1086] = \BasicCounter_1:MODULE_9:g2:a0:s_4\[1250]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_10_3\[1088] = \BasicCounter_1:MODULE_9:g2:a0:s_3\[1251]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_10_2\[1090] = \BasicCounter_1:MODULE_9:g2:a0:s_2\[1252]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_10_1\[1092] = \BasicCounter_1:MODULE_9:g2:a0:s_1\[1253]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_10_0\[1094] = \BasicCounter_1:MODULE_9:g2:a0:s_0\[1254]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_23\[1135] = Net_179[0]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_22\[1136] = Net_179[0]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_21\[1137] = Net_179[0]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_20\[1138] = Net_179[0]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_19\[1139] = Net_179[0]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_18\[1140] = Net_179[0]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_17\[1141] = Net_179[0]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_16\[1142] = Net_179[0]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_15\[1143] = Net_179[0]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_14\[1144] = Net_179[0]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_13\[1145] = Net_179[0]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_12\[1146] = Net_179[0]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_11\[1147] = Net_179[0]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_10\[1148] = Net_179[0]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_9\[1149] = Net_179[0]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_8\[1150] = Net_179[0]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_7\[1151] = \BasicCounter_1:MODIN9_7\[1152]
Removing Lhs of wire \BasicCounter_1:MODIN9_7\[1152] = Net_2536_7[1079]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_6\[1153] = \BasicCounter_1:MODIN9_6\[1154]
Removing Lhs of wire \BasicCounter_1:MODIN9_6\[1154] = Net_2536_6[1081]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_5\[1155] = \BasicCounter_1:MODIN9_5\[1156]
Removing Lhs of wire \BasicCounter_1:MODIN9_5\[1156] = Net_2536_5[1083]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_4\[1157] = \BasicCounter_1:MODIN9_4\[1158]
Removing Lhs of wire \BasicCounter_1:MODIN9_4\[1158] = Net_2536_4[1085]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_3\[1159] = \BasicCounter_1:MODIN9_3\[1160]
Removing Lhs of wire \BasicCounter_1:MODIN9_3\[1160] = Net_2536_3[1087]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_2\[1161] = \BasicCounter_1:MODIN9_2\[1162]
Removing Lhs of wire \BasicCounter_1:MODIN9_2\[1162] = Net_2536_2[1089]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_1\[1163] = \BasicCounter_1:MODIN9_1\[1164]
Removing Lhs of wire \BasicCounter_1:MODIN9_1\[1164] = Net_2536_1[1091]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:a_0\[1165] = \BasicCounter_1:MODIN9_0\[1166]
Removing Lhs of wire \BasicCounter_1:MODIN9_0\[1166] = Net_2536_0[1093]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1292] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1293] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire Net_2540_7[1294] = Net_179[0]
Removing Lhs of wire Net_2540_6[1295] = Net_179[0]
Removing Lhs of wire Net_2540_5[1296] = Net_179[0]
Removing Lhs of wire Net_2540_4[1297] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire Net_2540_3[1298] = Net_179[0]
Removing Lhs of wire Net_2540_2[1299] = Net_179[0]
Removing Lhs of wire Net_2540_1[1300] = Net_179[0]
Removing Lhs of wire Net_2540_0[1301] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:newa_7\[1302] = Net_2536_7[1079]
Removing Lhs of wire MODIN10_7[1303] = Net_2536_7[1079]
Removing Lhs of wire \MODULE_10:g1:a0:newa_6\[1304] = Net_2536_6[1081]
Removing Lhs of wire MODIN10_6[1305] = Net_2536_6[1081]
Removing Lhs of wire \MODULE_10:g1:a0:newa_5\[1306] = Net_2536_5[1083]
Removing Lhs of wire MODIN10_5[1307] = Net_2536_5[1083]
Removing Lhs of wire \MODULE_10:g1:a0:newa_4\[1308] = Net_2536_4[1085]
Removing Lhs of wire MODIN10_4[1309] = Net_2536_4[1085]
Removing Lhs of wire \MODULE_10:g1:a0:newa_3\[1310] = Net_2536_3[1087]
Removing Lhs of wire MODIN10_3[1311] = Net_2536_3[1087]
Removing Lhs of wire \MODULE_10:g1:a0:newa_2\[1312] = Net_2536_2[1089]
Removing Lhs of wire MODIN10_2[1313] = Net_2536_2[1089]
Removing Lhs of wire \MODULE_10:g1:a0:newa_1\[1314] = Net_2536_1[1091]
Removing Lhs of wire MODIN10_1[1315] = Net_2536_1[1091]
Removing Lhs of wire \MODULE_10:g1:a0:newa_0\[1316] = Net_2536_0[1093]
Removing Lhs of wire MODIN10_0[1317] = Net_2536_0[1093]
Removing Lhs of wire \MODULE_10:g1:a0:newb_7\[1318] = MODIN11_7[1319]
Removing Lhs of wire MODIN11_7[1319] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:newb_6\[1320] = MODIN11_6[1321]
Removing Lhs of wire MODIN11_6[1321] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:newb_5\[1322] = MODIN11_5[1323]
Removing Lhs of wire MODIN11_5[1323] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:newb_4\[1324] = MODIN11_4[1325]
Removing Lhs of wire MODIN11_4[1325] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \MODULE_10:g1:a0:newb_3\[1326] = MODIN11_3[1327]
Removing Lhs of wire MODIN11_3[1327] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:newb_2\[1328] = MODIN11_2[1329]
Removing Lhs of wire MODIN11_2[1329] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:newb_1\[1330] = MODIN11_1[1331]
Removing Lhs of wire MODIN11_1[1331] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:newb_0\[1332] = MODIN11_0[1333]
Removing Lhs of wire MODIN11_0[1333] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_7\[1334] = Net_2536_7[1079]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_6\[1335] = Net_2536_6[1081]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_5\[1336] = Net_2536_5[1083]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_4\[1337] = Net_2536_4[1085]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_3\[1338] = Net_2536_3[1087]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_2\[1339] = Net_2536_2[1089]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_1\[1340] = Net_2536_1[1091]
Removing Lhs of wire \MODULE_10:g1:a0:dataa_0\[1341] = Net_2536_0[1093]
Removing Lhs of wire \MODULE_10:g1:a0:datab_7\[1342] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:datab_6\[1343] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:datab_5\[1344] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:datab_4\[1345] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \MODULE_10:g1:a0:datab_3\[1346] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:datab_2\[1347] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:datab_1\[1348] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:datab_0\[1349] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_7\[1350] = Net_2536_7[1079]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_6\[1351] = Net_2536_6[1081]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_5\[1352] = Net_2536_5[1083]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_4\[1353] = Net_2536_4[1085]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_3\[1354] = Net_2536_3[1087]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_2\[1355] = Net_2536_2[1089]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_1\[1356] = Net_2536_1[1091]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:a_0\[1357] = Net_2536_0[1093]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_7\[1358] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_6\[1359] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_5\[1360] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_4\[1361] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_3\[1362] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_2\[1363] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_1\[1364] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:b_0\[1365] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:aeqb_0\[1374] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:eq_0\[1375] = \MODULE_10:g1:a0:gx:u0:xnor_array_0\[1373]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:eqi_0\[1383] = \MODULE_10:g1:a0:gx:u0:eq_7\[1382]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1432] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1433] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1434] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1437] = tmpOE__Tx_1_net_0[2]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[1440] = \PWM:PWMUDB:cmp1\[82]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[1441] = \PWM:PWMUDB:cmp1_status\[83]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[1442] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[1444] = \PWM:PWMUDB:pwm_i\[134]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[1445] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[1446] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[1447] = \PWM:PWMUDB:status_2\[77]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1448] = Net_179[0]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1463] = \UART:BUART:rx_bitclk_pre\[476]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1472] = \UART:BUART:rx_parity_error_pre\[552]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1473] = Net_179[0]
Removing Lhs of wire \Timer:TimerUDB:capture_last\\D\[1477] = Net_258[668]
Removing Lhs of wire \Timer:TimerUDB:tc_reg_i\\D\[1478] = \Timer:TimerUDB:status_tc\[674]
Removing Lhs of wire \Timer:TimerUDB:hwEnable_reg\\D\[1479] = \Timer:TimerUDB:control_7\[651]
Removing Lhs of wire \Timer:TimerUDB:capture_out_reg_i\\D\[1480] = \Timer:TimerUDB:capt_fifo_load\[670]
Removing Lhs of wire \VideoTimer:TimerUDB:capture_last\\D\[1484] = Net_1857[930]
Removing Lhs of wire \VideoTimer:TimerUDB:tc_reg_i\\D\[1485] = \VideoTimer:TimerUDB:status_tc\[936]
Removing Lhs of wire \VideoTimer:TimerUDB:hwEnable_reg\\D\[1486] = \VideoTimer:TimerUDB:run_mode\[934]
Removing Lhs of wire \VideoTimer:TimerUDB:capture_out_reg_i\\D\[1487] = \VideoTimer:TimerUDB:capt_fifo_load\[932]

------------------------------------------------------
Aliased 0 equations, 398 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_179' (cost = 0):
Net_179 <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Tx_1_net_0' (cost = 0):
tmpOE__Tx_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 0):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for 'Net_258' (cost = 0):
Net_258 <= (not Net_185);

Note:  Expanding virtual equation for '\Timer:TimerUDB:timer_enable\' (cost = 0):
\Timer:TimerUDB:timer_enable\ <= (\Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN6_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_8_0' (cost = 0):
add_vv_vv_MODGEN_8_0 <= (not MODIN6_0);

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN6_1 and not MODIN7_1)
	OR (MODIN6_1 and MODIN7_1));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN6_0 and not MODIN7_0)
	OR (MODIN6_0 and MODIN7_0));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not MODIN6_1 and not MODIN6_0 and not MODIN7_1 and not MODIN7_0)
	OR (not MODIN6_1 and not MODIN7_1 and MODIN6_0 and MODIN7_0)
	OR (not MODIN6_0 and not MODIN7_0 and MODIN6_1 and MODIN7_1)
	OR (MODIN6_1 and MODIN6_0 and MODIN7_1 and MODIN7_0));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\' (cost = 60):
\Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\ <= ((not MODIN6_1 and not MODIN6_0 and not MODIN7_1 and not MODIN7_0)
	OR (not MODIN6_1 and not MODIN7_1 and MODIN6_0 and MODIN7_0)
	OR (not MODIN6_0 and not MODIN7_0 and MODIN6_1 and MODIN7_1)
	OR (MODIN6_1 and MODIN6_0 and MODIN7_1 and MODIN7_0));

Note:  Expanding virtual equation for 'Net_1857' (cost = 0):
Net_1857 <= (not \Comp_1:Net_1\);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_2536_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:s_0\' (cost = 0):
\BasicCounter_1:MODULE_9:g2:a0:s_0\ <= (not Net_2536_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_7\ <= (not Net_2536_7);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_6\ <= (not Net_2536_6);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_5\ <= (not Net_2536_5);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_4\ <= (Net_2536_4);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_3\ <= (not Net_2536_3);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_2\ <= (not Net_2536_2);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_1\ <= (not Net_2536_1);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= (not Net_2536_0);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:eq_1\ <= ((not Net_2536_1 and not Net_2536_0));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:eq_2\ <= ((not Net_2536_2 and not Net_2536_1 and not Net_2536_0));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:eq_3\ <= ((not Net_2536_3 and not Net_2536_2 and not Net_2536_1 and not Net_2536_0));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:eq_4\ <= ((not Net_2536_3 and not Net_2536_2 and not Net_2536_1 and not Net_2536_0 and Net_2536_4));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:eq_5\ <= ((not Net_2536_5 and not Net_2536_3 and not Net_2536_2 and not Net_2536_1 and not Net_2536_0 and Net_2536_4));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:eq_6\ <= ((not Net_2536_6 and not Net_2536_5 and not Net_2536_3 and not Net_2536_2 and not Net_2536_1 and not Net_2536_0 and Net_2536_4));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:gt_6\ <= (Net_2536_6);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:gt_3\ <= (Net_2536_3);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_4\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_4\ <= (not Net_2536_4);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_4\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:gt_4\ <= ((Net_2536_4 and Net_2536_3));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:gt_0\ <= (Net_2536_0);

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_10:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_10:g1:a0:gx:u0:gt_1\ <= (Net_2536_0
	OR Net_2536_1);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer:TimerUDB:fifo_load_polarized\ <= ((not \Timer:TimerUDB:capture_last\ and not Net_185));

Note:  Virtual signal \Timer:TimerUDB:capt_fifo_load\ with ( cost: 96 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Timer:TimerUDB:capt_fifo_load\ <= ((not \Timer:TimerUDB:capture_last\ and not Net_185 and \Timer:TimerUDB:control_7\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_8_1' (cost = 8):
add_vv_vv_MODGEN_8_1 <= ((not MODIN6_0 and MODIN6_1)
	OR (not MODIN6_1 and MODIN6_0));

Note:  Expanding virtual equation for '\VideoTimer:TimerUDB:fifo_load_polarized\' (cost = 1):
\VideoTimer:TimerUDB:fifo_load_polarized\ <= ((\VideoTimer:TimerUDB:capture_last\ and \Comp_1:Net_1\));

Note:  Expanding virtual equation for '\MODULE_10:g1:a0:gx:u0:eq_7\' (cost = 1):
\MODULE_10:g1:a0:gx:u0:eq_7\ <= ((not Net_2536_7 and not Net_2536_6 and not Net_2536_5 and not Net_2536_3 and not Net_2536_2 and not Net_2536_1 and not Net_2536_0 and Net_2536_4));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_2536_1 and Net_2536_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:s_1\' (cost = 2):
\BasicCounter_1:MODULE_9:g2:a0:s_1\ <= ((not Net_2536_0 and Net_2536_1)
	OR (not Net_2536_1 and Net_2536_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_248 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_248 and not \UART:BUART:pollcount_1\ and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_248 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not Net_248 and not \UART:BUART:pollcount_1\ and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_248 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for 'Net_2535' (cost = 1):
Net_2535 <= ((not Net_2536_7 and not Net_2536_6 and not Net_2536_5 and not Net_2536_3 and not Net_2536_2 and not Net_2536_1 and not Net_2536_0 and Net_2536_4));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_2536_2 and Net_2536_1 and Net_2536_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:s_2\' (cost = 3):
\BasicCounter_1:MODULE_9:g2:a0:s_2\ <= ((not Net_2536_1 and Net_2536_2)
	OR (not Net_2536_0 and Net_2536_2)
	OR (not Net_2536_2 and Net_2536_1 and Net_2536_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\VideoTimer:TimerUDB:run_mode\' (cost = 2):
\VideoTimer:TimerUDB:run_mode\ <= ((not Net_2536_7 and not Net_2536_6 and not Net_2536_5 and not Net_2536_3 and not Net_2536_2 and not Net_2536_1 and not Net_2536_0 and \VideoTimer:TimerUDB:control_7\ and Net_2536_4));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_2536_3 and Net_2536_2 and Net_2536_1 and Net_2536_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:s_3\' (cost = 4):
\BasicCounter_1:MODULE_9:g2:a0:s_3\ <= ((not Net_2536_2 and Net_2536_3)
	OR (not Net_2536_1 and Net_2536_3)
	OR (not Net_2536_0 and Net_2536_3)
	OR (not Net_2536_3 and Net_2536_2 and Net_2536_1 and Net_2536_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\VideoTimer:TimerUDB:timer_enable\' (cost = 2):
\VideoTimer:TimerUDB:timer_enable\ <= ((not Net_2536_7 and not Net_2536_6 and not Net_2536_5 and not Net_2536_3 and not Net_2536_2 and not Net_2536_1 and not Net_2536_0 and \VideoTimer:TimerUDB:control_7\ and Net_2536_4));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_2536_4 and Net_2536_3 and Net_2536_2 and Net_2536_1 and Net_2536_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:s_4\' (cost = 5):
\BasicCounter_1:MODULE_9:g2:a0:s_4\ <= ((not Net_2536_3 and Net_2536_4)
	OR (not Net_2536_2 and Net_2536_4)
	OR (not Net_2536_1 and Net_2536_4)
	OR (not Net_2536_0 and Net_2536_4)
	OR (not Net_2536_4 and Net_2536_3 and Net_2536_2 and Net_2536_1 and Net_2536_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_2536_5 and Net_2536_4 and Net_2536_3 and Net_2536_2 and Net_2536_1 and Net_2536_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:s_5\' (cost = 6):
\BasicCounter_1:MODULE_9:g2:a0:s_5\ <= ((not Net_2536_4 and Net_2536_5)
	OR (not Net_2536_3 and Net_2536_5)
	OR (not Net_2536_2 and Net_2536_5)
	OR (not Net_2536_1 and Net_2536_5)
	OR (not Net_2536_0 and Net_2536_5)
	OR (not Net_2536_5 and Net_2536_4 and Net_2536_3 and Net_2536_2 and Net_2536_1 and Net_2536_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_2536_6 and Net_2536_5 and Net_2536_4 and Net_2536_3 and Net_2536_2 and Net_2536_1 and Net_2536_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:s_6\' (cost = 7):
\BasicCounter_1:MODULE_9:g2:a0:s_6\ <= ((not Net_2536_5 and Net_2536_6)
	OR (not Net_2536_4 and Net_2536_6)
	OR (not Net_2536_3 and Net_2536_6)
	OR (not Net_2536_2 and Net_2536_6)
	OR (not Net_2536_1 and Net_2536_6)
	OR (not Net_2536_0 and Net_2536_6)
	OR (not Net_2536_6 and Net_2536_5 and Net_2536_4 and Net_2536_3 and Net_2536_2 and Net_2536_1 and Net_2536_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_9:g2:a0:s_7\' (cost = 8):
\BasicCounter_1:MODULE_9:g2:a0:s_7\ <= ((not Net_2536_6 and Net_2536_7)
	OR (not Net_2536_5 and Net_2536_7)
	OR (not Net_2536_4 and Net_2536_7)
	OR (not Net_2536_3 and Net_2536_7)
	OR (not Net_2536_2 and Net_2536_7)
	OR (not Net_2536_1 and Net_2536_7)
	OR (not Net_2536_0 and Net_2536_7)
	OR (not Net_2536_7 and Net_2536_6 and Net_2536_5 and Net_2536_4 and Net_2536_3 and Net_2536_2 and Net_2536_1 and Net_2536_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 126 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_179
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_179
Aliasing \UART:BUART:rx_status_0\ to Net_179
Aliasing \UART:BUART:rx_status_6\ to Net_179
Aliasing \VideoTimer:TimerUDB:trig_reg\ to \VideoTimer:TimerUDB:run_mode\
Aliasing \BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_179
Aliasing \BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_179
Aliasing \MODULE_10:g1:a0:gx:u0:lt_7\ to Net_179
Aliasing \MODULE_10:g1:a0:gx:u0:lt_2\ to Net_179
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to Net_179
Aliasing \UART:BUART:rx_markspace_status\\D\ to Net_179
Aliasing \UART:BUART:rx_parity_error_status\\D\ to Net_179
Aliasing \UART:BUART:rx_addr_match_status\\D\ to Net_179
Removing Lhs of wire \PWM:PWMUDB:final_capture\[100] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[313] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[323] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[333] = Net_179[0]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[440] = \UART:BUART:rx_bitclk\[488]
Removing Lhs of wire \UART:BUART:rx_status_0\[538] = Net_179[0]
Removing Lhs of wire \UART:BUART:rx_status_6\[547] = Net_179[0]
Removing Lhs of wire \Timer:TimerUDB:trig_reg\[745] = \Timer:TimerUDB:control_7\[651]
Removing Lhs of wire \VideoTimer:TimerUDB:trig_reg\[946] = \VideoTimer:TimerUDB:run_mode\[934]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1263] = Net_179[0]
Removing Lhs of wire \BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1273] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:lt_7\[1389] = Net_179[0]
Removing Lhs of wire \MODULE_10:g1:a0:gx:u0:lt_2\[1413] = Net_179[0]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1435] = \PWM:PWMUDB:control_7\[22]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[1443] = Net_179[0]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1455] = \UART:BUART:tx_ctrl_mark_last\[431]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1467] = Net_179[0]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1468] = Net_179[0]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1470] = Net_179[0]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1471] = \UART:BUART:rx_markspace_pre\[551]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1476] = \UART:BUART:rx_parity_bit\[557]

------------------------------------------------------
Aliased 0 equations, 21 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_248 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not Net_248 and not \UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\nkhedkar\Documents\PSoC Creator\ELE302 Workspace\navigation\Navigation.cydsn\Navigation.cyprj" -dcpsoc3 Navigation.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.874ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 26 March 2021 19:23:47
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\nkhedkar\Documents\PSoC Creator\ELE302 Workspace\navigation\Navigation.cydsn\Navigation.cyprj -d CY8C5868AXI-LP035 Navigation.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_179
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_179
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_179
    Removed wire end \BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_179
    Removed wire end \BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_179
    Removed wire end \BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \MODULE_10:g1:a0:gx:u0:lti_2\ kept Net_179
    Removed wire end \MODULE_10:g1:a0:gx:u0:gti_2\ kept \MODULE_10:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_10:g1:a0:gx:u0:lti_1\ kept \MODULE_10:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_10:g1:a0:gx:u0:gti_1\ kept \MODULE_10:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_10:g1:a0:gx:u0:lti_0\ kept Net_179
    Removed wire end \MODULE_10:g1:a0:gx:u0:gti_0\ kept \MODULE_10:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_2106
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_811
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UDBClkEn_1:udbclkenable\: with output requested to be synchronous
        ClockIn: HSync(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_1895__SYNC:synccell.out
    UDB Clk/Enable \VideoTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \VideoTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_243 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_248 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 5
        PORT MAP (
            pa_out => Motor(0)__PA ,
            pin_input => Net_187 ,
            pad => Motor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = HallEffect(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => HallEffect(0)__PA ,
            fb => Net_185 ,
            pad => HallEffect(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CamOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CamOut(0)__PA ,
            analog_term => Net_1824 ,
            pad => CamOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VerifyLeftBlackEdge(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => VerifyLeftBlackEdge(0)__PA ,
            pin_input => Net_1905 ,
            pad => VerifyLeftBlackEdge(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HSync(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HSync(0)__PA ,
            fb => Net_1895 ,
            pad => HSync(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OddEven(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OddEven(0)__PA ,
            fb => Net_1904 ,
            pad => OddEven(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VerifyCompOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VerifyCompOut(0)__PA ,
            pin_input => Net_1857 ,
            pad => VerifyCompOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vcomp_225V(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vcomp_225V(0)__PA ,
            analog_term => Net_2067 ,
            annotation => Net_2068 ,
            pad => Vcomp_225V(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_243, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_243 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_248 * \UART:BUART:pollcount_0\
            + \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * !\Timer:TimerUDB:capture_last\ * 
              !Net_185
        );
        Output = \Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\VideoTimer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoTimer:TimerUDB:control_7\ * 
              \VideoTimer:TimerUDB:capture_last\ * \Comp_1:Net_1\ * 
              !Net_2536_7 * !Net_2536_6 * !Net_2536_5 * Net_2536_4 * 
              !Net_2536_3 * !Net_2536_2 * !Net_2536_1 * !Net_2536_0
        );
        Output = \VideoTimer:TimerUDB:capt_fifo_load\ (fanout=3)

    MacroCell: Name=\VideoTimer:TimerUDB:run_mode\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoTimer:TimerUDB:control_7\ * !Net_2536_7 * !Net_2536_6 * 
              !Net_2536_5 * Net_2536_4 * !Net_2536_3 * !Net_2536_2 * 
              !Net_2536_1 * !Net_2536_0
        );
        Output = \VideoTimer:TimerUDB:run_mode\ (fanout=2)

    MacroCell: Name=\VideoTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoTimer:TimerUDB:control_7\ * 
              \VideoTimer:TimerUDB:per_zero\ * !Net_2536_7 * !Net_2536_6 * 
              !Net_2536_5 * Net_2536_4 * !Net_2536_3 * !Net_2536_2 * 
              !Net_2536_1 * !Net_2536_0
        );
        Output = \VideoTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_1857, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Comp_1:Net_1\
        );
        Output = Net_1857 (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_187, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_187 (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_248 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_248 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_248 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\
            + Net_248 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_248 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\
            + Net_248 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_248 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_248
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_185
        );
        Output = \Timer:TimerUDB:capture_last\ (fanout=2)

    MacroCell: Name=Net_184, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * !\Timer:TimerUDB:capture_last\ * 
              !Net_185
        );
        Output = Net_184 (fanout=1)

    MacroCell: Name=MODIN6_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_811) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * MODIN6_0
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * MODIN7_1 * 
              !MODIN7_0
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_0 * MODIN7_1
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_0 * !MODIN7_0
        );
        Output = MODIN6_1 (fanout=3)

    MacroCell: Name=MODIN6_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_811) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer:TimerUDB:capt_fifo_load\
            + !MODIN6_1 * !MODIN6_0 * !MODIN7_1 * !MODIN7_0
            + MODIN6_1 * !MODIN6_0 * MODIN7_1 * !MODIN7_0
        );
        Output = MODIN6_0 (fanout=3)

    MacroCell: Name=\Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_811) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer:TimerUDB:capt_fifo_load\ * !MODIN6_1 * !MODIN6_0 * 
              !MODIN7_1 * !MODIN7_0
            + \Timer:TimerUDB:capt_fifo_load\ * !MODIN6_1 * MODIN6_0 * 
              !MODIN7_1 * MODIN7_0
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * !MODIN6_0 * 
              MODIN7_1 * !MODIN7_0
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * MODIN6_0 * 
              MODIN7_1 * MODIN7_0
        );
        Output = \Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\VideoTimer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2106) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Comp_1:Net_1\
        );
        Output = \VideoTimer:TimerUDB:capture_last\ (fanout=2)

    MacroCell: Name=Net_1905, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2106) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoTimer:TimerUDB:control_7\ * 
              \VideoTimer:TimerUDB:capture_last\ * \Comp_1:Net_1\ * 
              !Net_2536_7 * !Net_2536_6 * !Net_2536_5 * Net_2536_4 * 
              !Net_2536_3 * !Net_2536_2 * !Net_2536_1 * !Net_2536_0
        );
        Output = Net_1905 (fanout=2)

    MacroCell: Name=Net_2536_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1895__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !Net_1904 * Net_2536_6 * Net_2536_5 * Net_2536_4 * Net_2536_3 * 
              Net_2536_2 * Net_2536_1 * Net_2536_0
            + Net_1904 * Net_2536_7
        );
        Output = Net_2536_7 (fanout=5)

    MacroCell: Name=Net_2536_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1895__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !Net_1904 * Net_2536_5 * Net_2536_4 * Net_2536_3 * Net_2536_2 * 
              Net_2536_1 * Net_2536_0
            + Net_1904 * Net_2536_6
        );
        Output = Net_2536_6 (fanout=6)

    MacroCell: Name=Net_2536_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1895__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !Net_1904 * Net_2536_4 * Net_2536_3 * Net_2536_2 * Net_2536_1 * 
              Net_2536_0
            + Net_1904 * Net_2536_5
        );
        Output = Net_2536_5 (fanout=7)

    MacroCell: Name=Net_2536_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1895__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !Net_1904 * Net_2536_3 * Net_2536_2 * Net_2536_1 * Net_2536_0
            + Net_1904 * Net_2536_4
        );
        Output = Net_2536_4 (fanout=8)

    MacroCell: Name=Net_2536_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1895__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !Net_1904 * Net_2536_2 * Net_2536_1 * Net_2536_0
            + Net_1904 * Net_2536_3
        );
        Output = Net_2536_3 (fanout=9)

    MacroCell: Name=Net_2536_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1895__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !Net_1904 * Net_2536_1 * Net_2536_0
            + Net_1904 * Net_2536_2
        );
        Output = Net_2536_2 (fanout=10)

    MacroCell: Name=Net_2536_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1895__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !Net_1904 * !Net_2536_1 * Net_2536_0
            + !Net_1904 * Net_2536_1 * !Net_2536_0
        );
        Output = Net_2536_1 (fanout=11)

    MacroCell: Name=Net_2536_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1895__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !Net_1904 * !Net_2536_0
        );
        Output = Net_2536_0 (fanout=12)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_811 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_811 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_811 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
            chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\VideoTimer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_2106 ,
            cs_addr_2 => Net_1886 ,
            cs_addr_1 => \VideoTimer:TimerUDB:run_mode\ ,
            cs_addr_0 => \VideoTimer:TimerUDB:per_zero\ ,
            f0_load => \VideoTimer:TimerUDB:capt_fifo_load\ ,
            chain_out => \VideoTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \VideoTimer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\VideoTimer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_2106 ,
            cs_addr_2 => Net_1886 ,
            cs_addr_1 => \VideoTimer:TimerUDB:run_mode\ ,
            cs_addr_0 => \VideoTimer:TimerUDB:per_zero\ ,
            f0_load => \VideoTimer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \VideoTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \VideoTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \VideoTimer:TimerUDB:status_2\ ,
            chain_in => \VideoTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \VideoTimer:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_811 ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_811 ,
            status_3 => \Timer:TimerUDB:status_3\ ,
            status_2 => \Timer:TimerUDB:status_2\ ,
            status_1 => \Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\VideoTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1886 ,
            clock => Net_2106 ,
            status_3 => \VideoTimer:TimerUDB:status_3\ ,
            status_2 => \VideoTimer:TimerUDB:status_2\ ,
            status_1 => \VideoTimer:TimerUDB:capt_fifo_load\ ,
            status_0 => \VideoTimer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Net_1895__SYNC
        PORT MAP (
            in => Net_1895 ,
            out => Net_1895__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_811 ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_811 ,
            control_7 => \Timer:TimerUDB:control_7\ ,
            control_6 => \Timer:TimerUDB:control_6\ ,
            control_5 => \Timer:TimerUDB:control_5\ ,
            control_4 => \Timer:TimerUDB:control_4\ ,
            control_3 => \Timer:TimerUDB:control_3\ ,
            control_2 => \Timer:TimerUDB:control_2\ ,
            control_1 => MODIN7_1 ,
            control_0 => MODIN7_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\VideoTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_2106 ,
            control_7 => \VideoTimer:TimerUDB:control_7\ ,
            control_6 => \VideoTimer:TimerUDB:control_6\ ,
            control_5 => \VideoTimer:TimerUDB:control_5\ ,
            control_4 => \VideoTimer:TimerUDB:control_4\ ,
            control_3 => \VideoTimer:TimerUDB:control_3\ ,
            control_2 => \VideoTimer:TimerUDB:control_2\ ,
            control_1 => \VideoTimer:TimerUDB:control_1\ ,
            control_0 => \VideoTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Counter:Counter7\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            count_6 => Net_2102_6 ,
            count_5 => Net_2102_5 ,
            count_4 => Net_2102_4 ,
            count_3 => Net_2102_3 ,
            count_2 => Net_2102_2 ,
            count_1 => Net_2102_1 ,
            count_0 => Net_2102_0 ,
            tc => Net_1886 ,
            clk_en => Net_1895__SYNC_OUT );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1895__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =HE_Interrupt
        PORT MAP (
            interrupt => Net_184 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =StartFrame
        PORT MAP (
            interrupt => Net_1904 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Black
        PORT MAP (
            interrupt => Net_1905 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   20 :   52 :   72 : 27.78 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   50 :  142 :  192 : 26.04 %
  Unique P-terms              :   82 :  302 :  384 : 21.35 %
  Total P-terms               :   94 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    5 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.238ms
Tech Mapping phase: Elapsed time ==> 0s.442ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(4)][IoId=(4)] : CamOut(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : HSync(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : HallEffect(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Motor(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : OddEven(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Rx_1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Tx_1(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : Vcomp_225V(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : VerifyCompOut(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : VerifyLeftBlackEdge(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Comparator[3]@[FFB(Comparator,3)] : \Comp_1:ctComp\
Log: apr.M0058: The analog placement iterative improvement is 52% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(4)][IoId=(4)] : CamOut(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : HSync(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : HallEffect(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Motor(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : OddEven(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Rx_1(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Tx_1(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : Vcomp_225V(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : VerifyCompOut(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : VerifyLeftBlackEdge(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Comparator[2]@[FFB(Comparator,2)] : \Comp_1:ctComp\

Analog Placement phase: Elapsed time ==> 0s.901ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1824 {
    comp_2_vplus
    agl4_x_comp_2_vplus
    agl4
    agl4_x_p4_4
    p4_4
  }
  Net: Net_2067 {
    comp_2_vminus
    agl5_x_comp_2_vminus
    agl5
    agl5_x_p4_5
    p4_5
  }
}
Map of item to net {
  comp_2_vplus                                     -> Net_1824
  agl4_x_comp_2_vplus                              -> Net_1824
  agl4                                             -> Net_1824
  agl4_x_p4_4                                      -> Net_1824
  p4_4                                             -> Net_1824
  comp_2_vminus                                    -> Net_2067
  agl5_x_comp_2_vminus                             -> Net_2067
  agl5                                             -> Net_2067
  agl5_x_p4_5                                      -> Net_2067
  p4_5                                             -> Net_2067
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.468ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   21 :   27 :   48 :  43.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.67
                   Pterms :            4.38
               Macrocells :            2.38
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.079ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :      10.58 :       4.17
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_184, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * !\Timer:TimerUDB:capture_last\ * 
              !Net_185
        );
        Output = Net_184 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN6_0, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_811) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer:TimerUDB:capt_fifo_load\
            + !MODIN6_1 * !MODIN6_0 * !MODIN7_1 * !MODIN7_0
            + MODIN6_1 * !MODIN6_0 * MODIN7_1 * !MODIN7_0
        );
        Output = MODIN6_0 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * !\Timer:TimerUDB:capture_last\ * 
              !Net_185
        );
        Output = \Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=MODIN6_1, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_811) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * MODIN6_0
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * MODIN7_1 * 
              !MODIN7_0
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_0 * MODIN7_1
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_0 * !MODIN7_0
        );
        Output = MODIN6_1 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_811 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_811 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_811 ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_811 ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_248 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\
            + Net_248 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\VideoTimer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_2106 ,
        cs_addr_2 => Net_1886 ,
        cs_addr_1 => \VideoTimer:TimerUDB:run_mode\ ,
        cs_addr_0 => \VideoTimer:TimerUDB:per_zero\ ,
        f0_load => \VideoTimer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \VideoTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \VideoTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \VideoTimer:TimerUDB:status_2\ ,
        chain_in => \VideoTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \VideoTimer:TimerUDB:sT16:timerdp:u0\

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_243, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_243 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_811) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer:TimerUDB:capt_fifo_load\ * !MODIN6_1 * !MODIN6_0 * 
              !MODIN7_1 * !MODIN7_0
            + \Timer:TimerUDB:capt_fifo_load\ * !MODIN6_1 * MODIN6_0 * 
              !MODIN7_1 * MODIN7_0
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * !MODIN6_0 * 
              MODIN7_1 * !MODIN7_0
            + \Timer:TimerUDB:capt_fifo_load\ * MODIN6_1 * MODIN6_0 * 
              MODIN7_1 * MODIN7_0
        );
        Output = \Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_185
        );
        Output = \Timer:TimerUDB:capture_last\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_811 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
        chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_811 ,
        status_3 => \Timer:TimerUDB:status_3\ ,
        status_2 => \Timer:TimerUDB:status_2\ ,
        status_1 => \Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_811 ,
        control_7 => \Timer:TimerUDB:control_7\ ,
        control_6 => \Timer:TimerUDB:control_6\ ,
        control_5 => \Timer:TimerUDB:control_5\ ,
        control_4 => \Timer:TimerUDB:control_4\ ,
        control_3 => \Timer:TimerUDB:control_3\ ,
        control_2 => \Timer:TimerUDB:control_2\ ,
        control_1 => MODIN7_1 ,
        control_0 => MODIN7_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1857, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Comp_1:Net_1\
        );
        Output = Net_1857 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_187, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_811) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_187 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_248 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_248 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Net_1895__SYNC
    PORT MAP (
        in => Net_1895 ,
        out => Net_1895__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\VideoTimer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoTimer:TimerUDB:control_7\ * 
              \VideoTimer:TimerUDB:capture_last\ * \Comp_1:Net_1\ * 
              !Net_2536_7 * !Net_2536_6 * !Net_2536_5 * Net_2536_4 * 
              !Net_2536_3 * !Net_2536_2 * !Net_2536_1 * !Net_2536_0
        );
        Output = \VideoTimer:TimerUDB:capt_fifo_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2536_6, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1895__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !Net_1904 * Net_2536_5 * Net_2536_4 * Net_2536_3 * Net_2536_2 * 
              Net_2536_1 * Net_2536_0
            + Net_1904 * Net_2536_6
        );
        Output = Net_2536_6 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2536_7, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1895__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !Net_1904 * Net_2536_6 * Net_2536_5 * Net_2536_4 * Net_2536_3 * 
              Net_2536_2 * Net_2536_1 * Net_2536_0
            + Net_1904 * Net_2536_7
        );
        Output = Net_2536_7 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_248
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_248 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_248 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\
            + Net_248 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_248 * \UART:BUART:pollcount_0\
            + \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\VideoTimer:TimerUDB:run_mode\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoTimer:TimerUDB:control_7\ * !Net_2536_7 * !Net_2536_6 * 
              !Net_2536_5 * Net_2536_4 * !Net_2536_3 * !Net_2536_2 * 
              !Net_2536_1 * !Net_2536_0
        );
        Output = \VideoTimer:TimerUDB:run_mode\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2536_0, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1895__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !Net_1904 * !Net_2536_0
        );
        Output = Net_2536_0 (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2536_5, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1895__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !Net_1904 * Net_2536_4 * Net_2536_3 * Net_2536_2 * Net_2536_1 * 
              Net_2536_0
            + Net_1904 * Net_2536_5
        );
        Output = Net_2536_5 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2536_4, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1895__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !Net_1904 * Net_2536_3 * Net_2536_2 * Net_2536_1 * Net_2536_0
            + Net_1904 * Net_2536_4
        );
        Output = Net_2536_4 (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_2536_3, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1895__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !Net_1904 * Net_2536_2 * Net_2536_1 * Net_2536_0
            + Net_1904 * Net_2536_3
        );
        Output = Net_2536_3 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2536_2, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1895__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !Net_1904 * Net_2536_1 * Net_2536_0
            + Net_1904 * Net_2536_2
        );
        Output = Net_2536_2 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2536_1, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1895__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !Net_1904 * !Net_2536_1 * Net_2536_0
            + !Net_1904 * Net_2536_1 * !Net_2536_0
        );
        Output = Net_2536_1 (fanout=11)
        Properties               : 
        {
        }
}

datapathcell: Name =\VideoTimer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_2106 ,
        cs_addr_2 => Net_1886 ,
        cs_addr_1 => \VideoTimer:TimerUDB:run_mode\ ,
        cs_addr_0 => \VideoTimer:TimerUDB:per_zero\ ,
        f0_load => \VideoTimer:TimerUDB:capt_fifo_load\ ,
        chain_out => \VideoTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \VideoTimer:TimerUDB:sT16:timerdp:u1\

count7cell: Name =\Counter:Counter7\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        count_6 => Net_2102_6 ,
        count_5 => Net_2102_5 ,
        count_4 => Net_2102_4 ,
        count_3 => Net_2102_3 ,
        count_2 => Net_2102_2 ,
        count_1 => Net_2102_1 ,
        count_0 => Net_2102_0 ,
        tc => Net_1886 ,
        clk_en => Net_1895__SYNC_OUT );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1895__SYNC_OUT)

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1905, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2106) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoTimer:TimerUDB:control_7\ * 
              \VideoTimer:TimerUDB:capture_last\ * \Comp_1:Net_1\ * 
              !Net_2536_7 * !Net_2536_6 * !Net_2536_5 * Net_2536_4 * 
              !Net_2536_3 * !Net_2536_2 * !Net_2536_1 * !Net_2536_0
        );
        Output = Net_1905 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoTimer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2106) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Comp_1:Net_1\
        );
        Output = \VideoTimer:TimerUDB:capture_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoTimer:TimerUDB:control_7\ * 
              \VideoTimer:TimerUDB:per_zero\ * !Net_2536_7 * !Net_2536_6 * 
              !Net_2536_5 * Net_2536_4 * !Net_2536_3 * !Net_2536_2 * 
              !Net_2536_1 * !Net_2536_0
        );
        Output = \VideoTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\VideoTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1886 ,
        clock => Net_2106 ,
        status_3 => \VideoTimer:TimerUDB:status_3\ ,
        status_2 => \VideoTimer:TimerUDB:status_2\ ,
        status_1 => \VideoTimer:TimerUDB:capt_fifo_load\ ,
        status_0 => \VideoTimer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\VideoTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_2106 ,
        control_7 => \VideoTimer:TimerUDB:control_7\ ,
        control_6 => \VideoTimer:TimerUDB:control_6\ ,
        control_5 => \VideoTimer:TimerUDB:control_5\ ,
        control_4 => \VideoTimer:TimerUDB:control_4\ ,
        control_3 => \VideoTimer:TimerUDB:control_3\ ,
        control_2 => \VideoTimer:TimerUDB:control_2\ ,
        control_1 => \VideoTimer:TimerUDB:control_1\ ,
        control_0 => \VideoTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Black
        PORT MAP (
            interrupt => Net_1905 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =HE_Interrupt
        PORT MAP (
            interrupt => Net_184 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =StartFrame
        PORT MAP (
            interrupt => Net_1904 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = VerifyCompOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VerifyCompOut(0)__PA ,
        pin_input => Net_1857 ,
        pad => VerifyCompOut(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = VerifyLeftBlackEdge(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => VerifyLeftBlackEdge(0)__PA ,
        pin_input => Net_1905 ,
        pad => VerifyLeftBlackEdge(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Motor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 5
    PORT MAP (
        pa_out => Motor(0)__PA ,
        pin_input => Net_187 ,
        pad => Motor(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = OddEven(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OddEven(0)__PA ,
        fb => Net_1904 ,
        pad => OddEven(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CamOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CamOut(0)__PA ,
        analog_term => Net_1824 ,
        pad => CamOut(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Vcomp_225V(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vcomp_225V(0)__PA ,
        analog_term => Net_2067 ,
        annotation => Net_2068 ,
        pad => Vcomp_225V(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = HSync(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HSync(0)__PA ,
        fb => Net_1895 ,
        pad => HSync(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_243 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_248 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = HallEffect(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => HallEffect(0)__PA ,
        fb => Net_185 ,
        pad => HallEffect(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_2106 ,
            dclk_0 => Net_2106_local ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ ,
            dclk_glb_2 => Net_811 ,
            dclk_2 => Net_811_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\Comp_1:ctComp\
        PORT MAP (
            vplus => Net_1824 ,
            vminus => Net_2067 ,
            out => \Comp_1:Net_1\ );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+-----------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |       VerifyCompOut(0) | In(Net_1857)
     |   2 |     * |      NONE |      RES_PULL_UP | VerifyLeftBlackEdge(0) | In(Net_1905)
     |   6 |     * |      NONE |      RES_PULL_UP |               Motor(0) | In(Net_187)
-----+-----+-------+-----------+------------------+------------------------+-----------------
   2 |   0 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------------+-----------------
   4 |   2 |     * |      NONE |     HI_Z_DIGITAL |             OddEven(0) | FB(Net_1904)
     |   4 |     * |      NONE |    RES_PULL_DOWN |              CamOut(0) | Analog(Net_1824)
     |   5 |     * |      NONE |      HI_Z_ANALOG |          Vcomp_225V(0) | Analog(Net_2067)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |               HSync(0) | FB(Net_1895)
-----+-----+-------+-----------+------------------+------------------------+-----------------
   6 |   0 |     * |      NONE |         CMOS_OUT |                Tx_1(0) | In(Net_243)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                Rx_1(0) | FB(Net_248)
-----+-----+-------+-----------+------------------+------------------------+-----------------
  12 |   0 |     * |      NONE |      RES_PULL_UP |          HallEffect(0) | FB(Net_185)
---------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.091ms
Digital Placement phase: Elapsed time ==> 2s.656ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Navigation_r.vh2" --pcf-path "Navigation.pco" --des-name "Navigation" --dsf-path "Navigation.dsf" --sdc-path "Navigation.sdc" --lib-path "Navigation_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.515ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.500ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Navigation_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.844ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.371ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.000ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.000ms
API generation phase: Elapsed time ==> 2s.624ms
Dependency generation phase: Elapsed time ==> 0s.080ms
Cleanup phase: Elapsed time ==> 0s.045ms
