INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Desktop/VIVADO_CLASS/20240508_4bitFullAdder/20240508_4bitFullAdder.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Desktop/VIVADO_CLASS/20240508_4bitFullAdder/20240508_4bitFullAdder.srcs/sources_1/new/halfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Desktop/VIVADO_CLASS/20240508_4bitFullAdder/20240508_4bitFullAdder.srcs/sources_1/new/4bitFullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitFullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Desktop/VIVADO_CLASS/20240508_4bitFullAdder/20240508_4bitFullAdder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
