\hypertarget{gpio__18xx__43xx_8h}{}\section{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/gpio\+\_\+18xx\+\_\+43xx.h File Reference}
\label{gpio__18xx__43xx_8h}\index{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/gpio\+\_\+18xx\+\_\+43xx.\+h@{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/gpio\+\_\+18xx\+\_\+43xx.\+h}}
This graph shows which files directly or indirectly include this file\+:
% FIG 0
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T}
\begin{DoxyCompactList}\small\item\em G\+P\+IO port register block structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gad799db2a825ded50fc7998f228db1b24}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Init} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO)
\begin{DoxyCompactList}\small\item\em Initialize G\+P\+IO block. \end{DoxyCompactList}\item 
void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gab713ee553d3115b4484e77810f2737a5}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+De\+Init} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO)
\begin{DoxyCompactList}\small\item\em De-\/\+Initialize G\+P\+IO block. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga4ce4cce2499df5cee49a591ee5be6a48}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Port\+Bit} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint32\+\_\+t port, uint8\+\_\+t pin, bool setting)
\begin{DoxyCompactList}\small\item\em Set a G\+P\+IO port/bit state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga2d8db9f0a52f061d64e8cada713ae03e}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+State} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin, bool setting)
\begin{DoxyCompactList}\small\item\em Set a G\+P\+IO pin state via the G\+P\+IO byte register. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga74ca55b747c3a51c1ae3e47645da0c75}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Port\+Bit} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint32\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Read a G\+P\+IO state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga9f0e35190f01c706564a88f1f88cf716}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+State} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Get a G\+P\+IO pin state via the G\+P\+IO byte register. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga21ebb6a7bcdb311acecafaf055c967a5}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Write\+Dir\+Bit} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint32\+\_\+t port, uint8\+\_\+t bit, bool setting)
\begin{DoxyCompactList}\small\item\em Set a G\+P\+IO direction. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gadd0450341df62f7e13ee57cd249fe2a2}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Output} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a single G\+P\+IO pin to an output. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga0c20af0c6b9cee61714643bef6614485}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+I\+R\+Input} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a single G\+P\+IO pin to an input. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gac384ba462a45291528e95945c3273772}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+D\+IR} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin, bool output)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a single G\+P\+IO pin. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga8f436d49d7737db583aa4e71bc21937b}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Dir\+Bit} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint32\+\_\+t port, uint8\+\_\+t bit)
\begin{DoxyCompactList}\small\item\em Read a G\+P\+IO direction (out or in) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga5f36fe1a2c2b2eb958133c27cb65bee5}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Pin\+D\+IR} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Get G\+P\+IO direction for a single G\+P\+IO pin. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gacc2acb3d50b47954b25ef0ac439993d8}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Dir} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port\+Num, uint32\+\_\+t bit\+Value, uint8\+\_\+t out)
\begin{DoxyCompactList}\small\item\em Set Direction for a G\+P\+IO port. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gaeeb23db039b2bf56ed96a9d6112fab69}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Output} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t pin\+Mask)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a all selected G\+P\+IO pins to an output. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga09e433572db2ec8a3e30e508ee5bcbd0}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+I\+R\+Input} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t pin\+Mask)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a all selected G\+P\+IO pins to an input. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga6ceffe51a34be90a077b22657b1f90f0}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+D\+IR} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t pin\+Mask, bool out\+Set)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a all selected G\+P\+IO pins to an input or output. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga06f22d0dfeb6a06b8280df9bead0fc4b}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+D\+IR} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port)
\begin{DoxyCompactList}\small\item\em Get G\+P\+IO direction for a all G\+P\+IO pins. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gaee2115e847a281cf3da40209ce6336c8}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Mask} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t mask)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO port mask value for G\+P\+IO masked read and write. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga6b8d692c29a4d64326130bd237826a4b}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Mask} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port)
\begin{DoxyCompactList}\small\item\em Get G\+P\+IO port mask value used for G\+P\+IO masked read and write. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga095eb3a5396553fa88997b4cfd21e644}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Value} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Set all G\+P\+IO raw pin states (regardless of masking) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga14c7161208fed3f7ac4e62953353ab9b}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Port\+Value} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port)
\begin{DoxyCompactList}\small\item\em Get all G\+P\+IO raw pin states (regardless of masking) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga45e5422fd37f991f4ff46cdc0090efb4}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Masked\+Port\+Value} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Set all G\+P\+IO pin states, but mask via the M\+A\+S\+K\+P0 register. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gaa5b183d37e81118b37b30a71279c032b}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Get\+Masked\+Port\+Value} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port)
\begin{DoxyCompactList}\small\item\em Get all G\+P\+IO pin statesm but mask via the M\+A\+S\+K\+P0 register. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga88bed30fb124192d45c7bed021636643}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Value} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port\+Num, uint32\+\_\+t bit\+Value)
\begin{DoxyCompactList}\small\item\em Set a G\+P\+IO port/bit to the high state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga8a9b2dd9c70e835b718c2edc5b9701af}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+High} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Set selected G\+P\+IO output pins to the high state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga1447549f6e88a29b5589326f177d4a96}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+High} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Set an individual G\+P\+IO output pin to the high state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga94367ee41db6fa49cfba6605324e8d07}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Clear\+Value} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port\+Num, uint32\+\_\+t bit\+Value)
\begin{DoxyCompactList}\small\item\em Set a G\+P\+IO port/bit to the low state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga2f85c3b0c7a48d68a508a0f94f6e691e}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Out\+Low} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Set selected G\+P\+IO output pins to the low state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga0e06760450b8e7a2c71920b06bcd6286}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Out\+Low} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Set an individual G\+P\+IO output pin to the low state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga59d08adbd1e9e6e7e727cf01ff769a8f}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Port\+Toggle} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint32\+\_\+t pins)
\begin{DoxyCompactList}\small\item\em Toggle selected G\+P\+IO output pins to the opposite state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o__18_x_x__43_x_x_ga5437e5a8ae2ce7662b605f9961aad8f5}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Set\+Pin\+Toggle} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Toggle an individual G\+P\+IO output pin to the opposite state. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___g_p_i_o__18_x_x__43_x_x_gaadfa7274313165ae6dec004a125a1bcf}{Chip\+\_\+\+G\+P\+I\+O\+\_\+\+Read\+Value} (\hyperlink{struct_l_p_c___g_p_i_o___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+\_\+T} $\ast$p\+G\+P\+IO, uint8\+\_\+t port\+Num)
\begin{DoxyCompactList}\small\item\em Read current bit states for the selected port. \end{DoxyCompactList}\end{DoxyCompactItemize}
