;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, -33
	SUB #0, -40
	ADD 0, 10
	SUB 300, 90
	SLT @10, @0
	SLT @10, @0
	MOV <-30, 9
	MOV <-30, 9
	SUB @-6, @2
	SPL 0, <336
	MOV <-30, 9
	SLT <-30, 9
	JMP 100, 9
	SUB @121, 106
	SUB @-127, -116
	SUB #0, 0
	JMP 100, 9
	ADD 210, 60
	MOV <-30, @79
	CMP @127, 106
	SUB @121, 103
	SUB @121, 106
	SPL 0, <336
	SUB @121, 103
	SPL 0, <336
	SUB 30, 9
	MOV -1, <-20
	CMP @127, 106
	SPL 0, <336
	SPL 0, <336
	SPL 0, <336
	MOV <-30, 9
	DJN -1, @-20
	MOV <-30, @79
	CMP -207, <-126
	SUB @0, @2
	SUB @0, @2
	SUB -207, <-126
	DJN -1, @-20
	MOV #101, 610
	DJN 100, 9
	MOV -7, <-20
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-126
	CMP -207, <-126
	CMP -207, <-126
