{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674042464272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674042464277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 18 19:45:32 2023 " "Processing started: Wed Jan 18 19:45:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674042464277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042464277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dc2677a_c5soc -c dc2677a_c5soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off dc2677a_c5soc -c dc2677a_c5soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042464278 ""}
{ "Warning" "WMSG_UNKNOWN_ID_FOR_MESSAGE_SUPPRESSION" "19527 " "Assignment to suppress message # 19527 has no effect." {  } {  } 0 114045 "Assignment to suppress message # %1!u! has no effect." 0 0 "Analysis & Synthesis" 0 -1 1674042468476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674042478374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674042478375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/system_bd.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/system_bd.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd " "Found entity 1: system_bd" {  } { { "system_bd/synthesis/system_bd.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042530334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042530334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system_bd/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042530379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042530379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system_bd/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042530433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042530433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_irq_mapper_001 " "Found entity 1: system_bd_irq_mapper_001" {  } { { "system_bd/synthesis/submodules/system_bd_irq_mapper_001.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042530474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042530474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_irq_mapper " "Found entity 1: system_bd_irq_mapper" {  } { { "system_bd/synthesis/submodules/system_bd_irq_mapper.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042530514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042530514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_3 " "Found entity 1: system_bd_mm_interconnect_3" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_3.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042530560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042530560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042530598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042530598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_2 " "Found entity 1: system_bd_mm_interconnect_2" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042530652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042530652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042530695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042530695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "system_bd/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042530734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042530734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042530783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042530783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "system_bd/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042530822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042530822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "system_bd/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042530867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042530867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_2_rsp_mux " "Found entity 1: system_bd_mm_interconnect_2_rsp_mux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042530906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042530906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system_bd/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042530942 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system_bd/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042530942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042530942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_2_rsp_demux " "Found entity 1: system_bd_mm_interconnect_2_rsp_demux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042530984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042530984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_2_cmd_mux " "Found entity 1: system_bd_mm_interconnect_2_cmd_mux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_2_cmd_demux " "Found entity 1: system_bd_mm_interconnect_2_cmd_demux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_2_router_003.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_2_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042531110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_2_router_003.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_2_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042531110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_2_router_003_default_decode " "Found entity 1: system_bd_mm_interconnect_2_router_003_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531114 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_2_router_003 " "Found entity 2: system_bd_mm_interconnect_2_router_003" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042531151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042531152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_2_router_002_default_decode " "Found entity 1: system_bd_mm_interconnect_2_router_002_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531156 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_2_router_002 " "Found entity 2: system_bd_mm_interconnect_2_router_002" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042531200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042531201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_2_router_001_default_decode " "Found entity 1: system_bd_mm_interconnect_2_router_001_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531207 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_2_router_001 " "Found entity 2: system_bd_mm_interconnect_2_router_001" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042531245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042531245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_2_router_default_decode " "Found entity 1: system_bd_mm_interconnect_2_router_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531249 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_2_router " "Found entity 2: system_bd_mm_interconnect_2_router" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system_bd/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "system_bd/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1 " "Found entity 1: system_bd_mm_interconnect_1" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_avalon_st_adapter " "Found entity 1: system_bd_mm_interconnect_1_avalon_st_adapter" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_rsp_mux " "Found entity 1: system_bd_mm_interconnect_1_rsp_mux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux_012.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_rsp_demux_012 " "Found entity 1: system_bd_mm_interconnect_1_rsp_demux_012" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux_012.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux_012.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_rsp_demux " "Found entity 1: system_bd_mm_interconnect_1_rsp_demux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux_012.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_cmd_mux_012 " "Found entity 1: system_bd_mm_interconnect_1_cmd_mux_012" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux_012.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux_012.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_cmd_mux " "Found entity 1: system_bd_mm_interconnect_1_cmd_mux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_cmd_demux " "Found entity 1: system_bd_mm_interconnect_1_cmd_demux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042531959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042531959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532048 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532048 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532048 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532048 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042532099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "system_bd/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "system_bd/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042532184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "system_bd/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "system_bd/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "system_bd/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "system_bd/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532317 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "system_bd/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_1_router_014.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042532358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_1_router_014.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042532359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_router_014_default_decode " "Found entity 1: system_bd_mm_interconnect_1_router_014_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532363 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_1_router_014 " "Found entity 2: system_bd_mm_interconnect_1_router_014" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042532412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042532413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_router_003_default_decode " "Found entity 1: system_bd_mm_interconnect_1_router_003_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532417 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_1_router_003 " "Found entity 2: system_bd_mm_interconnect_1_router_003" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042532457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042532457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_router_002_default_decode " "Found entity 1: system_bd_mm_interconnect_1_router_002_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532461 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_1_router_002 " "Found entity 2: system_bd_mm_interconnect_1_router_002" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042532496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042532496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_router_001_default_decode " "Found entity 1: system_bd_mm_interconnect_1_router_001_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532502 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_1_router_001 " "Found entity 2: system_bd_mm_interconnect_1_router_001" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042532543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042532544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_router_default_decode " "Found entity 1: system_bd_mm_interconnect_1_router_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532548 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_1_router " "Found entity 2: system_bd_mm_interconnect_1_router" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system_bd/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system_bd/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0 " "Found entity 1: system_bd_mm_interconnect_0" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_bd_mm_interconnect_0_avalon_st_adapter" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_rsp_mux " "Found entity 1: system_bd_mm_interconnect_0_rsp_mux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_rsp_demux " "Found entity 1: system_bd_mm_interconnect_0_rsp_demux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_cmd_mux " "Found entity 1: system_bd_mm_interconnect_0_cmd_mux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_cmd_demux " "Found entity 1: system_bd_mm_interconnect_0_cmd_demux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042532991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042532991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_bd_mm_interconnect_0_router_002_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532996 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_0_router_002 " "Found entity 2: system_bd_mm_interconnect_0_router_002" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042532996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042532996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042533034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042533034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_router_default_decode " "Found entity 1: system_bd_mm_interconnect_0_router_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533038 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_0_router " "Found entity 2: system_bd_mm_interconnect_0_router" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533038 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style system_bd/synthesis/submodules/ad_mem.v(54) " "Unrecognized synthesis attribute \"ram_style\" at system_bd/synthesis/submodules/ad_mem.v(54)" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 54 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/ad_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mem " "Found entity 1: ad_mem" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/ad_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_rst " "Found entity 1: ad_rst" {  } { { "system_bd/synthesis/submodules/ad_rst.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_rst.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/ad_csc.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_csc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_csc " "Found entity 1: ad_csc" {  } { { "system_bd/synthesis/submodules/ad_csc.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_csc.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/ad_csc_rgb2crycb.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_csc_rgb2crycb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_csc_RGB2CrYCb " "Found entity 1: ad_csc_RGB2CrYCb" {  } { { "system_bd/synthesis/submodules/ad_csc_RGB2CrYCb.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_csc_RGB2CrYCb.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/ad_ss_444to422.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_ss_444to422.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_ss_444to422 " "Found entity 1: ad_ss_444to422" {  } { { "system_bd/synthesis/submodules/ad_ss_444to422.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_ss_444to422.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/up_axi.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_axi.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_axi " "Found entity 1: up_axi" {  } { { "system_bd/synthesis/submodules/up_axi.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_axi.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/up_xfer_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_xfer_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_xfer_cntrl " "Found entity 1: up_xfer_cntrl" {  } { { "system_bd/synthesis/submodules/up_xfer_cntrl.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_xfer_cntrl.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/up_xfer_status.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_xfer_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_xfer_status " "Found entity 1: up_xfer_status" {  } { { "system_bd/synthesis/submodules/up_xfer_status.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_xfer_status.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/up_clock_mon.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_clock_mon.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_clock_mon " "Found entity 1: up_clock_mon" {  } { { "system_bd/synthesis/submodules/up_clock_mon.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_clock_mon.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/up_hdmi_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_hdmi_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_hdmi_tx " "Found entity 1: up_hdmi_tx" {  } { { "system_bd/synthesis/submodules/up_hdmi_tx.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_hdmi_tx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/ad_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mul " "Found entity 1: ad_mul" {  } { { "system_bd/synthesis/submodules/ad_mul.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mul.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533514 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "axi_hdmi_tx_vdma.v(142) " "Verilog HDL information at axi_hdmi_tx_vdma.v(142): always construct contains both blocking and non-blocking assignments" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 142 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1674042533554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_hdmi_tx_vdma " "Found entity 1: axi_hdmi_tx_vdma" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_hdmi_tx_es.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_hdmi_tx_es.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_hdmi_tx_es " "Found entity 1: axi_hdmi_tx_es" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_es.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_es.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_hdmi_tx_core.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_hdmi_tx_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_hdmi_tx_core " "Found entity 1: axi_hdmi_tx_core" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_core.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_core.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_hdmi_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_hdmi_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_hdmi_tx " "Found entity 1: axi_hdmi_tx" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/ad_perfect_shuffle.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_perfect_shuffle.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_perfect_shuffle " "Found entity 1: ad_perfect_shuffle" {  } { { "system_bd/synthesis/submodules/ad_perfect_shuffle.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_perfect_shuffle.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/pack_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/pack_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pack_ctrl " "Found entity 1: pack_ctrl" {  } { { "system_bd/synthesis/submodules/pack_ctrl.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_ctrl.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/pack_interconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/pack_interconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 pack_interconnect " "Found entity 1: pack_interconnect" {  } { { "system_bd/synthesis/submodules/pack_interconnect.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_interconnect.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/pack_network.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/pack_network.v" { { "Info" "ISGN_ENTITY_NAME" "1 pack_network " "Found entity 1: pack_network" {  } { { "system_bd/synthesis/submodules/pack_network.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_network.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/pack_shell.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/pack_shell.v" { { "Info" "ISGN_ENTITY_NAME" "1 pack_shell " "Found entity 1: pack_shell" {  } { { "system_bd/synthesis/submodules/pack_shell.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_shell.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/util_cpack2_impl.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/util_cpack2_impl.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_cpack2_impl " "Found entity 1: util_cpack2_impl" {  } { { "system_bd/synthesis/submodules/util_cpack2_impl.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_cpack2_impl.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_spi " "Found entity 1: system_bd_sys_spi" {  } { { "system_bd/synthesis/submodules/system_bd_sys_spi.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_spi.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042533985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042533985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_int_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_int_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_int_mem " "Found entity 1: system_bd_sys_int_mem" {  } { { "system_bd/synthesis/submodules/system_bd_sys_int_mem.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_int_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_id " "Found entity 1: system_bd_sys_id" {  } { { "system_bd/synthesis/submodules/system_bd_sys_id.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_hps " "Found entity 1: system_bd_sys_hps" {  } { { "system_bd/synthesis/submodules/system_bd_sys_hps.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_hps_hps_io " "Found entity 1: system_bd_sys_hps_hps_io" {  } { { "system_bd/synthesis/submodules/system_bd_sys_hps_hps_io.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "system_bd/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "system_bd/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "system_bd/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "system_bd/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "system_bd/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042534973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042534973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "system_bd/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_hps_hps_io_border " "Found entity 1: system_bd_sys_hps_hps_io_border" {  } { { "system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_hps_fpga_interfaces " "Found entity 1: system_bd_sys_hps_fpga_interfaces" {  } { { "system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_gpio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_gpio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_gpio_out " "Found entity 1: system_bd_sys_gpio_out" {  } { { "system_bd/synthesis/submodules/system_bd_sys_gpio_out.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_gpio_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_gpio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_gpio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_gpio_in " "Found entity 1: system_bd_sys_gpio_in" {  } { { "system_bd/synthesis/submodules/system_bd_sys_gpio_in.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_gpio_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_gpio_bd.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_gpio_bd.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_gpio_bd " "Found entity 1: system_bd_sys_gpio_bd" {  } { { "system_bd/synthesis/submodules/system_bd_sys_gpio_bd.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_gpio_bd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/sysid_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/sysid_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sysid_rom " "Found entity 1: sysid_rom" {  } { { "system_bd/synthesis/submodules/sysid_rom.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sysid_rom.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(112) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042535475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1901) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1901 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042535476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1893) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042535476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file system_bd/synthesis/submodules/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535481 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535481 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535481 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535481 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535481 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535481 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer system_bd/synthesis/submodules/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"system_bd/synthesis/submodules/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "system_bd/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1674042535525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "system_bd/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_pixel_clk_pll " "Found entity 1: system_bd_pixel_clk_pll" {  } { { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_sysid " "Found entity 1: axi_sysid" {  } { { "system_bd/synthesis/submodules/axi_sysid.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_sysid.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/up_adc_common.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_adc_common.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_adc_common " "Found entity 1: up_adc_common" {  } { { "system_bd/synthesis/submodules/up_adc_common.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_common.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/up_adc_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_adc_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_adc_channel " "Found entity 1: up_adc_channel" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SOFTSPAN_NEXT softspan_next axi_ltc235x_cmos_tb.v(42) " "Verilog HDL Declaration information at axi_ltc235x_cmos_tb.v(42): object \"SOFTSPAN_NEXT\" differs only in case from object \"softspan_next\" in the same scope" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos_tb.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos_tb.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042535730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_ltc235x_cmos_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_ltc235x_cmos_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ltc235x_cmos_tb " "Found entity 1: axi_ltc235x_cmos_tb" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos_tb.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos_tb.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EXTERNAL_CLK external_clk axi_ltc235x_tb.v(54) " "Verilog HDL Declaration information at axi_ltc235x_tb.v(54): object \"EXTERNAL_CLK\" differs only in case from object \"external_clk\" in the same scope" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_tb.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_tb.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042535770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LVDS_CMOS_N lvds_cmos_n axi_ltc235x_tb.v(42) " "Verilog HDL Declaration information at axi_ltc235x_tb.v(42): object \"LVDS_CMOS_N\" differs only in case from object \"lvds_cmos_n\" in the same scope" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_tb.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_tb.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042535770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SOFTSPAN_NEXT softspan_next axi_ltc235x_tb.v(53) " "Verilog HDL Declaration information at axi_ltc235x_tb.v(53): object \"SOFTSPAN_NEXT\" differs only in case from object \"softspan_next\" in the same scope" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_tb.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_tb.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042535770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_ltc235x_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_ltc235x_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ltc235x_tb " "Found entity 1: axi_ltc235x_tb" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_tb.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_tb.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_ltc235x_cmos.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_ltc235x_cmos.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ltc235x_cmos " "Found entity 1: axi_ltc235x_cmos" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EXTERNAL_CLK external_clk axi_ltc235x.v(58) " "Verilog HDL Declaration information at axi_ltc235x.v(58): object \"EXTERNAL_CLK\" differs only in case from object \"external_clk\" in the same scope" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042535869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LVDS_CMOS_N lvds_cmos_n axi_ltc235x.v(45) " "Verilog HDL Declaration information at axi_ltc235x.v(45): object \"LVDS_CMOS_N\" differs only in case from object \"lvds_cmos_n\" in the same scope" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042535870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_ltc235x.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_ltc235x.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ltc235x " "Found entity 1: axi_ltc235x" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/sync_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/sync_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_bits " "Found entity 1: sync_bits" {  } { { "system_bd/synthesis/submodules/sync_bits.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sync_bits.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/sync_event.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/sync_event.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_event " "Found entity 1: sync_event" {  } { { "system_bd/synthesis/submodules/sync_event.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sync_event.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/util_axis_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/util_axis_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_axis_fifo " "Found entity 1: util_axis_fifo" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042535996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042535996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/util_axis_fifo_address_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/util_axis_fifo_address_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_axis_fifo_address_generator " "Found entity 1: util_axis_fifo_address_generator" {  } { { "system_bd/synthesis/submodules/util_axis_fifo_address_generator.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo_address_generator.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536041 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style system_bd/synthesis/submodules/ad_mem_asym.v(86) " "Unrecognized synthesis attribute \"ram_style\" at system_bd/synthesis/submodules/ad_mem_asym.v(86)" {  } { { "system_bd/synthesis/submodules/ad_mem_asym.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem_asym.v" 86 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536078 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "cascade_height system_bd/synthesis/submodules/ad_mem_asym.v(86) " "Unrecognized synthesis attribute \"cascade_height\" at system_bd/synthesis/submodules/ad_mem_asym.v(86)" {  } { { "system_bd/synthesis/submodules/ad_mem_asym.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem_asym.v" 86 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536079 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad_mem_asym.v(105) " "Verilog HDL information at ad_mem_asym.v(105): always construct contains both blocking and non-blocking assignments" {  } { { "system_bd/synthesis/submodules/ad_mem_asym.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem_asym.v" 105 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1674042536079 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad_mem_asym.v(134) " "Verilog HDL information at ad_mem_asym.v(134): always construct contains both blocking and non-blocking assignments" {  } { { "system_bd/synthesis/submodules/ad_mem_asym.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem_asym.v" 134 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1674042536079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/ad_mem_asym.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_mem_asym.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mem_asym " "Found entity 1: ad_mem_asym" {  } { { "system_bd/synthesis/submodules/ad_mem_asym.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem_asym.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_dmac_burst_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_burst_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_burst_memory " "Found entity 1: axi_dmac_burst_memory" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_dmac_regmap.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_regmap.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_regmap " "Found entity 1: axi_dmac_regmap" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_dmac_regmap_request.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_regmap_request.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_regmap_request " "Found entity 1: axi_dmac_regmap_request" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap_request.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap_request.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_dmac_reset_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_reset_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_reset_manager " "Found entity 1: axi_dmac_reset_manager" {  } { { "system_bd/synthesis/submodules/axi_dmac_reset_manager.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_reset_manager.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_dmac_resize_dest.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_resize_dest.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_resize_dest " "Found entity 1: axi_dmac_resize_dest" {  } { { "system_bd/synthesis/submodules/axi_dmac_resize_dest.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_resize_dest.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_dmac_resize_src.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_resize_src.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_resize_src " "Found entity 1: axi_dmac_resize_src" {  } { { "system_bd/synthesis/submodules/axi_dmac_resize_src.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_resize_src.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_dmac_response_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_response_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_response_manager " "Found entity 1: axi_dmac_response_manager" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_dmac_transfer.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_transfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_transfer " "Found entity 1: axi_dmac_transfer" {  } { { "system_bd/synthesis/submodules/axi_dmac_transfer.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_transfer.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/address_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/address_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_generator " "Found entity 1: address_generator" {  } { { "system_bd/synthesis/submodules/address_generator.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/address_generator.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/data_mover.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/data_mover.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mover " "Found entity 1: data_mover" {  } { { "system_bd/synthesis/submodules/data_mover.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/data_mover.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/request_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/request_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 request_arb " "Found entity 1: request_arb" {  } { { "system_bd/synthesis/submodules/request_arb.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/request_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/request_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 request_generator " "Found entity 1: request_generator" {  } { { "system_bd/synthesis/submodules/request_generator.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_generator.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/response_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/response_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_handler " "Found entity 1: response_handler" {  } { { "system_bd/synthesis/submodules/response_handler.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/response_handler.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_register_slice.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_register_slice.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_register_slice " "Found entity 1: axi_register_slice" {  } { { "system_bd/synthesis/submodules/axi_register_slice.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_register_slice.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/dmac_2d_transfer.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/dmac_2d_transfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_2d_transfer " "Found entity 1: dmac_2d_transfer" {  } { { "system_bd/synthesis/submodules/dmac_2d_transfer.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dmac_2d_transfer.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/dest_axi_mm.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/dest_axi_mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dest_axi_mm " "Found entity 1: dest_axi_mm" {  } { { "system_bd/synthesis/submodules/dest_axi_mm.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_axi_mm.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/dest_axi_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/dest_axi_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 dest_axi_stream " "Found entity 1: dest_axi_stream" {  } { { "system_bd/synthesis/submodules/dest_axi_stream.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_axi_stream.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/dest_fifo_inf.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/dest_fifo_inf.v" { { "Info" "ISGN_ENTITY_NAME" "1 dest_fifo_inf " "Found entity 1: dest_fifo_inf" {  } { { "system_bd/synthesis/submodules/dest_fifo_inf.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_fifo_inf.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042536986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042536986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/src_axi_mm.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/src_axi_mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 src_axi_mm " "Found entity 1: src_axi_mm" {  } { { "system_bd/synthesis/submodules/src_axi_mm.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/src_axi_mm.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042537048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042537048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/src_axi_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/src_axi_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 src_axi_stream " "Found entity 1: src_axi_stream" {  } { { "system_bd/synthesis/submodules/src_axi_stream.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/src_axi_stream.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042537086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042537086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/src_fifo_inf.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/src_fifo_inf.v" { { "Info" "ISGN_ENTITY_NAME" "1 src_fifo_inf " "Found entity 1: src_fifo_inf" {  } { { "system_bd/synthesis/submodules/src_fifo_inf.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/src_fifo_inf.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042537130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042537130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 splitter " "Found entity 1: splitter" {  } { { "system_bd/synthesis/submodules/splitter.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/splitter.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042537168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042537168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/response_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/response_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_generator " "Found entity 1: response_generator" {  } { { "system_bd/synthesis/submodules/response_generator.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/response_generator.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042537238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042537238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_dmac.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac " "Found entity 1: axi_dmac" {  } { { "system_bd/synthesis/submodules/axi_dmac.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042537285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042537285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_pwm_gen_regmap.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_pwm_gen_regmap.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_pwm_gen_regmap " "Found entity 1: axi_pwm_gen_regmap" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen_regmap.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen_regmap.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042537329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042537329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PULSE_WIDTH pulse_width axi_pwm_gen_1.v(39) " "Verilog HDL Declaration information at axi_pwm_gen_1.v(39): object \"PULSE_WIDTH\" differs only in case from object \"pulse_width\" in the same scope" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen_1.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen_1.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042537372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PULSE_PERIOD pulse_period axi_pwm_gen_1.v(41) " "Verilog HDL Declaration information at axi_pwm_gen_1.v(41): object \"PULSE_PERIOD\" differs only in case from object \"pulse_period\" in the same scope" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen_1.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen_1.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674042537372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_pwm_gen_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_pwm_gen_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_pwm_gen_1 " "Found entity 1: axi_pwm_gen_1" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen_1.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen_1.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042537376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042537376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_pwm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_pwm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_pwm_gen " "Found entity 1: axi_pwm_gen" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042537425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042537425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_top " "Found entity 1: system_top" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042537457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042537457 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042537458 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "response_dest_partial axi_dmac_response_manager.v(135) " "Verilog HDL Implicit Net warning at axi_dmac_response_manager.v(135): created implicit net for \"response_dest_partial\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042537458 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "src_req_spltr_valid request_arb.v(1053) " "Verilog HDL Implicit Net warning at request_arb.v(1053): created implicit net for \"src_req_spltr_valid\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 1053 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042537459 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "src_req_spltr_ready request_arb.v(1054) " "Verilog HDL Implicit Net warning at request_arb.v(1054): created implicit net for \"src_req_spltr_ready\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 1054 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042537459 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_bd_sys_spi.v(385) " "Verilog HDL or VHDL warning at system_bd_sys_spi.v(385): conditional expression evaluates to a constant" {  } { { "system_bd/synthesis/submodules/system_bd_sys_spi.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_spi.v" 385 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1674042537523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_top " "Elaborating entity \"system_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674042538498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd system_bd:i_system_bd " "Elaborating entity \"system_bd\" for hierarchy \"system_bd:i_system_bd\"" {  } { { "system_top.v" "i_system_bd" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042538538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_pwm_gen system_bd:i_system_bd\|axi_pwm_gen:adc_pwm_gen " "Elaborating entity \"axi_pwm_gen\" for hierarchy \"system_bd:i_system_bd\|axi_pwm_gen:adc_pwm_gen\"" {  } { { "system_bd/synthesis/system_bd.v" "adc_pwm_gen" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042538591 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_1 axi_pwm_gen.v(100) " "Verilog HDL or VHDL warning at axi_pwm_gen.v(100): object \"sync_1\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042538615 "|system_top|system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_2 axi_pwm_gen.v(101) " "Verilog HDL or VHDL warning at axi_pwm_gen.v(101): object \"sync_2\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042538615 "|system_top|system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_3 axi_pwm_gen.v(102) " "Verilog HDL or VHDL warning at axi_pwm_gen.v(102): object \"sync_3\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042538615 "|system_top|system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ext_sync_m0 axi_pwm_gen.v(174) " "Verilog HDL or VHDL warning at axi_pwm_gen.v(174): object \"ext_sync_m0\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042538615 "|system_top|system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ext_sync_m1 axi_pwm_gen.v(175) " "Verilog HDL or VHDL warning at axi_pwm_gen.v(175): object \"ext_sync_m1\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042538615 "|system_top|system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 axi_pwm_gen.v(189) " "Verilog HDL assignment warning at axi_pwm_gen.v(189): truncated value with size 32 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042538615 "|system_top|system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_pwm_gen_regmap system_bd:i_system_bd\|axi_pwm_gen:adc_pwm_gen\|axi_pwm_gen_regmap:i_regmap " "Elaborating entity \"axi_pwm_gen_regmap\" for hierarchy \"system_bd:i_system_bd\|axi_pwm_gen:adc_pwm_gen\|axi_pwm_gen_regmap:i_regmap\"" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "i_regmap" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042538630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_pwm_gen_1 system_bd:i_system_bd\|axi_pwm_gen:adc_pwm_gen\|axi_pwm_gen_1:i0_axi_pwm_gen_1 " "Elaborating entity \"axi_pwm_gen_1\" for hierarchy \"system_bd:i_system_bd\|axi_pwm_gen:adc_pwm_gen\|axi_pwm_gen_1:i0_axi_pwm_gen_1\"" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "i0_axi_pwm_gen_1" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042538679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_axi system_bd:i_system_bd\|axi_pwm_gen:adc_pwm_gen\|up_axi:i_up_axi " "Elaborating entity \"up_axi\" for hierarchy \"system_bd:i_system_bd\|axi_pwm_gen:adc_pwm_gen\|up_axi:i_up_axi\"" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "i_up_axi" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042538715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac system_bd:i_system_bd\|axi_dmac:axi_adc_dma " "Elaborating entity \"axi_dmac\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\"" {  } { { "system_bd/synthesis/system_bd.v" "axi_adc_dma" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042538759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_regmap system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap " "Elaborating entity \"axi_dmac_regmap\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\"" {  } { { "system_bd/synthesis/submodules/axi_dmac.v" "i_regmap" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042538802 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "axi_dmac_regmap.v(182) " "Verilog HDL Case Statement information at axi_dmac_regmap.v(182): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v" 182 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1674042538828 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 axi_dmac_regmap.v(210) " "Verilog HDL assignment warning at axi_dmac_regmap.v(210): truncated value with size 63 to match size of target (32)" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042538829 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_regmap_request system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request " "Elaborating entity \"axi_dmac_regmap_request\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap.v" "i_regmap_request" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042538843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap_request.v" "i_transfer_lenghts_fifo" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap_request.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042538888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(42) " "Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042538911 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(43) " "Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042538911 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tkeep util_axis_fifo.v(53) " "Output port \"m_axis_tkeep\" at util_axis_fifo.v(53) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042538911 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tlast util_axis_fifo.v(54) " "Output port \"m_axis_tlast\" at util_axis_fifo.v(54) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042538911 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo_address_generator system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|util_axis_fifo_address_generator:fifo.i_address_gray " "Elaborating entity \"util_axis_fifo_address_generator\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|util_axis_fifo_address_generator:fifo.i_address_gray\"" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "fifo.i_address_gray" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042538926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 util_axis_fifo_address_generator.v(156) " "Verilog HDL assignment warning at util_axis_fifo_address_generator.v(156): truncated value with size 3 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo_address_generator.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo_address_generator.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042538951 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|util_axis_fifo_address_generator:fifo.i_address_gray"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 util_axis_fifo_address_generator.v(170) " "Verilog HDL assignment warning at util_axis_fifo_address_generator.v(170): truncated value with size 3 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo_address_generator.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo_address_generator.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042538951 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|util_axis_fifo_address_generator:fifo.i_address_gray"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_axi system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|up_axi:i_up_axi " "Elaborating entity \"up_axi\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|up_axi:i_up_axi\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap.v" "i_up_axi" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042538970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_transfer system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer " "Elaborating entity \"axi_dmac_transfer\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\"" {  } { { "system_bd/synthesis/submodules/axi_dmac.v" "i_transfer" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_reset_manager system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager " "Elaborating entity \"axi_dmac_reset_manager\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_transfer.v" "i_reset_manager" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_transfer.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_bits system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager\|sync_bits:i_sync_control_dest " "Elaborating entity \"sync_bits\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager\|sync_bits:i_sync_control_dest\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_reset_manager.v" "i_sync_control_dest" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_reset_manager.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "request_arb system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb " "Elaborating entity \"request_arb\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_transfer.v" "i_request_arb" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_transfer.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dest_axi_mm system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_mm:i_dest_dma_mm " "Elaborating entity \"dest_axi_mm\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_mm:i_dest_dma_mm\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_dest_dma_mm" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_generator system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_mm:i_dest_dma_mm\|address_generator:i_addr_gen " "Elaborating entity \"address_generator\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_mm:i_dest_dma_mm\|address_generator:i_addr_gen\"" {  } { { "system_bd/synthesis/submodules/dest_axi_mm.v" "i_addr_gen" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_axi_mm.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_handler system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_mm:i_dest_dma_mm\|response_handler:i_response_handler " "Elaborating entity \"response_handler\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_mm:i_dest_dma_mm\|response_handler:i_response_handler\"" {  } { { "system_bd/synthesis/submodules/dest_axi_mm.v" "i_response_handler" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_axi_mm.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|util_axis_fifo:i_src_dest_bl_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|util_axis_fifo:i_src_dest_bl_fifo\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_src_dest_bl_fifo" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(42) " "Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042539329 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_dest_bl_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(43) " "Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042539329 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_dest_bl_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tkeep util_axis_fifo.v(53) " "Output port \"m_axis_tkeep\" at util_axis_fifo.v(53) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042539329 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_dest_bl_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tlast util_axis_fifo.v(54) " "Output port \"m_axis_tlast\" at util_axis_fifo.v(54) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042539329 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_dest_bl_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "src_fifo_inf system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_fifo_inf:i_src_dma_fifo " "Elaborating entity \"src_fifo_inf\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_fifo_inf:i_src_dma_fifo\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_src_dma_fifo" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mover system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_fifo_inf:i_src_dma_fifo\|data_mover:i_data_mover " "Elaborating entity \"data_mover\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_fifo_inf:i_src_dma_fifo\|data_mover:i_data_mover\"" {  } { { "system_bd/synthesis/submodules/src_fifo_inf.v" "i_data_mover" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/src_fifo_inf.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_bits system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_bits:i_sync_src_request_id " "Elaborating entity \"sync_bits\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_bits:i_sync_src_request_id\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_sync_src_request_id" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_event system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_event:sync_rewind " "Elaborating entity \"sync_event\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_event:sync_rewind\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "sync_rewind" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_register_slice system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_register_slice:i_src_slice " "Elaborating entity \"axi_register_slice\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_register_slice:i_src_slice\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_src_slice" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_burst_memory system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward " "Elaborating entity \"axi_dmac_burst_memory\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_store_and_forward" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_resize_src system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src " "Elaborating entity \"axi_dmac_resize_src\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "i_resize_src" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_mem_asym system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem " "Elaborating entity \"ad_mem_asym\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "i_mem" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_resize_dest system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_dest:i_resize_dest " "Elaborating entity \"axi_dmac_resize_dest\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_dest:i_resize_dest\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "i_resize_dest" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_dmac_resize_dest.v(100) " "Verilog HDL assignment warning at axi_dmac_resize_dest.v(100): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/axi_dmac_resize_dest.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_resize_dest.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042539695 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|axi_dmac_resize_dest:i_resize_dest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_bits system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|sync_bits:i_dest_sync_id " "Elaborating entity \"sync_bits\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|sync_bits:i_dest_sync_id\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "i_dest_sync_id" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_register_slice system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_register_slice:i_dest_slice " "Elaborating entity \"axi_register_slice\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_register_slice:i_dest_slice\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_dest_slice" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|util_axis_fifo:i_dest_req_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|util_axis_fifo:i_dest_req_fifo\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_dest_req_fifo" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(42) " "Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042539800 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(43) " "Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042539800 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tkeep util_axis_fifo.v(53) " "Output port \"m_axis_tkeep\" at util_axis_fifo.v(53) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042539800 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tlast util_axis_fifo.v(54) " "Output port \"m_axis_tlast\" at util_axis_fifo.v(54) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042539800 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|util_axis_fifo:i_src_req_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|util_axis_fifo:i_src_req_fifo\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_src_req_fifo" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(42) " "Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042539837 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(43) " "Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042539837 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tkeep util_axis_fifo.v(53) " "Output port \"m_axis_tkeep\" at util_axis_fifo.v(53) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042539837 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tlast util_axis_fifo.v(54) " "Output port \"m_axis_tlast\" at util_axis_fifo.v(54) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042539837 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "request_generator system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|request_generator:i_req_gen " "Elaborating entity \"request_generator\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|request_generator:i_req_gen\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_req_gen" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_response_manager system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager " "Elaborating entity \"axi_dmac_response_manager\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_response_manager" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_dmac_response_manager.v(267) " "Verilog HDL assignment warning at axi_dmac_response_manager.v(267): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042539912 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_dmac_response_manager.v(276) " "Verilog HDL assignment warning at axi_dmac_response_manager.v(276): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042539912 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_dmac_response_manager.v(278) " "Verilog HDL assignment warning at axi_dmac_response_manager.v(278): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042539912 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager\|util_axis_fifo:i_dest_response_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager\|util_axis_fifo:i_dest_response_fifo\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "i_dest_response_fifo" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(42) " "Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042539956 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(43) " "Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042539956 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tkeep\[0\] util_axis_fifo.v(53) " "Output port \"m_axis_tkeep\[0\]\" at util_axis_fifo.v(53) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042539956 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tlast util_axis_fifo.v(54) " "Output port \"m_axis_tlast\" at util_axis_fifo.v(54) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042539956 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ltc235x system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x " "Elaborating entity \"axi_ltc235x\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\"" {  } { { "system_bd/synthesis/system_bd.v" "axi_ltc235x" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042539966 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdi_p axi_ltc235x.v(88) " "Output port \"sdi_p\" at axi_ltc235x.v(88) has no driver" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042539993 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdi_n axi_ltc235x.v(89) " "Output port \"sdi_n\" at axi_ltc235x.v(89) has no driver" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042539993 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ltc235x_cmos system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|axi_ltc235x_cmos:i_ltc235x_cmos " "Elaborating entity \"axi_ltc235x_cmos\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|axi_ltc235x_cmos:i_ltc235x_cmos\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "i_ltc235x_cmos" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 axi_ltc235x_cmos.v(186) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(186): truncated value with size 32 to match size of target (5)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042540048 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "scki axi_ltc235x_cmos.v(234) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(234): variable \"scki\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "scki_d axi_ltc235x_cmos.v(234) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(234): variable \"scki_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adc_lane_0 axi_ltc235x_cmos.v(235) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(235): variable \"adc_lane_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "db_i axi_ltc235x_cmos.v(235) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(235): variable \"db_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adc_lane_1 axi_ltc235x_cmos.v(236) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(236): variable \"adc_lane_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "db_i axi_ltc235x_cmos.v(236) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(236): variable \"db_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adc_lane_2 axi_ltc235x_cmos.v(237) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(237): variable \"adc_lane_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "db_i axi_ltc235x_cmos.v(237) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(237): variable \"db_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adc_lane_3 axi_ltc235x_cmos.v(238) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(238): variable \"adc_lane_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "db_i axi_ltc235x_cmos.v(238) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(238): variable \"db_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adc_lane_4 axi_ltc235x_cmos.v(239) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(239): variable \"adc_lane_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "db_i axi_ltc235x_cmos.v(239) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(239): variable \"db_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adc_lane_5 axi_ltc235x_cmos.v(240) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(240): variable \"adc_lane_5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "db_i axi_ltc235x_cmos.v(240) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(240): variable \"db_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adc_lane_6 axi_ltc235x_cmos.v(241) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(241): variable \"adc_lane_6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "db_i axi_ltc235x_cmos.v(241) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(241): variable \"db_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adc_lane_7 axi_ltc235x_cmos.v(242) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(242): variable \"adc_lane_7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "db_i axi_ltc235x_cmos.v(242) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(242): variable \"db_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adc_lane_0 axi_ltc235x_cmos.v(233) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(233): inferring latch(es) for variable \"adc_lane_0\", which holds its previous value in one or more paths through the always construct" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adc_lane_1 axi_ltc235x_cmos.v(233) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(233): inferring latch(es) for variable \"adc_lane_1\", which holds its previous value in one or more paths through the always construct" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adc_lane_2 axi_ltc235x_cmos.v(233) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(233): inferring latch(es) for variable \"adc_lane_2\", which holds its previous value in one or more paths through the always construct" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adc_lane_3 axi_ltc235x_cmos.v(233) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(233): inferring latch(es) for variable \"adc_lane_3\", which holds its previous value in one or more paths through the always construct" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adc_lane_4 axi_ltc235x_cmos.v(233) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(233): inferring latch(es) for variable \"adc_lane_4\", which holds its previous value in one or more paths through the always construct" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1674042540049 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adc_lane_5 axi_ltc235x_cmos.v(233) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(233): inferring latch(es) for variable \"adc_lane_5\", which holds its previous value in one or more paths through the always construct" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adc_lane_6 axi_ltc235x_cmos.v(233) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(233): inferring latch(es) for variable \"adc_lane_6\", which holds its previous value in one or more paths through the always construct" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adc_lane_7 axi_ltc235x_cmos.v(233) " "Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(233): inferring latch(es) for variable \"adc_lane_7\", which holds its previous value in one or more paths through the always construct" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 axi_ltc235x_cmos.v(289) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(289): truncated value with size 32 to match size of target (3)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 axi_ltc235x_cmos.v(290) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(290): truncated value with size 32 to match size of target (3)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 axi_ltc235x_cmos.v(291) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(291): truncated value with size 32 to match size of target (3)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 axi_ltc235x_cmos.v(292) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(292): truncated value with size 32 to match size of target (3)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 axi_ltc235x_cmos.v(293) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(293): truncated value with size 32 to match size of target (3)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 axi_ltc235x_cmos.v(294) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(294): truncated value with size 32 to match size of target (3)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 axi_ltc235x_cmos.v(295) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(295): truncated value with size 32 to match size of target (3)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 axi_ltc235x_cmos.v(296) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(296): truncated value with size 32 to match size of target (3)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 axi_ltc235x_cmos.v(479) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(479): truncated value with size 32 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[0\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[0\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[1\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[1\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[2\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[2\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[3\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[3\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[4\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[4\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[5\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[5\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[6\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[6\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[7\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[7\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[8\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[8\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[9\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[9\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[10\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[10\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[11\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[11\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[12\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[12\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[13\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[13\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[14\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[14\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[15\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[15\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[16\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[16\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[17\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[17\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[18\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[18\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[19\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[19\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[20\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[20\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[21\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[21\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540050 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[22\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[22\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_7\[23\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_7\[23\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[0\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[0\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[1\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[1\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[2\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[2\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[3\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[3\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[4\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[4\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[5\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[5\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[6\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[6\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[7\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[7\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[8\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[8\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[9\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[9\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[10\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[10\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[11\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[11\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[12\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[12\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[13\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[13\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[14\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[14\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[15\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[15\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[16\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[16\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[17\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[17\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[18\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[18\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[19\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[19\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[20\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[20\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[21\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[21\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[22\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[22\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_6\[23\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_6\[23\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[0\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[0\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[1\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[1\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540051 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[2\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[2\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[3\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[3\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[4\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[4\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[5\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[5\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[6\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[6\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[7\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[7\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[8\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[8\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[9\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[9\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[10\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[10\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[11\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[11\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[12\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[12\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[13\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[13\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[14\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[14\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[15\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[15\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[16\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[16\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[17\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[17\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[18\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[18\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[19\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[19\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[20\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[20\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[21\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[21\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[22\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[22\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_5\[23\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_5\[23\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[0\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[0\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[1\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[1\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[2\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[2\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[3\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[3\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[4\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[4\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[5\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[5\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[6\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[6\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[7\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[7\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[8\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[8\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[9\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[9\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[10\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[10\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[11\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[11\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[12\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[12\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540052 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[13\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[13\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[14\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[14\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[15\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[15\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[16\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[16\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[17\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[17\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[18\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[18\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[19\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[19\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[20\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[20\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[21\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[21\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[22\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[22\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_4\[23\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_4\[23\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[0\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[0\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[1\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[1\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[2\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[2\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[3\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[3\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[4\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[4\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[5\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[5\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[6\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[6\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[7\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[7\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[8\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[8\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[9\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[9\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[10\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[10\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[11\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[11\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[12\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[12\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[13\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[13\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[14\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[14\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[15\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[15\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[16\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[16\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[17\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[17\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[18\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[18\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[19\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[19\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[20\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[20\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[21\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[21\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[22\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[22\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_3\[23\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_3\[23\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[0\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[0\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[1\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[1\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540053 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[2\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[2\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[3\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[3\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[4\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[4\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[5\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[5\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[6\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[6\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[7\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[7\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[8\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[8\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[9\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[9\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[10\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[10\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[11\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[11\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[12\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[12\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[13\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[13\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[14\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[14\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[15\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[15\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[16\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[16\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[17\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[17\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[18\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[18\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[19\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[19\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[20\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[20\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[21\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[21\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[22\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[22\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_2\[23\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_2\[23\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[0\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[0\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[1\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[1\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[2\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[2\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[3\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[3\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[4\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[4\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[5\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[5\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[6\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[6\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[7\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[7\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[8\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[8\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[9\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[9\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[10\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[10\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540054 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[11\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[11\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[12\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[12\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[13\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[13\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[14\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[14\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[15\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[15\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[16\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[16\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[17\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[17\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[18\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[18\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[19\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[19\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[20\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[20\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[21\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[21\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[22\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[22\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_1\[23\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_1\[23\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[0\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[0\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[1\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[1\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[2\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[2\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[3\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[3\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[4\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[4\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[5\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[5\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[6\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[6\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[7\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[7\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[8\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[8\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[9\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[9\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[10\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[10\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[11\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[11\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[12\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[12\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[13\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[13\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[14\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[14\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[15\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[15\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[16\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[16\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[17\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[17\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[18\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[18\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[19\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[19\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[20\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[20\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540055 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[21\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[21\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540056 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[22\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[22\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540056 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adc_lane_0\[23\] axi_ltc235x_cmos.v(233) " "Inferred latch for \"adc_lane_0\[23\]\" at axi_ltc235x_cmos.v(233)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042540056 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "regmap_channels\[0\].i_up_adc_channel" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540072 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(439) " "Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 439 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1674042540097 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[0].i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\"" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "i_xfer_cntrl" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_status system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_status:i_xfer_status " "Elaborating entity \"up_xfer_status\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_status:i_xfer_status\"" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "i_xfer_status" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[1\].i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[1\].i_up_adc_channel\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "regmap_channels\[1\].i_up_adc_channel" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540189 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(439) " "Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 439 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1674042540222 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[1].i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[2\].i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[2\].i_up_adc_channel\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "regmap_channels\[2\].i_up_adc_channel" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540241 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(439) " "Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 439 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1674042540268 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[2].i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[3\].i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[3\].i_up_adc_channel\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "regmap_channels\[3\].i_up_adc_channel" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540290 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(439) " "Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 439 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1674042540314 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[3].i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[4\].i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[4\].i_up_adc_channel\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "regmap_channels\[4\].i_up_adc_channel" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540336 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(439) " "Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 439 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1674042540362 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[4].i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "regmap_channels\[5\].i_up_adc_channel" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540385 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(439) " "Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 439 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1674042540418 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[5].i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[6\].i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[6\].i_up_adc_channel\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "regmap_channels\[6\].i_up_adc_channel" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540441 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(439) " "Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 439 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1674042540467 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[6].i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[7\].i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[7\].i_up_adc_channel\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "regmap_channels\[7\].i_up_adc_channel" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540486 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(439) " "Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 439 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1674042540513 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[7].i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_common system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common " "Elaborating entity \"up_adc_common\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "i_up_adc_common" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_rst system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|ad_rst:i_mmcm_rst_reg " "Elaborating entity \"ad_rst\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|ad_rst:i_mmcm_rst_reg\"" {  } { { "system_bd/synthesis/submodules/up_adc_common.v" "i_mmcm_rst_reg" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_common.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\"" {  } { { "system_bd/synthesis/submodules/up_adc_common.v" "i_xfer_cntrl" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_common.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_status system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_status:i_xfer_status " "Elaborating entity \"up_xfer_status\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_status:i_xfer_status\"" {  } { { "system_bd/synthesis/submodules/up_adc_common.v" "i_xfer_status" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_common.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_clock_mon system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_clock_mon:i_clock_mon " "Elaborating entity \"up_clock_mon\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_clock_mon:i_clock_mon\"" {  } { { "system_bd/synthesis/submodules/up_adc_common.v" "i_clock_mon" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_common.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_sysid system_bd:i_system_bd\|axi_sysid:axi_sysid_0 " "Elaborating entity \"axi_sysid\" for hierarchy \"system_bd:i_system_bd\|axi_sysid:axi_sysid_0\"" {  } { { "system_bd/synthesis/system_bd.v" "axi_sysid_0" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_axi system_bd:i_system_bd\|axi_sysid:axi_sysid_0\|up_axi:i_up_axi " "Elaborating entity \"up_axi\" for hierarchy \"system_bd:i_system_bd\|axi_sysid:axi_sysid_0\|up_axi:i_up_axi\"" {  } { { "system_bd/synthesis/submodules/axi_sysid.v" "i_up_axi" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_sysid.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_pixel_clk_pll system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll " "Elaborating entity \"system_bd_pixel_clk_pll\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\"" {  } { { "system_bd/synthesis/system_bd.v" "pixel_clk_pll" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042540821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "altera_pll_i" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541034 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(320) " "Output port \"lvds_clk\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042541053 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(321) " "Output port \"loaden\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042541056 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(322) " "Output port \"extclk_out\" at altera_pll.v(322) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042541056 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1674042541056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 65.000000 MHz " "Parameter \"output_clock_frequency0\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 13 " "Parameter \"m_cnt_hi_div\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 13 " "Parameter \"m_cnt_lo_div\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 10 " "Parameter \"c_cnt_hi_div0\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 10 " "Parameter \"c_cnt_lo_div0\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 false " "Parameter \"c_cnt_odd_div_duty_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 7 " "Parameter \"c_cnt_hi_div1\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 6 " "Parameter \"c_cnt_lo_div1\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 true " "Parameter \"c_cnt_odd_div_duty_en1\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 1 " "Parameter \"pll_vco_div\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 4000 " "Parameter \"pll_bwctrl\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 1300.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"1300.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042541058 ""}  } { { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674042541058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541070 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541098 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541308 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541336 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541359 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541385 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541409 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541642 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(632) " "Output port \"extclk\" at altera_cyclonev_pll.v(632) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 632 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042541667 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(637) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(637) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 637 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042541670 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(641) " "Output port \"loaden\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042541670 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(642) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(642) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 642 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042541670 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541681 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_top system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig " "Elaborating entity \"altera_pll_reconfig_top\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\"" {  } { { "system_bd/synthesis/system_bd.v" "pixel_clk_pll_reconfig" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_core system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 " "Elaborating entity \"altera_pll_reconfig_core\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_top.v" "NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_top.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541756 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dps_start_assert altera_pll_reconfig_core.v(208) " "Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object \"dps_start_assert\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042541791 "|system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1510) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1510 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1674042541791 "|system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1526) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1526 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1674042541791 "|system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "altera_std_synchronizer_inst" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_phase_shift system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst " "Elaborating entity \"dyn_phase_shift\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "dyn_phase_shift_inst" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_0" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_1" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_2" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_3" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042541997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_4" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_reset system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst " "Elaborating entity \"self_reset\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "self_reset_inst" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_mux system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst " "Elaborating entity \"dprio_mux\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_mux_inst" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpll_dprio_init system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst " "Elaborating entity \"fpll_dprio_init\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "fpll_dprio_init_inst" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_rom system_bd:i_system_bd\|sysid_rom:rom_sys_0 " "Elaborating entity \"sysid_rom\" for hierarchy \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\"" {  } { { "system_bd/synthesis/system_bd.v" "rom_sys_0" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542155 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut_rom.data_a 0 sysid_rom.v(47) " "Net \"lut_rom.data_a\" at sysid_rom.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "system_bd/synthesis/submodules/sysid_rom.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sysid_rom.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1674042542183 "|system_top|system_bd:i_system_bd|sysid_rom:rom_sys_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut_rom.waddr_a 0 sysid_rom.v(47) " "Net \"lut_rom.waddr_a\" at sysid_rom.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "system_bd/synthesis/submodules/sysid_rom.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sysid_rom.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1674042542183 "|system_top|system_bd:i_system_bd|sysid_rom:rom_sys_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut_rom.we_a 0 sysid_rom.v(47) " "Net \"lut_rom.we_a\" at sysid_rom.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "system_bd/synthesis/submodules/sysid_rom.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sysid_rom.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1674042542183 "|system_top|system_bd:i_system_bd|sysid_rom:rom_sys_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_gpio_bd system_bd:i_system_bd\|system_bd_sys_gpio_bd:sys_gpio_bd " "Elaborating entity \"system_bd_sys_gpio_bd\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_gpio_bd:sys_gpio_bd\"" {  } { { "system_bd/synthesis/system_bd.v" "sys_gpio_bd" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_gpio_in system_bd:i_system_bd\|system_bd_sys_gpio_in:sys_gpio_in " "Elaborating entity \"system_bd_sys_gpio_in\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_gpio_in:sys_gpio_in\"" {  } { { "system_bd/synthesis/system_bd.v" "sys_gpio_in" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_gpio_out system_bd:i_system_bd\|system_bd_sys_gpio_out:sys_gpio_out " "Elaborating entity \"system_bd_sys_gpio_out\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_gpio_out:sys_gpio_out\"" {  } { { "system_bd/synthesis/system_bd.v" "sys_gpio_out" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_hps system_bd:i_system_bd\|system_bd_sys_hps:sys_hps " "Elaborating entity \"system_bd_sys_hps\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\"" {  } { { "system_bd/synthesis/system_bd.v" "sys_hps" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_hps_fpga_interfaces system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"system_bd_sys_hps_fpga_interfaces\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "system_bd/synthesis/submodules/system_bd_sys_hps.v" "fpga_interfaces" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_hps_hps_io system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io " "Elaborating entity \"system_bd_sys_hps_hps_io\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\"" {  } { { "system_bd/synthesis/submodules/system_bd_sys_hps.v" "hps_io" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_hps_hps_io_border system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border " "Elaborating entity \"system_bd_sys_hps_hps_io_border\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\"" {  } { { "system_bd/synthesis/submodules/system_bd_sys_hps_hps_io.v" "border" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "system_bd/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542646 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042542667 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "system_bd/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042542667 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "system_bd/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542682 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042542714 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542729 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1674042542755 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042542756 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1674042542756 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042542756 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542772 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042542796 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042542796 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542813 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042542841 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042542841 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042542841 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042542841 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042542857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042543048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042543101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042543132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042543165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042543493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042543514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042543514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042543514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042543514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042543514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042543514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042543514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042543514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042543514 ""}  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674042543514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042543716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042543716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042543717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042543757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042543796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042543833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "system_bd/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042543974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "system_bd/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042544014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042544045 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042544045 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042544045 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042544045 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042544045 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042544045 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "system_bd/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042544062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "system_bd/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042544099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_id system_bd:i_system_bd\|system_bd_sys_id:sys_id " "Elaborating entity \"system_bd_sys_id\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_id:sys_id\"" {  } { { "system_bd/synthesis/system_bd.v" "sys_id" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042544139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_int_mem system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem " "Elaborating entity \"system_bd_sys_int_mem\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\"" {  } { { "system_bd/synthesis/system_bd.v" "sys_int_mem" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042544178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\"" {  } { { "system_bd/synthesis/submodules/system_bd_sys_int_mem.v" "the_altsyncram" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_int_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042544636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\"" {  } { { "system_bd/synthesis/submodules/system_bd_sys_int_mem.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_int_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042544661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042544661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042544661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042544661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042544661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042544661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042544661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042544661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042544661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042544661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042544661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042544661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042544661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042544661 ""}  } { { "system_bd/synthesis/submodules/system_bd_sys_int_mem.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_int_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674042544661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_shj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_shj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_shj1 " "Found entity 1: altsyncram_shj1" {  } { { "db/altsyncram_shj1.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042544887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042544887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_shj1 system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated " "Elaborating entity \"altsyncram_shj1\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042544888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_spi system_bd:i_system_bd\|system_bd_sys_spi:sys_spi " "Elaborating entity \"system_bd_sys_spi\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_spi:sys_spi\"" {  } { { "system_bd/synthesis/system_bd.v" "sys_spi" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042544930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_cpack2_impl system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack " "Elaborating entity \"util_cpack2_impl\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\"" {  } { { "system_bd/synthesis/system_bd.v" "util_adc_pack" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042544967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_perfect_shuffle system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|ad_perfect_shuffle:i_interleave " "Elaborating entity \"ad_perfect_shuffle\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|ad_perfect_shuffle:i_interleave\"" {  } { { "system_bd/synthesis/submodules/util_cpack2_impl.v" "i_interleave" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_cpack2_impl.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_shell system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell " "Elaborating entity \"pack_shell\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\"" {  } { { "system_bd/synthesis/submodules/util_cpack2_impl.v" "i_pack_shell" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_cpack2_impl.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_network system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[0\].i_ctrl_interconnect " "Elaborating entity \"pack_network\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[0\].i_ctrl_interconnect\"" {  } { { "system_bd/synthesis/submodules/pack_shell.v" "gen_network\[0\].i_ctrl_interconnect" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_shell.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_ctrl system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[0\].i_ctrl_interconnect\|pack_ctrl:i_ctrl " "Elaborating entity \"pack_ctrl\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[0\].i_ctrl_interconnect\|pack_ctrl:i_ctrl\"" {  } { { "system_bd/synthesis/submodules/pack_network.v" "i_ctrl" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_network.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pack_ctrl.v(83) " "Verilog HDL assignment warning at pack_ctrl.v(83): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/pack_ctrl.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_ctrl.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042545145 "|system_top|system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[0].i_ctrl_interconnect|pack_ctrl:i_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_interconnect system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[0\].i_ctrl_interconnect\|pack_interconnect:i_interconnect " "Elaborating entity \"pack_interconnect\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[0\].i_ctrl_interconnect\|pack_interconnect:i_interconnect\"" {  } { { "system_bd/synthesis/submodules/pack_network.v" "i_interconnect" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_network.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_perfect_shuffle system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[0\].i_ctrl_interconnect\|pack_interconnect:i_interconnect\|ad_perfect_shuffle:gen_stages\[0\].i_shuffle " "Elaborating entity \"ad_perfect_shuffle\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[0\].i_ctrl_interconnect\|pack_interconnect:i_interconnect\|ad_perfect_shuffle:gen_stages\[0\].i_shuffle\"" {  } { { "system_bd/synthesis/submodules/pack_interconnect.v" "gen_stages\[0\].i_shuffle" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_interconnect.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_network system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[1\].i_ctrl_interconnect " "Elaborating entity \"pack_network\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[1\].i_ctrl_interconnect\"" {  } { { "system_bd/synthesis/submodules/pack_shell.v" "gen_network\[1\].i_ctrl_interconnect" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_shell.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_ctrl system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[1\].i_ctrl_interconnect\|pack_ctrl:i_ctrl " "Elaborating entity \"pack_ctrl\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[1\].i_ctrl_interconnect\|pack_ctrl:i_ctrl\"" {  } { { "system_bd/synthesis/submodules/pack_network.v" "i_ctrl" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_network.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pack_ctrl.v(83) " "Verilog HDL assignment warning at pack_ctrl.v(83): truncated value with size 32 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/pack_ctrl.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_ctrl.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042545305 "|system_top|system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[1].i_ctrl_interconnect|pack_ctrl:i_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_interconnect system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[1\].i_ctrl_interconnect\|pack_interconnect:i_interconnect " "Elaborating entity \"pack_interconnect\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[1\].i_ctrl_interconnect\|pack_interconnect:i_interconnect\"" {  } { { "system_bd/synthesis/submodules/pack_network.v" "i_interconnect" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_network.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_perfect_shuffle system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[1\].i_ctrl_interconnect\|pack_interconnect:i_interconnect\|ad_perfect_shuffle:gen_stages\[0\].i_shuffle " "Elaborating entity \"ad_perfect_shuffle\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[1\].i_ctrl_interconnect\|pack_interconnect:i_interconnect\|ad_perfect_shuffle:gen_stages\[0\].i_shuffle\"" {  } { { "system_bd/synthesis/submodules/pack_interconnect.v" "gen_stages\[0\].i_shuffle" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_interconnect.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_hdmi_tx system_bd:i_system_bd\|axi_hdmi_tx:vga_out " "Elaborating entity \"axi_hdmi_tx\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\"" {  } { { "system_bd/synthesis/system_bd.v" "vga_out" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_axi system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_axi:i_up_axi " "Elaborating entity \"up_axi\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_axi:i_up_axi\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "i_up_axi" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_hdmi_tx system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up " "Elaborating entity \"up_hdmi_tx\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "i_up" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\"" {  } { { "system_bd/synthesis/submodules/up_hdmi_tx.v" "i_xfer_cntrl" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_hdmi_tx.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_status system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_xfer_status " "Elaborating entity \"up_xfer_status\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_xfer_status\"" {  } { { "system_bd/synthesis/submodules/up_hdmi_tx.v" "i_xfer_status" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_hdmi_tx.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_status system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status " "Elaborating entity \"up_xfer_status\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\"" {  } { { "system_bd/synthesis/submodules/up_hdmi_tx.v" "i_vdma_xfer_status" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_hdmi_tx.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_hdmi_tx_vdma system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma " "Elaborating entity \"axi_hdmi_tx_vdma\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "i_vdma" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_hdmi_tx_core system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core " "Elaborating entity \"axi_hdmi_tx_core\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "i_tx_core" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_mem system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem " "Elaborating entity \"ad_mem\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_core.v" "i_mem" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_core.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_csc_RGB2CrYCb system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb " "Elaborating entity \"ad_csc_RGB2CrYCb\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_core.v" "i_csc_RGB2CrYCb" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_core.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_csc system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr " "Elaborating entity \"ad_csc\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\"" {  } { { "system_bd/synthesis/submodules/ad_csc_RGB2CrYCb.v" "j_csc_1_Cr" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_csc_RGB2CrYCb.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_csc system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y " "Elaborating entity \"ad_csc\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\"" {  } { { "system_bd/synthesis/submodules/ad_csc_RGB2CrYCb.v" "j_csc_1_Y" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_csc_RGB2CrYCb.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_ss_444to422 system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_ss_444to422:i_ss_444to422 " "Elaborating entity \"ad_ss_444to422\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_ss_444to422:i_ss_444to422\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_core.v" "i_ss_444to422" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_core.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ad_ss_444to422.v(116) " "Verilog HDL assignment warning at ad_ss_444to422.v(116): truncated value with size 32 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/ad_ss_444to422.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_ss_444to422.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042545885 "|system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_ss_444to422:i_ss_444to422"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_hdmi_tx_es system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|axi_hdmi_tx_es:i_es " "Elaborating entity \"axi_hdmi_tx_es\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|axi_hdmi_tx_es:i_es\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_core.v" "i_es" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_core.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|altddio_out:i_clk_oddr " "Elaborating entity \"altddio_out\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|altddio_out:i_clk_oddr\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "i_clk_oddr" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|altddio_out:i_clk_oddr " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|altddio_out:i_clk_oddr\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 348 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042545998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|altddio_out:i_clk_oddr " "Instantiated megafunction \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|altddio_out:i_clk_oddr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042545998 ""}  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 348 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674042545998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_e4b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_e4b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_e4b " "Found entity 1: ddio_out_e4b" {  } { { "db/ddio_out_e4b.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ddio_out_e4b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042546198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042546198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_e4b system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|altddio_out:i_clk_oddr\|ddio_out_e4b:auto_generated " "Elaborating entity \"ddio_out_e4b\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|altddio_out:i_clk_oddr\|ddio_out_e4b:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac system_bd:i_system_bd\|axi_dmac:video_dmac " "Elaborating entity \"axi_dmac\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\"" {  } { { "system_bd/synthesis/system_bd.v" "video_dmac" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_regmap system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap " "Elaborating entity \"axi_dmac_regmap\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\"" {  } { { "system_bd/synthesis/submodules/axi_dmac.v" "i_regmap" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546271 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "axi_dmac_regmap.v(182) " "Verilog HDL Case Statement information at axi_dmac_regmap.v(182): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v" 182 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1674042546297 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 axi_dmac_regmap.v(210) " "Verilog HDL assignment warning at axi_dmac_regmap.v(210): truncated value with size 63 to match size of target (32)" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042546297 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_regmap_request system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request " "Elaborating entity \"axi_dmac_regmap_request\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap.v" "i_regmap_request" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap_request.v" "i_transfer_lenghts_fifo" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap_request.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(42) " "Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042546368 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(43) " "Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042546368 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tkeep util_axis_fifo.v(53) " "Output port \"m_axis_tkeep\" at util_axis_fifo.v(53) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042546368 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tlast util_axis_fifo.v(54) " "Output port \"m_axis_tlast\" at util_axis_fifo.v(54) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042546368 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_transfer system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer " "Elaborating entity \"axi_dmac_transfer\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\"" {  } { { "system_bd/synthesis/submodules/axi_dmac.v" "i_transfer" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_reset_manager system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager " "Elaborating entity \"axi_dmac_reset_manager\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_transfer.v" "i_reset_manager" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_transfer.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_bits system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager\|sync_bits:i_sync_control_dest " "Elaborating entity \"sync_bits\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager\|sync_bits:i_sync_control_dest\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_reset_manager.v" "i_sync_control_dest" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_reset_manager.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmac_2d_transfer system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer " "Elaborating entity \"dmac_2d_transfer\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_transfer.v" "i_2d_transfer" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_transfer.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "request_arb system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb " "Elaborating entity \"request_arb\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_transfer.v" "i_request_arb" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_transfer.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dest_axi_stream system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_stream:i_dest_dma_stream " "Elaborating entity \"dest_axi_stream\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_stream:i_dest_dma_stream\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_dest_dma_stream" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_generator system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_stream:i_dest_dma_stream\|response_generator:i_response_generator " "Elaborating entity \"response_generator\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_stream:i_dest_dma_stream\|response_generator:i_response_generator\"" {  } { { "system_bd/synthesis/submodules/dest_axi_stream.v" "i_response_generator" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_axi_stream.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "src_axi_mm system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm " "Elaborating entity \"src_axi_mm\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_src_dma_mm" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "splitter system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\|splitter:i_req_splitter " "Elaborating entity \"splitter\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\|splitter:i_req_splitter\"" {  } { { "system_bd/synthesis/submodules/src_axi_mm.v" "i_req_splitter" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/src_axi_mm.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_generator system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\|address_generator:i_addr_gen " "Elaborating entity \"address_generator\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\|address_generator:i_addr_gen\"" {  } { { "system_bd/synthesis/submodules/src_axi_mm.v" "i_addr_gen" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/src_axi_mm.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_bits system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_bits:i_sync_src_request_id " "Elaborating entity \"sync_bits\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_bits:i_sync_src_request_id\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_sync_src_request_id" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_event system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_event:sync_rewind " "Elaborating entity \"sync_event\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_event:sync_rewind\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "sync_rewind" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_bits system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_event:sync_rewind\|sync_bits:i_sync_out " "Elaborating entity \"sync_bits\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_event:sync_rewind\|sync_bits:i_sync_out\"" {  } { { "system_bd/synthesis/submodules/sync_event.v" "i_sync_out" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sync_event.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_register_slice system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_register_slice:i_src_slice " "Elaborating entity \"axi_register_slice\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_register_slice:i_src_slice\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_src_slice" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_burst_memory system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward " "Elaborating entity \"axi_dmac_burst_memory\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_store_and_forward" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_resize_src system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src " "Elaborating entity \"axi_dmac_resize_src\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "i_resize_src" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_mem_asym system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem " "Elaborating entity \"ad_mem_asym\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "i_mem" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042546992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_resize_dest system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_dest:i_resize_dest " "Elaborating entity \"axi_dmac_resize_dest\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_dest:i_resize_dest\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "i_resize_dest" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_bits system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|sync_bits:i_dest_sync_id " "Elaborating entity \"sync_bits\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|sync_bits:i_dest_sync_id\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "i_dest_sync_id" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|util_axis_fifo:i_src_req_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|util_axis_fifo:i_src_req_fifo\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_src_req_fifo" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(42) " "Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042547128 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(43) " "Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042547128 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tkeep util_axis_fifo.v(53) " "Output port \"m_axis_tkeep\" at util_axis_fifo.v(53) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042547128 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tlast util_axis_fifo.v(54) " "Output port \"m_axis_tlast\" at util_axis_fifo.v(54) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042547128 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "request_generator system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|request_generator:i_req_gen " "Elaborating entity \"request_generator\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|request_generator:i_req_gen\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_req_gen" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_response_manager system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager " "Elaborating entity \"axi_dmac_response_manager\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_response_manager" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_dmac_response_manager.v(267) " "Verilog HDL assignment warning at axi_dmac_response_manager.v(267): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042547223 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_dmac_response_manager.v(276) " "Verilog HDL assignment warning at axi_dmac_response_manager.v(276): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042547223 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_dmac_response_manager.v(278) " "Verilog HDL assignment warning at axi_dmac_response_manager.v(278): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042547224 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager\|util_axis_fifo:i_dest_response_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager\|util_axis_fifo:i_dest_response_fifo\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "i_dest_response_fifo" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(42) " "Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042547253 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(43) " "Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042547253 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tkeep\[0\] util_axis_fifo.v(53) " "Output port \"m_axis_tkeep\[0\]\" at util_axis_fifo.v(53) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042547253 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tlast util_axis_fifo.v(54) " "Output port \"m_axis_tlast\" at util_axis_fifo.v(54) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674042547253 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0 system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_bd_mm_interconnect_0\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system_bd/synthesis/system_bd.v" "mm_interconnect_0" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_int_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_int_mem_s1_translator\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "sys_int_mem_s1_translator" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "sys_hps_h2f_axi_master_agent" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_int_mem_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_int_mem_s1_agent\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "sys_int_mem_s1_agent" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_int_mem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_int_mem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sys_int_mem_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sys_int_mem_s1_agent_rsp_fifo\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "sys_int_mem_s1_agent_rsp_fifo" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sys_int_mem_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sys_int_mem_s1_agent_rdata_fifo\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "sys_int_mem_s1_agent_rdata_fifo" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_router system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router:router " "Elaborating entity \"system_bd_mm_interconnect_0_router\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router:router\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "router" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_router_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router:router\|system_bd_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_0_router_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router:router\|system_bd_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_router_002 system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_bd_mm_interconnect_0_router_002\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_002:router_002\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "router_002" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_router_002_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_002:router_002\|system_bd_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_002:router_002\|system_bd_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "sys_int_mem_s1_burst_adapter" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_new system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_new\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_new.burst_adapter" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547824 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "len_to_in_bndry altera_merlin_burst_adapter_new.sv(354) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(354): object \"len_to_in_bndry\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 354 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042547852 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "len_to_out_bndry altera_merlin_burst_adapter_new.sv(357) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(357): object \"len_to_out_bndry\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042547852 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1_in_compressed_read altera_merlin_burst_adapter_new.sv(445) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(445): object \"d1_in_compressed_read\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 445 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042547852 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1_in_bursttype altera_merlin_burst_adapter_new.sv(450) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(450): object \"d1_in_bursttype\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 450 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042547852 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1_in_passthru altera_merlin_burst_adapter_new.sv(452) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(452): object \"d1_in_passthru\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042547852 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 5 altera_merlin_burst_adapter_new.sv(371) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_new.sv(371): truncated value with size 30 to match size of target (5)" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042547852 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_merlin_burst_adapter_new.sv(381) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_new.sv(381): truncated value with size 32 to match size of target (4)" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042547852 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "align_address_to_size" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "the_burstwrap_increment" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_default_burst_converter system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter " "Elaborating entity \"altera_default_burst_converter\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "non_bursting_slave_converters_sel.the_default_burst_converter" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_cmd_demux system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_bd_mm_interconnect_0_cmd_demux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042547982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_cmd_mux system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_bd_mm_interconnect_0_cmd_mux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_rsp_demux system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_bd_mm_interconnect_0_rsp_demux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_rsp_mux system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_bd_mm_interconnect_0_rsp_mux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "agent_pipeline" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "agent_pipeline_001" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_avalon_st_adapter system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_bd_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1 system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"system_bd_mm_interconnect_1\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\"" {  } { { "system_bd/synthesis/system_bd.v" "mm_interconnect_1" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "sys_id_control_slave_translator" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 1713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pixel_clk_pll_reconfig_mgmt_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pixel_clk_pll_reconfig_mgmt_avalon_slave_translator\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "pixel_clk_pll_reconfig_mgmt_avalon_slave_translator" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 1777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_gpio_bd_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_gpio_bd_s1_translator\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "sys_gpio_bd_s1_translator" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 1841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_spi_spi_control_port_translator\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "sys_spi_spi_control_port_translator" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "sys_hps_h2f_lw_axi_master_agent" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 2161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "axi_sysid_0_s_axi_agent" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 2261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 15 altera_merlin_axi_slave_ni.sv(302) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(302): truncated value with size 21 to match size of target (15)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042548865 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 16 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042548865 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 16 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042548865 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 15 altera_merlin_axi_slave_ni.sv(564) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(564): truncated value with size 21 to match size of target (15)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042548865 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 16 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042548865 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 15 altera_merlin_axi_slave_ni.sv(714) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(714): truncated value with size 21 to match size of target (15)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042548865 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "video_dmac_s_axi_agent" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 2361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042548981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 11 altera_merlin_axi_slave_ni.sv(302) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(302): truncated value with size 21 to match size of target (11)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042549006 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 16 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042549006 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 16 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042549006 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 11 altera_merlin_axi_slave_ni.sv(564) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(564): truncated value with size 21 to match size of target (11)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042549006 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 16 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042549006 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 11 altera_merlin_axi_slave_ni.sv(714) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(714): truncated value with size 21 to match size of target (11)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042549006 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:vga_out_s_axi_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:vga_out_s_axi_agent\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "vga_out_s_axi_agent" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 2461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 16 altera_merlin_axi_slave_ni.sv(302) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(302): truncated value with size 21 to match size of target (16)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042549112 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 16 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042549112 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 16 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042549112 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 16 altera_merlin_axi_slave_ni.sv(564) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(564): truncated value with size 21 to match size of target (16)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042549112 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 16 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042549112 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 16 altera_merlin_axi_slave_ni.sv(714) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(714): truncated value with size 21 to match size of target (16)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042549112 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:vga_out_s_axi_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:vga_out_s_axi_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:vga_out_s_axi_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:vga_out_s_axi_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sys_id_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sys_id_control_slave_agent\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "sys_id_control_slave_agent" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 2845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sys_id_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sys_id_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "sys_id_control_slave_agent_rsp_fifo" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 2886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_id_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_id_control_slave_agent_rdata_fifo\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "sys_id_control_slave_agent_rdata_fifo" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 2927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router:router " "Elaborating entity \"system_bd_mm_interconnect_1_router\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router:router\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "router" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 3773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router:router\|system_bd_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_1_router_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router:router\|system_bd_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router_001 system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"system_bd_mm_interconnect_1_router_001\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_001:router_001\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "router_001" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 3789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router_001_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_001:router_001\|system_bd_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_1_router_001_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_001:router_001\|system_bd_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router_002 system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"system_bd_mm_interconnect_1_router_002\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_002:router_002\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "router_002" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 3805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router_002_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_002:router_002\|system_bd_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_1_router_002_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_002:router_002\|system_bd_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router_003 system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"system_bd_mm_interconnect_1_router_003\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_003:router_003\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "router_003" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 3821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router_003_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_003:router_003\|system_bd_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_1_router_003_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_003:router_003\|system_bd_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router_014 system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_014:router_014 " "Elaborating entity \"system_bd_mm_interconnect_1_router_014\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_014:router_014\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "router_014" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 3997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router_014_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_014:router_014\|system_bd_mm_interconnect_1_router_014_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_1_router_014_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_014:router_014\|system_bd_mm_interconnect_1_router_014_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" "the_default_decode" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042549930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "sys_hps_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 4127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042550012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 18 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042550031 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "axi_sysid_0_s_axi_wr_burst_adapter" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 4227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042550052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_new system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_new\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_new.burst_adapter" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042550083 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "len_to_in_bndry altera_merlin_burst_adapter_new.sv(354) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(354): object \"len_to_in_bndry\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 354 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042550107 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "len_to_out_bndry altera_merlin_burst_adapter_new.sv(357) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(357): object \"len_to_out_bndry\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042550107 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1_in_compressed_read altera_merlin_burst_adapter_new.sv(445) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(445): object \"d1_in_compressed_read\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 445 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042550107 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1_in_bursttype altera_merlin_burst_adapter_new.sv(450) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(450): object \"d1_in_bursttype\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 450 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042550107 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1_in_passthru altera_merlin_burst_adapter_new.sv(452) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(452): object \"d1_in_passthru\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674042550107 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 5 altera_merlin_burst_adapter_new.sv(371) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_new.sv(371): truncated value with size 21 to match size of target (5)" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042550107 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_merlin_burst_adapter_new.sv(381) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_new.sv(381): truncated value with size 32 to match size of target (3)" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042550107 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "align_address_to_size" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042550114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "the_burstwrap_increment" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042550140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_default_burst_converter system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter " "Elaborating entity \"altera_default_burst_converter\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "non_bursting_slave_converters_sel.the_default_burst_converter" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042550171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_cmd_demux system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"system_bd_mm_interconnect_1_cmd_demux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 5160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042550680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_cmd_mux system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"system_bd_mm_interconnect_1_cmd_mux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 5260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042550753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_cmd_mux_012 system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_012 " "Elaborating entity \"system_bd_mm_interconnect_1_cmd_mux_012\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_012\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "cmd_mux_012" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 5470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042550847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_rsp_demux system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"system_bd_mm_interconnect_1_rsp_demux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 5602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042550972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_rsp_demux_012 system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_demux_012:rsp_demux_012 " "Elaborating entity \"system_bd_mm_interconnect_1_rsp_demux_012\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_demux_012:rsp_demux_012\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "rsp_demux_012" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 5812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042551064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_rsp_mux system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"system_bd_mm_interconnect_1_rsp_mux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 6010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042551134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042551180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042551210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "limiter_pipeline" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 6124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042551257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042551287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "agent_pipeline_002" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 6310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042551378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042551407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_avalon_st_adapter system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_bd_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "avalon_st_adapter" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 8850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042552312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0 system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042552351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2 system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"system_bd_mm_interconnect_2\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\"" {  } { { "system_bd/synthesis/system_bd.v" "mm_interconnect_2" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042552459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "axi_adc_dma_m_dest_axi_agent" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042552511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042552556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "sys_hps_f2h_sdram1_data_agent" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042552588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 altera_merlin_axi_slave_ni.sv(442) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(442): truncated value with size 8 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042552612 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 altera_merlin_axi_slave_ni.sv(675) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(675): truncated value with size 8 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042552612 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042552619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042552648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042552682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_router system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router:router " "Elaborating entity \"system_bd_mm_interconnect_2_router\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router:router\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "router" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042552738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_router_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router:router\|system_bd_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_2_router_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router:router\|system_bd_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042552782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_router_001 system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"system_bd_mm_interconnect_2_router_001\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_001:router_001\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "router_001" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042552813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_router_001_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_001:router_001\|system_bd_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_2_router_001_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_001:router_001\|system_bd_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042552850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_router_002 system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"system_bd_mm_interconnect_2_router_002\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_002:router_002\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "router_002" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042552877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_router_002_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_002:router_002\|system_bd_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_2_router_002_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_002:router_002\|system_bd_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042552915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_router_003 system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_003:router_003 " "Elaborating entity \"system_bd_mm_interconnect_2_router_003\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_003:router_003\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "router_003" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042552946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_router_003_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_003:router_003\|system_bd_mm_interconnect_2_router_003_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_2_router_003_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_003:router_003\|system_bd_mm_interconnect_2_router_003_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" "the_default_decode" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042552983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_cmd_demux system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"system_bd_mm_interconnect_2_cmd_demux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "cmd_demux" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042553015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_cmd_mux system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"system_bd_mm_interconnect_2_cmd_mux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "cmd_mux" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042553068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_rsp_demux system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"system_bd_mm_interconnect_2_rsp_demux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "rsp_demux" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042553110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_rsp_mux system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"system_bd_mm_interconnect_2_rsp_mux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "rsp_mux" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042553160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "async_fifo" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042553203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042553246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "system_bd/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042553281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "agent_pipeline" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042553558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042553584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "agent_pipeline_002" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042553627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042553663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_3 system_bd:i_system_bd\|system_bd_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"system_bd_mm_interconnect_3\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_3:mm_interconnect_3\"" {  } { { "system_bd/synthesis/system_bd.v" "mm_interconnect_3" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042553753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator system_bd:i_system_bd\|system_bd_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_translator:video_dmac_m_src_axi_id_pad " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_translator:video_dmac_m_src_axi_id_pad\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_3.v" "video_dmac_m_src_axi_id_pad" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_3.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042553794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 altera_merlin_axi_translator.sv(547) " "Verilog HDL assignment warning at altera_merlin_axi_translator.sv(547): truncated value with size 8 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_translator.sv" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042553816 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_translator:video_dmac_m_src_axi_id_pad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 altera_merlin_axi_translator.sv(548) " "Verilog HDL assignment warning at altera_merlin_axi_translator.sv(548): truncated value with size 8 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_translator.sv" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674042553816 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_translator:video_dmac_m_src_axi_id_pad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_irq_mapper system_bd:i_system_bd\|system_bd_irq_mapper:irq_mapper " "Elaborating entity \"system_bd_irq_mapper\" for hierarchy \"system_bd:i_system_bd\|system_bd_irq_mapper:irq_mapper\"" {  } { { "system_bd/synthesis/system_bd.v" "irq_mapper" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042553831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_irq_mapper_001 system_bd:i_system_bd\|system_bd_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"system_bd_irq_mapper_001\" for hierarchy \"system_bd:i_system_bd\|system_bd_irq_mapper_001:irq_mapper_001\"" {  } { { "system_bd/synthesis/system_bd.v" "irq_mapper_001" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042553866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_bd:i_system_bd\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_bd:i_system_bd\|altera_reset_controller:rst_controller\"" {  } { { "system_bd/synthesis/system_bd.v" "rst_controller" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042553908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system_bd:i_system_bd\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system_bd:i_system_bd\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "system_bd/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042553945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system_bd:i_system_bd\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system_bd:i_system_bd\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "system_bd/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042553983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_bd:i_system_bd\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_bd:i_system_bd\|altera_reset_controller:rst_controller_001\"" {  } { { "system_bd/synthesis/system_bd.v" "rst_controller_001" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042554011 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain_h i_clk_oddr 32 1 " "Port \"datain_h\" on the entity instantiation of \"i_clk_oddr\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "i_clk_oddr" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 348 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1674042559396 "|system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|altddio_out:i_clk_oddr"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain_l i_clk_oddr 32 1 " "Port \"datain_l\" on the entity instantiation of \"i_clk_oddr\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "i_clk_oddr" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 348 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1674042559397 "|system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|altddio_out:i_clk_oddr"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1674042559683 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qk84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qk84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qk84 " "Found entity 1: altsyncram_qk84" {  } { { "db/altsyncram_qk84.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_qk84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042566703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042566703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/mux_flc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042568015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042568015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042568587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042568587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kai " "Found entity 1: cntr_kai" {  } { { "db/cntr_kai.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/cntr_kai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042569425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042569425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/cmpr_g9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042569683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042569683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/cntr_82j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042570044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042570044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/cntr_29i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042570498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042570498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042570748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042570748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042571092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042571092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042571329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042571329 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042572820 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1674042573897 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.01.18.19:49:48 Progress: Loading sld80281138/alt_sld_fab_wrapper_hw.tcl " "2023.01.18.19:49:48 Progress: Loading sld80281138/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042588638 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042592207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042592324 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042596676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042596846 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042596984 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042597176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042597212 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042597217 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1674042597975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80281138/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80281138/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld80281138/alt_sld_fab.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ip/sld80281138/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042598322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042598322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042598433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042598433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042598464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042598464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042598569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042598569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042598695 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042598695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042598695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042598804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042598804 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } } { "system_bd/synthesis/system_bd.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 854 0 0 } } { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 270 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042605880 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } } { "system_bd/synthesis/system_bd.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 854 0 0 } } { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 270 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042605880 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } } { "system_bd/synthesis/system_bd.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 854 0 0 } } { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 270 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042605880 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } } { "system_bd/synthesis/system_bd.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 854 0 0 } } { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 270 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042605880 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } } { "system_bd/synthesis/system_bd.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 854 0 0 } } { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 270 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042605880 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v" 427 -1 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } } { "system_bd/synthesis/system_bd.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 854 0 0 } } { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 270 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042605880 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1674042605880 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1674042605880 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|m_ram_rtl_0 " "Inferred dual-clock RAM node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|m_ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1674042619022 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "7 " "Found 7 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|eot_mem_src " "RAM logic \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|eot_mem_src\" is uninferred due to inappropriate RAM size" {  } { { "system_bd/synthesis/submodules/request_arb.v" "eot_mem_src" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 202 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1674042619024 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|eot_mem_dest " "RAM logic \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|eot_mem_dest\" is uninferred due to inappropriate RAM size" {  } { { "system_bd/synthesis/submodules/request_arb.v" "eot_mem_dest" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 203 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1674042619024 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem " "RAM logic \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem\" is uninferred due to inappropriate RAM size" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "burst_len_mem" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 160 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1674042619024 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|eot_mem_src " "RAM logic \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|eot_mem_src\" is uninferred due to inappropriate RAM size" {  } { { "system_bd/synthesis/submodules/request_arb.v" "eot_mem_src" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 202 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1674042619024 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|eot_mem_dest " "RAM logic \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|eot_mem_dest\" is uninferred due to inappropriate RAM size" {  } { { "system_bd/synthesis/submodules/request_arb.v" "eot_mem_dest" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 203 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1674042619024 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem " "RAM logic \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem\" is uninferred due to inappropriate RAM size" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "burst_len_mem" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 160 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1674042619024 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_mm:i_dest_dma_mm\|bl_mem " "RAM logic \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_mm:i_dest_dma_mm\|bl_mem\" is uninferred due to inappropriate RAM size" {  } { { "system_bd/synthesis/submodules/dest_axi_mm.v" "bl_mem" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_axi_mm.v" 178 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1674042619024 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1674042619024 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 116 " "Parameter WIDTH_A set to 116" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 116 " "Parameter WIDTH_B set to 116" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|m_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|m_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 48 " "Parameter WIDTH_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 48 " "Parameter WIDTH_B set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|fifo.sync_clocks.ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|fifo.sync_clocks.ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 34 " "Parameter WIDTH_A set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 34 " "Parameter WIDTH_B set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|m_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|m_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 48 " "Parameter WIDTH_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 48 " "Parameter WIDTH_B set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|lut_rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|lut_rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/dc2677a_c5soc.ram0_sysid_rom_627876.hdl.mif " "Parameter INIT_FILE set to db/dc2677a_c5soc.ram0_sysid_rom_627876.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|m_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|m_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|fifo.sync_clocks.ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|fifo.sync_clocks.ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 26 " "Parameter WIDTH_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674042742138 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674042742138 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1674042742138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0 " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042742216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0 " "Instantiated megafunction \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 34 " "Parameter \"WIDTH_A\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 34 " "Parameter \"WIDTH_B\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742216 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674042742216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q7p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7p1 " "Found entity 1: altsyncram_q7p1" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042742418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042742418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042742483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 116 " "Parameter \"WIDTH_A\" = \"116\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 116 " "Parameter \"WIDTH_B\" = \"116\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742483 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674042742483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6j1 " "Found entity 1: altsyncram_c6j1" {  } { { "db/altsyncram_c6j1.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c6j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042742687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042742687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0 " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042742762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0 " "Instantiated megafunction \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 26 " "Parameter \"WIDTH_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 26 " "Parameter \"WIDTH_B\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042742763 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674042742763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s7p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s7p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s7p1 " "Found entity 1: altsyncram_s7p1" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042742973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042742973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0 " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042743047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0 " "Instantiated megafunction \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743047 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674042743047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3q1 " "Found entity 1: altsyncram_c3q1" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042743271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042743271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0 " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042743450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0 " "Instantiated megafunction \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 48 " "Parameter \"WIDTH_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 48 " "Parameter \"WIDTH_B\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743450 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674042743450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o3q1 " "Found entity 1: altsyncram_o3q1" {  } { { "db/altsyncram_o3q1.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_o3q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042743649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042743649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0 " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042743719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0 " "Instantiated megafunction \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 48 " "Parameter \"WIDTH_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 48 " "Parameter \"WIDTH_B\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042743719 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674042743719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0aj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0aj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0aj1 " "Found entity 1: altsyncram_0aj1" {  } { { "db/altsyncram_0aj1.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0aj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042743943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042743943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0 " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042744013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0 " "Instantiated megafunction \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042744013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042744013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042744013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042744013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042744013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042744013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042744013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042744013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042744013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/dc2677a_c5soc.ram0_sysid_rom_627876.hdl.mif " "Parameter \"INIT_FILE\" = \"db/dc2677a_c5soc.ram0_sysid_rom_627876.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674042744013 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674042744013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mgd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mgd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mgd1 " "Found entity 1: altsyncram_mgd1" {  } { { "db/altsyncram_mgd1.tdf" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_mgd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674042744209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674042744209 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "65 " "65 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1674042747958 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[0\]~synth " "Node \"ddr3_dq\[0\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[1\]~synth " "Node \"ddr3_dq\[1\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[2\]~synth " "Node \"ddr3_dq\[2\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[3\]~synth " "Node \"ddr3_dq\[3\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[4\]~synth " "Node \"ddr3_dq\[4\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[5\]~synth " "Node \"ddr3_dq\[5\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[6\]~synth " "Node \"ddr3_dq\[6\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[7\]~synth " "Node \"ddr3_dq\[7\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[8\]~synth " "Node \"ddr3_dq\[8\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[9\]~synth " "Node \"ddr3_dq\[9\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[10\]~synth " "Node \"ddr3_dq\[10\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[11\]~synth " "Node \"ddr3_dq\[11\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[12\]~synth " "Node \"ddr3_dq\[12\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[13\]~synth " "Node \"ddr3_dq\[13\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[14\]~synth " "Node \"ddr3_dq\[14\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[15\]~synth " "Node \"ddr3_dq\[15\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[16\]~synth " "Node \"ddr3_dq\[16\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[17\]~synth " "Node \"ddr3_dq\[17\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[18\]~synth " "Node \"ddr3_dq\[18\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[19\]~synth " "Node \"ddr3_dq\[19\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[20\]~synth " "Node \"ddr3_dq\[20\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[21\]~synth " "Node \"ddr3_dq\[21\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[22\]~synth " "Node \"ddr3_dq\[22\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[23\]~synth " "Node \"ddr3_dq\[23\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[24\]~synth " "Node \"ddr3_dq\[24\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[25\]~synth " "Node \"ddr3_dq\[25\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[26\]~synth " "Node \"ddr3_dq\[26\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[27\]~synth " "Node \"ddr3_dq\[27\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[28\]~synth " "Node \"ddr3_dq\[28\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[29\]~synth " "Node \"ddr3_dq\[29\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[30\]~synth " "Node \"ddr3_dq\[30\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[31\]~synth " "Node \"ddr3_dq\[31\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_p\[0\]~synth " "Node \"ddr3_dqs_p\[0\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_p\[1\]~synth " "Node \"ddr3_dqs_p\[1\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_p\[2\]~synth " "Node \"ddr3_dqs_p\[2\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_p\[3\]~synth " "Node \"ddr3_dqs_p\[3\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_n\[0\]~synth " "Node \"ddr3_dqs_n\[0\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_n\[1\]~synth " "Node \"ddr3_dqs_n\[1\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_n\[2\]~synth " "Node \"ddr3_dqs_n\[2\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_n\[3\]~synth " "Node \"ddr3_dqs_n\[3\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "eth1_mdio~synth " "Node \"eth1_mdio~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "qspi_io\[0\]~synth " "Node \"qspi_io\[0\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "qspi_io\[1\]~synth " "Node \"qspi_io\[1\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "qspi_io\[2\]~synth " "Node \"qspi_io\[2\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "qspi_io\[3\]~synth " "Node \"qspi_io\[3\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdio_cmd~synth " "Node \"sdio_cmd~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdio_d\[0\]~synth " "Node \"sdio_d\[0\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdio_d\[1\]~synth " "Node \"sdio_d\[1\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdio_d\[2\]~synth " "Node \"sdio_d\[2\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdio_d\[3\]~synth " "Node \"sdio_d\[3\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[0\]~synth " "Node \"usb1_d\[0\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[1\]~synth " "Node \"usb1_d\[1\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[2\]~synth " "Node \"usb1_d\[2\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[3\]~synth " "Node \"usb1_d\[3\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[4\]~synth " "Node \"usb1_d\[4\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[5\]~synth " "Node \"usb1_d\[5\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[6\]~synth " "Node \"usb1_d\[6\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[7\]~synth " "Node \"usb1_d\[7\]~synth\"" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042888338 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1674042888338 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank_n VCC " "Pin \"vga_blank_n\" is stuck at VCC" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674042888342 "|system_top|vga_blank_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_n GND " "Pin \"vga_sync_n\" is stuck at GND" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674042888342 "|system_top|vga_sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "lvds_cmos_n GND " "Pin \"lvds_cmos_n\" is stuck at GND" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674042888342 "|system_top|lvds_cmos_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "pd GND " "Pin \"pd\" is stuck at GND" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674042888342 "|system_top|pd"} { "Warning" "WMLS_MLS_STUCK_PIN" "cs_n GND " "Pin \"cs_n\" is stuck at GND" {  } { { "system_top.v" "" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674042888342 "|system_top|cs_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1674042888342 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674042890493 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1625 " "1625 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674042904298 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042904441 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042904441 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042904441 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042904441 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042904441 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042904441 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "up_dn" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 196 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042904441 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_ser_shift_load" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 188 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042904441 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "gnd" { Text "C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1919 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1674042904441 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core