<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">kernel_system</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments>
      <interconnectAssignment>
        <name>qsys_mm.clockCrossingAdapter</name>
        <value>HANDSHAKE</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>qsys_mm.maxAdditionalLatency</name>
        <value>0</value>
      </interconnectAssignment>
    </interconnectAssignments>
    <className>kernel_system</className>
    <version>1.0</version>
    <name>kernel_system</name>
    <uniqueName>kernel_system</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">avs_hello_world_cra_cra_ring</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clock</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>cra_master</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>avm_read</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>avm_write</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>avm_addr</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avm_byteena</name>
                        <role>byteenable</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avm_writedata</name>
                        <role>writedata</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avm_readdata</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avm_readdatavalid</name>
                        <role>readdatavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rst_n</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>ring_in</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>ri_read</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>ri_write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>ri_addr</name>
                        <role>addr</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>ri_data</name>
                        <role>data</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>ri_byteena</name>
                        <role>byteena</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>ri_datavalid</name>
                        <role>datavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>ring_out</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>ro_read</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>ro_write</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>ro_addr</name>
                        <role>addr</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>ro_data</name>
                        <role>data</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>ro_byteena</name>
                        <role>byteena</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>ro_datavalid</name>
                        <role>datavalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>cra_ring_node</className>
        <version>1.0</version>
        <displayName>cra_ring_node</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>kernel_system_avs_hello_world_cra_cra_ring</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>kernel_system_avs_hello_world_cra_cra_ring</fileSetName>
            <fileSetFixedName>kernel_system_avs_hello_world_cra_cra_ring</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_avs_hello_world_cra_cra_ring</fileSetName>
            <fileSetFixedName>kernel_system_avs_hello_world_cra_cra_ring</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_avs_hello_world_cra_cra_ring</fileSetName>
            <fileSetFixedName>kernel_system_avs_hello_world_cra_cra_ring</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/kernel_system/kernel_system_avs_hello_world_cra_cra_ring.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>avs_hello_world_cra_cra_ring</name>
        <uniqueName>kernel_system_avs_hello_world_cra_cra_ring</uniqueName>
        <fixedName>kernel_system_avs_hello_world_cra_cra_ring</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>16.1</version>
            <end>hello_world_system/avs_hello_world_cra</end>
            <start>avs_hello_world_cra_cra_ring/cra_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>16.1</version>
            <end>cra_root/ring_in</end>
            <start>avs_hello_world_cra_cra_ring/ring_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>avs_hello_world_cra_cra_ring/reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>16.1</version>
            <end>avs_hello_world_cra_cra_ring/ring_in</end>
            <start>cra_ring_rom/ring_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>avs_hello_world_cra_cra_ring/clock</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>kernel_system.avs_hello_world_cra_cra_ring</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">clk_1x</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>in_clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>in_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>out_clk</name>
                <type>clock</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>out_clk</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedDirectClock</key>
                            <value>in_clk</value>
                        </entry>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>clockRateKnown</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_clock_bridge</className>
        <version>16.1</version>
        <displayName>Clock Bridge</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>DERIVED_CLOCK_RATE</parameterName>
                <parameterType>java.lang.Long</parameterType>
                <systemInfoArgs>in_clk</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>in_clk</key>
                <value>
                    <connectionPointName>in_clk</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>0</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>out_clk</key>
                <value>
                    <connectionPointName>out_clk</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>0</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>kernel_system_clk_1x</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>kernel_system_clk_1x</fileSetName>
            <fileSetFixedName>kernel_system_clk_1x</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_clk_1x</fileSetName>
            <fileSetFixedName>kernel_system_clk_1x</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_clk_1x</fileSetName>
            <fileSetFixedName>kernel_system_clk_1x</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/kernel_system/kernel_system_clk_1x.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>clk_1x</name>
        <uniqueName>kernel_system_clk_1x</uniqueName>
        <fixedName>kernel_system_clk_1x</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>cra_root/clock</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>reset/clk</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>mm_interconnect_0/clk_1x_out_clk</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>mm_interconnect_3/clk_1x_out_clk</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>hello_world_system/clock_reset</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>kernel_mem0/clk</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>cra_ring_rom/clock</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>kernel_irq/clk</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>irq_mapper/clk</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>avs_hello_world_cra_cra_ring/clock</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>kernel_cra/clk</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>sys_description_rom/clk0</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>kernel_system.clk_1x</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">acl_internal_snoop</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_DEVICE</name>
            <value>10AX115S2F45I1SG</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_FAMILY</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_SPEEDGRADE</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>in_0</name>
                <type>avalon_streaming</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>in_0_data</name>
                        <role>data</role>
                        <direction>Input</direction>
                        <width>31</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>in_0_valid</name>
                        <role>valid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>in_0_ready</name>
                        <role>ready</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>in_clk_0</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>in_rst_0</value>
                        </entry>
                        <entry>
                            <key>beatsPerCycle</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>dataBitsPerSymbol</key>
                            <value>31</value>
                        </entry>
                        <entry>
                            <key>emptyWithinPacket</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>errorDescriptor</key>
                        </entry>
                        <entry>
                            <key>firstSymbolInHighOrderBits</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>highOrderSymbolAtMSB</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxChannel</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>packetDescription</key>
                            <value></value>
                        </entry>
                        <entry>
                            <key>readyLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>symbolsPerBeat</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>in_clk_0</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>in_clk_0_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>in_rst_0</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>in_rst_0_reset</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>in_clk_0</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>out_0</name>
                <type>avalon_streaming</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>out_0_data</name>
                        <role>data</role>
                        <direction>Output</direction>
                        <width>31</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>out_0_valid</name>
                        <role>valid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>out_0_ready</name>
                        <role>ready</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>in_clk_0</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>in_rst_0</value>
                        </entry>
                        <entry>
                            <key>beatsPerCycle</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>dataBitsPerSymbol</key>
                            <value>31</value>
                        </entry>
                        <entry>
                            <key>emptyWithinPacket</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>errorDescriptor</key>
                        </entry>
                        <entry>
                            <key>firstSymbolInHighOrderBits</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>highOrderSymbolAtMSB</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxChannel</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>packetDescription</key>
                            <value></value>
                        </entry>
                        <entry>
                            <key>readyLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>symbolsPerBeat</key>
                            <value>1</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_avalon_st_adapter</className>
        <version>16.1</version>
        <displayName>Avalon-ST Adapter</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>AUTO_DEVICE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>AUTO_DEVICE_FAMILY</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_FAMILY</systemInfotype>
            </descriptor>
            <descriptor>
                <parameterDefaultValue></parameterDefaultValue>
                <parameterName>AUTO_DEVICE_SPEEDGRADE</parameterName>
                <parameterType>java.lang.String</parameterType>
                <systemInfotype>DEVICE_SPEEDGRADE</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>kernel_system_acl_internal_snoop</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>kernel_system_acl_internal_snoop</fileSetName>
            <fileSetFixedName>kernel_system_acl_internal_snoop</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_acl_internal_snoop</fileSetName>
            <fileSetFixedName>kernel_system_acl_internal_snoop</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_acl_internal_snoop</fileSetName>
            <fileSetFixedName>kernel_system_acl_internal_snoop</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/kernel_system/kernel_system_acl_internal_snoop.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>acl_internal_snoop</name>
        <uniqueName>kernel_system_acl_internal_snoop</uniqueName>
        <fixedName>kernel_system_acl_internal_snoop</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>acl_internal_snoop/in_clk_0</end>
            <start>clk_snoop/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>acl_internal_snoop/in_rst_0</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>kernel_system.acl_internal_snoop</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>deassert</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>16.1</version>
        <name>rst_controller</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>rst_controller/clk</end>
            <start>clk_snoop/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>acl_internal_snoop/in_rst_0</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>rst_controller/reset_in0</end>
            <start>reset/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>kernel_system.rst_controller</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">cra_ring_rom</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clock</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>cra_master</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>avm_read</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>avm_addr</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>5</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avm_readdata</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avm_readdatavalid</name>
                        <role>readdatavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rst_n</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>ring_in</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>ri_read</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>ri_write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>ri_addr</name>
                        <role>addr</role>
                        <direction>Input</direction>
                        <width>6</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>ri_data</name>
                        <role>data</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>ri_byteena</name>
                        <role>byteena</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>ri_datavalid</name>
                        <role>datavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>ring_out</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>ro_read</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>ro_write</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>ro_addr</name>
                        <role>addr</role>
                        <direction>Output</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>ro_data</name>
                        <role>data</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>ro_byteena</name>
                        <role>byteena</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>ro_datavalid</name>
                        <role>datavalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>cra_ring_rom</className>
        <version>1.0</version>
        <displayName>cra_ring_rom</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>kernel_system_cra_ring_rom</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>kernel_system_cra_ring_rom</fileSetName>
            <fileSetFixedName>kernel_system_cra_ring_rom</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_cra_ring_rom</fileSetName>
            <fileSetFixedName>kernel_system_cra_ring_rom</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_cra_ring_rom</fileSetName>
            <fileSetFixedName>kernel_system_cra_ring_rom</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/kernel_system/kernel_system_cra_ring_rom.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>cra_ring_rom</name>
        <uniqueName>kernel_system_cra_ring_rom</uniqueName>
        <fixedName>kernel_system_cra_ring_rom</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>16.1</version>
            <end>sys_description_rom/s0</end>
            <start>cra_ring_rom/cra_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>16.1</version>
            <end>cra_ring_rom/ring_in</end>
            <start>cra_root/ring_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>16.1</version>
            <end>avs_hello_world_cra_cra_ring/ring_in</end>
            <start>cra_ring_rom/ring_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>cra_ring_rom/clock</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>cra_ring_rom/reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>kernel_system.cra_ring_rom</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">cra_root</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clock</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>cra_slave</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>avs_write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>avs_addr</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>6</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avs_byteena</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avs_writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avs_readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avs_readdatavalid</name>
                        <role>readdatavalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>avs_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>avs_read</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>512</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rst_n</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>ring_in</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>ri_write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>ri_addr</name>
                        <role>addr</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>ri_byteena</name>
                        <role>byteena</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>ri_data</name>
                        <role>data</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>ri_read</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>ri_datavalid</name>
                        <role>datavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>ring_out</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>ro_read</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>ro_write</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>ro_addr</name>
                        <role>addr</role>
                        <direction>Output</direction>
                        <width>6</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>ro_data</name>
                        <role>data</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>ro_byteena</name>
                        <role>byteena</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>ro_datavalid</name>
                        <role>datavalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>cra_ring_root</className>
        <version>1.0</version>
        <displayName>cra_ring_root</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>cra_slave</key>
                <value>
                    <connectionPointName>cra_slave</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='cra_slave' start='0x0' end='0x200' datawidth='64' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>9</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>64</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>kernel_system_cra_root</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>kernel_system_cra_root</fileSetName>
            <fileSetFixedName>kernel_system_cra_root</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_cra_root</fileSetName>
            <fileSetFixedName>kernel_system_cra_root</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_cra_root</fileSetName>
            <fileSetFixedName>kernel_system_cra_root</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/kernel_system/kernel_system_cra_root.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>cra_root</name>
        <uniqueName>kernel_system_cra_root</uniqueName>
        <fixedName>kernel_system_cra_root</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>cra_root/clock</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>16.1</version>
            <end>cra_ring_rom/ring_in</end>
            <start>cra_root/ring_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>16.1</version>
            <end>cra_root/ring_in</end>
            <start>avs_hello_world_cra_cra_ring/ring_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>16.1</version>
            <end>cra_root/cra_slave</end>
            <start>mm_interconnect_3/cra_root_cra_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>cra_root/reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>kernel_system.cra_root</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_3</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {kernel_cra_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {kernel_cra_m0_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {kernel_cra_m0_translator} {AV_DATA_W} {64};set_instance_parameter_value {kernel_cra_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {kernel_cra_m0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {kernel_cra_m0_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {kernel_cra_m0_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {kernel_cra_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {kernel_cra_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {kernel_cra_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {kernel_cra_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {kernel_cra_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {kernel_cra_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {kernel_cra_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {kernel_cra_m0_translator} {USE_READ} {1};set_instance_parameter_value {kernel_cra_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {kernel_cra_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {kernel_cra_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {kernel_cra_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {kernel_cra_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {kernel_cra_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {kernel_cra_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {kernel_cra_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {kernel_cra_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {kernel_cra_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {kernel_cra_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {kernel_cra_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {kernel_cra_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {kernel_cra_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {kernel_cra_m0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {kernel_cra_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {kernel_cra_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {kernel_cra_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {kernel_cra_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {kernel_cra_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {kernel_cra_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {kernel_cra_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {kernel_cra_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {kernel_cra_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {kernel_cra_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {kernel_cra_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {kernel_cra_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {kernel_cra_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {kernel_cra_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {kernel_cra_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {kernel_cra_m0_translator} {SYNC_RESET} {0};add_instance {cra_root_cra_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_DATA_W} {64};set_instance_parameter_value {cra_root_cra_slave_translator} {UAV_DATA_W} {64};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {cra_root_cra_slave_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {cra_root_cra_slave_translator} {UAV_ADDRESS_W} {30};set_instance_parameter_value {cra_root_cra_slave_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_READ} {1};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cra_root_cra_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {kernel_cra_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {kernel_cra_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {kernel_cra_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {kernel_cra_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {kernel_cra_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_1x_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_1x_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_1x_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {kernel_cra_m0_translator.avalon_universal_master_0} {cra_root_cra_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {kernel_cra_m0_translator.avalon_universal_master_0/cra_root_cra_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {kernel_cra_m0_translator.avalon_universal_master_0/cra_root_cra_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {kernel_cra_m0_translator.avalon_universal_master_0/cra_root_cra_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {kernel_cra_reset_reset_bridge.out_reset} {kernel_cra_m0_translator.reset} {reset};add_connection {kernel_cra_reset_reset_bridge.out_reset} {cra_root_cra_slave_translator.reset} {reset};add_connection {clk_1x_out_clk_clock_bridge.out_clk} {kernel_cra_m0_translator.clk} {clock};add_connection {clk_1x_out_clk_clock_bridge.out_clk} {cra_root_cra_slave_translator.clk} {clock};add_connection {clk_1x_out_clk_clock_bridge.out_clk} {kernel_cra_reset_reset_bridge.clk} {clock};add_interface {clk_1x_out_clk} {clock} {slave};set_interface_property {clk_1x_out_clk} {EXPORT_OF} {clk_1x_out_clk_clock_bridge.in_clk};add_interface {cra_root_cra_slave} {avalon} {master};set_interface_property {cra_root_cra_slave} {EXPORT_OF} {cra_root_cra_slave_translator.avalon_anti_slave_0};add_interface {kernel_cra_m0} {avalon} {slave};set_interface_property {kernel_cra_m0} {EXPORT_OF} {kernel_cra_m0_translator.avalon_anti_master_0};add_interface {kernel_cra_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {kernel_cra_reset_reset_bridge_in_reset} {EXPORT_OF} {kernel_cra_reset_reset_bridge.in_reset};set_module_assignment {interconnect_id.cra_root.cra_slave} {0};set_module_assignment {interconnect_id.kernel_cra.m0} {0};</value>
          </parameter>
        </parameters>
        <interconnectAssignments>
          <interconnectAssignment>
            <name>qsys_mm.clockCrossingAdapter</name>
            <value>HANDSHAKE</value>
          </interconnectAssignment>
          <interconnectAssignment>
            <name>qsys_mm.maxAdditionalLatency</name>
            <value>0</value>
          </interconnectAssignment>
        </interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>16.1</version>
        <name>mm_interconnect_3</name>
        <uniqueName>kernel_system_altera_mm_interconnect_161_3mzxooi</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>mm_interconnect_3/clk_1x_out_clk</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>16.1</version>
            <end>mm_interconnect_3/kernel_cra_m0</end>
            <start>kernel_cra/m0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>16.1</version>
            <end>cra_root/cra_slave</end>
            <start>mm_interconnect_3/cra_root_cra_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>mm_interconnect_3/kernel_cra_reset_reset_bridge_in_reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>kernel_system.mm_interconnect_3</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">kernel_cra_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>16.1</version>
            <name>kernel_cra_reset_reset_bridge</name>
            <uniqueName>kernel_system_altera_reset_bridge_161_2v635gi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>16.1</version>
                <name>kernel_cra_reset_reset_bridge.out_reset/kernel_cra_m0_translator.reset</name>
                <end>kernel_cra_m0_translator/reset</end>
                <start>kernel_cra_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>16.1</version>
                <name>kernel_cra_reset_reset_bridge.out_reset/cra_root_cra_slave_translator.reset</name>
                <end>cra_root_cra_slave_translator/reset</end>
                <start>kernel_cra_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>16.1</version>
                <name>clk_1x_out_clk_clock_bridge.out_clk/kernel_cra_reset_reset_bridge.clk</name>
                <end>kernel_cra_reset_reset_bridge/clk</end>
                <start>clk_1x_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>kernel_system.mm_interconnect_3.kernel_cra_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">clk_1x_out_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>16.1</version>
            <name>clk_1x_out_clk_clock_bridge</name>
            <uniqueName>kernel_system_altera_clock_bridge_161_sukft6a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>16.1</version>
                <name>clk_1x_out_clk_clock_bridge.out_clk/kernel_cra_m0_translator.clk</name>
                <end>kernel_cra_m0_translator/clk</end>
                <start>clk_1x_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>16.1</version>
                <name>clk_1x_out_clk_clock_bridge.out_clk/kernel_cra_reset_reset_bridge.clk</name>
                <end>kernel_cra_reset_reset_bridge/clk</end>
                <start>clk_1x_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>16.1</version>
                <name>clk_1x_out_clk_clock_bridge.out_clk/cra_root_cra_slave_translator.clk</name>
                <end>cra_root_cra_slave_translator/clk</end>
                <start>clk_1x_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>kernel_system.mm_interconnect_3.clk_1x_out_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">kernel_cra_m0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>30</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>30</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>16.1</version>
            <name>kernel_cra_m0_translator</name>
            <uniqueName>altera_merlin_master_translator</uniqueName>
            <fixedName>altera_merlin_master_translator</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>16.1</version>
                <name>kernel_cra_m0_translator.avalon_universal_master_0/cra_root_cra_slave_translator.avalon_universal_slave_0</name>
                <end>cra_root_cra_slave_translator/avalon_universal_slave_0</end>
                <start>kernel_cra_m0_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>16.1</version>
                <name>kernel_cra_reset_reset_bridge.out_reset/kernel_cra_m0_translator.reset</name>
                <end>kernel_cra_m0_translator/reset</end>
                <start>kernel_cra_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>16.1</version>
                <name>clk_1x_out_clk_clock_bridge.out_clk/kernel_cra_m0_translator.clk</name>
                <end>kernel_cra_m0_translator/clk</end>
                <start>clk_1x_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>kernel_system.mm_interconnect_3.kernel_cra_m0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cra_root_cra_slave_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>30</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>16.1</version>
            <name>cra_root_cra_slave_translator</name>
            <uniqueName>altera_merlin_slave_translator</uniqueName>
            <fixedName>altera_merlin_slave_translator</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>16.1</version>
                <name>kernel_cra_m0_translator.avalon_universal_master_0/cra_root_cra_slave_translator.avalon_universal_slave_0</name>
                <end>cra_root_cra_slave_translator/avalon_universal_slave_0</end>
                <start>kernel_cra_m0_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>16.1</version>
                <name>kernel_cra_reset_reset_bridge.out_reset/cra_root_cra_slave_translator.reset</name>
                <end>cra_root_cra_slave_translator/reset</end>
                <start>kernel_cra_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>16.1</version>
                <name>clk_1x_out_clk_clock_bridge.out_clk/cra_root_cra_slave_translator.clk</name>
                <end>cra_root_cra_slave_translator/clk</end>
                <start>clk_1x_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>kernel_system.mm_interconnect_3.cra_root_cra_slave_translator</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">clk_2x</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>in_clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>in_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>out_clk</name>
                <type>clock</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>out_clk</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedDirectClock</key>
                            <value>in_clk</value>
                        </entry>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>clockRateKnown</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_clock_bridge</className>
        <version>16.1</version>
        <displayName>Clock Bridge</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>DERIVED_CLOCK_RATE</parameterName>
                <parameterType>java.lang.Long</parameterType>
                <systemInfoArgs>in_clk</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>in_clk</key>
                <value>
                    <connectionPointName>in_clk</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>0</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>out_clk</key>
                <value>
                    <connectionPointName>out_clk</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>0</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>kernel_system_clk_2x</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>kernel_system_clk_2x</fileSetName>
            <fileSetFixedName>kernel_system_clk_2x</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_clk_2x</fileSetName>
            <fileSetFixedName>kernel_system_clk_2x</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_clk_2x</fileSetName>
            <fileSetFixedName>kernel_system_clk_2x</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/kernel_system/kernel_system_clk_2x.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>clk_2x</name>
        <uniqueName>kernel_system_clk_2x</uniqueName>
        <fixedName>kernel_system_clk_2x</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>hello_world_system/clock_reset2x</end>
            <start>clk_2x/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>kernel_system.clk_2x</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">irq_mapper</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>IRQ_MAP</name>
            <value>0:0</value>
          </parameter>
          <parameter>
            <name>NUM_RCVRS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SENDER_IRQ_WIDTH</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_irq_mapper</className>
        <version>16.1</version>
        <name>irq_mapper</name>
        <uniqueName>kernel_system_altera_irq_mapper_161_nifn44i</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>16.1</version>
            <end>hello_world_system/kernel_irq</end>
            <start>irq_mapper/receiver0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>irq_mapper/clk_reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>irq_mapper/clk</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>16.1</version>
            <end>irq_mapper/sender</end>
            <start>kernel_irq/receiver_irq</start>
          </incidentConnection>
        </incidentConnections>
        <path>kernel_system.irq_mapper</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">kernel_cra</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>SYSINFO_ADDR_WIDTH</name>
            <value>9</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>m0</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>m0_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_readdata</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_readdatavalid</name>
                        <role>readdatavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_burstcount</name>
                        <role>burstcount</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_writedata</name>
                        <role>writedata</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_address</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>30</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_write</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_read</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_byteenable</name>
                        <role>byteenable</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_debugaccess</name>
                        <role>debugaccess</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s0</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>s0_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_readdatavalid</name>
                        <role>readdatavalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_burstcount</name>
                        <role>burstcount</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>30</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_read</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_byteenable</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_debugaccess</name>
                        <role>debugaccess</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>1073741824</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                            <value>kernel_cra.m0</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_avalon_mm_bridge</className>
        <version>16.1</version>
        <displayName>Avalon-MM Pipeline Bridge</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>10</parameterDefaultValue>
                <parameterName>SYSINFO_ADDR_WIDTH</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>m0</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>m0</key>
                <value>
                    <connectionPointName>m0</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>9</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>s0</key>
                <value>
                    <connectionPointName>s0</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>kernel_system_kernel_cra</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>kernel_system_kernel_cra</fileSetName>
            <fileSetFixedName>kernel_system_kernel_cra</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_kernel_cra</fileSetName>
            <fileSetFixedName>kernel_system_kernel_cra</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_kernel_cra</fileSetName>
            <fileSetFixedName>kernel_system_kernel_cra</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/kernel_system/kernel_system_kernel_cra.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>kernel_cra</name>
        <uniqueName>kernel_system_kernel_cra</uniqueName>
        <fixedName>kernel_system_kernel_cra</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>kernel_cra/reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>16.1</version>
            <end>mm_interconnect_3/kernel_cra_m0</end>
            <start>kernel_cra/m0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>kernel_cra/clk</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>kernel_system.kernel_cra</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">kernel_irq</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_RECEIVER_IRQ_INTERRUPTS_USED</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clk_reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>receiver_irq</name>
                <type>interrupt</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>receiver_irq</name>
                        <role>irq</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedAddressablePoint</key>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>clk_reset</value>
                        </entry>
                        <entry>
                            <key>irqMap</key>
                            <value>&lt;map&gt;&lt;mapping port='0' sender='sender0_irq' /&gt;&lt;/map&gt;</value>
                        </entry>
                        <entry>
                            <key>irqScheme</key>
                            <value>INDIVIDUAL_REQUESTS</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>sender0_irq</name>
                <type>interrupt</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sender0_irq</name>
                        <role>irq</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedAddressablePoint</key>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>clk_reset</value>
                        </entry>
                        <entry>
                            <key>bridgedReceiverOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToReceiver</key>
                            <value>kernel_irq.receiver_irq</value>
                        </entry>
                        <entry>
                            <key>irqScheme</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_irq_bridge</className>
        <version>16.1</version>
        <displayName>IRQ Bridge</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>-1</parameterDefaultValue>
                <parameterName>AUTO_RECEIVER_IRQ_INTERRUPTS_USED</parameterName>
                <parameterType>java.math.BigInteger</parameterType>
                <systemInfoArgs>receiver_irq</systemInfoArgs>
                <systemInfotype>INTERRUPTS_USED</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>receiver_irq</key>
                <value>
                    <connectionPointName>receiver_irq</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>INTERRUPTS_USED</key>
                            <value>1</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>kernel_system_kernel_irq</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>kernel_system_kernel_irq</fileSetName>
            <fileSetFixedName>kernel_system_kernel_irq</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_kernel_irq</fileSetName>
            <fileSetFixedName>kernel_system_kernel_irq</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_kernel_irq</fileSetName>
            <fileSetFixedName>kernel_system_kernel_irq</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/kernel_system/kernel_system_kernel_irq.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>kernel_irq</name>
        <uniqueName>kernel_system_kernel_irq</uniqueName>
        <fixedName>kernel_system_kernel_irq</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>kernel_irq/clk_reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>kernel_irq/clk</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>16.1</version>
            <end>irq_mapper/sender</end>
            <start>kernel_irq/receiver_irq</start>
          </incidentConnection>
        </incidentConnections>
        <path>kernel_system.kernel_irq</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">sys_description_rom</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk0</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset0</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rst_n</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk0</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s0</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>5</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>read</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>readdatavalid</name>
                        <role>readdatavalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>256</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk0</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset0</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>true</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>acl_rom_module</className>
        <version>1.0</version>
        <displayName>Sys Description ROM</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>s0</key>
                <value>
                    <connectionPointName>s0</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='s0' start='0x0' end='0x100' datawidth='64' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>64</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>kernel_system_sys_description_rom</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>kernel_system_sys_description_rom</fileSetName>
            <fileSetFixedName>kernel_system_sys_description_rom</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_sys_description_rom</fileSetName>
            <fileSetFixedName>kernel_system_sys_description_rom</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_sys_description_rom</fileSetName>
            <fileSetFixedName>kernel_system_sys_description_rom</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/kernel_system/kernel_system_sys_description_rom.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>sys_description_rom</name>
        <uniqueName>kernel_system_sys_description_rom</uniqueName>
        <fixedName>kernel_system_sys_description_rom</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>sys_description_rom/reset0</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>16.1</version>
            <end>sys_description_rom/s0</end>
            <start>cra_ring_rom/cra_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>sys_description_rom/clk0</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>kernel_system.sys_description_rom</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">reset</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_CLK_CLOCK_RATE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>in_reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>in_reset_n</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>out_reset</name>
                <type>reset</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>out_reset_n</name>
                        <role>reset_n</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>associatedDirectReset</key>
                            <value>in_reset</value>
                        </entry>
                        <entry>
                            <key>associatedResetSinks</key>
                            <value>in_reset</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_reset_bridge</className>
        <version>16.1</version>
        <displayName>Reset Bridge</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>-1</parameterDefaultValue>
                <parameterName>AUTO_CLK_CLOCK_RATE</parameterName>
                <parameterType>java.lang.Long</parameterType>
                <systemInfoArgs>clk</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>clk</key>
                <value>
                    <connectionPointName>clk</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>0</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>kernel_system_reset</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>kernel_system_reset</fileSetName>
            <fileSetFixedName>kernel_system_reset</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_reset</fileSetName>
            <fileSetFixedName>kernel_system_reset</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_reset</fileSetName>
            <fileSetFixedName>kernel_system_reset</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/kernel_system/kernel_system_reset.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>reset</name>
        <uniqueName>kernel_system_reset</uniqueName>
        <fixedName>kernel_system_reset</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>irq_mapper/clk_reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>hello_world_system/clock_reset_reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>avs_hello_world_cra_cra_ring/reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>kernel_irq/clk_reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>cra_ring_rom/reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>sys_description_rom/reset0</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>reset/clk</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>kernel_cra/reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>kernel_mem0/reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>mm_interconnect_0/hello_world_system_clock_reset_reset_reset_bridge_in_reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>cra_root/reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>mm_interconnect_3/kernel_cra_reset_reset_bridge_in_reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>rst_controller/reset_in0</end>
            <start>reset/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>kernel_system.reset</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">clk_snoop</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>in_clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>in_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>out_clk</name>
                <type>clock</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>out_clk</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedDirectClock</key>
                            <value>in_clk</value>
                        </entry>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>clockRateKnown</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_clock_bridge</className>
        <version>16.1</version>
        <displayName>Clock Bridge</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>0</parameterDefaultValue>
                <parameterName>DERIVED_CLOCK_RATE</parameterName>
                <parameterType>java.lang.Long</parameterType>
                <systemInfoArgs>in_clk</systemInfoArgs>
                <systemInfotype>CLOCK_RATE</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>in_clk</key>
                <value>
                    <connectionPointName>in_clk</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>0</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>out_clk</key>
                <value>
                    <connectionPointName>out_clk</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>CLOCK_RATE</key>
                            <value>0</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>kernel_system_clk_snoop</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>kernel_system_clk_snoop</fileSetName>
            <fileSetFixedName>kernel_system_clk_snoop</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_clk_snoop</fileSetName>
            <fileSetFixedName>kernel_system_clk_snoop</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_clk_snoop</fileSetName>
            <fileSetFixedName>kernel_system_clk_snoop</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/kernel_system/kernel_system_clk_snoop.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>clk_snoop</name>
        <uniqueName>kernel_system_clk_snoop</uniqueName>
        <fixedName>kernel_system_clk_snoop</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>acl_internal_snoop/in_clk_0</end>
            <start>clk_snoop/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>rst_controller/clk</end>
            <start>clk_snoop/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>kernel_system.clk_snoop</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">hello_world_system</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>avm_memgmem0_DDR_port_0_0_rw</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>avm_memgmem0_DDR_port_0_0_rw_address</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>31</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avm_memgmem0_DDR_port_0_0_rw_read</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>avm_memgmem0_DDR_port_0_0_rw_write</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>avm_memgmem0_DDR_port_0_0_rw_writedata</name>
                        <role>writedata</role>
                        <direction>Output</direction>
                        <width>512</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avm_memgmem0_DDR_port_0_0_rw_byteenable</name>
                        <role>byteenable</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avm_memgmem0_DDR_port_0_0_rw_readdata</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>512</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avm_memgmem0_DDR_port_0_0_rw_burstcount</name>
                        <role>burstcount</role>
                        <direction>Output</direction>
                        <width>5</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avm_memgmem0_DDR_port_0_0_rw_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>avm_memgmem0_DDR_port_0_0_rw_readdatavalid</name>
                        <role>readdatavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock_reset</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>clock_reset_reset</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>avs_hello_world_cra</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>avs_hello_world_cra_read</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>avs_hello_world_cra_write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>avs_hello_world_cra_address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>4</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avs_hello_world_cra_writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avs_hello_world_cra_byteenable</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avs_hello_world_cra_readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>avs_hello_world_cra_readdatavalid</name>
                        <role>readdatavalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>hls.cosim.name</key>
                            <value></value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>128</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock_reset</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>clock_reset_reset</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clock_reset</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clock</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clock_reset2x</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clock2x</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>clock_reset_reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>resetn</name>
                        <role>reset_n</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock_reset</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>kernel_irq</name>
                <type>interrupt</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>kernel_irq</name>
                        <role>irq</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedAddressablePoint</key>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clock_reset</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>clock_reset_reset</value>
                        </entry>
                        <entry>
                            <key>bridgedReceiverOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToReceiver</key>
                        </entry>
                        <entry>
                            <key>irqScheme</key>
                            <value>NONE</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>hello_world_system</className>
        <version>14.0</version>
        <displayName>hello_world_system</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>avs_hello_world_cra</key>
                <value>
                    <connectionPointName>avs_hello_world_cra</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                            <value>&lt;address-map&gt;&lt;slave name='avs_hello_world_cra' start='0x0' end='0x80' datawidth='64' /&gt;&lt;/address-map&gt;</value>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>7</value>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                            <value>64</value>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>kernel_system_hello_world_system</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>kernel_system_hello_world_system</fileSetName>
            <fileSetFixedName>kernel_system_hello_world_system</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_hello_world_system</fileSetName>
            <fileSetFixedName>kernel_system_hello_world_system</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_hello_world_system</fileSetName>
            <fileSetFixedName>kernel_system_hello_world_system</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/kernel_system/kernel_system_hello_world_system.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>hello_world_system</name>
        <uniqueName>kernel_system_hello_world_system</uniqueName>
        <fixedName>kernel_system_hello_world_system</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>16.1</version>
            <end>hello_world_system/avs_hello_world_cra</end>
            <start>avs_hello_world_cra_cra_ring/cra_master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>16.1</version>
            <end>hello_world_system/kernel_irq</end>
            <start>irq_mapper/receiver0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>hello_world_system/clock_reset2x</end>
            <start>clk_2x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>hello_world_system/clock_reset</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>hello_world_system/clock_reset_reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>16.1</version>
            <end>mm_interconnect_0/hello_world_system_avm_memgmem0_DDR_port_0_0_rw</end>
            <start>hello_world_system/avm_memgmem0_DDR_port_0_0_rw</start>
          </incidentConnection>
        </incidentConnections>
        <path>kernel_system.hello_world_system</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {altera_merlin_master_translator};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_DATA_W} {512};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {UAV_BURSTCOUNT_W} {11};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_READLATENCY} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {USE_READDATA} {1};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {USE_READ} {1};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {USE_WRITE} {1};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {USE_ADDRESS} {1};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {USE_CLKEN} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {USE_LOCK} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator} {SYNC_RESET} {0};add_instance {kernel_mem0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {kernel_mem0_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {kernel_mem0_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {kernel_mem0_s0_translator} {UAV_ADDRESS_W} {31};set_instance_parameter_value {kernel_mem0_s0_translator} {UAV_BURSTCOUNT_W} {11};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_READ} {1};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {kernel_mem0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {hello_world_system_clock_reset_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {hello_world_system_clock_reset_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {hello_world_system_clock_reset_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {hello_world_system_clock_reset_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {hello_world_system_clock_reset_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_1x_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_1x_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_1x_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator.avalon_universal_master_0} {kernel_mem0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator.avalon_universal_master_0/kernel_mem0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator.avalon_universal_master_0/kernel_mem0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator.avalon_universal_master_0/kernel_mem0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {hello_world_system_clock_reset_reset_reset_bridge.out_reset} {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator.reset} {reset};add_connection {hello_world_system_clock_reset_reset_reset_bridge.out_reset} {kernel_mem0_s0_translator.reset} {reset};add_connection {clk_1x_out_clk_clock_bridge.out_clk} {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator.clk} {clock};add_connection {clk_1x_out_clk_clock_bridge.out_clk} {kernel_mem0_s0_translator.clk} {clock};add_connection {clk_1x_out_clk_clock_bridge.out_clk} {hello_world_system_clock_reset_reset_reset_bridge.clk} {clock};add_interface {clk_1x_out_clk} {clock} {slave};set_interface_property {clk_1x_out_clk} {EXPORT_OF} {clk_1x_out_clk_clock_bridge.in_clk};add_interface {hello_world_system_avm_memgmem0_DDR_port_0_0_rw} {avalon} {slave};set_interface_property {hello_world_system_avm_memgmem0_DDR_port_0_0_rw} {EXPORT_OF} {hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator.avalon_anti_master_0};add_interface {hello_world_system_clock_reset_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {hello_world_system_clock_reset_reset_reset_bridge_in_reset} {EXPORT_OF} {hello_world_system_clock_reset_reset_reset_bridge.in_reset};add_interface {kernel_mem0_s0} {avalon} {master};set_interface_property {kernel_mem0_s0} {EXPORT_OF} {kernel_mem0_s0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.hello_world_system.avm_memgmem0_DDR_port_0_0_rw} {0};set_module_assignment {interconnect_id.kernel_mem0.s0} {0};</value>
          </parameter>
        </parameters>
        <interconnectAssignments>
          <interconnectAssignment>
            <name>qsys_mm.clockCrossingAdapter</name>
            <value>HANDSHAKE</value>
          </interconnectAssignment>
          <interconnectAssignment>
            <name>qsys_mm.maxAdditionalLatency</name>
            <value>0</value>
          </interconnectAssignment>
        </interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>16.1</version>
        <name>mm_interconnect_0</name>
        <uniqueName>kernel_system_altera_mm_interconnect_161_x3dvqny</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>16.1</version>
            <end>kernel_mem0/s0</end>
            <start>mm_interconnect_0/kernel_mem0_s0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>mm_interconnect_0/clk_1x_out_clk</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>mm_interconnect_0/hello_world_system_clock_reset_reset_reset_bridge_in_reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>16.1</version>
            <end>mm_interconnect_0/hello_world_system_avm_memgmem0_DDR_port_0_0_rw</end>
            <start>hello_world_system/avm_memgmem0_DDR_port_0_0_rw</start>
          </incidentConnection>
        </incidentConnections>
        <path>kernel_system.mm_interconnect_0</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">kernel_mem0_s0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>16.1</version>
            <name>kernel_mem0_s0_translator</name>
            <uniqueName>altera_merlin_slave_translator</uniqueName>
            <fixedName>altera_merlin_slave_translator</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>16.1</version>
                <name>hello_world_system_clock_reset_reset_reset_bridge.out_reset/kernel_mem0_s0_translator.reset</name>
                <end>kernel_mem0_s0_translator/reset</end>
                <start>hello_world_system_clock_reset_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>16.1</version>
                <name>clk_1x_out_clk_clock_bridge.out_clk/kernel_mem0_s0_translator.clk</name>
                <end>kernel_mem0_s0_translator/clk</end>
                <start>clk_1x_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>16.1</version>
                <name>hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator.avalon_universal_master_0/kernel_mem0_s0_translator.avalon_universal_slave_0</name>
                <end>kernel_mem0_s0_translator/avalon_universal_slave_0</end>
                <start>hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator/avalon_universal_master_0</start>
              </incidentConnection>
            </incidentConnections>
            <path>kernel_system.mm_interconnect_0.kernel_mem0_s0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">hello_world_system_clock_reset_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>16.1</version>
            <name>hello_world_system_clock_reset_reset_reset_bridge</name>
            <uniqueName>kernel_system_altera_reset_bridge_161_2v635gi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>16.1</version>
                <name>hello_world_system_clock_reset_reset_reset_bridge.out_reset/kernel_mem0_s0_translator.reset</name>
                <end>kernel_mem0_s0_translator/reset</end>
                <start>hello_world_system_clock_reset_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>16.1</version>
                <name>clk_1x_out_clk_clock_bridge.out_clk/hello_world_system_clock_reset_reset_reset_bridge.clk</name>
                <end>hello_world_system_clock_reset_reset_reset_bridge/clk</end>
                <start>clk_1x_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>16.1</version>
                <name>hello_world_system_clock_reset_reset_reset_bridge.out_reset/hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator.reset</name>
                <end>hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator/reset</end>
                <start>hello_world_system_clock_reset_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>kernel_system.mm_interconnect_0.hello_world_system_clock_reset_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">clk_1x_out_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>16.1</version>
            <name>clk_1x_out_clk_clock_bridge</name>
            <uniqueName>kernel_system_altera_clock_bridge_161_sukft6a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>16.1</version>
                <name>clk_1x_out_clk_clock_bridge.out_clk/kernel_mem0_s0_translator.clk</name>
                <end>kernel_mem0_s0_translator/clk</end>
                <start>clk_1x_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>16.1</version>
                <name>clk_1x_out_clk_clock_bridge.out_clk/hello_world_system_clock_reset_reset_reset_bridge.clk</name>
                <end>hello_world_system_clock_reset_reset_reset_bridge/clk</end>
                <start>clk_1x_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>16.1</version>
                <name>clk_1x_out_clk_clock_bridge.out_clk/hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator.clk</name>
                <end>hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator/clk</end>
                <start>clk_1x_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>kernel_system.mm_interconnect_0.clk_1x_out_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>512</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>11</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>16.1</version>
            <name>hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator</name>
            <uniqueName>altera_merlin_master_translator</uniqueName>
            <fixedName>altera_merlin_master_translator</fixedName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>16.1</version>
                <name>clk_1x_out_clk_clock_bridge.out_clk/hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator.clk</name>
                <end>hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator/clk</end>
                <start>clk_1x_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters></parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>16.1</version>
                <name>hello_world_system_clock_reset_reset_reset_bridge.out_reset/hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator.reset</name>
                <end>hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator/reset</end>
                <start>hello_world_system_clock_reset_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>16.1</version>
                <name>hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator.avalon_universal_master_0/kernel_mem0_s0_translator.avalon_universal_slave_0</name>
                <end>kernel_mem0_s0_translator/avalon_universal_slave_0</end>
                <start>hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator/avalon_universal_master_0</start>
              </incidentConnection>
            </incidentConnections>
            <path>kernel_system.mm_interconnect_0.hello_world_system_avm_memgmem0_DDR_port_0_0_rw_translator</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">kernel_mem0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>SYSINFO_ADDR_WIDTH</name>
            <value>10</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>clk</name>
                <type>clock</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>clockRate</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>externallyDriven</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>ptfSchematicName</key>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>m0</name>
                <type>avalon</type>
                <isStart>true</isStart>
                <ports>
                    <port>
                        <name>m0_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_readdata</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>512</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_readdatavalid</name>
                        <role>readdatavalid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_burstcount</name>
                        <role>burstcount</role>
                        <direction>Output</direction>
                        <width>5</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_writedata</name>
                        <role>writedata</role>
                        <direction>Output</direction>
                        <width>512</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_address</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>31</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_write</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_read</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>m0_byteenable</name>
                        <role>byteenable</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>m0_debugaccess</name>
                        <role>debugaccess</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>adaptsTo</key>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>dBSBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamReads</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>doStreamWrites</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isAsynchronous</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isReadable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isWriteable</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maxAddressWidth</key>
                            <value>32</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reset</name>
                <type>reset</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reset</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>synchronousEdges</key>
                            <value>DEASSERT</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>s0</name>
                <type>avalon</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>s0_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>512</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_readdatavalid</name>
                        <role>readdatavalid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_burstcount</name>
                        <role>burstcount</role>
                        <direction>Input</direction>
                        <width>5</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>512</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>31</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_read</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                    <port>
                        <name>s0_byteenable</name>
                        <role>byteenable</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>s0_debugaccess</name>
                        <role>debugaccess</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>embeddedsw.configuration.isFlash</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isMemoryDevice</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isNonVolatileStorage</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>embeddedsw.configuration.isPrintableDevice</key>
                            <value>0</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>addressAlignment</key>
                            <value>DYNAMIC</value>
                        </entry>
                        <entry>
                            <key>addressGroup</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>addressSpan</key>
                            <value>2147483648</value>
                        </entry>
                        <entry>
                            <key>addressUnits</key>
                            <value>SYMBOLS</value>
                        </entry>
                        <entry>
                            <key>alwaysBurstMaxBurst</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>associatedClock</key>
                            <value>clk</value>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                            <value>reset</value>
                        </entry>
                        <entry>
                            <key>bitsPerSymbol</key>
                            <value>8</value>
                        </entry>
                        <entry>
                            <key>bridgedAddressOffset</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>bridgesToMaster</key>
                            <value>kernel_mem0.m0</value>
                        </entry>
                        <entry>
                            <key>burstOnBurstBoundariesOnly</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>burstcountUnits</key>
                            <value>WORDS</value>
                        </entry>
                        <entry>
                            <key>constantBurstBehavior</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>explicitAddressSpan</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>holdTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>interleaveBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isBigEndian</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isFlash</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isMemoryDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>isNonVolatileStorage</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>linewrapBursts</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>maximumPendingReadTransactions</key>
                            <value>64</value>
                        </entry>
                        <entry>
                            <key>maximumPendingWriteTransactions</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>minimumUninterruptedRunLength</key>
                            <value>1</value>
                        </entry>
                        <entry>
                            <key>printableDevice</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>readLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>readWaitTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>registerIncomingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>registerOutgoingSignals</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>setupTime</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>timingUnits</key>
                            <value>Cycles</value>
                        </entry>
                        <entry>
                            <key>transparentBridge</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>wellBehavedWaitrequest</key>
                            <value>false</value>
                        </entry>
                        <entry>
                            <key>writeLatency</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitStates</key>
                            <value>0</value>
                        </entry>
                        <entry>
                            <key>writeWaitTime</key>
                            <value>0</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>altera_avalon_mm_bridge</className>
        <version>16.1</version>
        <displayName>Avalon-MM Pipeline Bridge</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors>
            <descriptor>
                <parameterDefaultValue>10</parameterDefaultValue>
                <parameterName>SYSINFO_ADDR_WIDTH</parameterName>
                <parameterType>java.lang.Integer</parameterType>
                <systemInfoArgs>m0</systemInfoArgs>
                <systemInfotype>ADDRESS_WIDTH</systemInfotype>
            </descriptor>
        </descriptors>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos>
            <entry>
                <key>m0</key>
                <value>
                    <connectionPointName>m0</connectionPointName>
                    <suppliedSystemInfos/>
                    <consumedSystemInfos>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                            <value>10</value>
                        </entry>
                    </consumedSystemInfos>
                </value>
            </entry>
            <entry>
                <key>s0</key>
                <value>
                    <connectionPointName>s0</connectionPointName>
                    <suppliedSystemInfos>
                        <entry>
                            <key>ADDRESS_MAP</key>
                        </entry>
                        <entry>
                            <key>ADDRESS_WIDTH</key>
                        </entry>
                        <entry>
                            <key>MAX_SLAVE_DATA_WIDTH</key>
                        </entry>
                    </suppliedSystemInfos>
                    <consumedSystemInfos/>
                </value>
            </entry>
        </connPtSystemInfos>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>kernel_system_kernel_mem0</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>kernel_system_kernel_mem0</fileSetName>
            <fileSetFixedName>kernel_system_kernel_mem0</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_kernel_mem0</fileSetName>
            <fileSetFixedName>kernel_system_kernel_mem0</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>kernel_system_kernel_mem0</fileSetName>
            <fileSetFixedName>kernel_system_kernel_mem0</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/kernel_system/kernel_system_kernel_mem0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>kernel_mem0</name>
        <uniqueName>kernel_system_kernel_mem0</uniqueName>
        <fixedName>kernel_system_kernel_mem0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>16.1</version>
            <end>kernel_mem0/s0</end>
            <start>mm_interconnect_0/kernel_mem0_s0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>16.1</version>
            <end>kernel_mem0/reset</end>
            <start>reset/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters></parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>16.1</version>
            <end>kernel_mem0/clk</end>
            <start>clk_1x/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>kernel_system.kernel_mem0</path>
      </instanceData>
      <children></children>
    </node>
  </children>
</node>