/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [26:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  reg [12:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [18:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[19] ? in_data[60] : in_data[94]);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? celloutsig_0_0z : in_data[51]);
  assign celloutsig_1_11z = ~(celloutsig_1_3z | celloutsig_1_10z);
  assign celloutsig_1_0z = ~((in_data[170] | in_data[118]) & (in_data[174] | in_data[160]));
  assign celloutsig_1_3z = celloutsig_1_0z ^ in_data[96];
  assign celloutsig_0_5z = { celloutsig_0_4z[14:6], celloutsig_0_1z, celloutsig_0_0z } == { in_data[56:47], celloutsig_0_3z };
  assign celloutsig_1_5z = { in_data[112:109], celloutsig_1_2z } == { celloutsig_1_4z[2:1], celloutsig_1_4z };
  assign celloutsig_1_15z = celloutsig_1_9z[18:9] == { celloutsig_1_6z[3:2], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z } === { celloutsig_1_6z[3:2], celloutsig_1_5z };
  assign celloutsig_0_2z = { in_data[14:9], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } > { in_data[34:28], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[5:2] < celloutsig_1_1z[3:0];
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z } % { 1'h1, in_data[142:141] };
  assign celloutsig_0_4z = { in_data[30:9], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[78:71], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_7z = { in_data[161:144], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } != { in_data[177:174], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_3z = & { celloutsig_0_1z, in_data[17:10] };
  assign celloutsig_1_12z = & { celloutsig_1_4z[1:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_19z = & { celloutsig_1_11z, celloutsig_1_6z[1], celloutsig_1_2z };
  assign celloutsig_0_7z = ~^ { in_data[23:21], celloutsig_0_5z };
  assign celloutsig_1_6z = { in_data[148], celloutsig_1_3z, celloutsig_1_4z } >> { celloutsig_1_1z[5:3], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_1z[4], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_5z } >> { celloutsig_1_6z[4:2], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_17z = { celloutsig_1_14z[0], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_15z } >> { celloutsig_1_1z[4:0], celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_8z[4:3], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z } <<< { in_data[135:126], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_17z[8:0], celloutsig_1_0z, celloutsig_1_11z } >>> { celloutsig_1_1z[4:0], celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z } ^ in_data[175:173];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_8z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_8z = in_data[16:4];
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_1z = { in_data[164:160], celloutsig_1_0z };
  assign { out_data[138:128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
