{"sha": "b47b33c799bd4874a4c81fb71708ff1c3dd150ff", "node_id": "C_kwDOANBUbNoAKGI0N2IzM2M3OTliZDQ4NzRhNGM4MWZiNzE3MDhmZjFjM2RkMTUwZmY", "commit": {"author": {"name": "Ju-Zhe Zhong", "email": "juzhe.zhong@rivai.ai", "date": "2022-12-20T14:56:49Z"}, "committer": {"name": "Kito Cheng", "email": "kito.cheng@sifive.com", "date": "2022-12-23T05:41:23Z"}, "message": "RISC-V: Remove side effects of vsetvl pattern in RTL.\n\ngcc/ChangeLog:\n\n\t* config/riscv/riscv-vector-builtins-bases.cc: Change it to no side effects.\n\t* config/riscv/vector.md (@vsetvl<mode>_no_side_effects): New pattern.", "tree": {"sha": "107e0c78ba7b29c2355b66a795c14c72a50a875a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/107e0c78ba7b29c2355b66a795c14c72a50a875a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b47b33c799bd4874a4c81fb71708ff1c3dd150ff", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b47b33c799bd4874a4c81fb71708ff1c3dd150ff", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b47b33c799bd4874a4c81fb71708ff1c3dd150ff", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b47b33c799bd4874a4c81fb71708ff1c3dd150ff/comments", "author": {"login": "zhongjuzhe", "id": 66454988, "node_id": "MDQ6VXNlcjY2NDU0OTg4", "avatar_url": "https://avatars.githubusercontent.com/u/66454988?v=4", "gravatar_id": "", "url": "https://api.github.com/users/zhongjuzhe", "html_url": "https://github.com/zhongjuzhe", "followers_url": "https://api.github.com/users/zhongjuzhe/followers", "following_url": "https://api.github.com/users/zhongjuzhe/following{/other_user}", "gists_url": "https://api.github.com/users/zhongjuzhe/gists{/gist_id}", "starred_url": "https://api.github.com/users/zhongjuzhe/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/zhongjuzhe/subscriptions", "organizations_url": "https://api.github.com/users/zhongjuzhe/orgs", "repos_url": "https://api.github.com/users/zhongjuzhe/repos", "events_url": "https://api.github.com/users/zhongjuzhe/events{/privacy}", "received_events_url": "https://api.github.com/users/zhongjuzhe/received_events", "type": "User", "site_admin": false}, "committer": {"login": "kito-cheng", "id": 2723185, "node_id": "MDQ6VXNlcjI3MjMxODU=", "avatar_url": "https://avatars.githubusercontent.com/u/2723185?v=4", "gravatar_id": "", "url": "https://api.github.com/users/kito-cheng", "html_url": "https://github.com/kito-cheng", "followers_url": "https://api.github.com/users/kito-cheng/followers", "following_url": "https://api.github.com/users/kito-cheng/following{/other_user}", "gists_url": "https://api.github.com/users/kito-cheng/gists{/gist_id}", "starred_url": "https://api.github.com/users/kito-cheng/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/kito-cheng/subscriptions", "organizations_url": "https://api.github.com/users/kito-cheng/orgs", "repos_url": "https://api.github.com/users/kito-cheng/repos", "events_url": "https://api.github.com/users/kito-cheng/events{/privacy}", "received_events_url": "https://api.github.com/users/kito-cheng/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "37fd10fd3eb42ea4487d93521a267ba08a9f8575", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/37fd10fd3eb42ea4487d93521a267ba08a9f8575", "html_url": "https://github.com/Rust-GCC/gccrs/commit/37fd10fd3eb42ea4487d93521a267ba08a9f8575"}], "stats": {"total": 28, "additions": 27, "deletions": 1}, "files": [{"sha": "c1193dbbfb599f61be28f659b088d3572c2e3dbd", "filename": "gcc/config/riscv/riscv-vector-builtins-bases.cc", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b47b33c799bd4874a4c81fb71708ff1c3dd150ff/gcc%2Fconfig%2Friscv%2Friscv-vector-builtins-bases.cc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b47b33c799bd4874a4c81fb71708ff1c3dd150ff/gcc%2Fconfig%2Friscv%2Friscv-vector-builtins-bases.cc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv-vector-builtins-bases.cc?ref=b47b33c799bd4874a4c81fb71708ff1c3dd150ff", "patch": "@@ -75,7 +75,7 @@ class vsetvl : public function_base\n \n     /* MU.  */\n     e.add_input_operand (Pmode, gen_int_mode (0, Pmode));\n-    return e.generate_insn (code_for_vsetvl (Pmode));\n+    return e.generate_insn (code_for_vsetvl_no_side_effects (Pmode));\n   }\n };\n "}, {"sha": "fd8e285a7e63db58c140d21f15a3c0d2d004898f", "filename": "gcc/config/riscv/vector.md", "status": "modified", "additions": 26, "deletions": 0, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b47b33c799bd4874a4c81fb71708ff1c3dd150ff/gcc%2Fconfig%2Friscv%2Fvector.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b47b33c799bd4874a4c81fb71708ff1c3dd150ff/gcc%2Fconfig%2Friscv%2Fvector.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Fvector.md?ref=b47b33c799bd4874a4c81fb71708ff1c3dd150ff", "patch": "@@ -585,6 +585,32 @@\n   [(set_attr \"type\" \"vsetvl\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n+;; It's emit by vsetvl/vsetvlmax intrinsics with no side effects.\n+;; Since we have many optmization passes from \"expand\" to \"reload_completed\",\n+;; such pattern can allow us gain benefits of these optimizations.\n+(define_insn_and_split \"@vsetvl<mode>_no_side_effects\"\n+  [(set (match_operand:P 0 \"register_operand\" \"=r\")\n+\t(unspec:P [(match_operand:P 1 \"csr_operand\" \"rK\")\n+\t\t   (match_operand 2 \"const_int_operand\" \"i\")\n+\t\t   (match_operand 3 \"const_int_operand\" \"i\")\n+\t\t   (match_operand 4 \"const_int_operand\" \"i\")\n+\t\t   (match_operand 5 \"const_int_operand\" \"i\")] UNSPEC_VSETVL))]\n+  \"TARGET_VECTOR\"\n+  \"#\"\n+  \"&& epilogue_completed\"\n+  [(parallel\n+    [(set (match_dup 0)\n+\t  (unspec:P [(match_dup 1) (match_dup 2) (match_dup 3)\n+\t\t     (match_dup 4) (match_dup 5)] UNSPEC_VSETVL))\n+     (set (reg:SI VL_REGNUM)\n+\t  (unspec:SI [(match_dup 1) (match_dup 2) (match_dup 3)] UNSPEC_VSETVL))\n+     (set (reg:SI VTYPE_REGNUM)\n+\t  (unspec:SI [(match_dup 2) (match_dup 3) (match_dup 4)\n+\t\t      (match_dup 5)] UNSPEC_VSETVL))])]\n+  \"\"\n+  [(set_attr \"type\" \"vsetvl\")\n+   (set_attr \"mode\" \"SI\")])\n+\n ;; RVV machine description matching format\n ;; (define_insn \"\"\n ;;   [(set (match_operand:MODE 0)"}]}