Generating HDL for page 12.65.05.1 MASTER RESET at 7/18/2020 9:57:11 AM
Removed 22 outputs from Gate at 1A to ignored block(s) or identical signal names
Removed 21 outputs from Gate at 3G to ignored block(s) or identical signal names
Generating Statement for block at 1A with output pin(s) of OUT_1A_C
	and inputs of PS_PROGRAM_RESET
	and logic function of Special
Generating Statement for block at 3G with output pin(s) of OUT_3G_C
	and inputs of PS_PROGRAM_RESET
	and logic function of Special
Generating output sheet edge signal assignment to 
	signal MS_PROGRAM_RESET_3
	from gate output OUT_1A_C
Generating output sheet edge signal assignment to 
	signal MS_PROGRAM_RESET_4
	from gate output OUT_3G_C
