<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>STR (register, SIMD&amp;FP) -- A64</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">STR (register, SIMD&amp;FP)</h2><p id="desc">
      <p class="aml">Store SIMD&amp;FP register (register offset). This instruction stores a single SIMD&amp;FP register to memory. The address that is used for the store is calculated from a base register value and an offset register value. The offset can be optionally shifted and extended.</p>
      <p class="aml">Depending on the settings in the <a class="armarm-xref" title="Reference to Armv8 ARM section">CPACR_EL1</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">CPTR_EL2</a>, and <a class="armarm-xref" title="Reference to Armv8 ARM section">CPTR_EL3</a> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p>
    </p>
    <p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="2" class="lr">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">x</td><td class="r">0</td><td class="lr">1</td><td colspan="5" class="lr">Rm</td><td colspan="3" class="lr">option</td><td class="lr">S</td><td class="l">1</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td colspan="2"></td><td colspan="3"></td><td></td><td colspan="2"></td><td colspan="2" class="droppedname">opc</td><td></td><td colspan="5"></td><td colspan="3"></td><td></td><td colspan="2"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">8-fsreg,STR-8-fsreg<span class="bitdiff"> (size == 00 &amp;&amp; opc == 00 &amp;&amp; option != 011)</span></h4><p class="asm-code"><a name="STR_B_ldst_regoff" id="STR_B_ldst_regoff"></a>STR  <a href="#bt" title="8-bit SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Bt&gt;</a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>, (<a href="#wm" title="When {field{option&lt;0&gt;}} is set to {binarynumber{0}} (field &quot;Rm&quot;)">&lt;Wm&gt;</a>|<a href="#xm" title="When {field{option&lt;0&gt;}} is set to {binarynumber{1}} (field &quot;Rm&quot;)">&lt;Xm&gt;</a>), <a href="#extend" title="Index extend specifier (field &quot;option&quot;) [SXTW,SXTX,UXTW]">&lt;extend&gt;</a> {<a href="#amount" title="Index shift amount, it must be {value{#0}} (field &quot;S&quot;)">&lt;amount&gt;</a>}]</p></div><div class="encoding"><h4 class="encoding">8-fsreg,STR-8-fsreg<span class="bitdiff"> (size == 00 &amp;&amp; opc == 00 &amp;&amp; option == 011)</span></h4><p class="asm-code"><a name="STR_BL_ldst_regoff" id="STR_BL_ldst_regoff"></a>STR  <a href="#bt" title="8-bit SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Bt&gt;</a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>, <a href="#xm" title="When {field{option&lt;0&gt;}} is set to {binarynumber{1}} (field &quot;Rm&quot;)">&lt;Xm&gt;</a>{, LSL <a href="#amount" title="Index shift amount, it must be {value{#0}} (field &quot;S&quot;)">&lt;amount&gt;</a>}]</p></div><div class="encoding"><h4 class="encoding">16-fsreg,STR-16-fsreg<span class="bitdiff"> (size == 01 &amp;&amp; opc == 00)</span></h4><p class="asm-code"><a name="STR_H_ldst_regoff" id="STR_H_ldst_regoff"></a>STR  <a href="#ht" title="16-bit SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Ht&gt;</a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>, (<a href="#wm" title="When {field{option&lt;0&gt;}} is set to {binarynumber{0}} (field &quot;Rm&quot;)">&lt;Wm&gt;</a>|<a href="#xm" title="When {field{option&lt;0&gt;}} is set to {binarynumber{1}} (field &quot;Rm&quot;)">&lt;Xm&gt;</a>){, <a href="#extend_1" title="Index extend/shift specifier, default LSL, and which must be omitted for LSL option when &lt;amount&gt; is omitted (field &quot;option&quot;) [LSL,SXTW,SXTX,UXTW]">&lt;extend&gt;</a> {<a href="#amount_2" title="Index shift amount, optional when &lt;extend&gt; is not LSL (field &quot;S&quot;) [#0,#1]">&lt;amount&gt;</a>}}]</p></div><div class="encoding"><h4 class="encoding">32-fsreg,STR-32-fsreg<span class="bitdiff"> (size == 10 &amp;&amp; opc == 00)</span></h4><p class="asm-code"><a name="STR_S_ldst_regoff" id="STR_S_ldst_regoff"></a>STR  <a href="#st" title="32-bit SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;St&gt;</a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>, (<a href="#wm" title="When {field{option&lt;0&gt;}} is set to {binarynumber{0}} (field &quot;Rm&quot;)">&lt;Wm&gt;</a>|<a href="#xm" title="When {field{option&lt;0&gt;}} is set to {binarynumber{1}} (field &quot;Rm&quot;)">&lt;Xm&gt;</a>){, <a href="#extend_1" title="Index extend/shift specifier, default LSL, and which must be omitted for LSL option when &lt;amount&gt; is omitted (field &quot;option&quot;) [LSL,SXTW,SXTX,UXTW]">&lt;extend&gt;</a> {<a href="#amount_4" title="Index shift amount, optional when &lt;extend&gt; is not LSL (field &quot;S&quot;) [#0,#2]">&lt;amount&gt;</a>}}]</p></div><div class="encoding"><h4 class="encoding">64-fsreg,STR-64-fsreg<span class="bitdiff"> (size == 11 &amp;&amp; opc == 00)</span></h4><p class="asm-code"><a name="STR_D_ldst_regoff" id="STR_D_ldst_regoff"></a>STR  <a href="#dt" title="64-bit SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Dt&gt;</a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>, (<a href="#wm" title="When {field{option&lt;0&gt;}} is set to {binarynumber{0}} (field &quot;Rm&quot;)">&lt;Wm&gt;</a>|<a href="#xm" title="When {field{option&lt;0&gt;}} is set to {binarynumber{1}} (field &quot;Rm&quot;)">&lt;Xm&gt;</a>){, <a href="#extend_1" title="Index extend/shift specifier, default LSL, and which must be omitted for LSL option when &lt;amount&gt; is omitted (field &quot;option&quot;) [LSL,SXTW,SXTX,UXTW]">&lt;extend&gt;</a> {<a href="#amount_1" title="Index shift amount, optional when &lt;extend&gt; is not LSL (field &quot;S&quot;) [#0,#3]">&lt;amount&gt;</a>}}]</p></div><div class="encoding"><h4 class="encoding">128-fsreg,STR-128-fsreg<span class="bitdiff"> (size == 00 &amp;&amp; opc == 10)</span></h4><p class="asm-code"><a name="STR_Q_ldst_regoff" id="STR_Q_ldst_regoff"></a>STR  <a href="#qt" title="128-bit SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Qt&gt;</a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>, (<a href="#wm" title="When {field{option&lt;0&gt;}} is set to {binarynumber{0}} (field &quot;Rm&quot;)">&lt;Wm&gt;</a>|<a href="#xm" title="When {field{option&lt;0&gt;}} is set to {binarynumber{1}} (field &quot;Rm&quot;)">&lt;Xm&gt;</a>){, <a href="#extend_1" title="Index extend/shift specifier, default LSL, and which must be omitted for LSL option when &lt;amount&gt; is omitted (field &quot;option&quot;) [LSL,SXTW,SXTX,UXTW]">&lt;extend&gt;</a> {<a href="#amount_3" title="Index shift amount, optional when &lt;extend&gt; is not LSL (field &quot;S&quot;) [#0,#4]">&lt;amount&gt;</a>}}]</p></div><p class="pseudocode">integer scale = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(opc&lt;1&gt;:size);
if scale &gt; 4 then UNDEFINED;
if option&lt;1&gt; == '0' then UNDEFINED;    // sub-word index
<a href="shared_pseudocode.html#ExtendType" title="enumeration ExtendType  {ExtendType_SXTB, ExtendType_SXTH, ExtendType_SXTW, ExtendType_SXTX,&#13; ExtendType_UXTB, ExtendType_UXTH, ExtendType_UXTW, ExtendType_UXTX}">ExtendType</a> extend_type = <a href="shared_pseudocode.html#impl-aarch64.DecodeRegExtend.1" title="function: ExtendType DecodeRegExtend(bits(3) op)">DecodeRegExtend</a>(option);
integer shift = if S == '1' then scale else 0;</p>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Bt&gt;</td><td><a name="bt" id="bt"></a>
        
          <p class="aml">Is the 8-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Dt&gt;</td><td><a name="dt" id="dt"></a>
        
          <p class="aml">Is the 64-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Ht&gt;</td><td><a name="ht" id="ht"></a>
        
          <p class="aml">Is the 16-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Qt&gt;</td><td><a name="qt" id="qt"></a>
        
          <p class="aml">Is the 128-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;St&gt;</td><td><a name="st" id="st"></a>
        
          <p class="aml">Is the 32-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xn|SP&gt;</td><td><a name="xn_sp" id="xn_sp"></a>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Wm&gt;</td><td><a name="wm" id="wm"></a>
        
          <p class="aml">When option&lt;0&gt; is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xm&gt;</td><td><a name="xm" id="xm"></a>
        
          <p class="aml">When option&lt;0&gt; is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;extend&gt;</td><td><a name="extend" id="extend"></a>
        For the 8-bit variant: is the index extend specifier, 
    encoded in 
    <q>option</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">option</th>
                <th class="symbol">&lt;extend&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">010</td>
                <td class="symbol">UXTW</td>
              </tr>
              <tr>
                <td class="bitfield">110</td>
                <td class="symbol">SXTW</td>
              </tr>
              <tr>
                <td class="bitfield">111</td>
                <td class="symbol">SXTX</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr><tr><td></td><td><a name="extend_1" id="extend_1"></a>
        For the 128-bit, 16-bit, 32-bit and 64-bit variant: is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when &lt;amount&gt; is omitted. 
    encoded in 
    <q>option</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">option</th>
                <th class="symbol">&lt;extend&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">010</td>
                <td class="symbol">UXTW</td>
              </tr>
              <tr>
                <td class="bitfield">011</td>
                <td class="symbol">LSL</td>
              </tr>
              <tr>
                <td class="bitfield">110</td>
                <td class="symbol">SXTW</td>
              </tr>
              <tr>
                <td class="bitfield">111</td>
                <td class="symbol">SXTX</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;amount&gt;</td><td><a name="amount" id="amount"></a>
        
          
          
        
        
          <p class="aml">For the 8-bit variant: is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.</p>
        
      </td></tr><tr><td></td><td><a name="amount_2" id="amount_2"></a>
        For the 16-bit variant: is the index shift amount, optional only when &lt;extend&gt; is not LSL. Where it is permitted to be optional, it defaults to #0. It is 
    encoded in 
    <q>S</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">S</th>
                <th class="symbol">&lt;amount&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">#0</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">#1</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr><tr><td></td><td><a name="amount_4" id="amount_4"></a>
        For the 32-bit variant: is the index shift amount, optional only when &lt;extend&gt; is not LSL. Where it is permitted to be optional, it defaults to #0. It is 
    encoded in 
    <q>S</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">S</th>
                <th class="symbol">&lt;amount&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">#0</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">#2</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr><tr><td></td><td><a name="amount_1" id="amount_1"></a>
        For the 64-bit variant: is the index shift amount, optional only when &lt;extend&gt; is not LSL. Where it is permitted to be optional, it defaults to #0. It is 
    encoded in 
    <q>S</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">S</th>
                <th class="symbol">&lt;amount&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">#0</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">#3</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr><tr><td></td><td><a name="amount_3" id="amount_3"></a>
        For the 128-bit variant: is the index shift amount, optional only when &lt;extend&gt; is not LSL. Where it is permitted to be optional, it defaults to #0. It is 
    encoded in 
    <q>S</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">S</th>
                <th class="symbol">&lt;amount&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">#0</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">#4</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Shared Decode</h3>
      <p class="pseudocode">integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);
integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);
<a href="shared_pseudocode.html#MemOp" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp</a> memop = if opc&lt;0&gt; == '1' then <a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_LOAD</a> else <a href="shared_pseudocode.html#MemOp_STORE" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_STORE</a>;
integer datasize = 8 &lt;&lt; scale;
boolean tag_checked = memop != <a href="shared_pseudocode.html#MemOp_PREFETCH" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_PREFETCH</a>;</p>
    </div>
  
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">bits(64) offset = <a href="shared_pseudocode.html#impl-aarch64.ExtendReg.3" title="function: bits(N) ExtendReg(integer reg, ExtendType exttype, integer shift)">ExtendReg</a>(m, extend_type, shift);
if <a href="shared_pseudocode.html#impl-shared.HaveMTEExt.0" title="function: boolean HaveMTEExt()">HaveMTEExt</a>() then
    <a href="shared_pseudocode.html#impl-aarch64.SetTagCheckedInstruction.1" title="function: SetTagCheckedInstruction(boolean checked)">SetTagCheckedInstruction</a>(tag_checked);

<a href="shared_pseudocode.html#impl-aarch64.CheckFPAdvSIMDEnabled64.0" title="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();
bits(64) address;
bits(datasize) data;

if n == 31 then
    <a href="shared_pseudocode.html#impl-aarch64.CheckSPAlignment.0" title="function: CheckSPAlignment()">CheckSPAlignment</a>();
    address = <a href="shared_pseudocode.html#impl-aarch64.SP.read.0" title="accessor: bits(width) SP[]">SP</a>[];
else
    address = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[n];

address = address + offset;

case memop of
    when <a href="shared_pseudocode.html#MemOp_STORE" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_STORE</a>
        data = <a href="shared_pseudocode.html#impl-aarch64.V.read.1" title="accessor: bits(width) V[integer n]">V</a>[t];
        <a href="shared_pseudocode.html#impl-aarch64.Mem.write.3" title="accessor: Mem[bits(64) address, integer size, AccType acctype] = bits(size*8) value">Mem</a>[address, datasize DIV 8, <a href="shared_pseudocode.html#AccType_VEC" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_ORDEREDATOMIC, AccType_ORDEREDATOMICRW,&#13; AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW, AccType_NONFAULT, AccType_CNOTFIRST, AccType_NV2REGISTER,   AccType_DC, AccType_DC_UNPRIV, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_VEC</a>] = data;

    when <a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_LOAD</a>
        data = <a href="shared_pseudocode.html#impl-aarch64.Mem.read.3" title="accessor: bits(size*8) Mem[bits(64) address, integer size, AccType acctype]">Mem</a>[address, datasize DIV 8, <a href="shared_pseudocode.html#AccType_VEC" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_ORDEREDATOMIC, AccType_ORDEREDATOMICRW,&#13; AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW, AccType_NONFAULT, AccType_CNOTFIRST, AccType_NV2REGISTER,   AccType_DC, AccType_DC_UNPRIV, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_VEC</a>];
        <a href="shared_pseudocode.html#impl-aarch64.V.write.1" title="accessor: V[integer n] = bits(width) value">V</a>[t] = data;</p>
    </div>
  <h3>Operational information</h3>
    <p class="aml">If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.</p>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v31.05b, AdvSIMD v29.02, pseudocode v2019-12_rc3_1, sve v2019-12_rc3
      ; Build timestamp: 2019-12-13T11:35
    </p><p class="copyconf">
      Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
