// Seed: 2776642253
module module_0 (
    input wire id_0,
    output supply0 id_1
    , id_39,
    input tri1 id_2,
    output tri0 id_3,
    output tri1 id_4,
    output tri0 id_5,
    output wor id_6,
    input supply0 id_7,
    input wand id_8,
    output supply1 id_9,
    input tri1 id_10,
    input wor id_11,
    output supply1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input tri0 id_16,
    input tri id_17,
    output wire id_18,
    input wor id_19
    , id_40,
    input supply0 id_20,
    output supply1 id_21,
    input tri id_22,
    input supply1 id_23,
    input wor id_24,
    input tri id_25,
    input uwire id_26,
    output tri0 id_27,
    output wand id_28,
    input tri0 id_29,
    input wand id_30,
    input wire id_31,
    input wor id_32,
    input tri0 id_33,
    input supply1 id_34,
    output tri1 id_35,
    input uwire id_36,
    input tri id_37
);
  initial id_40 = id_0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output wire id_2,
    input tri id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wand id_6,
    input tri1 id_7,
    input uwire id_8,
    input wor id_9,
    output wire id_10,
    input wand id_11,
    output uwire id_12,
    output wire id_13,
    input supply0 id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_10,
      id_13,
      id_2,
      id_10,
      id_4,
      id_14,
      id_12,
      id_3,
      id_8,
      id_13,
      id_11,
      id_1,
      id_11,
      id_0,
      id_3,
      id_13,
      id_7,
      id_3,
      id_13,
      id_8,
      id_7,
      id_7,
      id_5,
      id_14,
      id_2,
      id_12,
      id_8,
      id_0,
      id_9,
      id_8,
      id_5,
      id_8,
      id_10,
      id_8,
      id_7
  );
  assign id_12 = 1;
  wire id_17;
  ;
  wire  id_18;
  logic id_19;
endmodule
