digraph "0_linux_715230a44310a8cf66fbfb5a46f9a62a9b2de424@pointer" {
"1000304" [label="(Call,tg3_asic_rev(tp))"];
"1000117" [label="(Call,tg3_vpd_readblock(tp, &vpdlen))"];
"1000101" [label="(MethodParameterIn,struct tg3 *tp)"];
"1000303" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_5717)"];
"1000348" [label="(Call,tg3_asic_rev(tp))"];
"1000347" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_57780)"];
"1000412" [label="(Call,tg3_asic_rev(tp))"];
"1000411" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_57765)"];
"1000504" [label="(Call,tg3_asic_rev(tp))"];
"1000503" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_57766)"];
"1000568" [label="(Call,tg3_asic_rev(tp))"];
"1000567" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_5906)"];
"1000568" [label="(Call,tg3_asic_rev(tp))"];
"1000117" [label="(Call,tg3_vpd_readblock(tp, &vpdlen))"];
"1000346" [label="(ControlStructure,if (tg3_asic_rev(tp) == ASIC_REV_57780))"];
"1000420" [label="(Identifier,tp)"];
"1000505" [label="(Identifier,tp)"];
"1000306" [label="(Identifier,ASIC_REV_5717)"];
"1000412" [label="(Call,tg3_asic_rev(tp))"];
"1000305" [label="(Identifier,tp)"];
"1000347" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_57780)"];
"1000413" [label="(Identifier,tp)"];
"1000574" [label="(Identifier,tp)"];
"1000304" [label="(Call,tg3_asic_rev(tp))"];
"1000504" [label="(Call,tg3_asic_rev(tp))"];
"1000506" [label="(Identifier,ASIC_REV_57766)"];
"1000356" [label="(Identifier,tp)"];
"1000349" [label="(Identifier,tp)"];
"1000348" [label="(Call,tg3_asic_rev(tp))"];
"1000101" [label="(MethodParameterIn,struct tg3 *tp)"];
"1000579" [label="(JumpTarget,nomatch:)"];
"1000115" [label="(Call,(u8 *)tg3_vpd_readblock(tp, &vpdlen))"];
"1000585" [label="(MethodReturn,static void)"];
"1000303" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_5717)"];
"1000313" [label="(Identifier,tp)"];
"1000567" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_5906)"];
"1000118" [label="(Identifier,tp)"];
"1000119" [label="(Call,&vpdlen)"];
"1000566" [label="(ControlStructure,if (tg3_asic_rev(tp) == ASIC_REV_5906))"];
"1000503" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_57766)"];
"1000502" [label="(ControlStructure,if (tg3_asic_rev(tp) == ASIC_REV_57766))"];
"1000350" [label="(Identifier,ASIC_REV_57780)"];
"1000570" [label="(Identifier,ASIC_REV_5906)"];
"1000302" [label="(ControlStructure,if (tg3_asic_rev(tp) == ASIC_REV_5717))"];
"1000512" [label="(Identifier,tp)"];
"1000410" [label="(ControlStructure,if (tg3_asic_rev(tp) == ASIC_REV_57765))"];
"1000411" [label="(Call,tg3_asic_rev(tp) == ASIC_REV_57765)"];
"1000569" [label="(Identifier,tp)"];
"1000414" [label="(Identifier,ASIC_REV_57765)"];
"1000304" -> "1000303"  [label="AST: "];
"1000304" -> "1000305"  [label="CFG: "];
"1000305" -> "1000304"  [label="AST: "];
"1000306" -> "1000304"  [label="CFG: "];
"1000304" -> "1000585"  [label="DDG: tp"];
"1000304" -> "1000303"  [label="DDG: tp"];
"1000117" -> "1000304"  [label="DDG: tp"];
"1000101" -> "1000304"  [label="DDG: tp"];
"1000304" -> "1000348"  [label="DDG: tp"];
"1000117" -> "1000115"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000119" -> "1000117"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000117" -> "1000585"  [label="DDG: tp"];
"1000117" -> "1000585"  [label="DDG: &vpdlen"];
"1000117" -> "1000115"  [label="DDG: tp"];
"1000117" -> "1000115"  [label="DDG: &vpdlen"];
"1000101" -> "1000117"  [label="DDG: tp"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000585"  [label="DDG: tp"];
"1000101" -> "1000348"  [label="DDG: tp"];
"1000101" -> "1000412"  [label="DDG: tp"];
"1000101" -> "1000504"  [label="DDG: tp"];
"1000101" -> "1000568"  [label="DDG: tp"];
"1000303" -> "1000302"  [label="AST: "];
"1000303" -> "1000306"  [label="CFG: "];
"1000306" -> "1000303"  [label="AST: "];
"1000313" -> "1000303"  [label="CFG: "];
"1000349" -> "1000303"  [label="CFG: "];
"1000303" -> "1000585"  [label="DDG: tg3_asic_rev(tp)"];
"1000303" -> "1000585"  [label="DDG: tg3_asic_rev(tp) == ASIC_REV_5717"];
"1000303" -> "1000585"  [label="DDG: ASIC_REV_5717"];
"1000348" -> "1000347"  [label="AST: "];
"1000348" -> "1000349"  [label="CFG: "];
"1000349" -> "1000348"  [label="AST: "];
"1000350" -> "1000348"  [label="CFG: "];
"1000348" -> "1000585"  [label="DDG: tp"];
"1000348" -> "1000347"  [label="DDG: tp"];
"1000348" -> "1000412"  [label="DDG: tp"];
"1000347" -> "1000346"  [label="AST: "];
"1000347" -> "1000350"  [label="CFG: "];
"1000350" -> "1000347"  [label="AST: "];
"1000356" -> "1000347"  [label="CFG: "];
"1000413" -> "1000347"  [label="CFG: "];
"1000347" -> "1000585"  [label="DDG: tg3_asic_rev(tp)"];
"1000347" -> "1000585"  [label="DDG: tg3_asic_rev(tp) == ASIC_REV_57780"];
"1000347" -> "1000585"  [label="DDG: ASIC_REV_57780"];
"1000412" -> "1000411"  [label="AST: "];
"1000412" -> "1000413"  [label="CFG: "];
"1000413" -> "1000412"  [label="AST: "];
"1000414" -> "1000412"  [label="CFG: "];
"1000412" -> "1000585"  [label="DDG: tp"];
"1000412" -> "1000411"  [label="DDG: tp"];
"1000412" -> "1000504"  [label="DDG: tp"];
"1000411" -> "1000410"  [label="AST: "];
"1000411" -> "1000414"  [label="CFG: "];
"1000414" -> "1000411"  [label="AST: "];
"1000420" -> "1000411"  [label="CFG: "];
"1000505" -> "1000411"  [label="CFG: "];
"1000411" -> "1000585"  [label="DDG: tg3_asic_rev(tp) == ASIC_REV_57765"];
"1000411" -> "1000585"  [label="DDG: tg3_asic_rev(tp)"];
"1000411" -> "1000585"  [label="DDG: ASIC_REV_57765"];
"1000504" -> "1000503"  [label="AST: "];
"1000504" -> "1000505"  [label="CFG: "];
"1000505" -> "1000504"  [label="AST: "];
"1000506" -> "1000504"  [label="CFG: "];
"1000504" -> "1000585"  [label="DDG: tp"];
"1000504" -> "1000503"  [label="DDG: tp"];
"1000504" -> "1000568"  [label="DDG: tp"];
"1000503" -> "1000502"  [label="AST: "];
"1000503" -> "1000506"  [label="CFG: "];
"1000506" -> "1000503"  [label="AST: "];
"1000512" -> "1000503"  [label="CFG: "];
"1000569" -> "1000503"  [label="CFG: "];
"1000503" -> "1000585"  [label="DDG: ASIC_REV_57766"];
"1000503" -> "1000585"  [label="DDG: tg3_asic_rev(tp) == ASIC_REV_57766"];
"1000503" -> "1000585"  [label="DDG: tg3_asic_rev(tp)"];
"1000568" -> "1000567"  [label="AST: "];
"1000568" -> "1000569"  [label="CFG: "];
"1000569" -> "1000568"  [label="AST: "];
"1000570" -> "1000568"  [label="CFG: "];
"1000568" -> "1000585"  [label="DDG: tp"];
"1000568" -> "1000567"  [label="DDG: tp"];
"1000567" -> "1000566"  [label="AST: "];
"1000567" -> "1000570"  [label="CFG: "];
"1000570" -> "1000567"  [label="AST: "];
"1000574" -> "1000567"  [label="CFG: "];
"1000579" -> "1000567"  [label="CFG: "];
"1000567" -> "1000585"  [label="DDG: tg3_asic_rev(tp)"];
"1000567" -> "1000585"  [label="DDG: tg3_asic_rev(tp) == ASIC_REV_5906"];
"1000567" -> "1000585"  [label="DDG: ASIC_REV_5906"];
}
