;redcode
;assert 1
	SPL 0, <332
	CMP -279, <-127
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 210, 62
	ADD 270, 60
	SPL 0, <332
	SUB @121, 106
	ADD <-30, 9
	SUB @127, @-6
	SUB @-711, @2
	ADD 271, @-60
	SPL 0, <332
	MOV -1, <-20
	ADD #297, <0
	SPL 0, <332
	SUB @711, @2
	SUB @127, @-6
	SUB @127, @-6
	ADD <-30, 9
	SUB @127, 106
	ADD <-30, 9
	ADD <-30, 9
	ADD <-30, 9
	SUB 1, <-100
	SUB @121, 106
	SPL 0, <332
	SUB @127, @-2
	SUB @127, @-2
	SUB 27, 12
	SUB @0, @2
	MOV -1, <-20
	CMP 500, @-100
	DJN -1, @-20
	ADD 270, 60
	SPL -700, -600
	ADD 210, 30
	JMP -279, @-127
	SUB @121, 103
	DJN -1, @-20
	JMN @12, #200
	ADD #297, <0
	SLT 27, 12
	JMN 125, 7
	SLT #297, <0
	SLT #297, <0
	CMP -279, <-127
	SPL 0, <332
