/**
 * @file
 * @author Alexandre Abadie <alexandre.abadie@inria.fr>
 * @brief Device bootloader application
 *
 * @copyright Inria, 2024
 *
 */

#include <stdint.h>
#include <stdio.h>
#include <string.h>
#include <math.h>

#include <arm_cmse.h>
#include <nrf.h>

#include "battery.h"
#include "device_info.h"
#include "ipc.h"
#include "nvmc.h"
#include "protocol.h"
#include "sha256.h"
#include "mari.h"
#include "tz.h"
#include "version.h"

// DotBot-firmware includes
#include "board_config.h"
#include "gpio.h"
#include "localization.h"
#include "timer.h"

#include "../System/crash_latch.h"

// The version string is reported over the air in a fixed 32-byte field, so a
// tag that does not fit must fail the build rather than truncate on the wire.
_Static_assert(sizeof(SWRMT_FW_VERSION) > 1, "SWRMT_FW_VERSION is empty");
_Static_assert(sizeof(SWRMT_FW_VERSION) <= 32, "SWRMT_FW_VERSION exceeds the 32-byte wire field");

#define SWARMIT_BASE_ADDRESS            (0x10000)
#define SWARMIT_CONFIG_START_ADDRESS    (0x0103f800) // start of the last page (2KB) of the flash (0x01000000 + 0x00040000 - 0x800)

// Boot-intent magic values. _boot_intent lives in secure RAM (.non_init in RAM1,
// which the bootloader maps secure via tz_configure_ram_secure(0, 3)); user code
// has no access. The bootloader reads it on every SREQ-triggered reset and routes
// accordingly. Magic values keep an uninitialized first-power-on cycle from
// accidentally matching either intent.
#define SWRMT_BOOT_INTENT_USER_IMAGE    (0xC0DEC0DEu)
#define SWRMT_BOOT_INTENT_BOOTLOADER    (0xB007B007u)

#define BATTERY_UPDATE_DELAY        (1000U)
#define POSITION_UPDATE_DELAY_MS    (100U) ///< 100ms delay between each position update

#define BATTERY_VOLTAGE_FULL        (2900)
#define BATTERY_VOLTAGE_WARNING     (1500)

extern volatile __attribute__((section(".shared_data"))) ipc_shared_data_t ipc_shared_data;

typedef struct {
    uint8_t         notification_buffer[255]  __attribute__((aligned));
    uint8_t         chunk_copy[SWRMT_OTA_CHUNK_SIZE];  ///< snapshot of the shared chunk, taken under mutex before the slow flash write
    uint32_t        base_addr;
    bool            ota_start_request;
    bool            ota_require_erase;
    bool            ota_chunk_request;
    bool            ota_finalize_request;
    bool            lh2_calibration_ready;
    bool            lh2_capture_request;
    bool            lh2_capturing;
    bool            start_application;
    bool            system_reset_requested;
    position_2d_t   last_position;
    bool            position_update;
    bool            battery_update;
} bootloader_app_data_t;

static volatile uint32_t _boot_intent __attribute__((section(".non_init")));

static const gpio_t _status_red_led = { .port = DB_RGB_LED_PWM_RED_PORT, .pin = DB_RGB_LED_PWM_RED_PIN };
static const gpio_t _status_green_led = { .port = DB_RGB_LED_PWM_GREEN_PORT, .pin = DB_RGB_LED_PWM_GREEN_PIN };
static const gpio_t _status_blue_led = { .port = DB_RGB_LED_PWM_BLUE_PORT, .pin = DB_RGB_LED_PWM_BLUE_PIN };

static bootloader_app_data_t _bootloader_vars = { 0 };

typedef void (*reset_handler_t)(void) __attribute__((cmse_nonsecure_call));

typedef struct {
    uint32_t msp;                  ///< Main stack pointer
    reset_handler_t reset_handler; ///< Reset handler
} vector_table_t;

static vector_table_t *table = (vector_table_t *)SWARMIT_BASE_ADDRESS; // Image should start with vector table

static void setup_watchdog1(void) {

    // Configuration: keep running while sleeping + pause when halted by debugger
    NRF_WDT1_S->CONFIG = (WDT_CONFIG_SLEEP_Run << WDT_CONFIG_SLEEP_Pos);

    // Enable reload register 0
    NRF_WDT1_S->RREN = WDT_RREN_RR0_Enabled << WDT_RREN_RR0_Pos;

    // Configure timeout and callback
    NRF_WDT1_S->CRV = 32768 - 1;
}

static void setup_watchdog0(void) {

    // Configuration: keep running while sleeping + pause when halted by debugger
    NRF_WDT0_S->CONFIG = (WDT_CONFIG_SLEEP_Run << WDT_CONFIG_SLEEP_Pos |
                         WDT_CONFIG_HALT_Pause << WDT_CONFIG_HALT_Pos);

    // Enable reload register 0
    NRF_WDT0_S->RREN = WDT_RREN_RR0_Enabled << WDT_RREN_RR0_Pos;

    // Configure timeout and callback
    NRF_WDT0_S->CRV = 32768 - 1;

    // Take the TIMEOUT interrupt: it is what postpones the reset by two
    // 32.768 kHz cycles, and that window is the only chance to record where the
    // application was when its deadline blew. The reset still lands, so this
    // only ever adds a diagnostic. Priority 0 matches SecureFault's default, so
    // a fault handler already spinning for this timeout is never preempted and
    // its richer snapshot survives. WDT0 stays secure - no NVIC_SetTargetState -
    // so non-secure code can reach neither the peripheral nor its interrupt.
    // Configured before TASKS_START: CRV, RREN and CONFIG are blocked for
    // reconfiguration once the watchdog runs.
    NRF_WDT0_S->EVENTS_TIMEOUT = 0;
    NRF_WDT0_S->INTENSET = WDT_INTENSET_TIMEOUT_Enabled << WDT_INTENSET_TIMEOUT_Pos;
    NVIC_SetPriority(WDT0_IRQn, 0);
    NVIC_ClearPendingIRQ(WDT0_IRQn);
    NVIC_EnableIRQ(WDT0_IRQn);

    NRF_WDT0_S->TASKS_START = WDT_TASKS_START_TASKS_START_Trigger << WDT_TASKS_START_TASKS_START_Pos;
}

static void setup_ns_user(void) {

    // Prioritize Secure exceptions over Non-Secure
    // Set non-banked exceptions to target Non-Secure
    // Disable software reset
    uint32_t aircr = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    aircr |= SCB_AIRCR_PRIS_Msk | SCB_AIRCR_BFHFNMINS_Msk | SCB_AIRCR_SYSRESETREQS_Msk;
    SCB->AIRCR = ((0x05FAUL << SCB_AIRCR_VECTKEY_Pos) & SCB_AIRCR_VECTKEY_Msk) | aircr;

    // Allow FPU in non secure
    SCB->NSACR |= (1UL << SCB_NSACR_CP10_Pos) | (1UL << SCB_NSACR_CP11_Pos);

    // Enable secure fault handling
    SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;

    // Enable div by zero usage fault
    SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;

    // Enable not aligned access fault
    SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;

    // Disable SAU in order to use SPU instead
    SAU->CTRL = 0;;
    SAU->CTRL |= 1 << 1;  // Make all memory non secure

    // Configure secure RAM. One RAM region takes 8KiB so secure RAM is 32KiB.
    tz_configure_ram_secure(0, 3);
    // Configure non secure RAM
    tz_configure_ram_non_secure(4, 48);

    // Configure Non Secure Callable subregion
    NRF_SPU_S->FLASHNSC[0].REGION = 3;
    NRF_SPU_S->FLASHNSC[0].SIZE = 8;

    // Configure access to allows peripherals from non secure world
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_I2S0);
    tz_configure_periph_dma_non_secure(NRF_APPLICATION_PERIPH_ID_I2S0);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_P0_P1);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_PDM0);
    tz_configure_periph_dma_non_secure(NRF_APPLICATION_PERIPH_ID_PDM0);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_COMP_LPCOMP);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_EGU0);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_EGU1);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_EGU2);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_EGU3);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_EGU4);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_EGU5);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_PWM0);
    tz_configure_periph_dma_non_secure(NRF_APPLICATION_PERIPH_ID_PWM0);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_PWM1);
    tz_configure_periph_dma_non_secure(NRF_APPLICATION_PERIPH_ID_PWM1);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_PWM2);
    tz_configure_periph_dma_non_secure(NRF_APPLICATION_PERIPH_ID_PWM2);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_PWM3);
    tz_configure_periph_dma_non_secure(NRF_APPLICATION_PERIPH_ID_PWM3);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_QDEC0);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_QDEC1);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_QSPI);
    tz_configure_periph_dma_non_secure(NRF_APPLICATION_PERIPH_ID_QSPI);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_RTC0);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_RTC1);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_SPIM0_SPIS0_TWIM0_TWIS0_UARTE0);
    tz_configure_periph_dma_non_secure(NRF_APPLICATION_PERIPH_ID_SPIM0_SPIS0_TWIM0_TWIS0_UARTE0);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_SPIM1_SPIS1_TWIM1_TWIS1_UARTE1);
    tz_configure_periph_dma_non_secure(NRF_APPLICATION_PERIPH_ID_SPIM1_SPIS1_TWIM1_TWIS1_UARTE1);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_SPIM2_SPIS2_TWIM2_TWIS2_UARTE2);
    tz_configure_periph_dma_non_secure(NRF_APPLICATION_PERIPH_ID_SPIM2_SPIS2_TWIM2_TWIS2_UARTE2);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_SPIM3_SPIS3_TWIM3_TWIS3_UARTE3);
    tz_configure_periph_dma_non_secure(NRF_APPLICATION_PERIPH_ID_SPIM3_SPIS3_TWIM3_TWIS3_UARTE3);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_TIMER0);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_TIMER1);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_USBD);
    tz_configure_periph_dma_non_secure(NRF_APPLICATION_PERIPH_ID_USBD);
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_USBREGULATOR);

    // Set interrupt state as non secure for non secure peripherals
    NVIC_SetTargetState(I2S0_IRQn);
    NVIC_SetTargetState(PDM0_IRQn);
    NVIC_SetTargetState(EGU0_IRQn);
    NVIC_SetTargetState(EGU1_IRQn);
    NVIC_SetTargetState(EGU2_IRQn);
    NVIC_SetTargetState(EGU3_IRQn);
    NVIC_SetTargetState(EGU4_IRQn);
    NVIC_SetTargetState(EGU5_IRQn);
    NVIC_SetTargetState(PWM0_IRQn);
    NVIC_SetTargetState(PWM1_IRQn);
    NVIC_SetTargetState(PWM2_IRQn);
    NVIC_SetTargetState(PWM3_IRQn);
    NVIC_SetTargetState(QDEC0_IRQn);
    NVIC_SetTargetState(QDEC1_IRQn);
    NVIC_SetTargetState(QSPI_IRQn);
    NVIC_SetTargetState(RTC0_IRQn);
    NVIC_SetTargetState(RTC1_IRQn);
    NVIC_SetTargetState(SPIM0_SPIS0_TWIM0_TWIS0_UARTE0_IRQn);
    NVIC_SetTargetState(SPIM1_SPIS1_TWIM1_TWIS1_UARTE1_IRQn);
    NVIC_SetTargetState(SPIM2_SPIS2_TWIM2_TWIS2_UARTE2_IRQn);
    NVIC_SetTargetState(SPIM3_SPIS3_TWIM3_TWIS3_UARTE3_IRQn);
    NVIC_SetTargetState(TIMER0_IRQn);
    NVIC_SetTargetState(TIMER1_IRQn);
    NVIC_SetTargetState(USBD_IRQn);
    NVIC_SetTargetState(USBREGULATOR_IRQn);
    NVIC_SetTargetState(GPIOTE0_IRQn);
    NVIC_SetTargetState(GPIOTE1_IRQn);

    // Configure non-secure GPIOs
    NRF_SPU_S->GPIOPORT[0].PERM = 0;
    NRF_SPU_S->GPIOPORT[1].PERM = 0;

    // Set LH2 pins as secure
    NRF_SPU_S->GPIOPORT[DB_LH2_E_PORT].PERM |= (1 << DB_LH2_E_PIN);
    NRF_SPU_S->GPIOPORT[DB_LH2_D_PORT].PERM |= (1 << DB_LH2_D_PIN);
    NRF_SPU_S->GPIOPORT[1].PERM |= (1 << 4);
#if defined(BOARD_DOTBOT_V3)
    NRF_SPU_S->GPIOPORT[1].PERM |= (1 << 7);
#else
    NRF_SPU_S->GPIOPORT[1].PERM |= (1 << 6);
#endif

    // Set AIN1 as secure, only for reading battery level on dotvot-v3
#if defined(BOARD_DOTBOT_V3)
    NRF_SPU_S->GPIOPORT[0].PERM |= (1 << 5); // AIN1 is P0.5
#endif

    __DSB(); // Force memory writes before continuing
    __ISB(); // Flush and refill pipeline with updated permissions
}

static void _update_position(void) {
    _bootloader_vars.position_update = true;
}

static void _read_battery(void) {
    _bootloader_vars.battery_update = true;
}

int main(void) {

    setup_watchdog1();

    // First 4 flash regions (64kiB) is secure and contains the bootloader
    tz_configure_flash_secure(0, 4);
    // Configure non secure flash address space
    tz_configure_flash_non_secure(4, 60);

    // Management code
    // Application mutex must be non secure because it's shared with the network which is itself non secure
    tz_configure_periph_non_secure(NRF_APPLICATION_PERIPH_ID_MUTEX);
    // Third region in RAM is used for IPC shared data structure
    tz_configure_ram_non_secure(3, 1);

    // Configure IPC interrupts and channels used to interact with the network core.
    NRF_IPC_S->INTENSET = (
                            1 << IPC_CHAN_RADIO_RX |
                            1 << IPC_CHAN_OTA_START |
                            1 << IPC_CHAN_OTA_CHUNK |
                            1 << IPC_CHAN_OTA_FINALIZE |
                            1 << IPC_CHAN_APPLICATION_START |
                            1 << IPC_CHAN_SOC_RESET |
                            1 << IPC_CHAN_CALIBRATION_DATA |
                            1 << IPC_CHAN_LH2_CAPTURE
                        );
    NRF_IPC_S->SEND_CNF[IPC_CHAN_REQ]                   = 1 << IPC_CHAN_REQ;
    NRF_IPC_S->SEND_CNF[IPC_CHAN_LOG_EVENT]             = 1 << IPC_CHAN_LOG_EVENT;
    NRF_IPC_S->RECEIVE_CNF[IPC_CHAN_RADIO_RX]           = 1 << IPC_CHAN_RADIO_RX;
    NRF_IPC_S->RECEIVE_CNF[IPC_CHAN_APPLICATION_START]  = 1 << IPC_CHAN_APPLICATION_START;
    NRF_IPC_S->RECEIVE_CNF[IPC_CHAN_APPLICATION_STOP]   = 1 << IPC_CHAN_APPLICATION_STOP;
    NRF_IPC_S->RECEIVE_CNF[IPC_CHAN_SOC_RESET]          = 1 << IPC_CHAN_SOC_RESET;
    NRF_IPC_S->RECEIVE_CNF[IPC_CHAN_OTA_START]          = 1 << IPC_CHAN_OTA_START;
    NRF_IPC_S->RECEIVE_CNF[IPC_CHAN_OTA_CHUNK]          = 1 << IPC_CHAN_OTA_CHUNK;
    NRF_IPC_S->RECEIVE_CNF[IPC_CHAN_OTA_FINALIZE]       = 1 << IPC_CHAN_OTA_FINALIZE;
    NRF_IPC_S->RECEIVE_CNF[IPC_CHAN_CALIBRATION_DATA]   = 1 << IPC_CHAN_CALIBRATION_DATA;
    NRF_IPC_S->RECEIVE_CNF[IPC_CHAN_LH2_CAPTURE]        = 1 << IPC_CHAN_LH2_CAPTURE;
    NVIC_EnableIRQ(IPC_IRQn);
    NVIC_ClearPendingIRQ(IPC_IRQn);
    NVIC_SetPriority(IPC_IRQn, IPC_IRQ_PRIORITY);

    // PPI connection: IPC_RECEIVE -> WDT_START
    NRF_IPC_S->PUBLISH_RECEIVE[IPC_CHAN_APPLICATION_STOP] = IPC_PUBLISH_RECEIVE_EN_Enabled << IPC_PUBLISH_RECEIVE_EN_Pos;
    NRF_WDT1_S->SUBSCRIBE_START = WDT_SUBSCRIBE_START_EN_Enabled << WDT_SUBSCRIBE_START_EN_Pos;
    NRF_DPPIC_S->CHENSET = (DPPIC_CHENSET_CH0_Enabled << DPPIC_CHENSET_CH0_Pos);

    // Write device type value to shared memory
#if defined(BOARD_DOTBOT_V3)
    ipc_shared_data.device_type = SWRMT_DEVICE_TYPE_DOTBOTV3;
#elif defined(BOARD_DOTBOT_V2)
    ipc_shared_data.device_type = SWRMT_DEVICE_TYPE_DOTBOTV2;
#elif defined(BOARD_NRF5340DK)
    ipc_shared_data.device_type = SWRMT_DEVICE_TYPE_NRF5340DK;
#else
    ipc_shared_data.device_type = SWRMT_DEVICE_TYPE_UNKNOWN;
#endif

    // Read the cause of the reset that brought us here, and publish it plus
    // the device record before the network core comes up: the net core starts
    // its 1 Hz status timer immediately, and everything it reports about this
    // boot has to be settled before the first frame goes out. The fault
    // snapshot is only valid when the previous run latched one before the
    // watchdog fired.
    uint32_t resetreas = NRF_RESET_S->RESETREAS;
    NRF_RESET_S->RESETREAS = NRF_RESET_S->RESETREAS;

    ipc_shared_data.crash_report.reset_reason = resetreas;
    if (crash_latch.magic == CRASH_LATCH_MAGIC) {
        ipc_shared_data.crash_report.fault   = (uint8_t)crash_latch.fault;
        ipc_shared_data.crash_report.from_ns = (uint8_t)crash_latch.from_ns;
        ipc_shared_data.crash_report.cfsr    = crash_latch.cfsr;
        ipc_shared_data.crash_report.sfsr    = crash_latch.sfsr;
        ipc_shared_data.crash_report.pc      = crash_latch.pc;
        ipc_shared_data.crash_report.lr      = crash_latch.lr;
        ipc_shared_data.crash_report.sp      = crash_latch.sp;
        ipc_shared_data.crash_report.psr     = crash_latch.psr;
    } else {
        // ipc_shared_data lives in .shared_data, which is load="No" and outside
        // the startup zeroing loops, so these fields otherwise keep the previous
        // boot's snapshot - or uninitialized RAM on a cold boot, where a random
        // non-zero fault byte reports a crash on a device that was just switched
        // on. Without a latch there is nothing to report, and saying so beats
        // reporting a fault that did not happen.
        ipc_shared_data.crash_report.fault   = CRASH_FAULT_NONE;
        ipc_shared_data.crash_report.from_ns = 0;
        ipc_shared_data.crash_report.cfsr    = 0;
        ipc_shared_data.crash_report.sfsr    = 0;
        ipc_shared_data.crash_report.pc      = 0;
        ipc_shared_data.crash_report.lr      = 0;
        ipc_shared_data.crash_report.sp      = 0;
        ipc_shared_data.crash_report.psr     = 0;
    }
    crash_latch.magic = 0;

    device_info_init();

    // Start the network core
    release_network_core();

    // Wait for the net core to finish its init (including _load_config()) before
    // reading anything net-core-populated from ipc_shared_data. Otherwise the
    // USER_IMAGE boot path below races _load_config and may read zeroed
    // lh2_calibration / stale net_id.
    while (!ipc_shared_data.net_ready) {
        __WFE();
    }

    mari_init();

    battery_level_init();
    ipc_shared_data.battery_level = battery_level_read();

    NVIC_ClearTargetState(SPIM4_IRQn);
    NVIC_ClearTargetState(IPC_IRQn);

    // Consume the boot intent set by whoever requested this reset (or random
    // RAM on first power-on, which won't match either magic value).
    uint32_t boot_intent = _boot_intent;
    _boot_intent = 0;

    // Boot user image after soft system reset, but only when the previous run
    // explicitly asked for it. Calibration-commit resets fall through to
    // bootloader-ready mode.
    if ((resetreas & RESET_RESETREAS_SREQ_Detected << RESET_RESETREAS_SREQ_Pos)
        && boot_intent == SWRMT_BOOT_INTENT_USER_IMAGE) {
        // Experiment is running
        ipc_shared_data.status = SWRMT_APPLICATION_RUNNING;

        // ensure LH2 localization is initialized
        if (ipc_shared_data.lh2_calibration.homography_count > 0 && ipc_shared_data.lh2_calibration.homography_count <= LH2_BASESTATION_COUNT_MAX) {
            localization_init((int32_t (*)[3][3])ipc_shared_data.lh2_calibration.homographies, ipc_shared_data.lh2_calibration.homography_count);
        } else {
            printf("Initializing without LH2 calibration data, homography count: %u\n", ipc_shared_data.lh2_calibration.homography_count);
        }

        // Initialize watchdog and non secure access
        setup_ns_user();
        setup_watchdog0();
        NVIC_SetTargetState(IPC_IRQn);    // Used for radio RX
        NVIC_SetTargetState(SPIM4_IRQn);  // Used for LH2 localization

        // Set the vector table address prior to jumping to image
        SCB_NS->VTOR = (uint32_t)table;
        __TZ_set_MSP_NS(table->msp);
        __TZ_set_CONTROL_NS(0);

        // Flush and refill pipeline
        __ISB();

        // Jump to non secure image
        reset_handler_t reset_handler_ns = (reset_handler_t)(cmse_nsfptr_create(table->reset_handler));
        reset_handler_ns();

        while (1) {}
    }

    _bootloader_vars.base_addr = SWARMIT_BASE_ADDRESS;
    _bootloader_vars.ota_require_erase = true;

    // Status LEDs
    db_gpio_init(&_status_red_led, DB_GPIO_OUT);
    db_gpio_init(&_status_green_led, DB_GPIO_OUT);
    db_gpio_init(&_status_blue_led, DB_GPIO_OUT);

    // Periodic Timer and Lighthouse initialization
    db_timer_init(1);
    db_timer_set_periodic_ms(1, 1, POSITION_UPDATE_DELAY_MS, &_update_position);
    db_timer_set_periodic_ms(1, 2, BATTERY_UPDATE_DELAY, &_read_battery);

    // Experiment is ready
    ipc_shared_data.status = SWRMT_APPLICATION_READY;

    while (1) {
        __WFE();

        if (_bootloader_vars.lh2_calibration_ready) {
            _bootloader_vars.lh2_calibration_ready = false;
            localization_init((int32_t (*)[3][3])ipc_shared_data.lh2_calibration.homographies, ipc_shared_data.lh2_calibration.homography_count);
        }

        if (_bootloader_vars.lh2_capture_request) {
            _bootloader_vars.lh2_capture_request = false;
            localization_start();  // idempotent: starts LH2 even when no calibration is loaded
            _bootloader_vars.lh2_capturing = true;
        }

        if (_bootloader_vars.ota_start_request) {
            _bootloader_vars.ota_start_request = false;
            device_info_set_image_state(SWRMT_IMAGE_STATE_DOWNLOADING);

            if (_bootloader_vars.ota_require_erase) {
                // Erase non secure flash
                uint32_t pages_count = (ipc_shared_data.ota.image_size / FLASH_PAGE_SIZE) + (ipc_shared_data.ota.image_size % FLASH_PAGE_SIZE != 0);
                printf("Pages to erase: %u\n", pages_count);
                for (uint32_t page = 0; page < pages_count; page++) {
                    uint32_t addr = _bootloader_vars.base_addr + page * FLASH_PAGE_SIZE;
                    printf("Erasing page %u at %p\n", page + 16, (uint32_t *)addr);
                    nvmc_page_erase(page + 16);
                }
                printf("Erasing done\n");
                _bootloader_vars.ota_require_erase = false;
            }

            // Notify erase is done. Append the OTA protocol version so the
            // controller knows this bootloader speaks the block/bitmap path.
            size_t length = 0;
            _bootloader_vars.notification_buffer[length++] = SWRMT_MSG_OTA_START_ACK;
            _bootloader_vars.notification_buffer[length++] = SWRMT_OTA_PROTOCOL_VERSION;
            mari_node_tx(_bootloader_vars.notification_buffer, length);
        }

        if (_bootloader_vars.ota_chunk_request) {
            _bootloader_vars.ota_chunk_request = false;

            // Snapshot index/size and the chunk data under the mutex (so we never
            // read a torn buffer while the net core publishes the next chunk),
            // advance the block window, and dedup on the mask ("already in
            // flash") - so a retransmit is never written twice (nWRITE=2 safety).
            // Reset the mask on block change, not on chunk index 0, so a repair
            // re-send of another bot's chunk 0 does not wipe an in-progress block.
            mutex_lock();
            uint32_t index = ipc_shared_data.ota.chunk_index;
            uint32_t size  = ipc_shared_data.ota.chunk_size;
            uint32_t blk   = index / SWRMT_OTA_BLOCK_SIZE;
            uint32_t bit   = 1u << (index % SWRMT_OTA_BLOCK_SIZE);
            if (blk != ipc_shared_data.ota.block_index) {
                ipc_shared_data.ota.block_index = blk;
                ipc_shared_data.ota.received_mask = 0;
            }
            bool need_write = (ipc_shared_data.ota.received_mask & bit) == 0;
            if (need_write) {
                memcpy(_bootloader_vars.chunk_copy, (void *)ipc_shared_data.ota.chunk, size);
            }
            mutex_unlock();

            if (need_write) {
                uint32_t addr = _bootloader_vars.base_addr + index * SWRMT_OTA_CHUNK_SIZE;
                nvmc_write((uint32_t *)addr, (void *)_bootloader_vars.chunk_copy, size);
                _bootloader_vars.ota_require_erase = true;
                mutex_lock();
                ipc_shared_data.ota.received_mask |= bit;
                mutex_unlock();
            }
            ipc_shared_data.ota.last_chunk_seen = (int32_t)index;

            // No per-chunk ack. The controller tracks delivery with one block
            // report per block instead. Each node owns a single uplink cell per
            // slotframe, so acking every chunk would throttle the whole
            // transfer down to that rate.

            // If last chunk, set back to ready state
            if (index == ipc_shared_data.ota.chunk_count - 1) {
                ipc_shared_data.status = SWRMT_APPLICATION_READY;
            }
        }

        if (_bootloader_vars.ota_finalize_request) {
            _bootloader_vars.ota_finalize_request = false;
            // Whole-image integrity check: hash the written flash and compare
            // with the controller's expected SHA256. The app core is the only
            // core that can read this flash, so the check runs here and the
            // result is sent back directly (mirroring the chunk-ack TX path).
            crypto_sha256_ctx_t ctx;
            uint8_t             digest[SWRMT_OTA_SHA256_LENGTH];
            crypto_sha256_init(&ctx);
            crypto_sha256_update(&ctx, (const uint8_t *)_bootloader_vars.base_addr, ipc_shared_data.ota.image_size);
            crypto_sha256(&ctx, digest);
            uint8_t ok = (memcmp(digest, (const void *)ipc_shared_data.ota.finalize_expected, SWRMT_OTA_SHA256_LENGTH) == 0) ? 1 : 0;
            ipc_shared_data.ota.finalize_ok = ok;
            printf("OTA finalize: image SHA256 %s\n", ok ? "OK" : "MISMATCH");

            // Only now is it true that this image is what the bot runs, so
            // only now does the record get rewritten. A mismatch leaves the
            // record describing the previous image and reports the failure.
            if (ok) {
                device_info_commit_image();
            } else {
                device_info_fail_image(SWRMT_IMAGE_RESULT_INTEGRITY_FAIL);
            }

            size_t length = 0;
            _bootloader_vars.notification_buffer[length++] = SWRMT_MSG_OTA_FINALIZE_RESP;
            _bootloader_vars.notification_buffer[length++] = ok;
            mari_node_tx(_bootloader_vars.notification_buffer, length);
        }

        if (_bootloader_vars.start_application) {
            _boot_intent = SWRMT_BOOT_INTENT_USER_IMAGE;
            NVIC_SystemReset();
        }

        if (_bootloader_vars.system_reset_requested) {
            _boot_intent = SWRMT_BOOT_INTENT_BOOTLOADER;
            NVIC_SystemReset();
        }

        if (_bootloader_vars.battery_update) {
            _bootloader_vars.battery_update = false;
            uint16_t battery_level = battery_level_read();
            ipc_shared_data.battery_level = battery_level;
            if (battery_level > BATTERY_VOLTAGE_FULL) {
                db_gpio_clear(&_status_red_led);
                db_gpio_clear(&_status_green_led);
                db_gpio_toggle(&_status_blue_led);
            } else if (battery_level > BATTERY_VOLTAGE_WARNING) {
                db_gpio_clear(&_status_red_led);
                db_gpio_toggle(&_status_green_led);
                db_gpio_clear(&_status_blue_led);
            } else {
                db_gpio_toggle(&_status_red_led);
                db_gpio_clear(&_status_green_led);
                db_gpio_clear(&_status_blue_led);
            }
        }

        // Process available lighthouse data
        bool data_available = localization_process_data();

        // Raw LH2 capture for OTA calibration: drain the freshest counts and ship
        // them to the host inside a LOG_EVENT. Cap samples so 1 tag + 9 bytes/sample
        // fits in ipc_shared_data.log.data (INT8_MAX bytes).
        if (_bootloader_vars.lh2_capturing && data_available) {
            const uint8_t  max_samples = (INT8_MAX - 1) / 9;
            lh2_raw_sample_t samples[LH2_BASESTATION_COUNT_MAX] = { 0 };
            uint8_t count = localization_get_raw_counts(samples, max_samples < LH2_BASESTATION_COUNT_MAX ? max_samples : LH2_BASESTATION_COUNT_MAX);
            if (count > 0) {
                mutex_lock();
                uint8_t length = 0;
                ipc_shared_data.log.data[length++] = SWRMT_LH2_CALIB_TAG;
                for (uint8_t i = 0; i < count; i++) {
                    ipc_shared_data.log.data[length++] = samples[i].lh_index;
                    memcpy((void *)&ipc_shared_data.log.data[length], &samples[i].count1, sizeof(uint32_t));
                    length += sizeof(uint32_t);
                    memcpy((void *)&ipc_shared_data.log.data[length], &samples[i].count2, sizeof(uint32_t));
                    length += sizeof(uint32_t);
                }
                ipc_shared_data.log.length = length;
                mutex_unlock();
                NRF_IPC_S->TASKS_SEND[IPC_CHAN_LOG_EVENT] = 1;
                _bootloader_vars.lh2_capturing = false;
            }
        }

        if (_bootloader_vars.position_update && data_available) {
            position_2d_t position = { 0 };
            bool valid_position = localization_get_position(&position);
            if (valid_position) {
                mutex_lock();
                ipc_shared_data.current_position.x = position.x;
                ipc_shared_data.current_position.y = position.y;
                mutex_unlock();
                printf("Position (%u,%u)\n", position.x, position.y);
            } else {
                printf("Invalid position (%u,%u)\n", position.x, position.y);
            }
            _bootloader_vars.position_update = false;
        }
    }
}

//=========================== interrupt handlers ===============================

void IPC_IRQHandler(void) {

    if (NRF_IPC_S->EVENTS_RECEIVE[IPC_CHAN_OTA_START]) {
        NRF_IPC_S->EVENTS_RECEIVE[IPC_CHAN_OTA_START] = 0;
        _bootloader_vars.ota_start_request = true;
    }

    if (NRF_IPC_S->EVENTS_RECEIVE[IPC_CHAN_OTA_CHUNK]) {
        NRF_IPC_S->EVENTS_RECEIVE[IPC_CHAN_OTA_CHUNK] = 0;
        _bootloader_vars.ota_chunk_request = true;
    }

    if (NRF_IPC_S->EVENTS_RECEIVE[IPC_CHAN_OTA_FINALIZE]) {
        NRF_IPC_S->EVENTS_RECEIVE[IPC_CHAN_OTA_FINALIZE] = 0;
        _bootloader_vars.ota_finalize_request = true;
    }

    if (NRF_IPC_S->EVENTS_RECEIVE[IPC_CHAN_APPLICATION_START]) {
        NRF_IPC_S->EVENTS_RECEIVE[IPC_CHAN_APPLICATION_START] = 0;
        _bootloader_vars.start_application = true;
    }

    if (NRF_IPC_S->EVENTS_RECEIVE[IPC_CHAN_SOC_RESET]) {
        NRF_IPC_S->EVENTS_RECEIVE[IPC_CHAN_SOC_RESET] = 0;
        _bootloader_vars.system_reset_requested = true;
    }

    if (NRF_IPC_S->EVENTS_RECEIVE[IPC_CHAN_CALIBRATION_DATA]) {
        NRF_IPC_S->EVENTS_RECEIVE[IPC_CHAN_CALIBRATION_DATA] = 0;
        _bootloader_vars.lh2_calibration_ready = true;
    }

    if (NRF_IPC_S->EVENTS_RECEIVE[IPC_CHAN_LH2_CAPTURE]) {
        NRF_IPC_S->EVENTS_RECEIVE[IPC_CHAN_LH2_CAPTURE] = 0;
        _bootloader_vars.lh2_capture_request = true;
    }
}
