<def f='llvm/llvm/include/llvm/CodeGen/RegisterClassInfo.h' l='89' ll='91' type='unsigned int llvm::RegisterClassInfo::getNumAllocatableRegs(const llvm::TargetRegisterClass * RC) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/RegisterClassInfo.h' l='87'>/// getNumAllocatableRegs - Returns the number of actually allocatable
  /// registers in RC in the current function.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2756' u='c' c='_ZN4llvm16GenericScheduler10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='922' u='c' c='_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='923' u='c' c='_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2075' u='c' c='_ZL35getNumAllocatableRegsForConstraintsPKN4llvm12MachineInstrEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERKNS_17RegisterClassInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2107' u='c' c='_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp' l='147' u='c' c='_ZNK4llvm17RegisterClassInfo7computeEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp' l='188' u='c' c='_ZNK4llvm17RegisterClassInfo16computePSetLimitEj'/>
