Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Tue Dec 24 03:06:16 2019
| Host              : DESKTOP-RKNG8TM running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file super_wrapper_timing_summary_postroute_physopted.rpt -pb super_wrapper_timing_summary_postroute_physopted.pb -rpx super_wrapper_timing_summary_postroute_physopted.rpx
| Design            : super_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.031        0.000                      0               152701        0.010        0.000                      0               152701        0.164        0.000                       0                 55350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 20.000}       40.000          25.000          
clk_pl_2  {0.000 1.666}        3.333           300.030         
clk_pl_3  {0.000 1.333}        2.666           375.094         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_2            0.031        0.000                      0               152605        0.010        0.000                      0               152605        0.164        0.000                       0                 55350  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_2           clk_pl_2                 2.026        0.000                      0                   96        0.193        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.085ns (35.999%)  route 1.929ns (64.001%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 5.226 - 3.333 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.616ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.558ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.943     2.150    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ap_clk
    SLICE_X42Y147        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.245 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/Q
                         net (fo=2, routed)           0.356     2.601    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg__0[2]
    SLICE_X41Y147        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     2.834 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.862    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_16_n_13
    SLICE_X41Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.885 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.028     2.913    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_14_n_13
    SLICE_X41Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.059 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_20/O[7]
                         net (fo=1, routed)           0.233     3.292    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_fu_522_p2[24]
    SLICE_X41Y149        LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.170     3.462 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_19/O
                         net (fo=2, routed)           0.108     3.570    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_19_n_13
    SLICE_X40Y149        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     3.717 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_9/O
                         net (fo=1, routed)           0.312     4.029    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_9_n_13
    SLICE_X42Y146        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     4.068 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_4/O
                         net (fo=4, routed)           0.253     4.321    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/tmp_157_i_fu_590_p2
    SLICE_X42Y139        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     4.437 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ofm_x_2_fu_104[0]_i_2/O
                         net (fo=35, routed)          0.199     4.636    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ofm_x_2_fu_104[0]_i_2_n_13
    SLICE_X42Y141        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     4.752 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120[0]_i_1/O
                         net (fo=32, routed)          0.412     5.164    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120[0]_i_1_n_13
    SLICE_X43Y142        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.726     5.226    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ap_clk
    SLICE_X43Y142        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[24]/C
                         clock pessimism              0.165     5.391    
                         clock uncertainty           -0.124     5.267    
    SLICE_X43Y142        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     5.195    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[24]
  -------------------------------------------------------------------
                         required time                          5.195    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.085ns (35.999%)  route 1.929ns (64.001%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 5.226 - 3.333 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.616ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.558ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.943     2.150    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ap_clk
    SLICE_X42Y147        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.245 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/Q
                         net (fo=2, routed)           0.356     2.601    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg__0[2]
    SLICE_X41Y147        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     2.834 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.862    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_16_n_13
    SLICE_X41Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.885 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.028     2.913    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_14_n_13
    SLICE_X41Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.059 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_20/O[7]
                         net (fo=1, routed)           0.233     3.292    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_fu_522_p2[24]
    SLICE_X41Y149        LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.170     3.462 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_19/O
                         net (fo=2, routed)           0.108     3.570    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_19_n_13
    SLICE_X40Y149        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     3.717 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_9/O
                         net (fo=1, routed)           0.312     4.029    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_9_n_13
    SLICE_X42Y146        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     4.068 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_4/O
                         net (fo=4, routed)           0.253     4.321    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/tmp_157_i_fu_590_p2
    SLICE_X42Y139        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     4.437 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ofm_x_2_fu_104[0]_i_2/O
                         net (fo=35, routed)          0.199     4.636    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ofm_x_2_fu_104[0]_i_2_n_13
    SLICE_X42Y141        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     4.752 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120[0]_i_1/O
                         net (fo=32, routed)          0.412     5.164    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120[0]_i_1_n_13
    SLICE_X43Y142        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.726     5.226    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ap_clk
    SLICE_X43Y142        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[25]/C
                         clock pessimism              0.165     5.391    
                         clock uncertainty           -0.124     5.267    
    SLICE_X43Y142        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072     5.195    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[25]
  -------------------------------------------------------------------
                         required time                          5.195    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.085ns (35.999%)  route 1.929ns (64.001%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 5.226 - 3.333 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.616ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.558ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.943     2.150    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ap_clk
    SLICE_X42Y147        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.245 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/Q
                         net (fo=2, routed)           0.356     2.601    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg__0[2]
    SLICE_X41Y147        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     2.834 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.862    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_16_n_13
    SLICE_X41Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.885 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.028     2.913    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_14_n_13
    SLICE_X41Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.059 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_20/O[7]
                         net (fo=1, routed)           0.233     3.292    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_fu_522_p2[24]
    SLICE_X41Y149        LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.170     3.462 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_19/O
                         net (fo=2, routed)           0.108     3.570    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_19_n_13
    SLICE_X40Y149        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     3.717 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_9/O
                         net (fo=1, routed)           0.312     4.029    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_9_n_13
    SLICE_X42Y146        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     4.068 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_4/O
                         net (fo=4, routed)           0.253     4.321    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/tmp_157_i_fu_590_p2
    SLICE_X42Y139        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     4.437 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ofm_x_2_fu_104[0]_i_2/O
                         net (fo=35, routed)          0.199     4.636    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ofm_x_2_fu_104[0]_i_2_n_13
    SLICE_X42Y141        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     4.752 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120[0]_i_1/O
                         net (fo=32, routed)          0.412     5.164    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120[0]_i_1_n_13
    SLICE_X43Y142        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.726     5.226    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ap_clk
    SLICE_X43Y142        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[26]/C
                         clock pessimism              0.165     5.391    
                         clock uncertainty           -0.124     5.267    
    SLICE_X43Y142        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     5.195    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[26]
  -------------------------------------------------------------------
                         required time                          5.195    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.085ns (35.999%)  route 1.929ns (64.001%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 5.226 - 3.333 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.616ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.558ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.943     2.150    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ap_clk
    SLICE_X42Y147        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.245 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/Q
                         net (fo=2, routed)           0.356     2.601    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg__0[2]
    SLICE_X41Y147        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     2.834 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.862    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_16_n_13
    SLICE_X41Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.885 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.028     2.913    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_14_n_13
    SLICE_X41Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.059 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_20/O[7]
                         net (fo=1, routed)           0.233     3.292    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_fu_522_p2[24]
    SLICE_X41Y149        LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.170     3.462 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_19/O
                         net (fo=2, routed)           0.108     3.570    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_19_n_13
    SLICE_X40Y149        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     3.717 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_9/O
                         net (fo=1, routed)           0.312     4.029    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_9_n_13
    SLICE_X42Y146        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     4.068 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_4/O
                         net (fo=4, routed)           0.253     4.321    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/tmp_157_i_fu_590_p2
    SLICE_X42Y139        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     4.437 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ofm_x_2_fu_104[0]_i_2/O
                         net (fo=35, routed)          0.199     4.636    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ofm_x_2_fu_104[0]_i_2_n_13
    SLICE_X42Y141        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     4.752 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120[0]_i_1/O
                         net (fo=32, routed)          0.412     5.164    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120[0]_i_1_n_13
    SLICE_X43Y142        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.726     5.226    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ap_clk
    SLICE_X43Y142        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[27]/C
                         clock pessimism              0.165     5.391    
                         clock uncertainty           -0.124     5.267    
    SLICE_X43Y142        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     5.195    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[27]
  -------------------------------------------------------------------
                         required time                          5.195    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.085ns (36.023%)  route 1.927ns (63.977%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 5.226 - 3.333 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.616ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.558ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.943     2.150    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ap_clk
    SLICE_X42Y147        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.245 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/Q
                         net (fo=2, routed)           0.356     2.601    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg__0[2]
    SLICE_X41Y147        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     2.834 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.862    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_16_n_13
    SLICE_X41Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.885 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.028     2.913    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_14_n_13
    SLICE_X41Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.059 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_20/O[7]
                         net (fo=1, routed)           0.233     3.292    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_fu_522_p2[24]
    SLICE_X41Y149        LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.170     3.462 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_19/O
                         net (fo=2, routed)           0.108     3.570    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_19_n_13
    SLICE_X40Y149        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     3.717 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_9/O
                         net (fo=1, routed)           0.312     4.029    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_9_n_13
    SLICE_X42Y146        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     4.068 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_4/O
                         net (fo=4, routed)           0.253     4.321    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/tmp_157_i_fu_590_p2
    SLICE_X42Y139        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     4.437 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ofm_x_2_fu_104[0]_i_2/O
                         net (fo=35, routed)          0.199     4.636    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ofm_x_2_fu_104[0]_i_2_n_13
    SLICE_X42Y141        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     4.752 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120[0]_i_1/O
                         net (fo=32, routed)          0.410     5.162    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120[0]_i_1_n_13
    SLICE_X43Y142        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.726     5.226    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ap_clk
    SLICE_X43Y142        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[28]/C
                         clock pessimism              0.165     5.391    
                         clock uncertainty           -0.124     5.267    
    SLICE_X43Y142        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     5.195    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[28]
  -------------------------------------------------------------------
                         required time                          5.195    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.085ns (36.023%)  route 1.927ns (63.977%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 5.226 - 3.333 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.616ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.558ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.943     2.150    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ap_clk
    SLICE_X42Y147        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.245 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/Q
                         net (fo=2, routed)           0.356     2.601    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg__0[2]
    SLICE_X41Y147        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     2.834 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.862    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_16_n_13
    SLICE_X41Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.885 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.028     2.913    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_14_n_13
    SLICE_X41Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.059 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_20/O[7]
                         net (fo=1, routed)           0.233     3.292    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_fu_522_p2[24]
    SLICE_X41Y149        LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.170     3.462 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_19/O
                         net (fo=2, routed)           0.108     3.570    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_19_n_13
    SLICE_X40Y149        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     3.717 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_9/O
                         net (fo=1, routed)           0.312     4.029    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_9_n_13
    SLICE_X42Y146        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     4.068 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_4/O
                         net (fo=4, routed)           0.253     4.321    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/tmp_157_i_fu_590_p2
    SLICE_X42Y139        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     4.437 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ofm_x_2_fu_104[0]_i_2/O
                         net (fo=35, routed)          0.199     4.636    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ofm_x_2_fu_104[0]_i_2_n_13
    SLICE_X42Y141        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     4.752 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120[0]_i_1/O
                         net (fo=32, routed)          0.410     5.162    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120[0]_i_1_n_13
    SLICE_X43Y142        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.726     5.226    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ap_clk
    SLICE_X43Y142        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[29]/C
                         clock pessimism              0.165     5.391    
                         clock uncertainty           -0.124     5.267    
    SLICE_X43Y142        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     5.195    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[29]
  -------------------------------------------------------------------
                         required time                          5.195    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.085ns (36.023%)  route 1.927ns (63.977%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 5.226 - 3.333 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.616ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.558ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.943     2.150    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ap_clk
    SLICE_X42Y147        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.245 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/Q
                         net (fo=2, routed)           0.356     2.601    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg__0[2]
    SLICE_X41Y147        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     2.834 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.862    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_16_n_13
    SLICE_X41Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.885 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.028     2.913    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_14_n_13
    SLICE_X41Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.059 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_20/O[7]
                         net (fo=1, routed)           0.233     3.292    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_fu_522_p2[24]
    SLICE_X41Y149        LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.170     3.462 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_19/O
                         net (fo=2, routed)           0.108     3.570    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_19_n_13
    SLICE_X40Y149        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     3.717 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_9/O
                         net (fo=1, routed)           0.312     4.029    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_9_n_13
    SLICE_X42Y146        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     4.068 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_4/O
                         net (fo=4, routed)           0.253     4.321    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/tmp_157_i_fu_590_p2
    SLICE_X42Y139        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     4.437 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ofm_x_2_fu_104[0]_i_2/O
                         net (fo=35, routed)          0.199     4.636    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ofm_x_2_fu_104[0]_i_2_n_13
    SLICE_X42Y141        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     4.752 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120[0]_i_1/O
                         net (fo=32, routed)          0.410     5.162    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120[0]_i_1_n_13
    SLICE_X43Y142        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.726     5.226    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ap_clk
    SLICE_X43Y142        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[30]/C
                         clock pessimism              0.165     5.391    
                         clock uncertainty           -0.124     5.267    
    SLICE_X43Y142        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072     5.195    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[30]
  -------------------------------------------------------------------
                         required time                          5.195    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.085ns (36.023%)  route 1.927ns (63.977%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 5.226 - 3.333 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.616ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.558ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.943     2.150    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ap_clk
    SLICE_X42Y147        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.245 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[2]/Q
                         net (fo=2, routed)           0.356     2.601    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg__0[2]
    SLICE_X41Y147        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     2.834 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_16/CO[7]
                         net (fo=1, routed)           0.028     2.862    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_16_n_13
    SLICE_X41Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.885 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.028     2.913    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_14_n_13
    SLICE_X41Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.059 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108_reg[0]_i_20/O[7]
                         net (fo=1, routed)           0.233     3.292    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_fu_522_p2[24]
    SLICE_X41Y149        LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.170     3.462 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_19/O
                         net (fo=2, routed)           0.108     3.570    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_19_n_13
    SLICE_X40Y149        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     3.717 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_9/O
                         net (fo=1, routed)           0.312     4.029    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_9_n_13
    SLICE_X42Y146        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     4.068 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/k_y_2_fu_108[0]_i_4/O
                         net (fo=4, routed)           0.253     4.321    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/tmp_157_i_fu_590_p2
    SLICE_X42Y139        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     4.437 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ofm_x_2_fu_104[0]_i_2/O
                         net (fo=35, routed)          0.199     4.636    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ofm_x_2_fu_104[0]_i_2_n_13
    SLICE_X42Y141        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     4.752 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120[0]_i_1/O
                         net (fo=32, routed)          0.410     5.162    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120[0]_i_1_n_13
    SLICE_X43Y142        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.726     5.226    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/ap_clk
    SLICE_X43Y142        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[31]/C
                         clock pessimism              0.165     5.391    
                         clock uncertainty           -0.124     5.267    
    SLICE_X43Y142        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072     5.195    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_4_U0/count_simd_2_fu_120_reg[31]
  -------------------------------------------------------------------
                         required time                          5.195    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.985ns (33.412%)  route 1.963ns (66.588%))
  Logic Levels:           7  (CARRY8=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 5.136 - 3.333 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.915ns (routing 0.616ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.558ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.915     2.122    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ap_clk
    SLICE_X39Y27         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.215 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112_reg[12]/Q
                         net (fo=2, routed)           0.380     2.595    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112_reg[12]
    SLICE_X38Y27         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     2.790 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112_reg[0]_i_23/CO[7]
                         net (fo=1, routed)           0.028     2.818    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112_reg[0]_i_23_n_13
    SLICE_X38Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.841 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     2.869    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112_reg[0]_i_24_n_13
    SLICE_X38Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.014 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112_reg[0]_i_26/O[5]
                         net (fo=1, routed)           0.298     3.312    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_fu_552_p2[30]
    SLICE_X38Y25         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.491 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112[0]_i_10_LOPT_REMAP_1/O
                         net (fo=2, routed)           0.233     3.724    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112[0]_i_10_n_13
    SLICE_X40Y25         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     3.872 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_y_6_fu_104[0]_i_4/O
                         net (fo=4, routed)           0.251     4.123    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/p_2_in
    SLICE_X38Y27         LUT4 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.140     4.263 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_y_1_i_fu_96[0]_i_2/O
                         net (fo=37, routed)          0.457     4.720    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_y_1_i_fu_96[0]_i_2_n_13
    SLICE_X35Y27         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     4.782 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_1/O
                         net (fo=32, routed)          0.288     5.070    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_1_n_13
    SLICE_X34Y28         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.636     5.136    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ap_clk
    SLICE_X34Y28         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[26]/C
                         clock pessimism              0.168     5.304    
                         clock uncertainty           -0.124     5.179    
    SLICE_X34Y28         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     5.107    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[26]
  -------------------------------------------------------------------
                         required time                          5.107    
                         arrival time                          -5.070    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.985ns (33.435%)  route 1.961ns (66.565%))
  Logic Levels:           7  (CARRY8=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 5.136 - 3.333 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.915ns (routing 0.616ns, distribution 1.299ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.558ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.915     2.122    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ap_clk
    SLICE_X39Y27         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.215 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112_reg[12]/Q
                         net (fo=2, routed)           0.380     2.595    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112_reg[12]
    SLICE_X38Y27         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     2.790 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112_reg[0]_i_23/CO[7]
                         net (fo=1, routed)           0.028     2.818    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112_reg[0]_i_23_n_13
    SLICE_X38Y28         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.841 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     2.869    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112_reg[0]_i_24_n_13
    SLICE_X38Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.014 f  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112_reg[0]_i_26/O[5]
                         net (fo=1, routed)           0.298     3.312    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_fu_552_p2[30]
    SLICE_X38Y25         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.491 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112[0]_i_10_LOPT_REMAP_1/O
                         net (fo=2, routed)           0.233     3.724    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_x_6_fu_112[0]_i_10_n_13
    SLICE_X40Y25         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     3.872 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/k_y_6_fu_104[0]_i_4/O
                         net (fo=4, routed)           0.251     4.123    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/p_2_in
    SLICE_X38Y27         LUT4 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.140     4.263 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_y_1_i_fu_96[0]_i_2/O
                         net (fo=37, routed)          0.457     4.720    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_y_1_i_fu_96[0]_i_2_n_13
    SLICE_X35Y27         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     4.782 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_1/O
                         net (fo=32, routed)          0.286     5.068    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100[0]_i_1_n_13
    SLICE_X34Y28         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.636     5.136    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ap_clk
    SLICE_X34Y28         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[28]/C
                         clock pessimism              0.168     5.304    
                         clock uncertainty           -0.124     5.179    
    SLICE_X34Y28         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     5.107    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_U0/ofm_x_6_fu_100_reg[28]
  -------------------------------------------------------------------
                         required time                          5.107    
                         arrival time                          -5.068    
  -------------------------------------------------------------------
                         slack                                  0.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_3_U0/sf_6_fu_600_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_3_U0/tmp_197_reg_6810_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.070ns (42.424%)  route 0.095ns (57.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.510ns (routing 0.558ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.616ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.510     1.677    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_3_U0/ap_clk
    SLICE_X11Y107        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_3_U0/sf_6_fu_600_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.747 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_3_U0/sf_6_fu_600_reg[1]/Q
                         net (fo=8, routed)           0.095     1.842    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_3_U0/sf_6_fu_600_reg[1]
    SLICE_X9Y107         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_3_U0/tmp_197_reg_6810_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.722     1.929    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_3_U0/ap_clk
    SLICE_X9Y107         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_3_U0/tmp_197_reg_6810_reg[1]_rep__0/C
                         clock pessimism             -0.152     1.777    
    SLICE_X9Y107         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.055     1.832    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_3_U0/tmp_197_reg_6810_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/DoCompute_Block_pro_U0/tmp_i_reg_45_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/tmp_loc_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][22]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.070ns (45.161%)  route 0.085ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.629ns (routing 0.558ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.616ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.629     1.796    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/DoCompute_Block_pro_U0/ap_clk
    SLICE_X31Y39         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/DoCompute_Block_pro_U0/tmp_i_reg_45_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070     1.866 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/DoCompute_Block_pro_U0/tmp_i_reg_45_reg[22]/Q
                         net (fo=1, routed)           0.085     1.951    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/tmp_loc_c_U/U_fifo_w32_d9_A_ram/in[22]
    SLICE_X29Y39         SRL16E                                       r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/tmp_loc_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][22]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.896     2.103    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/tmp_loc_c_U/U_fifo_w32_d9_A_ram/ap_clk
    SLICE_X29Y39         SRL16E                                       r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/tmp_loc_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][22]_srl9/CLK
                         clock pessimism             -0.168     1.935    
    SLICE_X29Y39         SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.006     1.941    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/tmp_loc_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][22]_srl9
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/DoCompute_Loop_1_pro_U0/grp_StreamingMaxPool_Pre_fu_53/buf_22_V_U/StreamingMaxPool_udo_ram_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_out_m_buffer_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][44]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.070ns (40.698%)  route 0.102ns (59.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.717ns (routing 0.558ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.616ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.717     1.884    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/DoCompute_Loop_1_pro_U0/grp_StreamingMaxPool_Pre_fu_53/buf_22_V_U/StreamingMaxPool_udo_ram_U/ap_clk
    SLICE_X40Y12         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/DoCompute_Loop_1_pro_U0/grp_StreamingMaxPool_Pre_fu_53/buf_22_V_U/StreamingMaxPool_udo_ram_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     1.954 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/DoCompute_Loop_1_pro_U0/grp_StreamingMaxPool_Pre_fu_53/buf_22_V_U/StreamingMaxPool_udo_ram_U/q0_reg[0]/Q
                         net (fo=2, routed)           0.102     2.056    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_out_m_buffer_V_V_U/U_fifo_w128_d2_A_ram/q0_reg[1][44]
    SLICE_X42Y12         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_out_m_buffer_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.952     2.159    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_out_m_buffer_V_V_U/U_fifo_w128_d2_A_ram/ap_clk
    SLICE_X42Y12         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_out_m_buffer_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][44]/C
                         clock pessimism             -0.167     1.992    
    SLICE_X42Y12         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.054     2.046    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_out_m_buffer_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][44]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/DoCompute_Loop_1_pro_U0/grp_StreamingMaxPool_Pre_fu_53/buf_7_V_U/StreamingMaxPool_udo_ram_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_out_m_buffer_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.038ns (50.000%)  route 0.038ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.002ns (routing 0.316ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.356ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.002     1.113    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/DoCompute_Loop_1_pro_U0/grp_StreamingMaxPool_Pre_fu_53/buf_7_V_U/StreamingMaxPool_udo_ram_U/ap_clk
    SLICE_X43Y13         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/DoCompute_Loop_1_pro_U0/grp_StreamingMaxPool_Pre_fu_53/buf_7_V_U/StreamingMaxPool_udo_ram_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.151 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/DoCompute_Loop_1_pro_U0/grp_StreamingMaxPool_Pre_fu_53/buf_7_V_U/StreamingMaxPool_udo_ram_U/q0_reg[0]/Q
                         net (fo=2, routed)           0.038     1.189    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_out_m_buffer_V_V_U/U_fifo_w128_d2_A_ram/q0_reg[1][14]
    SLICE_X43Y12         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_out_m_buffer_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.133     1.271    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_out_m_buffer_V_V_U/U_fifo_w128_d2_A_ram/ap_clk
    SLICE_X43Y12         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_out_m_buffer_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][14]/C
                         clock pessimism             -0.139     1.132    
    SLICE_X43Y12         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.179    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_out_m_buffer_V_V_U/U_fifo_w128_d2_A_ram/SRL_SIG_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/DoCompute_Loop_2_pro_U0/grp_StreamingMaxPool_Pre_1_fu_53/buf_75_V_U/StreamingMaxPool_bJp_ram_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_out_m_buffer_V_V_1_U/U_fifo_w256_d2_A_ram/SRL_SIG_reg[0][150]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.070ns (46.667%)  route 0.080ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      1.685ns (routing 0.558ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.616ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.685     1.852    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/DoCompute_Loop_2_pro_U0/grp_StreamingMaxPool_Pre_1_fu_53/buf_75_V_U/StreamingMaxPool_bJp_ram_U/ap_clk
    SLICE_X37Y167        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/DoCompute_Loop_2_pro_U0/grp_StreamingMaxPool_Pre_1_fu_53/buf_75_V_U/StreamingMaxPool_bJp_ram_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     1.922 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/DoCompute_Loop_2_pro_U0/grp_StreamingMaxPool_Pre_1_fu_53/buf_75_V_U/StreamingMaxPool_bJp_ram_U/q0_reg[0]/Q
                         net (fo=2, routed)           0.080     2.002    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_out_m_buffer_V_V_1_U/U_fifo_w256_d2_A_ram/D[150]
    SLICE_X36Y167        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_out_m_buffer_V_V_1_U/U_fifo_w256_d2_A_ram/SRL_SIG_reg[0][150]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.895     2.102    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_out_m_buffer_V_V_1_U/U_fifo_w256_d2_A_ram/ap_clk
    SLICE_X36Y167        FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_out_m_buffer_V_V_1_U/U_fifo_w256_d2_A_ram/SRL_SIG_reg[0][150]/C
                         clock pessimism             -0.166     1.936    
    SLICE_X36Y167        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     1.991    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_out_m_buffer_V_V_1_U/U_fifo_w256_d2_A_ram/SRL_SIG_reg[0][150]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.070ns (28.112%)  route 0.179ns (71.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.517ns (routing 0.558ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.616ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.517     1.684    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_aclk
    SLICE_X7Y40          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.754 r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[1]/Q
                         net (fo=3, routed)           0.179     1.933    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/DIA1
    SLICE_X9Y42          RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.811     2.018    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X9Y42          RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.157     1.861    
    SLICE_X9Y42          RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.061     1.922    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.069ns (29.487%)  route 0.165ns (70.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.523ns (routing 0.558ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.616ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.523     1.690    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X5Y24          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     1.759 r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][2]/Q
                         net (fo=1, routed)           0.165     1.924    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIC0
    SLICE_X4Y21          RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.781     1.988    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X4Y21          RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.157     1.831    
    SLICE_X4Y21          RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.082     1.913    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][9][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.072ns (31.034%)  route 0.160ns (68.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.518ns (routing 0.558ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.616ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.518     1.685    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X6Y24          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][9][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.757 r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][9][userdata][4]/Q
                         net (fo=1, routed)           0.160     1.917    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIC0
    SLICE_X4Y26          RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.774     1.981    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X4Y26          RAMD32                                       r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC/CLK
                         clock pessimism             -0.157     1.824    
    SLICE_X4Y26          RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.082     1.906    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1046]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.069ns (38.333%)  route 0.111ns (61.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.513ns (routing 0.558ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.616ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.513     1.680    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_write/ap_clk
    SLICE_X7Y22          FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.749 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[21]/Q
                         net (fo=2, routed)           0.111     1.860    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/D[22]
    SLICE_X6Y23          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1046]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.744     1.951    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X6Y23          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1046]/C
                         clock pessimism             -0.157     1.794    
    SLICE_X6Y23          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     1.849    PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1046]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_2_U0/BBJ_u96_cnvW2A2_mg8j_U456/BBJ_u96_cnvW2A2_mg8j_MulnS_0_U/buff2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_2_U0/totalIters_reg_182_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.071ns (39.665%)  route 0.108ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.695ns (routing 0.558ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.616ns, distribution 1.319ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     0.140    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.695     1.862    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_2_U0/BBJ_u96_cnvW2A2_mg8j_U456/BBJ_u96_cnvW2A2_mg8j_MulnS_0_U/ap_clk
    SLICE_X44Y34         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_2_U0/BBJ_u96_cnvW2A2_mg8j_U456/BBJ_u96_cnvW2A2_mg8j_MulnS_0_U/buff2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.933 r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_2_U0/BBJ_u96_cnvW2A2_mg8j_U456/BBJ_u96_cnvW2A2_mg8j_MulnS_0_U/buff2_reg[12]/Q
                         net (fo=1, routed)           0.108     2.041    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_2_U0/BBJ_u96_cnvW2A2_mg8j_MulnS_0_U/buff2_reg__1[12]
    SLICE_X46Y33         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_2_U0/totalIters_reg_182_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.935     2.142    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_2_U0/ap_clk
    SLICE_X46Y33         FDRE                                         r  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_2_U0/totalIters_reg_182_reg[12]/C
                         clock pessimism             -0.167     1.975    
    SLICE_X46Y33         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     2.030    BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_2_U0/totalIters_reg_182_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         3.333       0.330      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         3.333       0.330      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         3.333       0.330      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X1Y3   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/out_V_offset_c_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB36_X1Y3   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/out_V_offset_c_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB36_X1Y2   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB36_X1Y2   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_hostmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB18_X5Y44  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inputBuf_0_V_U/ConvolutionInputGbCo_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         3.333       1.594      RAMB18_X5Y44  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inputBuf_0_V_U/ConvolutionInputGbCo_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         3.333       1.594      RAMB18_X5Y10  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/inputBuf_0_V_U/ConvolutionInputGbxn_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X9Y58   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_64_127_7_13/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X9Y58   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_64_127_7_13/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X9Y58   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_64_127_7_13/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X9Y58   BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_64_127_7_13/RAMD/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         1.666       0.164      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         1.667       0.165      PS8_X0Y0      PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X14Y58  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_64_127_14_20/RAMG/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X14Y58  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_64_127_14_20/RAMH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X16Y45  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_11_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_14_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         1.666       1.093      SLICE_X16Y45  BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights1_m_weights_V_11_U/BBJ_u96_cnvW2A2_weMU_ram_U/ram_reg_0_63_14_20/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        2.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.245ns (24.209%)  route 0.767ns (75.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 5.019 - 3.333 ) 
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.616ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.558ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.735     1.942    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.040 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.307     2.347    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y33          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     2.494 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.460     2.954    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y32          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.519     5.019    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y32          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.157     5.176    
                         clock uncertainty           -0.124     5.052    
    SLICE_X9Y32          FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072     4.980    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.980    
                         arrival time                          -2.954    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.245ns (24.257%)  route 0.765ns (75.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 5.019 - 3.333 ) 
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.616ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.558ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.735     1.942    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.040 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.307     2.347    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y33          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     2.494 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.458     2.952    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X9Y32          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.519     5.019    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y32          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.157     5.176    
                         clock uncertainty           -0.124     5.052    
    SLICE_X9Y32          FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072     4.980    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.980    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.245ns (24.257%)  route 0.765ns (75.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 5.019 - 3.333 ) 
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.616ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.558ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.735     1.942    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.040 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.307     2.347    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y33          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     2.494 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.458     2.952    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X9Y32          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.519     5.019    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y32          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.157     5.176    
                         clock uncertainty           -0.124     5.052    
    SLICE_X9Y32          FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072     4.980    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.980    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.245ns (24.257%)  route 0.765ns (75.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 5.019 - 3.333 ) 
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.616ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.558ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.735     1.942    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.040 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.307     2.347    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y33          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     2.494 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.458     2.952    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y32          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.519     5.019    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y32          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.157     5.176    
                         clock uncertainty           -0.124     5.052    
    SLICE_X9Y32          FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072     4.980    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.980    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.245ns (24.257%)  route 0.765ns (75.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 5.019 - 3.333 ) 
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.616ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.558ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.735     1.942    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.040 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.307     2.347    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y33          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     2.494 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.458     2.952    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y32          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.519     5.019    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y32          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.157     5.176    
                         clock uncertainty           -0.124     5.052    
    SLICE_X9Y32          FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.072     4.980    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.980    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.245ns (24.257%)  route 0.765ns (75.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 5.019 - 3.333 ) 
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.616ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.558ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.735     1.942    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.040 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.307     2.347    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y33          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     2.494 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.458     2.952    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y32          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.519     5.019    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y32          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.157     5.176    
                         clock uncertainty           -0.124     5.052    
    SLICE_X9Y32          FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072     4.980    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.980    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.245ns (24.257%)  route 0.765ns (75.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 5.019 - 3.333 ) 
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.616ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.558ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.735     1.942    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.040 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.307     2.347    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y33          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     2.494 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.458     2.952    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y32          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.519     5.019    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y32          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.157     5.176    
                         clock uncertainty           -0.124     5.052    
    SLICE_X9Y32          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072     4.980    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.980    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.245ns (24.623%)  route 0.750ns (75.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 5.010 - 3.333 ) 
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.616ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.558ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.735     1.942    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.040 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.307     2.347    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y33          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     2.494 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.443     2.937    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X10Y32         FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.510     5.010    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y32         FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.157     5.167    
                         clock uncertainty           -0.124     5.043    
    SLICE_X10Y32         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.072     4.971    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.971    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.245ns (24.598%)  route 0.751ns (75.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 5.012 - 3.333 ) 
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.616ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.558ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.735     1.942    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.040 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.307     2.347    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y33          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     2.494 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.444     2.938    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y31          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.512     5.012    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y31          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.157     5.169    
                         clock uncertainty           -0.124     5.045    
    SLICE_X9Y31          FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072     4.973    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          4.973    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_2 rise@3.333ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.245ns (24.598%)  route 0.751ns (75.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 5.012 - 3.333 ) 
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.616ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.558ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.178     0.178    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.735     1.942    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y34          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.040 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.307     2.347    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y33          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     2.494 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.444     2.938    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y31          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.140     3.473    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     3.500 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.512     5.012    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y31          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.157     5.169    
                         clock uncertainty           -0.124     5.045    
    SLICE_X9Y31          FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072     4.973    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          4.973    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  2.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.079ns (41.361%)  route 0.112ns (58.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.880ns (routing 0.316ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.356ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       0.880     0.991    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y34          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.030 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.029     1.059    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X6Y34          LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.099 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.083     1.182    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y34          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.008     1.146    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y34          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.137     1.009    
    SLICE_X5Y34          FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     0.989    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.079ns (41.361%)  route 0.112ns (58.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.880ns (routing 0.316ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.356ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       0.880     0.991    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y34          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.030 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.029     1.059    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X6Y34          LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.099 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.083     1.182    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y34          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.008     1.146    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y34          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.137     1.009    
    SLICE_X5Y34          FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.989    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.079ns (41.361%)  route 0.112ns (58.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.880ns (routing 0.316ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.356ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       0.880     0.991    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y34          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.030 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.029     1.059    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X6Y34          LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.099 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.083     1.182    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y34          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.008     1.146    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y34          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.137     1.009    
    SLICE_X5Y34          FDPE (Remov_BFF_SLICEM_C_PRE)
                                                     -0.020     0.989    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.079ns (41.361%)  route 0.112ns (58.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.880ns (routing 0.316ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.356ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       0.880     0.991    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y34          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.030 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.029     1.059    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X6Y34          LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.099 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.083     1.182    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y34          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.008     1.146    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y34          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.137     1.009    
    SLICE_X5Y34          FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     0.989    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.079ns (41.361%)  route 0.112ns (58.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.880ns (routing 0.316ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.356ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       0.880     0.991    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y34          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.030 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.029     1.059    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X6Y34          LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.099 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.083     1.182    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y34          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.008     1.146    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y34          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.137     1.009    
    SLICE_X5Y34          FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     0.989    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.079ns (41.361%)  route 0.112ns (58.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.880ns (routing 0.316ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.356ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       0.880     0.991    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y34          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.030 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.029     1.059    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X6Y34          LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.099 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.083     1.182    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y34          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.008     1.146    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y34          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.137     1.009    
    SLICE_X5Y34          FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     0.989    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.079ns (41.579%)  route 0.111ns (58.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.880ns (routing 0.316ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.356ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       0.880     0.991    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y34          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.030 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.029     1.059    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X6Y34          LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.099 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.082     1.181    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y34          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.007     1.145    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y34          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.137     1.008    
    SLICE_X5Y34          FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     0.988    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.079ns (41.579%)  route 0.111ns (58.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.880ns (routing 0.316ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.356ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       0.880     0.991    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y34          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.030 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.029     1.059    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X6Y34          LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     1.099 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.082     1.181    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y34          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.007     1.145    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y34          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.137     1.008    
    SLICE_X5Y34          FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     0.988    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.061ns (29.612%)  route 0.145ns (70.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.877ns (routing 0.316ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.356ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       0.877     0.988    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y34          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.027 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.049     1.076    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y33          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     1.098 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.194    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X8Y32          FDCE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.004     1.142    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y32          FDCE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.132     1.010    
    SLICE_X8Y32          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     0.990    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_2  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_2 rise@0.000ns - clk_pl_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.061ns (29.612%)  route 0.145ns (70.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.877ns (routing 0.316ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.356ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.094     0.094    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       0.877     0.988    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y34          FDRE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.027 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.049     1.076    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y33          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     1.098 f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.194    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X8Y32          FDPE                                         f  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_2 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]
                         net (fo=1, routed)           0.120     0.120    PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=55478, routed)       1.000     1.138    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y32          FDPE                                         r  PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.132     1.006    
    SLICE_X8Y32          FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     0.986    PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.208    





