Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,450
design__inferred_latch__count,0
design__instance__count,193
design__instance__area,2051.68
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00007321419980144128
power__switching__total,0.000050434777222108096
power__leakage__total,3.2391636040074445E-9
power__total,0.0001236522221006453
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.23338454052142069
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2011132151071604
timing__hold__ws__corner:nom_tt_025C_1v80,0.4879520259294815
timing__setup__ws__corner:nom_tt_025C_1v80,9.156352379913
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.487952
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,19.310862
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.252447569993735
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.20108684730957982
timing__hold__ws__corner:nom_ss_100C_1v60,1.0542930160641504
timing__setup__ws__corner:nom_ss_100C_1v60,8.555210115819579
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.067944
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,18.739141
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.22493925414548963
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.20113405954503724
timing__hold__ws__corner:nom_ff_n40C_1v95,0.3323741931315162
timing__setup__ws__corner:nom_ff_n40C_1v95,9.326760072692965
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.351196
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,19.492891
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.23129604441958038
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.20073678010222712
timing__hold__ws__corner:min_tt_025C_1v80,0.488728515934865
timing__setup__ws__corner:min_tt_025C_1v80,9.161205386935494
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.488729
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,19.313492
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2495452526362524
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2007186001996847
timing__hold__ws__corner:min_ss_100C_1v60,1.0423338043269612
timing__setup__ws__corner:min_ss_100C_1v60,8.56165829132897
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.069112
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,18.744865
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.22315346035987435
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.20075117136859083
timing__hold__ws__corner:min_ff_n40C_1v95,0.3288916176938025
timing__setup__ws__corner:min_ff_n40C_1v95,9.32880288311605
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.349743
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,19.495022
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.23735894477295327
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.20227606273604037
timing__hold__ws__corner:max_tt_025C_1v80,0.4895276544905914
timing__setup__ws__corner:max_tt_025C_1v80,9.14695367560992
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.489528
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,19.308249
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2575515429380432
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.20222488145315765
timing__hold__ws__corner:max_ss_100C_1v60,1.0685720388769029
timing__setup__ws__corner:max_ss_100C_1v60,8.543630045256023
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.070385
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,18.733824
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.22851889083387633
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.20231646097749145
timing__hold__ws__corner:max_ff_n40C_1v95,0.3361495066335273
timing__setup__ws__corner:max_ff_n40C_1v95,9.322367142104888
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.353639
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,19.491022
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.22315346035987435
clock__skew__worst_setup,0.2007186001996847
timing__hold__ws,0.3288916176938025
timing__setup__ws,8.543630045256023
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.349743
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.733824
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 50.0 74.0
design__core__bbox,3.22 5.44 46.92 70.72
design__io,51
design__die__area,3700
design__core__area,2852.74
design__instance__count__stdcell,192
design__instance__area__stdcell,2015.68
design__instance__count__macros,1
design__instance__area__macros,36
design__instance__utilization,0.719198
design__instance__utilization__stdcell,0.71561
design__instance__count__class:macro,1
design__instance__count__class:buffer,5
design__instance__count__class:inverter,15
design__instance__count__class:sequential_cell,31
design__instance__count__class:multi_input_combinational_cell,32
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,231
design__instance__count__class:tap_cell,38
design__power_grid_violation__count__net:vssd,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vccd,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,3533.49
design__violations,0
design__instance__count__class:timing_repair_buffer,71
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,28
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,194
route__net__special,4
route__drc_errors__iter:1,78
route__wirelength__iter:1,3704
route__drc_errors__iter:2,67
route__wirelength__iter:2,3676
route__drc_errors__iter:3,34
route__wirelength__iter:3,3664
route__drc_errors__iter:4,12
route__wirelength__iter:4,3660
route__drc_errors__iter:5,8
route__wirelength__iter:5,3657
route__drc_errors__iter:6,7
route__wirelength__iter:6,3655
route__drc_errors__iter:7,7
route__wirelength__iter:7,3655
route__drc_errors__iter:8,7
route__wirelength__iter:8,3660
route__drc_errors__iter:9,7
route__wirelength__iter:9,3657
route__drc_errors__iter:10,7
route__wirelength__iter:10,3657
route__drc_errors__iter:11,7
route__wirelength__iter:11,3657
route__drc_errors__iter:12,7
route__wirelength__iter:12,3658
route__drc_errors__iter:13,7
route__wirelength__iter:13,3658
route__drc_errors__iter:14,7
route__wirelength__iter:14,3658
route__drc_errors__iter:15,7
route__wirelength__iter:15,3658
route__drc_errors__iter:16,7
route__wirelength__iter:16,3657
route__drc_errors__iter:17,7
route__wirelength__iter:17,3657
route__drc_errors__iter:18,7
route__wirelength__iter:18,3639
route__drc_errors__iter:19,7
route__wirelength__iter:19,3641
route__drc_errors__iter:20,7
route__wirelength__iter:20,3639
route__drc_errors__iter:21,7
route__wirelength__iter:21,3639
route__drc_errors__iter:22,7
route__wirelength__iter:22,3639
route__drc_errors__iter:23,7
route__wirelength__iter:23,3642
route__drc_errors__iter:24,4
route__wirelength__iter:24,3638
route__drc_errors__iter:25,4
route__wirelength__iter:25,3638
route__drc_errors__iter:26,8
route__wirelength__iter:26,3614
route__drc_errors__iter:27,3
route__wirelength__iter:27,3613
route__drc_errors__iter:28,3
route__wirelength__iter:28,3613
route__drc_errors__iter:29,3
route__wirelength__iter:29,3613
route__drc_errors__iter:30,3
route__wirelength__iter:30,3613
route__drc_errors__iter:31,0
route__wirelength__iter:31,3610
route__drc_errors,0
route__wirelength,3610
route__vias,872
route__vias__singlecut,872
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,179.67
timing__unannotated_net__count__corner:nom_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,18
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,18
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,18
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,18
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__average__net:vccd__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:vccd__corner:nom_tt_025C_1v80,0.0000263766
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssd__corner:nom_tt_025C_1v80,0.0000304188
design_powergrid__drop__average__net:vssd__corner:nom_tt_025C_1v80,0.00000322615
design_powergrid__drop__worst__net:vssd__corner:nom_tt_025C_1v80,0.0000304188
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst,0
design_powergrid__voltage__worst__net:vccd,1.79997
design_powergrid__drop__worst,0.0000304188
design_powergrid__drop__worst__net:vccd,0.0000263766
design_powergrid__voltage__worst__net:vccd1,1.8
design_powergrid__drop__worst__net:vccd1,0
design_powergrid__voltage__worst__net:vssd,0.0000304188
design_powergrid__drop__worst__net:vssd,0.0000304188
design_powergrid__voltage__worst__net:vssd1,0
design_powergrid__drop__worst__net:vssd1,0
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000340999999999999996215809157373843873983787489123642444610595703125
ir__drop__worst,0.00002640000000000000134644899396629824650517548434436321258544921875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
