INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Carlos/Z80/Z80.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Carlos/Z80/Z80.srcs/sources_1/new/REGALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Carlos/Z80/Z80.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Carlos/Z80/Z80.srcs/sim_1/new/RALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RALU_TB
