-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "11/12/2023 15:05:37"

-- 
-- Device: Altera EP4CGX22CF19C6 Package FBGA324
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIV.CYCLONEIV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Memory256_16bits IS
    PORT (
	addr : IN std_logic_vector(7 DOWNTO 0);
	Din : IN std_logic_vector(15 DOWNTO 0);
	clk : IN std_logic;
	en : IN std_logic;
	Dout : OUT std_logic_vector(15 DOWNTO 0)
	);
END Memory256_16bits;

-- Design Ports Information
-- Dout[0]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Dout[1]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Dout[2]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Dout[3]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Dout[4]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Dout[5]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Dout[6]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Dout[7]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Dout[8]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Dout[9]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Dout[10]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Dout[11]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Dout[12]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Dout[13]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Dout[14]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Dout[15]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr[7]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr[5]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr[0]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr[4]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr[3]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- addr[6]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Din[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- en	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Din[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Din[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Din[3]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Din[4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Din[5]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Din[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Din[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Din[8]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Din[9]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Din[10]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Din[11]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Din[12]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Din[13]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Din[14]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Din[15]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Memory256_16bits IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_addr : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_Din : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_clk : std_logic;
SIGNAL ww_en : std_logic;
SIGNAL ww_Dout : std_logic_vector(15 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Dout[0]~output_o\ : std_logic;
SIGNAL \Dout[1]~output_o\ : std_logic;
SIGNAL \Dout[2]~output_o\ : std_logic;
SIGNAL \Dout[3]~output_o\ : std_logic;
SIGNAL \Dout[4]~output_o\ : std_logic;
SIGNAL \Dout[5]~output_o\ : std_logic;
SIGNAL \Dout[6]~output_o\ : std_logic;
SIGNAL \Dout[7]~output_o\ : std_logic;
SIGNAL \Dout[8]~output_o\ : std_logic;
SIGNAL \Dout[9]~output_o\ : std_logic;
SIGNAL \Dout[10]~output_o\ : std_logic;
SIGNAL \Dout[11]~output_o\ : std_logic;
SIGNAL \Dout[12]~output_o\ : std_logic;
SIGNAL \Dout[13]~output_o\ : std_logic;
SIGNAL \Dout[14]~output_o\ : std_logic;
SIGNAL \Dout[15]~output_o\ : std_logic;
SIGNAL \addr[5]~input_o\ : std_logic;
SIGNAL \addr[4]~input_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \Din[0]~input_o\ : std_logic;
SIGNAL \addr[3]~input_o\ : std_logic;
SIGNAL \addr[0]~input_o\ : std_logic;
SIGNAL \addr[2]~input_o\ : std_logic;
SIGNAL \addr[1]~input_o\ : std_logic;
SIGNAL \M00|Decoder0~7_combout\ : std_logic;
SIGNAL \addr[6]~input_o\ : std_logic;
SIGNAL \addr[7]~input_o\ : std_logic;
SIGNAL \en~input_o\ : std_logic;
SIGNAL \D0|Dout[4]~2_combout\ : std_logic;
SIGNAL \M40|Mem[23][0]~24_combout\ : std_logic;
SIGNAL \M40|Mem[23][0]~q\ : std_logic;
SIGNAL \M00|Decoder0~15_combout\ : std_logic;
SIGNAL \M40|Mem[31][0]~27_combout\ : std_logic;
SIGNAL \M40|Mem[31][0]~q\ : std_logic;
SIGNAL \M40|Mem[15][0]~25_combout\ : std_logic;
SIGNAL \M40|Mem[15][0]~q\ : std_logic;
SIGNAL \M40|Mem[7][0]~26_combout\ : std_logic;
SIGNAL \M40|Mem[7][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~75_combout\ : std_logic;
SIGNAL \Mu0|Mux15~76_combout\ : std_logic;
SIGNAL \M00|Decoder0~11_combout\ : std_logic;
SIGNAL \M40|Mem[19][0]~28_combout\ : std_logic;
SIGNAL \M40|Mem[19][0]~q\ : std_logic;
SIGNAL \M40|Mem[3][0]~30_combout\ : std_logic;
SIGNAL \M40|Mem[3][0]~q\ : std_logic;
SIGNAL \M00|Decoder0~3_combout\ : std_logic;
SIGNAL \M40|Mem[11][0]~29_combout\ : std_logic;
SIGNAL \M40|Mem[11][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~77_combout\ : std_logic;
SIGNAL \M40|Mem[27][0]~31_combout\ : std_logic;
SIGNAL \M40|Mem[27][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~78_combout\ : std_logic;
SIGNAL \Mu0|Mux15~79_combout\ : std_logic;
SIGNAL \D0|Dout[5]~3_combout\ : std_logic;
SIGNAL \M50|Mem[23][0]~28_combout\ : std_logic;
SIGNAL \M50|Mem[23][0]~q\ : std_logic;
SIGNAL \M50|Mem[31][0]~31_combout\ : std_logic;
SIGNAL \M50|Mem[31][0]~q\ : std_logic;
SIGNAL \M50|Mem[7][0]~30_combout\ : std_logic;
SIGNAL \M50|Mem[7][0]~q\ : std_logic;
SIGNAL \M50|Mem[15][0]~29_combout\ : std_logic;
SIGNAL \M50|Mem[15][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~80_combout\ : std_logic;
SIGNAL \Mu0|Mux15~81_combout\ : std_logic;
SIGNAL \M50|Mem[3][0]~26_combout\ : std_logic;
SIGNAL \M50|Mem[3][0]~q\ : std_logic;
SIGNAL \M50|Mem[11][0]~25_combout\ : std_logic;
SIGNAL \M50|Mem[11][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~73_combout\ : std_logic;
SIGNAL \M50|Mem[27][0]~27_combout\ : std_logic;
SIGNAL \M50|Mem[27][0]~q\ : std_logic;
SIGNAL \M50|Mem[19][0]~24_combout\ : std_logic;
SIGNAL \M50|Mem[19][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~74_combout\ : std_logic;
SIGNAL \Mu0|Mux15~82_combout\ : std_logic;
SIGNAL \M00|Decoder0~9_combout\ : std_logic;
SIGNAL \M40|Mem[18][0]~2_combout\ : std_logic;
SIGNAL \M40|Mem[18][0]~q\ : std_logic;
SIGNAL \M00|Decoder0~2_combout\ : std_logic;
SIGNAL \M40|Mem[26][0]~1_combout\ : std_logic;
SIGNAL \M40|Mem[26][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~42_combout\ : std_logic;
SIGNAL \M00|Decoder0~13_combout\ : std_logic;
SIGNAL \M40|Mem[30][0]~3_combout\ : std_logic;
SIGNAL \M40|Mem[30][0]~q\ : std_logic;
SIGNAL \M00|Decoder0~5_combout\ : std_logic;
SIGNAL \M40|Mem[22][0]~0_combout\ : std_logic;
SIGNAL \M40|Mem[22][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~43_combout\ : std_logic;
SIGNAL \M50|Mem[10][0]~0_combout\ : std_logic;
SIGNAL \M50|Mem[10][0]~q\ : std_logic;
SIGNAL \M50|Mem[14][0]~3_combout\ : std_logic;
SIGNAL \M50|Mem[14][0]~q\ : std_logic;
SIGNAL \M50|Mem[6][0]~1_combout\ : std_logic;
SIGNAL \M50|Mem[6][0]~q\ : std_logic;
SIGNAL \M50|Mem[2][0]~2_combout\ : std_logic;
SIGNAL \M50|Mem[2][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~44_combout\ : std_logic;
SIGNAL \Mu0|Mux15~45_combout\ : std_logic;
SIGNAL \M40|Mem[10][0]~4_combout\ : std_logic;
SIGNAL \M40|Mem[10][0]~q\ : std_logic;
SIGNAL \M40|Mem[14][0]~7_combout\ : std_logic;
SIGNAL \M40|Mem[14][0]~q\ : std_logic;
SIGNAL \M40|Mem[2][0]~6_combout\ : std_logic;
SIGNAL \M40|Mem[2][0]~q\ : std_logic;
SIGNAL \M40|Mem[6][0]~5_combout\ : std_logic;
SIGNAL \M40|Mem[6][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~46_combout\ : std_logic;
SIGNAL \Mu0|Mux15~47_combout\ : std_logic;
SIGNAL \Mu0|Mux15~48_combout\ : std_logic;
SIGNAL \M50|Mem[18][0]~6_combout\ : std_logic;
SIGNAL \M50|Mem[18][0]~q\ : std_logic;
SIGNAL \M50|Mem[26][0]~5_combout\ : std_logic;
SIGNAL \M50|Mem[26][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~49_combout\ : std_logic;
SIGNAL \M50|Mem[30][0]~7_combout\ : std_logic;
SIGNAL \M50|Mem[30][0]~q\ : std_logic;
SIGNAL \M50|Mem[22][0]~4_combout\ : std_logic;
SIGNAL \M50|Mem[22][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~50_combout\ : std_logic;
SIGNAL \Mu0|Mux15~51_combout\ : std_logic;
SIGNAL \M00|Decoder0~8_combout\ : std_logic;
SIGNAL \M50|Mem[17][0]~14_combout\ : std_logic;
SIGNAL \M50|Mem[17][0]~q\ : std_logic;
SIGNAL \M00|Decoder0~1_combout\ : std_logic;
SIGNAL \M50|Mem[25][0]~13_combout\ : std_logic;
SIGNAL \M50|Mem[25][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~59_combout\ : std_logic;
SIGNAL \M00|Decoder0~14_combout\ : std_logic;
SIGNAL \M50|Mem[29][0]~15_combout\ : std_logic;
SIGNAL \M50|Mem[29][0]~q\ : std_logic;
SIGNAL \M00|Decoder0~4_combout\ : std_logic;
SIGNAL \M50|Mem[21][0]~12_combout\ : std_logic;
SIGNAL \M50|Mem[21][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~60_combout\ : std_logic;
SIGNAL \M40|Mem[21][0]~8_combout\ : std_logic;
SIGNAL \M40|Mem[21][0]~q\ : std_logic;
SIGNAL \M40|Mem[29][0]~11_combout\ : std_logic;
SIGNAL \M40|Mem[29][0]~q\ : std_logic;
SIGNAL \M40|Mem[25][0]~9_combout\ : std_logic;
SIGNAL \M40|Mem[25][0]~q\ : std_logic;
SIGNAL \M40|Mem[17][0]~10_combout\ : std_logic;
SIGNAL \M40|Mem[17][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~52_combout\ : std_logic;
SIGNAL \Mu0|Mux15~53_combout\ : std_logic;
SIGNAL \M40|Mem[9][0]~12_combout\ : std_logic;
SIGNAL \M40|Mem[9][0]~q\ : std_logic;
SIGNAL \M40|Mem[13][0]~15_combout\ : std_logic;
SIGNAL \M40|Mem[13][0]~q\ : std_logic;
SIGNAL \M40|Mem[5][0]~13_combout\ : std_logic;
SIGNAL \M40|Mem[5][0]~q\ : std_logic;
SIGNAL \M40|Mem[1][0]~14_combout\ : std_logic;
SIGNAL \M40|Mem[1][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~56_combout\ : std_logic;
SIGNAL \Mu0|Mux15~57_combout\ : std_logic;
SIGNAL \M50|Mem[9][0]~8_combout\ : std_logic;
SIGNAL \M50|Mem[9][0]~q\ : std_logic;
SIGNAL \M50|Mem[13][0]~11_combout\ : std_logic;
SIGNAL \M50|Mem[13][0]~q\ : std_logic;
SIGNAL \M50|Mem[1][0]~10_combout\ : std_logic;
SIGNAL \M50|Mem[1][0]~q\ : std_logic;
SIGNAL \M50|Mem[5][0]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[5][0]~9_combout\ : std_logic;
SIGNAL \M50|Mem[5][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~54_combout\ : std_logic;
SIGNAL \Mu0|Mux15~55_combout\ : std_logic;
SIGNAL \Mu0|Mux15~58_combout\ : std_logic;
SIGNAL \Mu0|Mux15~61_combout\ : std_logic;
SIGNAL \M00|Decoder0~0_combout\ : std_logic;
SIGNAL \M40|Mem[24][0]~17_combout\ : std_logic;
SIGNAL \M40|Mem[24][0]~q\ : std_logic;
SIGNAL \M00|Decoder0~10_combout\ : std_logic;
SIGNAL \M40|Mem[16][0]~18_combout\ : std_logic;
SIGNAL \M40|Mem[16][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~62_combout\ : std_logic;
SIGNAL \M00|Decoder0~12_combout\ : std_logic;
SIGNAL \M40|Mem[28][0]~19_combout\ : std_logic;
SIGNAL \M40|Mem[28][0]~q\ : std_logic;
SIGNAL \M00|Decoder0~6_combout\ : std_logic;
SIGNAL \M40|Mem[20][0]~16_combout\ : std_logic;
SIGNAL \M40|Mem[20][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~63_combout\ : std_logic;
SIGNAL \M40|Mem[8][0]~20_combout\ : std_logic;
SIGNAL \M40|Mem[8][0]~q\ : std_logic;
SIGNAL \M40|Mem[12][0]~23_combout\ : std_logic;
SIGNAL \M40|Mem[12][0]~q\ : std_logic;
SIGNAL \M40|Mem[4][0]~21_combout\ : std_logic;
SIGNAL \M40|Mem[4][0]~q\ : std_logic;
SIGNAL \M40|Mem[0][0]~22_combout\ : std_logic;
SIGNAL \M40|Mem[0][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~66_combout\ : std_logic;
SIGNAL \Mu0|Mux15~67_combout\ : std_logic;
SIGNAL \M50|Mem[8][0]~16_combout\ : std_logic;
SIGNAL \M50|Mem[8][0]~q\ : std_logic;
SIGNAL \M50|Mem[12][0]~19_combout\ : std_logic;
SIGNAL \M50|Mem[12][0]~q\ : std_logic;
SIGNAL \M50|Mem[0][0]~18_combout\ : std_logic;
SIGNAL \M50|Mem[0][0]~q\ : std_logic;
SIGNAL \M50|Mem[4][0]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[4][0]~17_combout\ : std_logic;
SIGNAL \M50|Mem[4][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~64_combout\ : std_logic;
SIGNAL \Mu0|Mux15~65_combout\ : std_logic;
SIGNAL \Mu0|Mux15~68_combout\ : std_logic;
SIGNAL \M50|Mem[20][0]~20_combout\ : std_logic;
SIGNAL \M50|Mem[20][0]~q\ : std_logic;
SIGNAL \M50|Mem[28][0]~23_combout\ : std_logic;
SIGNAL \M50|Mem[28][0]~q\ : std_logic;
SIGNAL \M50|Mem[24][0]~21_combout\ : std_logic;
SIGNAL \M50|Mem[24][0]~q\ : std_logic;
SIGNAL \M50|Mem[16][0]~22_combout\ : std_logic;
SIGNAL \M50|Mem[16][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~69_combout\ : std_logic;
SIGNAL \Mu0|Mux15~70_combout\ : std_logic;
SIGNAL \Mu0|Mux15~71_combout\ : std_logic;
SIGNAL \Mu0|Mux15~72_combout\ : std_logic;
SIGNAL \Mu0|Mux15~83_combout\ : std_logic;
SIGNAL \D0|Dout[6]~1_combout\ : std_logic;
SIGNAL \M60|Mem[26][0]~7_combout\ : std_logic;
SIGNAL \M60|Mem[26][0]~q\ : std_logic;
SIGNAL \M60|Mem[27][0]~6_combout\ : std_logic;
SIGNAL \M60|Mem[27][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~7_combout\ : std_logic;
SIGNAL \D0|Dout[7]~0_combout\ : std_logic;
SIGNAL \M70|Mem[27][0]~7_combout\ : std_logic;
SIGNAL \M70|Mem[27][0]~q\ : std_logic;
SIGNAL \M70|Mem[26][0]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[26][0]~6_combout\ : std_logic;
SIGNAL \M70|Mem[26][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~8_combout\ : std_logic;
SIGNAL \M70|Mem[24][0]~0_combout\ : std_logic;
SIGNAL \M70|Mem[24][0]~q\ : std_logic;
SIGNAL \M60|Mem[25][0]~0_combout\ : std_logic;
SIGNAL \M60|Mem[25][0]~q\ : std_logic;
SIGNAL \M60|Mem[24][0]~1_combout\ : std_logic;
SIGNAL \M60|Mem[24][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~0_combout\ : std_logic;
SIGNAL \M70|Mem[25][0]~1_combout\ : std_logic;
SIGNAL \M70|Mem[25][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~1_combout\ : std_logic;
SIGNAL \M60|Mem[11][0]~2_combout\ : std_logic;
SIGNAL \M60|Mem[11][0]~q\ : std_logic;
SIGNAL \M60|Mem[10][0]~3_combout\ : std_logic;
SIGNAL \M60|Mem[10][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~2_combout\ : std_logic;
SIGNAL \M70|Mem[11][0]~3_combout\ : std_logic;
SIGNAL \M70|Mem[11][0]~q\ : std_logic;
SIGNAL \M70|Mem[10][0]~2_combout\ : std_logic;
SIGNAL \M70|Mem[10][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~3_combout\ : std_logic;
SIGNAL \M60|Mem[8][0]~5_combout\ : std_logic;
SIGNAL \M60|Mem[8][0]~q\ : std_logic;
SIGNAL \M60|Mem[9][0]~4_combout\ : std_logic;
SIGNAL \M60|Mem[9][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~4_combout\ : std_logic;
SIGNAL \M70|Mem[9][0]~5_combout\ : std_logic;
SIGNAL \M70|Mem[9][0]~q\ : std_logic;
SIGNAL \M70|Mem[8][0]~4_combout\ : std_logic;
SIGNAL \M70|Mem[8][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~5_combout\ : std_logic;
SIGNAL \Mu0|Mux15~6_combout\ : std_logic;
SIGNAL \Mu0|Mux15~9_combout\ : std_logic;
SIGNAL \M70|Mem[14][0]~25_combout\ : std_logic;
SIGNAL \M70|Mem[14][0]~q\ : std_logic;
SIGNAL \M70|Mem[12][0]~26_combout\ : std_logic;
SIGNAL \M70|Mem[12][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~31_combout\ : std_logic;
SIGNAL \M70|Mem[30][0]~27_combout\ : std_logic;
SIGNAL \M70|Mem[30][0]~q\ : std_logic;
SIGNAL \M70|Mem[28][0]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[28][0]~24_combout\ : std_logic;
SIGNAL \M70|Mem[28][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~32_combout\ : std_logic;
SIGNAL \M70|Mem[29][0]~28_combout\ : std_logic;
SIGNAL \M70|Mem[29][0]~q\ : std_logic;
SIGNAL \M70|Mem[31][0]~31_combout\ : std_logic;
SIGNAL \M70|Mem[31][0]~q\ : std_logic;
SIGNAL \M70|Mem[13][0]~30_combout\ : std_logic;
SIGNAL \M70|Mem[13][0]~q\ : std_logic;
SIGNAL \M70|Mem[15][0]~29_combout\ : std_logic;
SIGNAL \M70|Mem[15][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~38_combout\ : std_logic;
SIGNAL \Mu0|Mux15~39_combout\ : std_logic;
SIGNAL \M60|Mem[14][0]~29_combout\ : std_logic;
SIGNAL \M60|Mem[14][0]~q\ : std_logic;
SIGNAL \M60|Mem[12][0]~30_combout\ : std_logic;
SIGNAL \M60|Mem[12][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~35_combout\ : std_logic;
SIGNAL \M60|Mem[30][0]~31_combout\ : std_logic;
SIGNAL \M60|Mem[30][0]~q\ : std_logic;
SIGNAL \M60|Mem[28][0]~28_combout\ : std_logic;
SIGNAL \M60|Mem[28][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~36_combout\ : std_logic;
SIGNAL \M60|Mem[15][0]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[15][0]~25_combout\ : std_logic;
SIGNAL \M60|Mem[15][0]~q\ : std_logic;
SIGNAL \M60|Mem[13][0]~26_combout\ : std_logic;
SIGNAL \M60|Mem[13][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~33_combout\ : std_logic;
SIGNAL \M60|Mem[31][0]~27_combout\ : std_logic;
SIGNAL \M60|Mem[31][0]~q\ : std_logic;
SIGNAL \M60|Mem[29][0]~24_combout\ : std_logic;
SIGNAL \M60|Mem[29][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~34_combout\ : std_logic;
SIGNAL \Mu0|Mux15~37_combout\ : std_logic;
SIGNAL \Mu0|Mux15~40_combout\ : std_logic;
SIGNAL \M60|Mem[17][0]~16_combout\ : std_logic;
SIGNAL \M60|Mem[17][0]~q\ : std_logic;
SIGNAL \M60|Mem[19][0]~19_combout\ : std_logic;
SIGNAL \M60|Mem[19][0]~q\ : std_logic;
SIGNAL \M60|Mem[16][0]~18_combout\ : std_logic;
SIGNAL \M60|Mem[16][0]~q\ : std_logic;
SIGNAL \M60|Mem[18][0]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[18][0]~17_combout\ : std_logic;
SIGNAL \M60|Mem[18][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~20_combout\ : std_logic;
SIGNAL \Mu0|Mux15~21_combout\ : std_logic;
SIGNAL \M70|Mem[18][0]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[18][0]~20_combout\ : std_logic;
SIGNAL \M70|Mem[18][0]~q\ : std_logic;
SIGNAL \M70|Mem[19][0]~23_combout\ : std_logic;
SIGNAL \M70|Mem[19][0]~q\ : std_logic;
SIGNAL \M70|Mem[16][0]~22_combout\ : std_logic;
SIGNAL \M70|Mem[16][0]~q\ : std_logic;
SIGNAL \M70|Mem[17][0]~21_combout\ : std_logic;
SIGNAL \M70|Mem[17][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~27_combout\ : std_logic;
SIGNAL \Mu0|Mux15~28_combout\ : std_logic;
SIGNAL \M70|Mem[2][0]~16_combout\ : std_logic;
SIGNAL \M70|Mem[2][0]~q\ : std_logic;
SIGNAL \M70|Mem[3][0]~19_combout\ : std_logic;
SIGNAL \M70|Mem[3][0]~q\ : std_logic;
SIGNAL \M70|Mem[0][0]~18_combout\ : std_logic;
SIGNAL \M70|Mem[0][0]~q\ : std_logic;
SIGNAL \M70|Mem[1][0]~17_combout\ : std_logic;
SIGNAL \M70|Mem[1][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~22_combout\ : std_logic;
SIGNAL \Mu0|Mux15~23_combout\ : std_logic;
SIGNAL \M60|Mem[1][0]~20_combout\ : std_logic;
SIGNAL \M60|Mem[1][0]~q\ : std_logic;
SIGNAL \M60|Mem[3][0]~23_combout\ : std_logic;
SIGNAL \M60|Mem[3][0]~q\ : std_logic;
SIGNAL \M60|Mem[2][0]~21_combout\ : std_logic;
SIGNAL \M60|Mem[2][0]~q\ : std_logic;
SIGNAL \M60|Mem[0][0]~22_combout\ : std_logic;
SIGNAL \M60|Mem[0][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~24_combout\ : std_logic;
SIGNAL \Mu0|Mux15~25_combout\ : std_logic;
SIGNAL \Mu0|Mux15~26_combout\ : std_logic;
SIGNAL \Mu0|Mux15~29_combout\ : std_logic;
SIGNAL \M70|Mem[20][0]~14_combout\ : std_logic;
SIGNAL \M70|Mem[20][0]~q\ : std_logic;
SIGNAL \M70|Mem[21][0]~13_combout\ : std_logic;
SIGNAL \M70|Mem[21][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~17_combout\ : std_logic;
SIGNAL \M70|Mem[23][0]~15_combout\ : std_logic;
SIGNAL \M70|Mem[23][0]~q\ : std_logic;
SIGNAL \M70|Mem[22][0]~12_combout\ : std_logic;
SIGNAL \M70|Mem[22][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~18_combout\ : std_logic;
SIGNAL \M60|Mem[4][0]~14_combout\ : std_logic;
SIGNAL \M60|Mem[4][0]~q\ : std_logic;
SIGNAL \M60|Mem[6][0]~13_combout\ : std_logic;
SIGNAL \M60|Mem[6][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~14_combout\ : std_logic;
SIGNAL \M60|Mem[7][0]~15_combout\ : std_logic;
SIGNAL \M60|Mem[7][0]~q\ : std_logic;
SIGNAL \M60|Mem[5][0]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[5][0]~12_combout\ : std_logic;
SIGNAL \M60|Mem[5][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~15_combout\ : std_logic;
SIGNAL \M70|Mem[5][0]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[5][0]~9_combout\ : std_logic;
SIGNAL \M70|Mem[5][0]~q\ : std_logic;
SIGNAL \M70|Mem[4][0]~10_combout\ : std_logic;
SIGNAL \M70|Mem[4][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~12_combout\ : std_logic;
SIGNAL \M70|Mem[7][0]~11_combout\ : std_logic;
SIGNAL \M70|Mem[7][0]~q\ : std_logic;
SIGNAL \M70|Mem[6][0]~8_combout\ : std_logic;
SIGNAL \M70|Mem[6][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~13_combout\ : std_logic;
SIGNAL \Mu0|Mux15~16_combout\ : std_logic;
SIGNAL \M60|Mem[22][0]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[22][0]~9_combout\ : std_logic;
SIGNAL \M60|Mem[22][0]~q\ : std_logic;
SIGNAL \M60|Mem[20][0]~10_combout\ : std_logic;
SIGNAL \M60|Mem[20][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~10_combout\ : std_logic;
SIGNAL \M60|Mem[21][0]~8_combout\ : std_logic;
SIGNAL \M60|Mem[21][0]~q\ : std_logic;
SIGNAL \M60|Mem[23][0]~11_combout\ : std_logic;
SIGNAL \M60|Mem[23][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~11_combout\ : std_logic;
SIGNAL \Mu0|Mux15~19_combout\ : std_logic;
SIGNAL \Mu0|Mux15~30_combout\ : std_logic;
SIGNAL \Mu0|Mux15~41_combout\ : std_logic;
SIGNAL \Mu0|Mux15~84_combout\ : std_logic;
SIGNAL \D0|Dout[3]~5_combout\ : std_logic;
SIGNAL \M30|Mem[13][0]~12_combout\ : std_logic;
SIGNAL \M30|Mem[13][0]~q\ : std_logic;
SIGNAL \M30|Mem[15][0]~15_combout\ : std_logic;
SIGNAL \M30|Mem[15][0]~q\ : std_logic;
SIGNAL \M30|Mem[12][0]~14_combout\ : std_logic;
SIGNAL \M30|Mem[12][0]~q\ : std_logic;
SIGNAL \M30|Mem[14][0]~13_combout\ : std_logic;
SIGNAL \M30|Mem[14][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~92_combout\ : std_logic;
SIGNAL \Mu0|Mux15~93_combout\ : std_logic;
SIGNAL \M30|Mem[10][0]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[10][0]~0_combout\ : std_logic;
SIGNAL \M30|Mem[10][0]~q\ : std_logic;
SIGNAL \M30|Mem[11][0]~3_combout\ : std_logic;
SIGNAL \M30|Mem[11][0]~q\ : std_logic;
SIGNAL \M30|Mem[8][0]~2_combout\ : std_logic;
SIGNAL \M30|Mem[8][0]~q\ : std_logic;
SIGNAL \M30|Mem[9][0]~1_combout\ : std_logic;
SIGNAL \M30|Mem[9][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~85_combout\ : std_logic;
SIGNAL \Mu0|Mux15~86_combout\ : std_logic;
SIGNAL \M30|Mem[2][0]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[2][0]~8_combout\ : std_logic;
SIGNAL \M30|Mem[2][0]~q\ : std_logic;
SIGNAL \M30|Mem[0][0]~10_combout\ : std_logic;
SIGNAL \M30|Mem[0][0]~q\ : std_logic;
SIGNAL \M30|Mem[1][0]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[1][0]~9_combout\ : std_logic;
SIGNAL \M30|Mem[1][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~89_combout\ : std_logic;
SIGNAL \M30|Mem[3][0]~11_combout\ : std_logic;
SIGNAL \M30|Mem[3][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~90_combout\ : std_logic;
SIGNAL \M30|Mem[4][0]~6_combout\ : std_logic;
SIGNAL \M30|Mem[4][0]~q\ : std_logic;
SIGNAL \M30|Mem[6][0]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[6][0]~5_combout\ : std_logic;
SIGNAL \M30|Mem[6][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~87_combout\ : std_logic;
SIGNAL \M30|Mem[7][0]~7_combout\ : std_logic;
SIGNAL \M30|Mem[7][0]~q\ : std_logic;
SIGNAL \M30|Mem[5][0]~4_combout\ : std_logic;
SIGNAL \M30|Mem[5][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~88_combout\ : std_logic;
SIGNAL \Mu0|Mux15~91_combout\ : std_logic;
SIGNAL \Mu0|Mux15~94_combout\ : std_logic;
SIGNAL \Mu0|Mux14~1_combout\ : std_logic;
SIGNAL \D0|Dout[0]~6_combout\ : std_logic;
SIGNAL \M00|Mem[15][0]~31_combout\ : std_logic;
SIGNAL \M00|Mem[15][0]~q\ : std_logic;
SIGNAL \M00|Mem[31][0]~30_combout\ : std_logic;
SIGNAL \M00|Mem[31][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~133_combout\ : std_logic;
SIGNAL \D0|Dout[1]~7_combout\ : std_logic;
SIGNAL \M10|Mem[15][0]~30_combout\ : std_logic;
SIGNAL \M10|Mem[15][0]~q\ : std_logic;
SIGNAL \M10|Mem[31][0]~31_combout\ : std_logic;
SIGNAL \M10|Mem[31][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~134_combout\ : std_logic;
SIGNAL \M00|Mem[27][0]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[27][0]~26_combout\ : std_logic;
SIGNAL \M00|Mem[27][0]~q\ : std_logic;
SIGNAL \M10|Mem[27][0]~27_combout\ : std_logic;
SIGNAL \M10|Mem[27][0]~q\ : std_logic;
SIGNAL \M10|Mem[11][0]~26_combout\ : std_logic;
SIGNAL \M10|Mem[11][0]~q\ : std_logic;
SIGNAL \M00|Mem[11][0]~27_combout\ : std_logic;
SIGNAL \M00|Mem[11][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~128_combout\ : std_logic;
SIGNAL \Mu0|Mux15~129_combout\ : std_logic;
SIGNAL \M00|Mem[3][0]~29_combout\ : std_logic;
SIGNAL \M00|Mem[3][0]~q\ : std_logic;
SIGNAL \M10|Mem[3][0]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[3][0]~28_combout\ : std_logic;
SIGNAL \M10|Mem[3][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~130_combout\ : std_logic;
SIGNAL \M10|Mem[19][0]~29_combout\ : std_logic;
SIGNAL \M10|Mem[19][0]~q\ : std_logic;
SIGNAL \M00|Mem[19][0]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[19][0]~28_combout\ : std_logic;
SIGNAL \M00|Mem[19][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~131_combout\ : std_logic;
SIGNAL \Mu0|Mux15~132_combout\ : std_logic;
SIGNAL \M10|Mem[7][0]~24_combout\ : std_logic;
SIGNAL \M10|Mem[7][0]~q\ : std_logic;
SIGNAL \M00|Mem[7][0]~25_combout\ : std_logic;
SIGNAL \M00|Mem[7][0]~q\ : std_logic;
SIGNAL \M00|Mem[23][0]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[23][0]~24_combout\ : std_logic;
SIGNAL \M00|Mem[23][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~126_combout\ : std_logic;
SIGNAL \M10|Mem[23][0]~25_combout\ : std_logic;
SIGNAL \M10|Mem[23][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~127_combout\ : std_logic;
SIGNAL \Mu0|Mux15~135_combout\ : std_logic;
SIGNAL \M00|Mem[1][0]~13_combout\ : std_logic;
SIGNAL \M00|Mem[1][0]~q\ : std_logic;
SIGNAL \M10|Mem[1][0]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[1][0]~12_combout\ : std_logic;
SIGNAL \M10|Mem[1][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~109_combout\ : std_logic;
SIGNAL \M10|Mem[17][0]~13_combout\ : std_logic;
SIGNAL \M10|Mem[17][0]~q\ : std_logic;
SIGNAL \M00|Mem[17][0]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[17][0]~12_combout\ : std_logic;
SIGNAL \M00|Mem[17][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~110_combout\ : std_logic;
SIGNAL \M00|Mem[25][0]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[25][0]~10_combout\ : std_logic;
SIGNAL \M00|Mem[25][0]~q\ : std_logic;
SIGNAL \M10|Mem[25][0]~11_combout\ : std_logic;
SIGNAL \M10|Mem[25][0]~q\ : std_logic;
SIGNAL \M00|Mem[9][0]~11_combout\ : std_logic;
SIGNAL \M00|Mem[9][0]~q\ : std_logic;
SIGNAL \M10|Mem[9][0]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[9][0]~10_combout\ : std_logic;
SIGNAL \M10|Mem[9][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~107_combout\ : std_logic;
SIGNAL \Mu0|Mux15~108_combout\ : std_logic;
SIGNAL \Mu0|Mux15~111_combout\ : std_logic;
SIGNAL \M10|Mem[5][0]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[5][0]~8_combout\ : std_logic;
SIGNAL \M10|Mem[5][0]~q\ : std_logic;
SIGNAL \M10|Mem[21][0]~9_combout\ : std_logic;
SIGNAL \M10|Mem[21][0]~q\ : std_logic;
SIGNAL \M00|Mem[5][0]~9_combout\ : std_logic;
SIGNAL \M00|Mem[5][0]~q\ : std_logic;
SIGNAL \M00|Mem[21][0]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[21][0]~8_combout\ : std_logic;
SIGNAL \M00|Mem[21][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~105_combout\ : std_logic;
SIGNAL \Mu0|Mux15~106_combout\ : std_logic;
SIGNAL \M00|Mem[13][0]~15_combout\ : std_logic;
SIGNAL \M00|Mem[13][0]~q\ : std_logic;
SIGNAL \M00|Mem[29][0]~14_combout\ : std_logic;
SIGNAL \M00|Mem[29][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~112_combout\ : std_logic;
SIGNAL \M10|Mem[29][0]~15_combout\ : std_logic;
SIGNAL \M10|Mem[29][0]~q\ : std_logic;
SIGNAL \M10|Mem[13][0]~14_combout\ : std_logic;
SIGNAL \M10|Mem[13][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~113_combout\ : std_logic;
SIGNAL \Mu0|Mux15~114_combout\ : std_logic;
SIGNAL \M00|Mem[8][0]~17_combout\ : std_logic;
SIGNAL \M00|Mem[8][0]~q\ : std_logic;
SIGNAL \M10|Mem[8][0]~16_combout\ : std_logic;
SIGNAL \M10|Mem[8][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~115_combout\ : std_logic;
SIGNAL \M10|Mem[24][0]~17_combout\ : std_logic;
SIGNAL \M10|Mem[24][0]~q\ : std_logic;
SIGNAL \M00|Mem[24][0]~16_combout\ : std_logic;
SIGNAL \M00|Mem[24][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~116_combout\ : std_logic;
SIGNAL \M10|Mem[4][0]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[4][0]~18_combout\ : std_logic;
SIGNAL \M10|Mem[4][0]~q\ : std_logic;
SIGNAL \M00|Mem[20][0]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[20][0]~18_combout\ : std_logic;
SIGNAL \M00|Mem[20][0]~q\ : std_logic;
SIGNAL \M00|Mem[4][0]~19_combout\ : std_logic;
SIGNAL \M00|Mem[4][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~117_combout\ : std_logic;
SIGNAL \M10|Mem[20][0]~19_combout\ : std_logic;
SIGNAL \M10|Mem[20][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~118_combout\ : std_logic;
SIGNAL \M00|Mem[0][0]~21_combout\ : std_logic;
SIGNAL \M00|Mem[0][0]~q\ : std_logic;
SIGNAL \M00|Mem[16][0]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[16][0]~20_combout\ : std_logic;
SIGNAL \M00|Mem[16][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~119_combout\ : std_logic;
SIGNAL \M10|Mem[16][0]~21_combout\ : std_logic;
SIGNAL \M10|Mem[16][0]~q\ : std_logic;
SIGNAL \M10|Mem[0][0]~20_combout\ : std_logic;
SIGNAL \M10|Mem[0][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~120_combout\ : std_logic;
SIGNAL \Mu0|Mux15~121_combout\ : std_logic;
SIGNAL \M10|Mem[12][0]~22_combout\ : std_logic;
SIGNAL \M10|Mem[12][0]~q\ : std_logic;
SIGNAL \M10|Mem[28][0]~23_combout\ : std_logic;
SIGNAL \M10|Mem[28][0]~q\ : std_logic;
SIGNAL \M00|Mem[12][0]~23_combout\ : std_logic;
SIGNAL \M00|Mem[12][0]~q\ : std_logic;
SIGNAL \M00|Mem[28][0]~22_combout\ : std_logic;
SIGNAL \M00|Mem[28][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~122_combout\ : std_logic;
SIGNAL \Mu0|Mux15~123_combout\ : std_logic;
SIGNAL \Mu0|Mux15~124_combout\ : std_logic;
SIGNAL \Mu0|Mux15~125_combout\ : std_logic;
SIGNAL \M00|Mem[14][0]~7_combout\ : std_logic;
SIGNAL \M00|Mem[14][0]~q\ : std_logic;
SIGNAL \M00|Mem[30][0]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[30][0]~6_combout\ : std_logic;
SIGNAL \M00|Mem[30][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~102_combout\ : std_logic;
SIGNAL \M10|Mem[14][0]~6_combout\ : std_logic;
SIGNAL \M10|Mem[14][0]~q\ : std_logic;
SIGNAL \M10|Mem[30][0]~7_combout\ : std_logic;
SIGNAL \M10|Mem[30][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~103_combout\ : std_logic;
SIGNAL \M10|Mem[6][0]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[6][0]~2_combout\ : std_logic;
SIGNAL \M10|Mem[6][0]~q\ : std_logic;
SIGNAL \M00|Mem[22][0]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[22][0]~2_combout\ : std_logic;
SIGNAL \M00|Mem[22][0]~q\ : std_logic;
SIGNAL \M00|Mem[6][0]~3_combout\ : std_logic;
SIGNAL \M00|Mem[6][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~97_combout\ : std_logic;
SIGNAL \M10|Mem[22][0]~3_combout\ : std_logic;
SIGNAL \M10|Mem[22][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~98_combout\ : std_logic;
SIGNAL \M00|Mem[18][0]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[18][0]~4_combout\ : std_logic;
SIGNAL \M00|Mem[18][0]~q\ : std_logic;
SIGNAL \M00|Mem[2][0]~5_combout\ : std_logic;
SIGNAL \M00|Mem[2][0]~q\ : std_logic;
SIGNAL \M10|Mem[2][0]~4_combout\ : std_logic;
SIGNAL \M10|Mem[2][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~99_combout\ : std_logic;
SIGNAL \M10|Mem[18][0]~5_combout\ : std_logic;
SIGNAL \M10|Mem[18][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~100_combout\ : std_logic;
SIGNAL \Mu0|Mux15~101_combout\ : std_logic;
SIGNAL \M00|Mem[10][0]~1_combout\ : std_logic;
SIGNAL \M00|Mem[10][0]~q\ : std_logic;
SIGNAL \M10|Mem[10][0]~0_combout\ : std_logic;
SIGNAL \M10|Mem[10][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~95_combout\ : std_logic;
SIGNAL \M00|Mem[26][0]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[26][0]~0_combout\ : std_logic;
SIGNAL \M00|Mem[26][0]~q\ : std_logic;
SIGNAL \M10|Mem[26][0]~1_combout\ : std_logic;
SIGNAL \M10|Mem[26][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~96_combout\ : std_logic;
SIGNAL \Mu0|Mux15~104_combout\ : std_logic;
SIGNAL \Mu0|Mux15~136_combout\ : std_logic;
SIGNAL \Mu0|Mux14~0_combout\ : std_logic;
SIGNAL \Mu0|Mux15~137_combout\ : std_logic;
SIGNAL \M30|Mem[20][0]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[20][0]~24_combout\ : std_logic;
SIGNAL \M30|Mem[20][0]~q\ : std_logic;
SIGNAL \M30|Mem[28][0]~27_combout\ : std_logic;
SIGNAL \M30|Mem[28][0]~q\ : std_logic;
SIGNAL \M30|Mem[16][0]~26_combout\ : std_logic;
SIGNAL \M30|Mem[16][0]~q\ : std_logic;
SIGNAL \M30|Mem[24][0]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[24][0]~25_combout\ : std_logic;
SIGNAL \M30|Mem[24][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~142_combout\ : std_logic;
SIGNAL \Mu0|Mux15~143_combout\ : std_logic;
SIGNAL \M30|Mem[17][0]~22_combout\ : std_logic;
SIGNAL \M30|Mem[17][0]~q\ : std_logic;
SIGNAL \M30|Mem[21][0]~21_combout\ : std_logic;
SIGNAL \M30|Mem[21][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~140_combout\ : std_logic;
SIGNAL \M30|Mem[29][0]~23_combout\ : std_logic;
SIGNAL \M30|Mem[29][0]~q\ : std_logic;
SIGNAL \M30|Mem[25][0]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[25][0]~20_combout\ : std_logic;
SIGNAL \M30|Mem[25][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~141_combout\ : std_logic;
SIGNAL \Mu0|Mux15~144_combout\ : std_logic;
SIGNAL \M30|Mem[23][0]~29_combout\ : std_logic;
SIGNAL \M30|Mem[23][0]~q\ : std_logic;
SIGNAL \M30|Mem[19][0]~30_combout\ : std_logic;
SIGNAL \M30|Mem[19][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~145_combout\ : std_logic;
SIGNAL \M30|Mem[31][0]~31_combout\ : std_logic;
SIGNAL \M30|Mem[31][0]~q\ : std_logic;
SIGNAL \M30|Mem[27][0]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[27][0]~28_combout\ : std_logic;
SIGNAL \M30|Mem[27][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~146_combout\ : std_logic;
SIGNAL \M30|Mem[22][0]~16_combout\ : std_logic;
SIGNAL \M30|Mem[22][0]~q\ : std_logic;
SIGNAL \M30|Mem[30][0]~19_combout\ : std_logic;
SIGNAL \M30|Mem[30][0]~q\ : std_logic;
SIGNAL \M30|Mem[18][0]~18_combout\ : std_logic;
SIGNAL \M30|Mem[18][0]~q\ : std_logic;
SIGNAL \M30|Mem[26][0]~17_combout\ : std_logic;
SIGNAL \M30|Mem[26][0]~q\ : std_logic;
SIGNAL \Mu0|Mux15~138_combout\ : std_logic;
SIGNAL \Mu0|Mux15~139_combout\ : std_logic;
SIGNAL \Mu0|Mux15~147_combout\ : std_logic;
SIGNAL \D0|Dout[2]~4_combout\ : std_logic;
SIGNAL \M20|Mem[2][0]~24_combout\ : std_logic;
SIGNAL \M20|Mem[2][0]~q\ : std_logic;
SIGNAL \M20|Mem[3][0]~27_combout\ : std_logic;
SIGNAL \M20|Mem[3][0]~q\ : std_logic;
SIGNAL \M20|Mem[0][0]~26_combout\ : std_logic;
SIGNAL \M20|Mem[0][0]~q\ : std_logic;
SIGNAL \M20|Mem[1][0]~25_combout\ : std_logic;
SIGNAL \M20|Mem[1][0]~q\ : std_logic;
SIGNAL \M20|Mux7~14_combout\ : std_logic;
SIGNAL \M20|Mux7~15_combout\ : std_logic;
SIGNAL \M20|Mem[5][0]~20_combout\ : std_logic;
SIGNAL \M20|Mem[5][0]~q\ : std_logic;
SIGNAL \M20|Mem[7][0]~23_combout\ : std_logic;
SIGNAL \M20|Mem[7][0]~q\ : std_logic;
SIGNAL \M20|Mem[6][0]~21_combout\ : std_logic;
SIGNAL \M20|Mem[6][0]~q\ : std_logic;
SIGNAL \M20|Mem[4][0]~22_combout\ : std_logic;
SIGNAL \M20|Mem[4][0]~q\ : std_logic;
SIGNAL \M20|Mux7~12_combout\ : std_logic;
SIGNAL \M20|Mux7~13_combout\ : std_logic;
SIGNAL \M20|Mux7~16_combout\ : std_logic;
SIGNAL \M20|Mem[13][0]~28_combout\ : std_logic;
SIGNAL \M20|Mem[13][0]~q\ : std_logic;
SIGNAL \M20|Mem[15][0]~31_combout\ : std_logic;
SIGNAL \M20|Mem[15][0]~q\ : std_logic;
SIGNAL \M20|Mem[14][0]~29_combout\ : std_logic;
SIGNAL \M20|Mem[14][0]~q\ : std_logic;
SIGNAL \M20|Mem[12][0]~30_combout\ : std_logic;
SIGNAL \M20|Mem[12][0]~q\ : std_logic;
SIGNAL \M20|Mux7~17_combout\ : std_logic;
SIGNAL \M20|Mux7~18_combout\ : std_logic;
SIGNAL \M20|Mem[8][0]~18_combout\ : std_logic;
SIGNAL \M20|Mem[8][0]~q\ : std_logic;
SIGNAL \M20|Mem[9][0]~17_combout\ : std_logic;
SIGNAL \M20|Mem[9][0]~q\ : std_logic;
SIGNAL \M20|Mux7~10_combout\ : std_logic;
SIGNAL \M20|Mem[10][0]~16_combout\ : std_logic;
SIGNAL \M20|Mem[10][0]~q\ : std_logic;
SIGNAL \M20|Mem[11][0]~19_combout\ : std_logic;
SIGNAL \M20|Mem[11][0]~q\ : std_logic;
SIGNAL \M20|Mux7~11_combout\ : std_logic;
SIGNAL \M20|Mux7~19_combout\ : std_logic;
SIGNAL \M20|Mem[22][0]~0_combout\ : std_logic;
SIGNAL \M20|Mem[22][0]~q\ : std_logic;
SIGNAL \M20|Mem[30][0]~3_combout\ : std_logic;
SIGNAL \M20|Mem[30][0]~q\ : std_logic;
SIGNAL \M20|Mem[26][0]~1_combout\ : std_logic;
SIGNAL \M20|Mem[26][0]~q\ : std_logic;
SIGNAL \M20|Mem[18][0]~2_combout\ : std_logic;
SIGNAL \M20|Mem[18][0]~q\ : std_logic;
SIGNAL \M20|Mux7~0_combout\ : std_logic;
SIGNAL \M20|Mux7~1_combout\ : std_logic;
SIGNAL \M20|Mem[19][0]~14_combout\ : std_logic;
SIGNAL \M20|Mem[19][0]~q\ : std_logic;
SIGNAL \M20|Mem[23][0]~13_combout\ : std_logic;
SIGNAL \M20|Mem[23][0]~q\ : std_logic;
SIGNAL \M20|Mux7~7_combout\ : std_logic;
SIGNAL \M20|Mem[27][0]~12_combout\ : std_logic;
SIGNAL \M20|Mem[27][0]~q\ : std_logic;
SIGNAL \M20|Mem[31][0]~15_combout\ : std_logic;
SIGNAL \M20|Mem[31][0]~q\ : std_logic;
SIGNAL \M20|Mux7~8_combout\ : std_logic;
SIGNAL \M20|Mem[20][0]~8_combout\ : std_logic;
SIGNAL \M20|Mem[20][0]~q\ : std_logic;
SIGNAL \M20|Mem[28][0]~11_combout\ : std_logic;
SIGNAL \M20|Mem[28][0]~q\ : std_logic;
SIGNAL \M20|Mem[16][0]~10_combout\ : std_logic;
SIGNAL \M20|Mem[16][0]~q\ : std_logic;
SIGNAL \M20|Mem[24][0]~9_combout\ : std_logic;
SIGNAL \M20|Mem[24][0]~q\ : std_logic;
SIGNAL \M20|Mux7~4_combout\ : std_logic;
SIGNAL \M20|Mux7~5_combout\ : std_logic;
SIGNAL \M20|Mem[17][0]~6_combout\ : std_logic;
SIGNAL \M20|Mem[17][0]~q\ : std_logic;
SIGNAL \M20|Mem[21][0]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[21][0]~5_combout\ : std_logic;
SIGNAL \M20|Mem[21][0]~q\ : std_logic;
SIGNAL \M20|Mux7~2_combout\ : std_logic;
SIGNAL \M20|Mem[29][0]~7_combout\ : std_logic;
SIGNAL \M20|Mem[29][0]~q\ : std_logic;
SIGNAL \M20|Mem[25][0]~4_combout\ : std_logic;
SIGNAL \M20|Mem[25][0]~q\ : std_logic;
SIGNAL \M20|Mux7~3_combout\ : std_logic;
SIGNAL \M20|Mux7~6_combout\ : std_logic;
SIGNAL \M20|Mux7~9_combout\ : std_logic;
SIGNAL \M20|Mux7~20_combout\ : std_logic;
SIGNAL \Mu0|Mux15~148_combout\ : std_logic;
SIGNAL \Mu0|Mux15~149_combout\ : std_logic;
SIGNAL \Din[1]~input_o\ : std_logic;
SIGNAL \M50|Mem[3][1]~q\ : std_logic;
SIGNAL \M50|Mem[11][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~75_combout\ : std_logic;
SIGNAL \M50|Mem[27][1]~q\ : std_logic;
SIGNAL \M50|Mem[19][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~76_combout\ : std_logic;
SIGNAL \M40|Mem[23][1]~q\ : std_logic;
SIGNAL \M40|Mem[31][1]~q\ : std_logic;
SIGNAL \M40|Mem[7][1]~q\ : std_logic;
SIGNAL \M40|Mem[15][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~77_combout\ : std_logic;
SIGNAL \Mu0|Mux14~78_combout\ : std_logic;
SIGNAL \M40|Mem[19][1]~q\ : std_logic;
SIGNAL \M40|Mem[27][1]~q\ : std_logic;
SIGNAL \M40|Mem[3][1]~q\ : std_logic;
SIGNAL \M40|Mem[11][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~79_combout\ : std_logic;
SIGNAL \Mu0|Mux14~80_combout\ : std_logic;
SIGNAL \Mu0|Mux14~81_combout\ : std_logic;
SIGNAL \M50|Mem[23][1]~q\ : std_logic;
SIGNAL \M50|Mem[31][1]~q\ : std_logic;
SIGNAL \M50|Mem[7][1]~q\ : std_logic;
SIGNAL \M50|Mem[15][1]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[15][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~82_combout\ : std_logic;
SIGNAL \Mu0|Mux14~83_combout\ : std_logic;
SIGNAL \Mu0|Mux14~84_combout\ : std_logic;
SIGNAL \M50|Mem[21][1]~q\ : std_logic;
SIGNAL \M50|Mem[29][1]~q\ : std_logic;
SIGNAL \M50|Mem[17][1]~q\ : std_logic;
SIGNAL \M50|Mem[25][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~51_combout\ : std_logic;
SIGNAL \Mu0|Mux14~52_combout\ : std_logic;
SIGNAL \M40|Mem[17][1]~q\ : std_logic;
SIGNAL \M40|Mem[21][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~44_combout\ : std_logic;
SIGNAL \M40|Mem[29][1]~q\ : std_logic;
SIGNAL \M40|Mem[25][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~45_combout\ : std_logic;
SIGNAL \M50|Mem[5][1]~q\ : std_logic;
SIGNAL \M50|Mem[13][1]~q\ : std_logic;
SIGNAL \M50|Mem[1][1]~q\ : std_logic;
SIGNAL \M50|Mem[9][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~46_combout\ : std_logic;
SIGNAL \Mu0|Mux14~47_combout\ : std_logic;
SIGNAL \M40|Mem[1][1]~q\ : std_logic;
SIGNAL \M40|Mem[5][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~48_combout\ : std_logic;
SIGNAL \M40|Mem[13][1]~q\ : std_logic;
SIGNAL \M40|Mem[9][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~49_combout\ : std_logic;
SIGNAL \Mu0|Mux14~50_combout\ : std_logic;
SIGNAL \Mu0|Mux14~53_combout\ : std_logic;
SIGNAL \M40|Mem[16][1]~q\ : std_logic;
SIGNAL \M40|Mem[20][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~64_combout\ : std_logic;
SIGNAL \M40|Mem[28][1]~q\ : std_logic;
SIGNAL \M40|Mem[24][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~65_combout\ : std_logic;
SIGNAL \M50|Mem[20][1]~q\ : std_logic;
SIGNAL \M50|Mem[28][1]~q\ : std_logic;
SIGNAL \M50|Mem[16][1]~q\ : std_logic;
SIGNAL \M50|Mem[24][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~71_combout\ : std_logic;
SIGNAL \Mu0|Mux14~72_combout\ : std_logic;
SIGNAL \M50|Mem[8][1]~q\ : std_logic;
SIGNAL \M50|Mem[0][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~66_combout\ : std_logic;
SIGNAL \M50|Mem[12][1]~q\ : std_logic;
SIGNAL \M50|Mem[4][1]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[4][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~67_combout\ : std_logic;
SIGNAL \M40|Mem[4][1]~q\ : std_logic;
SIGNAL \M40|Mem[12][1]~q\ : std_logic;
SIGNAL \M40|Mem[0][1]~q\ : std_logic;
SIGNAL \M40|Mem[8][1]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[8][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~68_combout\ : std_logic;
SIGNAL \Mu0|Mux14~69_combout\ : std_logic;
SIGNAL \Mu0|Mux14~70_combout\ : std_logic;
SIGNAL \Mu0|Mux14~73_combout\ : std_logic;
SIGNAL \M50|Mem[2][1]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[2][1]~q\ : std_logic;
SIGNAL \M40|Mem[6][1]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[6][1]~q\ : std_logic;
SIGNAL \M40|Mem[2][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~58_combout\ : std_logic;
SIGNAL \M50|Mem[6][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~59_combout\ : std_logic;
SIGNAL \M50|Mem[10][1]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[10][1]~q\ : std_logic;
SIGNAL \M40|Mem[14][1]~q\ : std_logic;
SIGNAL \M40|Mem[10][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~56_combout\ : std_logic;
SIGNAL \M50|Mem[14][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~57_combout\ : std_logic;
SIGNAL \Mu0|Mux14~60_combout\ : std_logic;
SIGNAL \M40|Mem[26][1]~q\ : std_logic;
SIGNAL \M40|Mem[30][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~61_combout\ : std_logic;
SIGNAL \M50|Mem[30][1]~q\ : std_logic;
SIGNAL \M50|Mem[26][1]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[26][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~62_combout\ : std_logic;
SIGNAL \M40|Mem[18][1]~q\ : std_logic;
SIGNAL \M40|Mem[22][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~54_combout\ : std_logic;
SIGNAL \M50|Mem[22][1]~q\ : std_logic;
SIGNAL \M50|Mem[18][1]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[18][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~55_combout\ : std_logic;
SIGNAL \Mu0|Mux14~63_combout\ : std_logic;
SIGNAL \Mu0|Mux14~74_combout\ : std_logic;
SIGNAL \Mu0|Mux14~85_combout\ : std_logic;
SIGNAL \M70|Mem[22][1]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[22][1]~q\ : std_logic;
SIGNAL \M70|Mem[23][1]~q\ : std_logic;
SIGNAL \M70|Mem[20][1]~q\ : std_logic;
SIGNAL \M70|Mem[21][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~9_combout\ : std_logic;
SIGNAL \Mu0|Mux14~10_combout\ : std_logic;
SIGNAL \M60|Mem[21][1]~q\ : std_logic;
SIGNAL \M60|Mem[23][1]~q\ : std_logic;
SIGNAL \M60|Mem[22][1]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[22][1]~q\ : std_logic;
SIGNAL \M60|Mem[20][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~2_combout\ : std_logic;
SIGNAL \Mu0|Mux14~3_combout\ : std_logic;
SIGNAL \M70|Mem[6][1]~q\ : std_logic;
SIGNAL \M70|Mem[7][1]~q\ : std_logic;
SIGNAL \M70|Mem[5][1]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[5][1]~q\ : std_logic;
SIGNAL \M70|Mem[4][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~4_combout\ : std_logic;
SIGNAL \Mu0|Mux14~5_combout\ : std_logic;
SIGNAL \M60|Mem[5][1]~q\ : std_logic;
SIGNAL \M60|Mem[7][1]~q\ : std_logic;
SIGNAL \M60|Mem[4][1]~q\ : std_logic;
SIGNAL \M60|Mem[6][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~6_combout\ : std_logic;
SIGNAL \Mu0|Mux14~7_combout\ : std_logic;
SIGNAL \Mu0|Mux14~8_combout\ : std_logic;
SIGNAL \Mu0|Mux14~11_combout\ : std_logic;
SIGNAL \M70|Mem[12][1]~q\ : std_logic;
SIGNAL \M70|Mem[14][1]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[14][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~33_combout\ : std_logic;
SIGNAL \M70|Mem[30][1]~q\ : std_logic;
SIGNAL \M70|Mem[28][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~34_combout\ : std_logic;
SIGNAL \M60|Mem[12][1]~q\ : std_logic;
SIGNAL \M60|Mem[14][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~37_combout\ : std_logic;
SIGNAL \M60|Mem[30][1]~q\ : std_logic;
SIGNAL \M60|Mem[28][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~38_combout\ : std_logic;
SIGNAL \M60|Mem[15][1]~q\ : std_logic;
SIGNAL \M60|Mem[13][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~35_combout\ : std_logic;
SIGNAL \M60|Mem[31][1]~q\ : std_logic;
SIGNAL \M60|Mem[29][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~36_combout\ : std_logic;
SIGNAL \Mu0|Mux14~39_combout\ : std_logic;
SIGNAL \M70|Mem[29][1]~q\ : std_logic;
SIGNAL \M70|Mem[31][1]~q\ : std_logic;
SIGNAL \M70|Mem[15][1]~q\ : std_logic;
SIGNAL \M70|Mem[13][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~40_combout\ : std_logic;
SIGNAL \Mu0|Mux14~41_combout\ : std_logic;
SIGNAL \Mu0|Mux14~42_combout\ : std_logic;
SIGNAL \M60|Mem[17][1]~q\ : std_logic;
SIGNAL \M60|Mem[19][1]~q\ : std_logic;
SIGNAL \M60|Mem[16][1]~q\ : std_logic;
SIGNAL \M60|Mem[18][1]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[18][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~22_combout\ : std_logic;
SIGNAL \Mu0|Mux14~23_combout\ : std_logic;
SIGNAL \M70|Mem[16][1]~q\ : std_logic;
SIGNAL \M70|Mem[17][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~29_combout\ : std_logic;
SIGNAL \M70|Mem[19][1]~q\ : std_logic;
SIGNAL \M70|Mem[18][1]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[18][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~30_combout\ : std_logic;
SIGNAL \M70|Mem[2][1]~q\ : std_logic;
SIGNAL \M70|Mem[3][1]~q\ : std_logic;
SIGNAL \M70|Mem[0][1]~q\ : std_logic;
SIGNAL \M70|Mem[1][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~24_combout\ : std_logic;
SIGNAL \Mu0|Mux14~25_combout\ : std_logic;
SIGNAL \M60|Mem[2][1]~q\ : std_logic;
SIGNAL \M60|Mem[0][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~26_combout\ : std_logic;
SIGNAL \M60|Mem[3][1]~q\ : std_logic;
SIGNAL \M60|Mem[1][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~27_combout\ : std_logic;
SIGNAL \Mu0|Mux14~28_combout\ : std_logic;
SIGNAL \Mu0|Mux14~31_combout\ : std_logic;
SIGNAL \M60|Mem[26][1]~q\ : std_logic;
SIGNAL \M60|Mem[27][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~19_combout\ : std_logic;
SIGNAL \M70|Mem[27][1]~q\ : std_logic;
SIGNAL \M70|Mem[26][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~20_combout\ : std_logic;
SIGNAL \M70|Mem[24][1]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[24][1]~q\ : std_logic;
SIGNAL \M70|Mem[25][1]~q\ : std_logic;
SIGNAL \M60|Mem[24][1]~q\ : std_logic;
SIGNAL \M60|Mem[25][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~12_combout\ : std_logic;
SIGNAL \Mu0|Mux14~13_combout\ : std_logic;
SIGNAL \M60|Mem[11][1]~q\ : std_logic;
SIGNAL \M60|Mem[10][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~14_combout\ : std_logic;
SIGNAL \M70|Mem[11][1]~q\ : std_logic;
SIGNAL \M70|Mem[10][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~15_combout\ : std_logic;
SIGNAL \M60|Mem[8][1]~q\ : std_logic;
SIGNAL \M60|Mem[9][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~16_combout\ : std_logic;
SIGNAL \M70|Mem[9][1]~q\ : std_logic;
SIGNAL \M70|Mem[8][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~17_combout\ : std_logic;
SIGNAL \Mu0|Mux14~18_combout\ : std_logic;
SIGNAL \Mu0|Mux14~21_combout\ : std_logic;
SIGNAL \Mu0|Mux14~32_combout\ : std_logic;
SIGNAL \Mu0|Mux14~43_combout\ : std_logic;
SIGNAL \Mu0|Mux14~86_combout\ : std_logic;
SIGNAL \M30|Mem[18][1]~q\ : std_logic;
SIGNAL \M30|Mem[22][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~142_combout\ : std_logic;
SIGNAL \M30|Mem[30][1]~q\ : std_logic;
SIGNAL \M30|Mem[26][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~143_combout\ : std_logic;
SIGNAL \M30|Mem[20][1]~q\ : std_logic;
SIGNAL \M30|Mem[16][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~144_combout\ : std_logic;
SIGNAL \M30|Mem[28][1]~q\ : std_logic;
SIGNAL \M30|Mem[24][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~145_combout\ : std_logic;
SIGNAL \Mu0|Mux14~146_combout\ : std_logic;
SIGNAL \M30|Mem[17][1]~q\ : std_logic;
SIGNAL \M30|Mem[25][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~140_combout\ : std_logic;
SIGNAL \M30|Mem[21][1]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[21][1]~q\ : std_logic;
SIGNAL \M30|Mem[29][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~141_combout\ : std_logic;
SIGNAL \M30|Mem[19][1]~q\ : std_logic;
SIGNAL \M30|Mem[27][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~147_combout\ : std_logic;
SIGNAL \M30|Mem[31][1]~q\ : std_logic;
SIGNAL \M30|Mem[23][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~148_combout\ : std_logic;
SIGNAL \Mu0|Mux14~149_combout\ : std_logic;
SIGNAL \M20|Mem[6][1]~q\ : std_logic;
SIGNAL \M20|Mem[7][1]~q\ : std_logic;
SIGNAL \M20|Mem[4][1]~q\ : std_logic;
SIGNAL \M20|Mem[5][1]~q\ : std_logic;
SIGNAL \M20|Mux6~10_combout\ : std_logic;
SIGNAL \M20|Mux6~11_combout\ : std_logic;
SIGNAL \M20|Mem[8][1]~q\ : std_logic;
SIGNAL \M20|Mem[10][1]~q\ : std_logic;
SIGNAL \M20|Mux6~12_combout\ : std_logic;
SIGNAL \M20|Mem[9][1]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[9][1]~q\ : std_logic;
SIGNAL \M20|Mem[11][1]~q\ : std_logic;
SIGNAL \M20|Mux6~13_combout\ : std_logic;
SIGNAL \M20|Mem[0][1]~q\ : std_logic;
SIGNAL \M20|Mem[2][1]~q\ : std_logic;
SIGNAL \M20|Mux6~14_combout\ : std_logic;
SIGNAL \M20|Mem[3][1]~q\ : std_logic;
SIGNAL \M20|Mem[1][1]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[1][1]~q\ : std_logic;
SIGNAL \M20|Mux6~15_combout\ : std_logic;
SIGNAL \M20|Mux6~16_combout\ : std_logic;
SIGNAL \M20|Mem[13][1]~q\ : std_logic;
SIGNAL \M20|Mem[12][1]~q\ : std_logic;
SIGNAL \M20|Mux6~17_combout\ : std_logic;
SIGNAL \M20|Mem[14][1]~q\ : std_logic;
SIGNAL \M20|Mem[15][1]~q\ : std_logic;
SIGNAL \M20|Mux6~18_combout\ : std_logic;
SIGNAL \M20|Mux6~19_combout\ : std_logic;
SIGNAL \M20|Mem[23][1]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[23][1]~q\ : std_logic;
SIGNAL \M20|Mem[19][1]~q\ : std_logic;
SIGNAL \M20|Mem[27][1]~q\ : std_logic;
SIGNAL \M20|Mux6~7_combout\ : std_logic;
SIGNAL \M20|Mem[31][1]~q\ : std_logic;
SIGNAL \M20|Mux6~8_combout\ : std_logic;
SIGNAL \M20|Mem[24][1]~q\ : std_logic;
SIGNAL \M20|Mem[16][1]~q\ : std_logic;
SIGNAL \M20|Mem[20][1]~q\ : std_logic;
SIGNAL \M20|Mux6~4_combout\ : std_logic;
SIGNAL \M20|Mem[28][1]~q\ : std_logic;
SIGNAL \M20|Mux6~5_combout\ : std_logic;
SIGNAL \M20|Mem[18][1]~q\ : std_logic;
SIGNAL \M20|Mem[22][1]~q\ : std_logic;
SIGNAL \M20|Mux6~2_combout\ : std_logic;
SIGNAL \M20|Mem[30][1]~q\ : std_logic;
SIGNAL \M20|Mem[26][1]~q\ : std_logic;
SIGNAL \M20|Mux6~3_combout\ : std_logic;
SIGNAL \M20|Mux6~6_combout\ : std_logic;
SIGNAL \M20|Mem[17][1]~q\ : std_logic;
SIGNAL \M20|Mem[25][1]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[25][1]~q\ : std_logic;
SIGNAL \M20|Mux6~0_combout\ : std_logic;
SIGNAL \M20|Mem[21][1]~q\ : std_logic;
SIGNAL \M20|Mem[29][1]~q\ : std_logic;
SIGNAL \M20|Mux6~1_combout\ : std_logic;
SIGNAL \M20|Mux6~9_combout\ : std_logic;
SIGNAL \M20|Mux6~20_combout\ : std_logic;
SIGNAL \M00|Mem[20][1]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[20][1]~q\ : std_logic;
SIGNAL \M10|Mem[20][1]~q\ : std_logic;
SIGNAL \M10|Mem[4][1]~q\ : std_logic;
SIGNAL \M00|Mem[4][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~111_combout\ : std_logic;
SIGNAL \Mu0|Mux14~112_combout\ : std_logic;
SIGNAL \M00|Mem[22][1]~q\ : std_logic;
SIGNAL \M10|Mem[22][1]~q\ : std_logic;
SIGNAL \M00|Mem[6][1]~q\ : std_logic;
SIGNAL \M10|Mem[6][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~109_combout\ : std_logic;
SIGNAL \Mu0|Mux14~110_combout\ : std_logic;
SIGNAL \Mu0|Mux14~113_combout\ : std_logic;
SIGNAL \M00|Mem[7][1]~q\ : std_logic;
SIGNAL \M00|Mem[23][1]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[23][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~114_combout\ : std_logic;
SIGNAL \M10|Mem[23][1]~q\ : std_logic;
SIGNAL \M10|Mem[7][1]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[7][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~115_combout\ : std_logic;
SIGNAL \M10|Mem[5][1]~q\ : std_logic;
SIGNAL \M10|Mem[21][1]~q\ : std_logic;
SIGNAL \M00|Mem[5][1]~q\ : std_logic;
SIGNAL \M00|Mem[21][1]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[21][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~107_combout\ : std_logic;
SIGNAL \Mu0|Mux14~108_combout\ : std_logic;
SIGNAL \Mu0|Mux14~116_combout\ : std_logic;
SIGNAL \M10|Mem[3][1]~q\ : std_logic;
SIGNAL \M10|Mem[19][1]~q\ : std_logic;
SIGNAL \M00|Mem[3][1]~q\ : std_logic;
SIGNAL \M00|Mem[19][1]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[19][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~124_combout\ : std_logic;
SIGNAL \Mu0|Mux14~125_combout\ : std_logic;
SIGNAL \M00|Mem[16][1]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[16][1]~q\ : std_logic;
SIGNAL \M10|Mem[16][1]~q\ : std_logic;
SIGNAL \M00|Mem[0][1]~q\ : std_logic;
SIGNAL \M10|Mem[0][1]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[0][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~121_combout\ : std_logic;
SIGNAL \Mu0|Mux14~122_combout\ : std_logic;
SIGNAL \M00|Mem[1][1]~q\ : std_logic;
SIGNAL \M00|Mem[17][1]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[17][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~119_combout\ : std_logic;
SIGNAL \M10|Mem[17][1]~q\ : std_logic;
SIGNAL \M10|Mem[1][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~120_combout\ : std_logic;
SIGNAL \Mu0|Mux14~123_combout\ : std_logic;
SIGNAL \M00|Mem[18][1]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[18][1]~q\ : std_logic;
SIGNAL \M10|Mem[18][1]~q\ : std_logic;
SIGNAL \M00|Mem[2][1]~q\ : std_logic;
SIGNAL \M10|Mem[2][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~117_combout\ : std_logic;
SIGNAL \Mu0|Mux14~118_combout\ : std_logic;
SIGNAL \Mu0|Mux14~126_combout\ : std_logic;
SIGNAL \Mu0|Mux14~127_combout\ : std_logic;
SIGNAL \M00|Mem[27][1]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[27][1]~q\ : std_logic;
SIGNAL \M00|Mem[11][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~104_combout\ : std_logic;
SIGNAL \M10|Mem[11][1]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[11][1]~q\ : std_logic;
SIGNAL \M10|Mem[27][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~105_combout\ : std_logic;
SIGNAL \M00|Mem[26][1]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[26][1]~q\ : std_logic;
SIGNAL \M10|Mem[26][1]~q\ : std_logic;
SIGNAL \M00|Mem[10][1]~q\ : std_logic;
SIGNAL \M10|Mem[10][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~97_combout\ : std_logic;
SIGNAL \Mu0|Mux14~98_combout\ : std_logic;
SIGNAL \M10|Mem[8][1]~q\ : std_logic;
SIGNAL \M00|Mem[8][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~101_combout\ : std_logic;
SIGNAL \M10|Mem[24][1]~q\ : std_logic;
SIGNAL \M00|Mem[24][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~102_combout\ : std_logic;
SIGNAL \M00|Mem[9][1]~q\ : std_logic;
SIGNAL \M00|Mem[25][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~99_combout\ : std_logic;
SIGNAL \M10|Mem[25][1]~q\ : std_logic;
SIGNAL \M10|Mem[9][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~100_combout\ : std_logic;
SIGNAL \Mu0|Mux14~103_combout\ : std_logic;
SIGNAL \Mu0|Mux14~106_combout\ : std_logic;
SIGNAL \M00|Mem[13][1]~q\ : std_logic;
SIGNAL \M00|Mem[29][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~128_combout\ : std_logic;
SIGNAL \M10|Mem[29][1]~q\ : std_logic;
SIGNAL \M10|Mem[13][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~129_combout\ : std_logic;
SIGNAL \M00|Mem[14][1]~q\ : std_logic;
SIGNAL \M10|Mem[14][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~130_combout\ : std_logic;
SIGNAL \M10|Mem[30][1]~q\ : std_logic;
SIGNAL \M00|Mem[30][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~131_combout\ : std_logic;
SIGNAL \M00|Mem[28][1]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[28][1]~q\ : std_logic;
SIGNAL \M10|Mem[28][1]~q\ : std_logic;
SIGNAL \M00|Mem[12][1]~q\ : std_logic;
SIGNAL \M10|Mem[12][1]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[12][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~132_combout\ : std_logic;
SIGNAL \Mu0|Mux14~133_combout\ : std_logic;
SIGNAL \Mu0|Mux14~134_combout\ : std_logic;
SIGNAL \M00|Mem[31][1]~q\ : std_logic;
SIGNAL \M00|Mem[15][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~135_combout\ : std_logic;
SIGNAL \M10|Mem[15][1]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[15][1]~q\ : std_logic;
SIGNAL \M10|Mem[31][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~136_combout\ : std_logic;
SIGNAL \Mu0|Mux14~137_combout\ : std_logic;
SIGNAL \Mu0|Mux14~138_combout\ : std_logic;
SIGNAL \Mu0|Mux14~139_combout\ : std_logic;
SIGNAL \M30|Mem[4][1]~q\ : std_logic;
SIGNAL \M30|Mem[5][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~87_combout\ : std_logic;
SIGNAL \M30|Mem[7][1]~q\ : std_logic;
SIGNAL \M30|Mem[6][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~88_combout\ : std_logic;
SIGNAL \M30|Mem[12][1]~q\ : std_logic;
SIGNAL \M30|Mem[13][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~94_combout\ : std_logic;
SIGNAL \M30|Mem[15][1]~q\ : std_logic;
SIGNAL \M30|Mem[14][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~95_combout\ : std_logic;
SIGNAL \M30|Mem[8][1]~q\ : std_logic;
SIGNAL \M30|Mem[10][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~89_combout\ : std_logic;
SIGNAL \M30|Mem[11][1]~q\ : std_logic;
SIGNAL \M30|Mem[9][1]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[9][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~90_combout\ : std_logic;
SIGNAL \M30|Mem[1][1]~q\ : std_logic;
SIGNAL \M30|Mem[3][1]~q\ : std_logic;
SIGNAL \M30|Mem[0][1]~q\ : std_logic;
SIGNAL \M30|Mem[2][1]~q\ : std_logic;
SIGNAL \Mu0|Mux14~91_combout\ : std_logic;
SIGNAL \Mu0|Mux14~92_combout\ : std_logic;
SIGNAL \Mu0|Mux14~93_combout\ : std_logic;
SIGNAL \Mu0|Mux14~96_combout\ : std_logic;
SIGNAL \Mu0|Mux14~150_combout\ : std_logic;
SIGNAL \Mu0|Mux14~151_combout\ : std_logic;
SIGNAL \Din[2]~input_o\ : std_logic;
SIGNAL \M30|Mem[10][2]~q\ : std_logic;
SIGNAL \M30|Mem[11][2]~q\ : std_logic;
SIGNAL \M30|Mem[8][2]~q\ : std_logic;
SIGNAL \M30|Mem[9][2]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[9][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~85_combout\ : std_logic;
SIGNAL \Mu0|Mux13~86_combout\ : std_logic;
SIGNAL \M30|Mem[13][2]~q\ : std_logic;
SIGNAL \M30|Mem[15][2]~q\ : std_logic;
SIGNAL \M30|Mem[12][2]~q\ : std_logic;
SIGNAL \M30|Mem[14][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~92_combout\ : std_logic;
SIGNAL \Mu0|Mux13~93_combout\ : std_logic;
SIGNAL \M30|Mem[2][2]~q\ : std_logic;
SIGNAL \M30|Mem[0][2]~q\ : std_logic;
SIGNAL \M30|Mem[1][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~89_combout\ : std_logic;
SIGNAL \M30|Mem[3][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~90_combout\ : std_logic;
SIGNAL \M30|Mem[4][2]~q\ : std_logic;
SIGNAL \M30|Mem[6][2]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[6][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~87_combout\ : std_logic;
SIGNAL \M30|Mem[7][2]~q\ : std_logic;
SIGNAL \M30|Mem[5][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~88_combout\ : std_logic;
SIGNAL \Mu0|Mux13~91_combout\ : std_logic;
SIGNAL \Mu0|Mux13~94_combout\ : std_logic;
SIGNAL \M00|Mem[3][2]~q\ : std_logic;
SIGNAL \M10|Mem[3][2]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[3][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~130_combout\ : std_logic;
SIGNAL \M10|Mem[19][2]~q\ : std_logic;
SIGNAL \M00|Mem[19][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~131_combout\ : std_logic;
SIGNAL \M00|Mem[27][2]~q\ : std_logic;
SIGNAL \M10|Mem[27][2]~q\ : std_logic;
SIGNAL \M00|Mem[11][2]~q\ : std_logic;
SIGNAL \M10|Mem[11][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~128_combout\ : std_logic;
SIGNAL \Mu0|Mux13~129_combout\ : std_logic;
SIGNAL \Mu0|Mux13~132_combout\ : std_logic;
SIGNAL \M10|Mem[7][2]~q\ : std_logic;
SIGNAL \M10|Mem[23][2]~q\ : std_logic;
SIGNAL \M00|Mem[7][2]~q\ : std_logic;
SIGNAL \M00|Mem[23][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~126_combout\ : std_logic;
SIGNAL \Mu0|Mux13~127_combout\ : std_logic;
SIGNAL \M00|Mem[15][2]~q\ : std_logic;
SIGNAL \M00|Mem[31][2]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[31][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~133_combout\ : std_logic;
SIGNAL \M10|Mem[31][2]~q\ : std_logic;
SIGNAL \M10|Mem[15][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~134_combout\ : std_logic;
SIGNAL \Mu0|Mux13~135_combout\ : std_logic;
SIGNAL \M00|Mem[2][2]~q\ : std_logic;
SIGNAL \M10|Mem[2][2]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[2][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~109_combout\ : std_logic;
SIGNAL \M10|Mem[18][2]~q\ : std_logic;
SIGNAL \M00|Mem[18][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~110_combout\ : std_logic;
SIGNAL \M10|Mem[6][2]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[6][2]~q\ : std_logic;
SIGNAL \M10|Mem[22][2]~q\ : std_logic;
SIGNAL \M00|Mem[6][2]~q\ : std_logic;
SIGNAL \M00|Mem[22][2]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[22][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~107_combout\ : std_logic;
SIGNAL \Mu0|Mux13~108_combout\ : std_logic;
SIGNAL \Mu0|Mux13~111_combout\ : std_logic;
SIGNAL \M00|Mem[26][2]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[26][2]~q\ : std_logic;
SIGNAL \M10|Mem[26][2]~q\ : std_logic;
SIGNAL \M00|Mem[10][2]~q\ : std_logic;
SIGNAL \M10|Mem[10][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~105_combout\ : std_logic;
SIGNAL \Mu0|Mux13~106_combout\ : std_logic;
SIGNAL \M10|Mem[14][2]~q\ : std_logic;
SIGNAL \M00|Mem[30][2]~q\ : std_logic;
SIGNAL \M00|Mem[14][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~112_combout\ : std_logic;
SIGNAL \M10|Mem[30][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~113_combout\ : std_logic;
SIGNAL \Mu0|Mux13~114_combout\ : std_logic;
SIGNAL \M10|Mem[8][2]~q\ : std_logic;
SIGNAL \M00|Mem[8][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~115_combout\ : std_logic;
SIGNAL \M00|Mem[24][2]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[24][2]~q\ : std_logic;
SIGNAL \M10|Mem[24][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~116_combout\ : std_logic;
SIGNAL \M00|Mem[12][2]~q\ : std_logic;
SIGNAL \M00|Mem[28][2]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[28][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~122_combout\ : std_logic;
SIGNAL \M10|Mem[28][2]~q\ : std_logic;
SIGNAL \M10|Mem[12][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~123_combout\ : std_logic;
SIGNAL \M00|Mem[20][2]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[20][2]~q\ : std_logic;
SIGNAL \M00|Mem[4][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~117_combout\ : std_logic;
SIGNAL \M10|Mem[20][2]~q\ : std_logic;
SIGNAL \M10|Mem[4][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~118_combout\ : std_logic;
SIGNAL \M00|Mem[0][2]~q\ : std_logic;
SIGNAL \M10|Mem[0][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~119_combout\ : std_logic;
SIGNAL \M10|Mem[16][2]~q\ : std_logic;
SIGNAL \M00|Mem[16][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~120_combout\ : std_logic;
SIGNAL \Mu0|Mux13~121_combout\ : std_logic;
SIGNAL \Mu0|Mux13~124_combout\ : std_logic;
SIGNAL \Mu0|Mux13~125_combout\ : std_logic;
SIGNAL \M10|Mem[5][2]~q\ : std_logic;
SIGNAL \M10|Mem[21][2]~q\ : std_logic;
SIGNAL \M00|Mem[5][2]~q\ : std_logic;
SIGNAL \M00|Mem[21][2]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[21][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~95_combout\ : std_logic;
SIGNAL \Mu0|Mux13~96_combout\ : std_logic;
SIGNAL \M10|Mem[13][2]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[13][2]~q\ : std_logic;
SIGNAL \M00|Mem[13][2]~q\ : std_logic;
SIGNAL \M00|Mem[29][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~102_combout\ : std_logic;
SIGNAL \M10|Mem[29][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~103_combout\ : std_logic;
SIGNAL \M00|Mem[1][2]~q\ : std_logic;
SIGNAL \M10|Mem[1][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~99_combout\ : std_logic;
SIGNAL \M10|Mem[17][2]~q\ : std_logic;
SIGNAL \M00|Mem[17][2]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[17][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~100_combout\ : std_logic;
SIGNAL \M00|Mem[25][2]~q\ : std_logic;
SIGNAL \M10|Mem[25][2]~q\ : std_logic;
SIGNAL \M00|Mem[9][2]~q\ : std_logic;
SIGNAL \M10|Mem[9][2]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[9][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~97_combout\ : std_logic;
SIGNAL \Mu0|Mux13~98_combout\ : std_logic;
SIGNAL \Mu0|Mux13~101_combout\ : std_logic;
SIGNAL \Mu0|Mux13~104_combout\ : std_logic;
SIGNAL \Mu0|Mux13~136_combout\ : std_logic;
SIGNAL \Mu0|Mux13~137_combout\ : std_logic;
SIGNAL \M20|Mem[13][2]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[13][2]~q\ : std_logic;
SIGNAL \M20|Mem[15][2]~q\ : std_logic;
SIGNAL \M20|Mem[14][2]~q\ : std_logic;
SIGNAL \M20|Mem[12][2]~q\ : std_logic;
SIGNAL \M20|Mux5~17_combout\ : std_logic;
SIGNAL \M20|Mux5~18_combout\ : std_logic;
SIGNAL \M20|Mem[10][2]~q\ : std_logic;
SIGNAL \M20|Mem[11][2]~q\ : std_logic;
SIGNAL \M20|Mem[9][2]~q\ : std_logic;
SIGNAL \M20|Mem[8][2]~q\ : std_logic;
SIGNAL \M20|Mux5~10_combout\ : std_logic;
SIGNAL \M20|Mux5~11_combout\ : std_logic;
SIGNAL \M20|Mem[2][2]~q\ : std_logic;
SIGNAL \M20|Mem[3][2]~q\ : std_logic;
SIGNAL \M20|Mem[0][2]~q\ : std_logic;
SIGNAL \M20|Mem[1][2]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[1][2]~q\ : std_logic;
SIGNAL \M20|Mux5~14_combout\ : std_logic;
SIGNAL \M20|Mux5~15_combout\ : std_logic;
SIGNAL \M20|Mem[6][2]~q\ : std_logic;
SIGNAL \M20|Mem[4][2]~q\ : std_logic;
SIGNAL \M20|Mux5~12_combout\ : std_logic;
SIGNAL \M20|Mem[7][2]~q\ : std_logic;
SIGNAL \M20|Mem[5][2]~q\ : std_logic;
SIGNAL \M20|Mux5~13_combout\ : std_logic;
SIGNAL \M20|Mux5~16_combout\ : std_logic;
SIGNAL \M20|Mux5~19_combout\ : std_logic;
SIGNAL \M20|Mem[22][2]~q\ : std_logic;
SIGNAL \M20|Mem[30][2]~q\ : std_logic;
SIGNAL \M20|Mem[26][2]~q\ : std_logic;
SIGNAL \M20|Mem[18][2]~q\ : std_logic;
SIGNAL \M20|Mux5~0_combout\ : std_logic;
SIGNAL \M20|Mux5~1_combout\ : std_logic;
SIGNAL \M20|Mem[27][2]~q\ : std_logic;
SIGNAL \M20|Mem[31][2]~q\ : std_logic;
SIGNAL \M20|Mem[19][2]~q\ : std_logic;
SIGNAL \M20|Mem[23][2]~q\ : std_logic;
SIGNAL \M20|Mux5~7_combout\ : std_logic;
SIGNAL \M20|Mux5~8_combout\ : std_logic;
SIGNAL \M20|Mem[25][2]~q\ : std_logic;
SIGNAL \M20|Mem[29][2]~q\ : std_logic;
SIGNAL \M20|Mem[17][2]~q\ : std_logic;
SIGNAL \M20|Mem[21][2]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[21][2]~q\ : std_logic;
SIGNAL \M20|Mux5~2_combout\ : std_logic;
SIGNAL \M20|Mux5~3_combout\ : std_logic;
SIGNAL \M20|Mem[20][2]~q\ : std_logic;
SIGNAL \M20|Mem[16][2]~q\ : std_logic;
SIGNAL \M20|Mem[24][2]~q\ : std_logic;
SIGNAL \M20|Mux5~4_combout\ : std_logic;
SIGNAL \M20|Mem[28][2]~q\ : std_logic;
SIGNAL \M20|Mux5~5_combout\ : std_logic;
SIGNAL \M20|Mux5~6_combout\ : std_logic;
SIGNAL \M20|Mux5~9_combout\ : std_logic;
SIGNAL \M20|Mux5~20_combout\ : std_logic;
SIGNAL \M30|Mem[25][2]~q\ : std_logic;
SIGNAL \M30|Mem[29][2]~q\ : std_logic;
SIGNAL \M30|Mem[17][2]~q\ : std_logic;
SIGNAL \M30|Mem[21][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~140_combout\ : std_logic;
SIGNAL \Mu0|Mux13~141_combout\ : std_logic;
SIGNAL \M30|Mem[20][2]~q\ : std_logic;
SIGNAL \M30|Mem[28][2]~q\ : std_logic;
SIGNAL \M30|Mem[16][2]~q\ : std_logic;
SIGNAL \M30|Mem[24][2]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[24][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~142_combout\ : std_logic;
SIGNAL \Mu0|Mux13~143_combout\ : std_logic;
SIGNAL \Mu0|Mux13~144_combout\ : std_logic;
SIGNAL \M30|Mem[22][2]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[22][2]~q\ : std_logic;
SIGNAL \M30|Mem[30][2]~q\ : std_logic;
SIGNAL \M30|Mem[18][2]~q\ : std_logic;
SIGNAL \M30|Mem[26][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~138_combout\ : std_logic;
SIGNAL \Mu0|Mux13~139_combout\ : std_logic;
SIGNAL \M30|Mem[23][2]~q\ : std_logic;
SIGNAL \M30|Mem[19][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~145_combout\ : std_logic;
SIGNAL \M30|Mem[31][2]~q\ : std_logic;
SIGNAL \M30|Mem[27][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~146_combout\ : std_logic;
SIGNAL \Mu0|Mux13~147_combout\ : std_logic;
SIGNAL \Mu0|Mux13~148_combout\ : std_logic;
SIGNAL \M70|Mem[15][2]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[15][2]~q\ : std_logic;
SIGNAL \M60|Mem[15][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~38_combout\ : std_logic;
SIGNAL \M70|Mem[31][2]~q\ : std_logic;
SIGNAL \M60|Mem[31][2]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[31][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~39_combout\ : std_logic;
SIGNAL \M60|Mem[12][2]~q\ : std_logic;
SIGNAL \M70|Mem[12][2]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[12][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~35_combout\ : std_logic;
SIGNAL \M70|Mem[28][2]~q\ : std_logic;
SIGNAL \M60|Mem[28][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~36_combout\ : std_logic;
SIGNAL \M60|Mem[14][2]~q\ : std_logic;
SIGNAL \M70|Mem[14][2]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[14][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~33_combout\ : std_logic;
SIGNAL \M70|Mem[30][2]~q\ : std_logic;
SIGNAL \M60|Mem[30][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~34_combout\ : std_logic;
SIGNAL \Mu0|Mux13~37_combout\ : std_logic;
SIGNAL \M60|Mem[29][2]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[29][2]~q\ : std_logic;
SIGNAL \M70|Mem[29][2]~q\ : std_logic;
SIGNAL \M70|Mem[13][2]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[13][2]~q\ : std_logic;
SIGNAL \M60|Mem[13][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~31_combout\ : std_logic;
SIGNAL \Mu0|Mux13~32_combout\ : std_logic;
SIGNAL \Mu0|Mux13~40_combout\ : std_logic;
SIGNAL \M60|Mem[26][2]~q\ : std_logic;
SIGNAL \M60|Mem[24][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~0_combout\ : std_logic;
SIGNAL \M60|Mem[27][2]~q\ : std_logic;
SIGNAL \M60|Mem[25][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~1_combout\ : std_logic;
SIGNAL \M70|Mem[24][2]~q\ : std_logic;
SIGNAL \M70|Mem[25][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~7_combout\ : std_logic;
SIGNAL \M70|Mem[27][2]~q\ : std_logic;
SIGNAL \M70|Mem[26][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~8_combout\ : std_logic;
SIGNAL \M70|Mem[8][2]~q\ : std_logic;
SIGNAL \M70|Mem[9][2]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[9][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~2_combout\ : std_logic;
SIGNAL \M70|Mem[11][2]~q\ : std_logic;
SIGNAL \M70|Mem[10][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~3_combout\ : std_logic;
SIGNAL \M60|Mem[8][2]~q\ : std_logic;
SIGNAL \M60|Mem[10][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~4_combout\ : std_logic;
SIGNAL \M60|Mem[11][2]~q\ : std_logic;
SIGNAL \M60|Mem[9][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~5_combout\ : std_logic;
SIGNAL \Mu0|Mux13~6_combout\ : std_logic;
SIGNAL \Mu0|Mux13~9_combout\ : std_logic;
SIGNAL \M60|Mem[17][2]~q\ : std_logic;
SIGNAL \M60|Mem[19][2]~q\ : std_logic;
SIGNAL \M60|Mem[16][2]~q\ : std_logic;
SIGNAL \M60|Mem[18][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~20_combout\ : std_logic;
SIGNAL \Mu0|Mux13~21_combout\ : std_logic;
SIGNAL \M70|Mem[18][2]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[18][2]~q\ : std_logic;
SIGNAL \M70|Mem[19][2]~q\ : std_logic;
SIGNAL \M70|Mem[16][2]~q\ : std_logic;
SIGNAL \M70|Mem[17][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~27_combout\ : std_logic;
SIGNAL \Mu0|Mux13~28_combout\ : std_logic;
SIGNAL \M60|Mem[1][2]~q\ : std_logic;
SIGNAL \M60|Mem[3][2]~q\ : std_logic;
SIGNAL \M60|Mem[2][2]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[2][2]~q\ : std_logic;
SIGNAL \M60|Mem[0][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~24_combout\ : std_logic;
SIGNAL \Mu0|Mux13~25_combout\ : std_logic;
SIGNAL \M70|Mem[2][2]~q\ : std_logic;
SIGNAL \M70|Mem[3][2]~q\ : std_logic;
SIGNAL \M70|Mem[0][2]~q\ : std_logic;
SIGNAL \M70|Mem[1][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~22_combout\ : std_logic;
SIGNAL \Mu0|Mux13~23_combout\ : std_logic;
SIGNAL \Mu0|Mux13~26_combout\ : std_logic;
SIGNAL \Mu0|Mux13~29_combout\ : std_logic;
SIGNAL \M60|Mem[22][2]~q\ : std_logic;
SIGNAL \M60|Mem[20][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~10_combout\ : std_logic;
SIGNAL \M60|Mem[23][2]~q\ : std_logic;
SIGNAL \M60|Mem[21][2]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[21][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~11_combout\ : std_logic;
SIGNAL \M60|Mem[4][2]~q\ : std_logic;
SIGNAL \M60|Mem[6][2]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[6][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~14_combout\ : std_logic;
SIGNAL \M60|Mem[7][2]~q\ : std_logic;
SIGNAL \M60|Mem[5][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~15_combout\ : std_logic;
SIGNAL \M70|Mem[5][2]~q\ : std_logic;
SIGNAL \M70|Mem[4][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~12_combout\ : std_logic;
SIGNAL \M70|Mem[7][2]~q\ : std_logic;
SIGNAL \M70|Mem[6][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~13_combout\ : std_logic;
SIGNAL \Mu0|Mux13~16_combout\ : std_logic;
SIGNAL \M70|Mem[22][2]~q\ : std_logic;
SIGNAL \M70|Mem[23][2]~q\ : std_logic;
SIGNAL \M70|Mem[21][2]~q\ : std_logic;
SIGNAL \M70|Mem[20][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~17_combout\ : std_logic;
SIGNAL \Mu0|Mux13~18_combout\ : std_logic;
SIGNAL \Mu0|Mux13~19_combout\ : std_logic;
SIGNAL \Mu0|Mux13~30_combout\ : std_logic;
SIGNAL \Mu0|Mux13~41_combout\ : std_logic;
SIGNAL \M50|Mem[19][2]~q\ : std_logic;
SIGNAL \M50|Mem[27][2]~q\ : std_logic;
SIGNAL \M50|Mem[3][2]~q\ : std_logic;
SIGNAL \M50|Mem[11][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~73_combout\ : std_logic;
SIGNAL \Mu0|Mux13~74_combout\ : std_logic;
SIGNAL \M50|Mem[23][2]~q\ : std_logic;
SIGNAL \M50|Mem[31][2]~q\ : std_logic;
SIGNAL \M50|Mem[7][2]~q\ : std_logic;
SIGNAL \M50|Mem[15][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~80_combout\ : std_logic;
SIGNAL \Mu0|Mux13~81_combout\ : std_logic;
SIGNAL \M40|Mem[19][2]~q\ : std_logic;
SIGNAL \M40|Mem[3][2]~q\ : std_logic;
SIGNAL \M40|Mem[11][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~77_combout\ : std_logic;
SIGNAL \M40|Mem[27][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~78_combout\ : std_logic;
SIGNAL \M40|Mem[15][2]~q\ : std_logic;
SIGNAL \M40|Mem[7][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~75_combout\ : std_logic;
SIGNAL \M40|Mem[31][2]~q\ : std_logic;
SIGNAL \M40|Mem[23][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~76_combout\ : std_logic;
SIGNAL \Mu0|Mux13~79_combout\ : std_logic;
SIGNAL \Mu0|Mux13~82_combout\ : std_logic;
SIGNAL \M50|Mem[24][2]~q\ : std_logic;
SIGNAL \M50|Mem[16][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~69_combout\ : std_logic;
SIGNAL \M50|Mem[28][2]~q\ : std_logic;
SIGNAL \M50|Mem[20][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~70_combout\ : std_logic;
SIGNAL \M40|Mem[16][2]~q\ : std_logic;
SIGNAL \M40|Mem[20][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~62_combout\ : std_logic;
SIGNAL \M40|Mem[24][2]~q\ : std_logic;
SIGNAL \M40|Mem[28][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~63_combout\ : std_logic;
SIGNAL \M40|Mem[0][2]~q\ : std_logic;
SIGNAL \M40|Mem[4][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~66_combout\ : std_logic;
SIGNAL \M40|Mem[12][2]~q\ : std_logic;
SIGNAL \M40|Mem[8][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~67_combout\ : std_logic;
SIGNAL \M50|Mem[0][2]~q\ : std_logic;
SIGNAL \M50|Mem[8][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~64_combout\ : std_logic;
SIGNAL \M50|Mem[12][2]~q\ : std_logic;
SIGNAL \M50|Mem[4][2]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[4][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~65_combout\ : std_logic;
SIGNAL \Mu0|Mux13~68_combout\ : std_logic;
SIGNAL \Mu0|Mux13~71_combout\ : std_logic;
SIGNAL \M40|Mem[25][2]~q\ : std_logic;
SIGNAL \M40|Mem[29][2]~q\ : std_logic;
SIGNAL \M40|Mem[17][2]~q\ : std_logic;
SIGNAL \M40|Mem[21][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~52_combout\ : std_logic;
SIGNAL \Mu0|Mux13~53_combout\ : std_logic;
SIGNAL \M50|Mem[1][2]~q\ : std_logic;
SIGNAL \M50|Mem[9][2]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[9][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~54_combout\ : std_logic;
SIGNAL \M50|Mem[13][2]~q\ : std_logic;
SIGNAL \M50|Mem[5][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~55_combout\ : std_logic;
SIGNAL \M40|Mem[9][2]~q\ : std_logic;
SIGNAL \M40|Mem[13][2]~q\ : std_logic;
SIGNAL \M40|Mem[1][2]~q\ : std_logic;
SIGNAL \M40|Mem[5][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~56_combout\ : std_logic;
SIGNAL \Mu0|Mux13~57_combout\ : std_logic;
SIGNAL \Mu0|Mux13~58_combout\ : std_logic;
SIGNAL \M50|Mem[17][2]~q\ : std_logic;
SIGNAL \M50|Mem[25][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~59_combout\ : std_logic;
SIGNAL \M50|Mem[29][2]~q\ : std_logic;
SIGNAL \M50|Mem[21][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~60_combout\ : std_logic;
SIGNAL \Mu0|Mux13~61_combout\ : std_logic;
SIGNAL \Mu0|Mux13~72_combout\ : std_logic;
SIGNAL \M40|Mem[26][2]~q\ : std_logic;
SIGNAL \M40|Mem[30][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~49_combout\ : std_logic;
SIGNAL \M50|Mem[30][2]~q\ : std_logic;
SIGNAL \M50|Mem[26][2]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[26][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~50_combout\ : std_logic;
SIGNAL \M50|Mem[10][2]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[10][2]~q\ : std_logic;
SIGNAL \M50|Mem[14][2]~q\ : std_logic;
SIGNAL \M40|Mem[14][2]~q\ : std_logic;
SIGNAL \M40|Mem[10][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~44_combout\ : std_logic;
SIGNAL \Mu0|Mux13~45_combout\ : std_logic;
SIGNAL \M40|Mem[6][2]~q\ : std_logic;
SIGNAL \M40|Mem[2][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~46_combout\ : std_logic;
SIGNAL \M50|Mem[2][2]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[2][2]~q\ : std_logic;
SIGNAL \M50|Mem[6][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~47_combout\ : std_logic;
SIGNAL \Mu0|Mux13~48_combout\ : std_logic;
SIGNAL \M40|Mem[18][2]~q\ : std_logic;
SIGNAL \M40|Mem[22][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~42_combout\ : std_logic;
SIGNAL \M50|Mem[22][2]~q\ : std_logic;
SIGNAL \M50|Mem[18][2]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[18][2]~q\ : std_logic;
SIGNAL \Mu0|Mux13~43_combout\ : std_logic;
SIGNAL \Mu0|Mux13~51_combout\ : std_logic;
SIGNAL \Mu0|Mux13~83_combout\ : std_logic;
SIGNAL \Mu0|Mux13~84_combout\ : std_logic;
SIGNAL \Mu0|Mux13~149_combout\ : std_logic;
SIGNAL \Din[3]~input_o\ : std_logic;
SIGNAL \M50|Mem[21][3]~q\ : std_logic;
SIGNAL \M50|Mem[29][3]~q\ : std_logic;
SIGNAL \M50|Mem[17][3]~q\ : std_logic;
SIGNAL \M50|Mem[25][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~49_combout\ : std_logic;
SIGNAL \Mu0|Mux12~50_combout\ : std_logic;
SIGNAL \M40|Mem[17][3]~q\ : std_logic;
SIGNAL \M40|Mem[21][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~42_combout\ : std_logic;
SIGNAL \M40|Mem[25][3]~q\ : std_logic;
SIGNAL \M40|Mem[29][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~43_combout\ : std_logic;
SIGNAL \M50|Mem[1][3]~q\ : std_logic;
SIGNAL \M50|Mem[9][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~44_combout\ : std_logic;
SIGNAL \M50|Mem[13][3]~q\ : std_logic;
SIGNAL \M50|Mem[5][3]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[5][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~45_combout\ : std_logic;
SIGNAL \M40|Mem[1][3]~q\ : std_logic;
SIGNAL \M40|Mem[5][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~46_combout\ : std_logic;
SIGNAL \M40|Mem[9][3]~q\ : std_logic;
SIGNAL \M40|Mem[13][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~47_combout\ : std_logic;
SIGNAL \Mu0|Mux12~48_combout\ : std_logic;
SIGNAL \Mu0|Mux12~51_combout\ : std_logic;
SIGNAL \M40|Mem[27][3]~q\ : std_logic;
SIGNAL \M50|Mem[27][3]~q\ : std_logic;
SIGNAL \M50|Mem[11][3]~q\ : std_logic;
SIGNAL \M40|Mem[11][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~73_combout\ : std_logic;
SIGNAL \Mu0|Mux12~74_combout\ : std_logic;
SIGNAL \M40|Mem[3][3]~q\ : std_logic;
SIGNAL \M50|Mem[3][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~77_combout\ : std_logic;
SIGNAL \M50|Mem[19][3]~q\ : std_logic;
SIGNAL \M40|Mem[19][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~78_combout\ : std_logic;
SIGNAL \M40|Mem[7][3]~q\ : std_logic;
SIGNAL \M50|Mem[7][3]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[7][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~75_combout\ : std_logic;
SIGNAL \M50|Mem[23][3]~q\ : std_logic;
SIGNAL \M40|Mem[23][3]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[23][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~76_combout\ : std_logic;
SIGNAL \Mu0|Mux12~79_combout\ : std_logic;
SIGNAL \M40|Mem[31][3]~q\ : std_logic;
SIGNAL \M50|Mem[31][3]~q\ : std_logic;
SIGNAL \M40|Mem[15][3]~q\ : std_logic;
SIGNAL \M50|Mem[15][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~80_combout\ : std_logic;
SIGNAL \Mu0|Mux12~81_combout\ : std_logic;
SIGNAL \Mu0|Mux12~82_combout\ : std_logic;
SIGNAL \M40|Mem[24][3]~q\ : std_logic;
SIGNAL \M40|Mem[28][3]~q\ : std_logic;
SIGNAL \M40|Mem[16][3]~q\ : std_logic;
SIGNAL \M40|Mem[20][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~62_combout\ : std_logic;
SIGNAL \Mu0|Mux12~63_combout\ : std_logic;
SIGNAL \M40|Mem[8][3]~q\ : std_logic;
SIGNAL \M40|Mem[12][3]~q\ : std_logic;
SIGNAL \M40|Mem[0][3]~q\ : std_logic;
SIGNAL \M40|Mem[4][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~66_combout\ : std_logic;
SIGNAL \Mu0|Mux12~67_combout\ : std_logic;
SIGNAL \M50|Mem[8][3]~q\ : std_logic;
SIGNAL \M50|Mem[0][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~64_combout\ : std_logic;
SIGNAL \M50|Mem[12][3]~q\ : std_logic;
SIGNAL \M50|Mem[4][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~65_combout\ : std_logic;
SIGNAL \Mu0|Mux12~68_combout\ : std_logic;
SIGNAL \M50|Mem[24][3]~q\ : std_logic;
SIGNAL \M50|Mem[16][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~69_combout\ : std_logic;
SIGNAL \M50|Mem[28][3]~q\ : std_logic;
SIGNAL \M50|Mem[20][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~70_combout\ : std_logic;
SIGNAL \Mu0|Mux12~71_combout\ : std_logic;
SIGNAL \M40|Mem[26][3]~q\ : std_logic;
SIGNAL \M40|Mem[30][3]~q\ : std_logic;
SIGNAL \M40|Mem[18][3]~q\ : std_logic;
SIGNAL \M40|Mem[22][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~52_combout\ : std_logic;
SIGNAL \Mu0|Mux12~53_combout\ : std_logic;
SIGNAL \M50|Mem[2][3]~q\ : std_logic;
SIGNAL \M50|Mem[10][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~54_combout\ : std_logic;
SIGNAL \M50|Mem[14][3]~q\ : std_logic;
SIGNAL \M50|Mem[6][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~55_combout\ : std_logic;
SIGNAL \M40|Mem[10][3]~q\ : std_logic;
SIGNAL \M40|Mem[14][3]~q\ : std_logic;
SIGNAL \M40|Mem[2][3]~q\ : std_logic;
SIGNAL \M40|Mem[6][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~56_combout\ : std_logic;
SIGNAL \Mu0|Mux12~57_combout\ : std_logic;
SIGNAL \Mu0|Mux12~58_combout\ : std_logic;
SIGNAL \M50|Mem[26][3]~q\ : std_logic;
SIGNAL \M50|Mem[18][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~59_combout\ : std_logic;
SIGNAL \M50|Mem[22][3]~q\ : std_logic;
SIGNAL \M50|Mem[30][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~60_combout\ : std_logic;
SIGNAL \Mu0|Mux12~61_combout\ : std_logic;
SIGNAL \Mu0|Mux12~72_combout\ : std_logic;
SIGNAL \Mu0|Mux12~83_combout\ : std_logic;
SIGNAL \M70|Mem[21][3]~q\ : std_logic;
SIGNAL \M70|Mem[23][3]~q\ : std_logic;
SIGNAL \M70|Mem[20][3]~q\ : std_logic;
SIGNAL \M70|Mem[22][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~7_combout\ : std_logic;
SIGNAL \Mu0|Mux12~8_combout\ : std_logic;
SIGNAL \M60|Mem[21][3]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[21][3]~q\ : std_logic;
SIGNAL \M60|Mem[20][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~0_combout\ : std_logic;
SIGNAL \M60|Mem[23][3]~q\ : std_logic;
SIGNAL \M60|Mem[22][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~1_combout\ : std_logic;
SIGNAL \M70|Mem[6][3]~q\ : std_logic;
SIGNAL \M70|Mem[4][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~2_combout\ : std_logic;
SIGNAL \M70|Mem[7][3]~q\ : std_logic;
SIGNAL \M70|Mem[5][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~3_combout\ : std_logic;
SIGNAL \M60|Mem[4][3]~q\ : std_logic;
SIGNAL \M60|Mem[5][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~4_combout\ : std_logic;
SIGNAL \M60|Mem[7][3]~q\ : std_logic;
SIGNAL \M60|Mem[6][3]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[6][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~5_combout\ : std_logic;
SIGNAL \Mu0|Mux12~6_combout\ : std_logic;
SIGNAL \Mu0|Mux12~9_combout\ : std_logic;
SIGNAL \M60|Mem[14][3]~q\ : std_logic;
SIGNAL \M60|Mem[15][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~33_combout\ : std_logic;
SIGNAL \M70|Mem[15][3]~q\ : std_logic;
SIGNAL \M70|Mem[14][3]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[14][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~34_combout\ : std_logic;
SIGNAL \M70|Mem[12][3]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[12][3]~q\ : std_logic;
SIGNAL \M70|Mem[13][3]~q\ : std_logic;
SIGNAL \M60|Mem[12][3]~q\ : std_logic;
SIGNAL \M60|Mem[13][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~35_combout\ : std_logic;
SIGNAL \Mu0|Mux12~36_combout\ : std_logic;
SIGNAL \Mu0|Mux12~37_combout\ : std_logic;
SIGNAL \M70|Mem[28][3]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[28][3]~q\ : std_logic;
SIGNAL \M70|Mem[29][3]~q\ : std_logic;
SIGNAL \M60|Mem[28][3]~q\ : std_logic;
SIGNAL \M60|Mem[29][3]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[29][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~31_combout\ : std_logic;
SIGNAL \Mu0|Mux12~32_combout\ : std_logic;
SIGNAL \M60|Mem[30][3]~q\ : std_logic;
SIGNAL \M60|Mem[31][3]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[31][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~38_combout\ : std_logic;
SIGNAL \M70|Mem[31][3]~q\ : std_logic;
SIGNAL \M70|Mem[30][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~39_combout\ : std_logic;
SIGNAL \Mu0|Mux12~40_combout\ : std_logic;
SIGNAL \M60|Mem[25][3]~q\ : std_logic;
SIGNAL \M60|Mem[24][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~10_combout\ : std_logic;
SIGNAL \M60|Mem[27][3]~q\ : std_logic;
SIGNAL \M60|Mem[26][3]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[26][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~11_combout\ : std_logic;
SIGNAL \M70|Mem[24][3]~q\ : std_logic;
SIGNAL \M70|Mem[26][3]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[26][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~17_combout\ : std_logic;
SIGNAL \M70|Mem[25][3]~q\ : std_logic;
SIGNAL \M70|Mem[27][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~18_combout\ : std_logic;
SIGNAL \M70|Mem[9][3]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[9][3]~q\ : std_logic;
SIGNAL \M70|Mem[11][3]~q\ : std_logic;
SIGNAL \M70|Mem[8][3]~q\ : std_logic;
SIGNAL \M70|Mem[10][3]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[10][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~12_combout\ : std_logic;
SIGNAL \Mu0|Mux12~13_combout\ : std_logic;
SIGNAL \M60|Mem[8][3]~q\ : std_logic;
SIGNAL \M60|Mem[9][3]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[9][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~14_combout\ : std_logic;
SIGNAL \M60|Mem[11][3]~q\ : std_logic;
SIGNAL \M60|Mem[10][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~15_combout\ : std_logic;
SIGNAL \Mu0|Mux12~16_combout\ : std_logic;
SIGNAL \Mu0|Mux12~19_combout\ : std_logic;
SIGNAL \M70|Mem[18][3]~q\ : std_logic;
SIGNAL \M70|Mem[16][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~27_combout\ : std_logic;
SIGNAL \M70|Mem[19][3]~q\ : std_logic;
SIGNAL \M70|Mem[17][3]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[17][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~28_combout\ : std_logic;
SIGNAL \M60|Mem[18][3]~q\ : std_logic;
SIGNAL \M60|Mem[19][3]~q\ : std_logic;
SIGNAL \M60|Mem[16][3]~q\ : std_logic;
SIGNAL \M60|Mem[17][3]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[17][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~20_combout\ : std_logic;
SIGNAL \Mu0|Mux12~21_combout\ : std_logic;
SIGNAL \M60|Mem[0][3]~q\ : std_logic;
SIGNAL \M60|Mem[1][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~24_combout\ : std_logic;
SIGNAL \M60|Mem[3][3]~q\ : std_logic;
SIGNAL \M60|Mem[2][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~25_combout\ : std_logic;
SIGNAL \M70|Mem[1][3]~q\ : std_logic;
SIGNAL \M70|Mem[3][3]~q\ : std_logic;
SIGNAL \M70|Mem[2][3]~q\ : std_logic;
SIGNAL \M70|Mem[0][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~22_combout\ : std_logic;
SIGNAL \Mu0|Mux12~23_combout\ : std_logic;
SIGNAL \Mu0|Mux12~26_combout\ : std_logic;
SIGNAL \Mu0|Mux12~29_combout\ : std_logic;
SIGNAL \Mu0|Mux12~30_combout\ : std_logic;
SIGNAL \Mu0|Mux12~41_combout\ : std_logic;
SIGNAL \Mu0|Mux12~84_combout\ : std_logic;
SIGNAL \M30|Mem[16][3]~q\ : std_logic;
SIGNAL \M30|Mem[20][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~142_combout\ : std_logic;
SIGNAL \M30|Mem[28][3]~q\ : std_logic;
SIGNAL \M30|Mem[24][3]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[24][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~143_combout\ : std_logic;
SIGNAL \M30|Mem[26][3]~q\ : std_logic;
SIGNAL \M30|Mem[30][3]~q\ : std_logic;
SIGNAL \M30|Mem[18][3]~q\ : std_logic;
SIGNAL \M30|Mem[22][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~140_combout\ : std_logic;
SIGNAL \Mu0|Mux12~141_combout\ : std_logic;
SIGNAL \Mu0|Mux12~144_combout\ : std_logic;
SIGNAL \M30|Mem[23][3]~q\ : std_logic;
SIGNAL \M30|Mem[31][3]~q\ : std_logic;
SIGNAL \M30|Mem[19][3]~q\ : std_logic;
SIGNAL \M30|Mem[27][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~145_combout\ : std_logic;
SIGNAL \Mu0|Mux12~146_combout\ : std_logic;
SIGNAL \M30|Mem[17][3]~q\ : std_logic;
SIGNAL \M30|Mem[25][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~138_combout\ : std_logic;
SIGNAL \M30|Mem[21][3]~q\ : std_logic;
SIGNAL \M30|Mem[29][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~139_combout\ : std_logic;
SIGNAL \Mu0|Mux12~147_combout\ : std_logic;
SIGNAL \M20|Mem[23][3]~q\ : std_logic;
SIGNAL \M20|Mem[31][3]~q\ : std_logic;
SIGNAL \M20|Mem[19][3]~q\ : std_logic;
SIGNAL \M20|Mem[27][3]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[27][3]~q\ : std_logic;
SIGNAL \M20|Mux4~7_combout\ : std_logic;
SIGNAL \M20|Mux4~8_combout\ : std_logic;
SIGNAL \M20|Mem[17][3]~q\ : std_logic;
SIGNAL \M20|Mem[25][3]~q\ : std_logic;
SIGNAL \M20|Mux4~0_combout\ : std_logic;
SIGNAL \M20|Mem[29][3]~q\ : std_logic;
SIGNAL \M20|Mem[21][3]~q\ : std_logic;
SIGNAL \M20|Mux4~1_combout\ : std_logic;
SIGNAL \M20|Mem[22][3]~q\ : std_logic;
SIGNAL \M20|Mem[18][3]~q\ : std_logic;
SIGNAL \M20|Mux4~2_combout\ : std_logic;
SIGNAL \M20|Mem[30][3]~q\ : std_logic;
SIGNAL \M20|Mem[26][3]~q\ : std_logic;
SIGNAL \M20|Mux4~3_combout\ : std_logic;
SIGNAL \M20|Mem[20][3]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[20][3]~q\ : std_logic;
SIGNAL \M20|Mem[16][3]~q\ : std_logic;
SIGNAL \M20|Mux4~4_combout\ : std_logic;
SIGNAL \M20|Mem[24][3]~q\ : std_logic;
SIGNAL \M20|Mem[28][3]~q\ : std_logic;
SIGNAL \M20|Mux4~5_combout\ : std_logic;
SIGNAL \M20|Mux4~6_combout\ : std_logic;
SIGNAL \M20|Mux4~9_combout\ : std_logic;
SIGNAL \M20|Mem[1][3]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[1][3]~q\ : std_logic;
SIGNAL \M20|Mem[0][3]~q\ : std_logic;
SIGNAL \M20|Mem[2][3]~q\ : std_logic;
SIGNAL \M20|Mux4~14_combout\ : std_logic;
SIGNAL \M20|Mem[3][3]~q\ : std_logic;
SIGNAL \M20|Mux4~15_combout\ : std_logic;
SIGNAL \M20|Mem[9][3]~q\ : std_logic;
SIGNAL \M20|Mem[8][3]~q\ : std_logic;
SIGNAL \M20|Mem[10][3]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[10][3]~q\ : std_logic;
SIGNAL \M20|Mux4~12_combout\ : std_logic;
SIGNAL \M20|Mem[11][3]~q\ : std_logic;
SIGNAL \M20|Mux4~13_combout\ : std_logic;
SIGNAL \M20|Mux4~16_combout\ : std_logic;
SIGNAL \M20|Mem[5][3]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[5][3]~q\ : std_logic;
SIGNAL \M20|Mem[4][3]~q\ : std_logic;
SIGNAL \M20|Mux4~10_combout\ : std_logic;
SIGNAL \M20|Mem[7][3]~q\ : std_logic;
SIGNAL \M20|Mem[6][3]~q\ : std_logic;
SIGNAL \M20|Mux4~11_combout\ : std_logic;
SIGNAL \M20|Mem[14][3]~q\ : std_logic;
SIGNAL \M20|Mem[15][3]~q\ : std_logic;
SIGNAL \M20|Mem[12][3]~q\ : std_logic;
SIGNAL \M20|Mem[13][3]~q\ : std_logic;
SIGNAL \M20|Mux4~17_combout\ : std_logic;
SIGNAL \M20|Mux4~18_combout\ : std_logic;
SIGNAL \M20|Mux4~19_combout\ : std_logic;
SIGNAL \M20|Mux4~20_combout\ : std_logic;
SIGNAL \M10|Mem[7][3]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[7][3]~q\ : std_logic;
SIGNAL \M10|Mem[23][3]~q\ : std_logic;
SIGNAL \M00|Mem[7][3]~q\ : std_logic;
SIGNAL \M00|Mem[23][3]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[23][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~102_combout\ : std_logic;
SIGNAL \Mu0|Mux12~103_combout\ : std_logic;
SIGNAL \M10|Mem[5][3]~q\ : std_logic;
SIGNAL \M10|Mem[21][3]~q\ : std_logic;
SIGNAL \M00|Mem[5][3]~q\ : std_logic;
SIGNAL \M00|Mem[21][3]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[21][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~95_combout\ : std_logic;
SIGNAL \Mu0|Mux12~96_combout\ : std_logic;
SIGNAL \M00|Mem[6][3]~q\ : std_logic;
SIGNAL \M10|Mem[6][3]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[6][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~97_combout\ : std_logic;
SIGNAL \M10|Mem[22][3]~q\ : std_logic;
SIGNAL \M00|Mem[22][3]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[22][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~98_combout\ : std_logic;
SIGNAL \M10|Mem[4][3]~q\ : std_logic;
SIGNAL \M00|Mem[4][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~99_combout\ : std_logic;
SIGNAL \M10|Mem[20][3]~q\ : std_logic;
SIGNAL \M00|Mem[20][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~100_combout\ : std_logic;
SIGNAL \Mu0|Mux12~101_combout\ : std_logic;
SIGNAL \Mu0|Mux12~104_combout\ : std_logic;
SIGNAL \M00|Mem[10][3]~q\ : std_logic;
SIGNAL \M10|Mem[10][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~105_combout\ : std_logic;
SIGNAL \M10|Mem[26][3]~q\ : std_logic;
SIGNAL \M00|Mem[26][3]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[26][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~106_combout\ : std_logic;
SIGNAL \M00|Mem[8][3]~q\ : std_logic;
SIGNAL \M10|Mem[8][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~109_combout\ : std_logic;
SIGNAL \M10|Mem[24][3]~q\ : std_logic;
SIGNAL \M00|Mem[24][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~110_combout\ : std_logic;
SIGNAL \M10|Mem[9][3]~q\ : std_logic;
SIGNAL \M10|Mem[25][3]~q\ : std_logic;
SIGNAL \M00|Mem[9][3]~q\ : std_logic;
SIGNAL \M00|Mem[25][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~107_combout\ : std_logic;
SIGNAL \Mu0|Mux12~108_combout\ : std_logic;
SIGNAL \Mu0|Mux12~111_combout\ : std_logic;
SIGNAL \M00|Mem[11][3]~q\ : std_logic;
SIGNAL \M00|Mem[27][3]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[27][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~112_combout\ : std_logic;
SIGNAL \M10|Mem[11][3]~q\ : std_logic;
SIGNAL \M10|Mem[27][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~113_combout\ : std_logic;
SIGNAL \Mu0|Mux12~114_combout\ : std_logic;
SIGNAL \M10|Mem[3][3]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[3][3]~q\ : std_logic;
SIGNAL \M10|Mem[19][3]~q\ : std_logic;
SIGNAL \M00|Mem[3][3]~q\ : std_logic;
SIGNAL \M00|Mem[19][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~122_combout\ : std_logic;
SIGNAL \Mu0|Mux12~123_combout\ : std_logic;
SIGNAL \M00|Mem[2][3]~q\ : std_logic;
SIGNAL \M10|Mem[2][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~115_combout\ : std_logic;
SIGNAL \M10|Mem[18][3]~q\ : std_logic;
SIGNAL \M00|Mem[18][3]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[18][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~116_combout\ : std_logic;
SIGNAL \M10|Mem[1][3]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[1][3]~q\ : std_logic;
SIGNAL \M10|Mem[17][3]~q\ : std_logic;
SIGNAL \M00|Mem[1][3]~q\ : std_logic;
SIGNAL \M00|Mem[17][3]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[17][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~117_combout\ : std_logic;
SIGNAL \Mu0|Mux12~118_combout\ : std_logic;
SIGNAL \M00|Mem[0][3]~q\ : std_logic;
SIGNAL \M10|Mem[0][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~119_combout\ : std_logic;
SIGNAL \M10|Mem[16][3]~q\ : std_logic;
SIGNAL \M00|Mem[16][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~120_combout\ : std_logic;
SIGNAL \Mu0|Mux12~121_combout\ : std_logic;
SIGNAL \Mu0|Mux12~124_combout\ : std_logic;
SIGNAL \Mu0|Mux12~125_combout\ : std_logic;
SIGNAL \M00|Mem[12][3]~q\ : std_logic;
SIGNAL \M10|Mem[12][3]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[12][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~130_combout\ : std_logic;
SIGNAL \M10|Mem[28][3]~q\ : std_logic;
SIGNAL \M00|Mem[28][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~131_combout\ : std_logic;
SIGNAL \M00|Mem[30][3]~q\ : std_logic;
SIGNAL \M10|Mem[30][3]~q\ : std_logic;
SIGNAL \M00|Mem[14][3]~q\ : std_logic;
SIGNAL \M10|Mem[14][3]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[14][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~128_combout\ : std_logic;
SIGNAL \Mu0|Mux12~129_combout\ : std_logic;
SIGNAL \Mu0|Mux12~132_combout\ : std_logic;
SIGNAL \M00|Mem[13][3]~q\ : std_logic;
SIGNAL \M00|Mem[29][3]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[29][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~126_combout\ : std_logic;
SIGNAL \M10|Mem[29][3]~q\ : std_logic;
SIGNAL \M10|Mem[13][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~127_combout\ : std_logic;
SIGNAL \M00|Mem[15][3]~q\ : std_logic;
SIGNAL \M00|Mem[31][3]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[31][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~133_combout\ : std_logic;
SIGNAL \M10|Mem[15][3]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[15][3]~q\ : std_logic;
SIGNAL \M10|Mem[31][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~134_combout\ : std_logic;
SIGNAL \Mu0|Mux12~135_combout\ : std_logic;
SIGNAL \Mu0|Mux12~136_combout\ : std_logic;
SIGNAL \Mu0|Mux12~137_combout\ : std_logic;
SIGNAL \M30|Mem[8][3]~q\ : std_logic;
SIGNAL \M30|Mem[10][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~87_combout\ : std_logic;
SIGNAL \M30|Mem[11][3]~q\ : std_logic;
SIGNAL \M30|Mem[9][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~88_combout\ : std_logic;
SIGNAL \M30|Mem[2][3]~q\ : std_logic;
SIGNAL \M30|Mem[0][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~89_combout\ : std_logic;
SIGNAL \M30|Mem[3][3]~q\ : std_logic;
SIGNAL \M30|Mem[1][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~90_combout\ : std_logic;
SIGNAL \Mu0|Mux12~91_combout\ : std_logic;
SIGNAL \M30|Mem[6][3]~q\ : std_logic;
SIGNAL \M30|Mem[5][3]~q\ : std_logic;
SIGNAL \M30|Mem[4][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~85_combout\ : std_logic;
SIGNAL \M30|Mem[7][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~86_combout\ : std_logic;
SIGNAL \M30|Mem[12][3]~q\ : std_logic;
SIGNAL \M30|Mem[13][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~92_combout\ : std_logic;
SIGNAL \M30|Mem[15][3]~q\ : std_logic;
SIGNAL \M30|Mem[14][3]~q\ : std_logic;
SIGNAL \Mu0|Mux12~93_combout\ : std_logic;
SIGNAL \Mu0|Mux12~94_combout\ : std_logic;
SIGNAL \Mu0|Mux12~148_combout\ : std_logic;
SIGNAL \Mu0|Mux12~149_combout\ : std_logic;
SIGNAL \Din[4]~input_o\ : std_logic;
SIGNAL \M30|Mem[16][4]~q\ : std_logic;
SIGNAL \M30|Mem[24][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~142_combout\ : std_logic;
SIGNAL \M30|Mem[28][4]~q\ : std_logic;
SIGNAL \M30|Mem[20][4]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[20][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~143_combout\ : std_logic;
SIGNAL \M30|Mem[25][4]~q\ : std_logic;
SIGNAL \M30|Mem[29][4]~q\ : std_logic;
SIGNAL \M30|Mem[17][4]~q\ : std_logic;
SIGNAL \M30|Mem[21][4]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[21][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~140_combout\ : std_logic;
SIGNAL \Mu0|Mux11~141_combout\ : std_logic;
SIGNAL \Mu0|Mux11~144_combout\ : std_logic;
SIGNAL \M30|Mem[19][4]~q\ : std_logic;
SIGNAL \M30|Mem[23][4]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[23][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~145_combout\ : std_logic;
SIGNAL \M30|Mem[31][4]~q\ : std_logic;
SIGNAL \M30|Mem[27][4]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[27][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~146_combout\ : std_logic;
SIGNAL \M30|Mem[26][4]~q\ : std_logic;
SIGNAL \M30|Mem[18][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~138_combout\ : std_logic;
SIGNAL \M30|Mem[30][4]~q\ : std_logic;
SIGNAL \M30|Mem[22][4]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[22][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~139_combout\ : std_logic;
SIGNAL \Mu0|Mux11~147_combout\ : std_logic;
SIGNAL \M20|Mem[5][4]~q\ : std_logic;
SIGNAL \M20|Mem[7][4]~q\ : std_logic;
SIGNAL \M20|Mem[6][4]~q\ : std_logic;
SIGNAL \M20|Mem[4][4]~q\ : std_logic;
SIGNAL \M20|Mux3~12_combout\ : std_logic;
SIGNAL \M20|Mux3~13_combout\ : std_logic;
SIGNAL \M20|Mem[2][4]~q\ : std_logic;
SIGNAL \M20|Mem[3][4]~q\ : std_logic;
SIGNAL \M20|Mem[0][4]~q\ : std_logic;
SIGNAL \M20|Mem[1][4]~q\ : std_logic;
SIGNAL \M20|Mux3~14_combout\ : std_logic;
SIGNAL \M20|Mux3~15_combout\ : std_logic;
SIGNAL \M20|Mux3~16_combout\ : std_logic;
SIGNAL \M20|Mem[9][4]~q\ : std_logic;
SIGNAL \M20|Mem[8][4]~q\ : std_logic;
SIGNAL \M20|Mux3~10_combout\ : std_logic;
SIGNAL \M20|Mem[10][4]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[10][4]~q\ : std_logic;
SIGNAL \M20|Mem[11][4]~q\ : std_logic;
SIGNAL \M20|Mux3~11_combout\ : std_logic;
SIGNAL \M20|Mem[13][4]~q\ : std_logic;
SIGNAL \M20|Mem[15][4]~q\ : std_logic;
SIGNAL \M20|Mem[14][4]~q\ : std_logic;
SIGNAL \M20|Mem[12][4]~q\ : std_logic;
SIGNAL \M20|Mux3~17_combout\ : std_logic;
SIGNAL \M20|Mux3~18_combout\ : std_logic;
SIGNAL \M20|Mux3~19_combout\ : std_logic;
SIGNAL \M20|Mem[26][4]~q\ : std_logic;
SIGNAL \M20|Mem[18][4]~q\ : std_logic;
SIGNAL \M20|Mux3~0_combout\ : std_logic;
SIGNAL \M20|Mem[30][4]~q\ : std_logic;
SIGNAL \M20|Mem[22][4]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[22][4]~q\ : std_logic;
SIGNAL \M20|Mux3~1_combout\ : std_logic;
SIGNAL \M20|Mem[20][4]~q\ : std_logic;
SIGNAL \M20|Mem[28][4]~q\ : std_logic;
SIGNAL \M20|Mem[16][4]~q\ : std_logic;
SIGNAL \M20|Mem[24][4]~q\ : std_logic;
SIGNAL \M20|Mux3~4_combout\ : std_logic;
SIGNAL \M20|Mux3~5_combout\ : std_logic;
SIGNAL \M20|Mem[17][4]~q\ : std_logic;
SIGNAL \M20|Mem[21][4]~q\ : std_logic;
SIGNAL \M20|Mux3~2_combout\ : std_logic;
SIGNAL \M20|Mem[29][4]~q\ : std_logic;
SIGNAL \M20|Mem[25][4]~q\ : std_logic;
SIGNAL \M20|Mux3~3_combout\ : std_logic;
SIGNAL \M20|Mux3~6_combout\ : std_logic;
SIGNAL \M20|Mem[27][4]~q\ : std_logic;
SIGNAL \M20|Mem[19][4]~q\ : std_logic;
SIGNAL \M20|Mem[23][4]~q\ : std_logic;
SIGNAL \M20|Mux3~7_combout\ : std_logic;
SIGNAL \M20|Mem[31][4]~q\ : std_logic;
SIGNAL \M20|Mux3~8_combout\ : std_logic;
SIGNAL \M20|Mux3~9_combout\ : std_logic;
SIGNAL \M20|Mux3~20_combout\ : std_logic;
SIGNAL \M30|Mem[4][4]~q\ : std_logic;
SIGNAL \M30|Mem[6][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~87_combout\ : std_logic;
SIGNAL \M30|Mem[5][4]~q\ : std_logic;
SIGNAL \M30|Mem[7][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~88_combout\ : std_logic;
SIGNAL \M30|Mem[2][4]~q\ : std_logic;
SIGNAL \M30|Mem[3][4]~q\ : std_logic;
SIGNAL \M30|Mem[0][4]~q\ : std_logic;
SIGNAL \M30|Mem[1][4]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[1][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~89_combout\ : std_logic;
SIGNAL \Mu0|Mux11~90_combout\ : std_logic;
SIGNAL \Mu0|Mux11~91_combout\ : std_logic;
SIGNAL \M30|Mem[14][4]~q\ : std_logic;
SIGNAL \M30|Mem[12][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~92_combout\ : std_logic;
SIGNAL \M30|Mem[15][4]~q\ : std_logic;
SIGNAL \M30|Mem[13][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~93_combout\ : std_logic;
SIGNAL \M30|Mem[9][4]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[9][4]~q\ : std_logic;
SIGNAL \M30|Mem[8][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~85_combout\ : std_logic;
SIGNAL \M30|Mem[11][4]~q\ : std_logic;
SIGNAL \M30|Mem[10][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~86_combout\ : std_logic;
SIGNAL \Mu0|Mux11~94_combout\ : std_logic;
SIGNAL \M10|Mem[10][4]~q\ : std_logic;
SIGNAL \M00|Mem[10][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~95_combout\ : std_logic;
SIGNAL \M10|Mem[26][4]~q\ : std_logic;
SIGNAL \M00|Mem[26][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~96_combout\ : std_logic;
SIGNAL \M10|Mem[14][4]~q\ : std_logic;
SIGNAL \M10|Mem[30][4]~q\ : std_logic;
SIGNAL \M00|Mem[14][4]~q\ : std_logic;
SIGNAL \M00|Mem[30][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~102_combout\ : std_logic;
SIGNAL \Mu0|Mux11~103_combout\ : std_logic;
SIGNAL \M00|Mem[6][4]~q\ : std_logic;
SIGNAL \M00|Mem[22][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~97_combout\ : std_logic;
SIGNAL \M10|Mem[22][4]~q\ : std_logic;
SIGNAL \M10|Mem[6][4]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[6][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~98_combout\ : std_logic;
SIGNAL \M00|Mem[18][4]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[18][4]~q\ : std_logic;
SIGNAL \M00|Mem[2][4]~q\ : std_logic;
SIGNAL \M10|Mem[2][4]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[2][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~99_combout\ : std_logic;
SIGNAL \M10|Mem[18][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~100_combout\ : std_logic;
SIGNAL \Mu0|Mux11~101_combout\ : std_logic;
SIGNAL \Mu0|Mux11~104_combout\ : std_logic;
SIGNAL \M10|Mem[15][4]~q\ : std_logic;
SIGNAL \M00|Mem[31][4]~q\ : std_logic;
SIGNAL \M00|Mem[15][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~133_combout\ : std_logic;
SIGNAL \M10|Mem[31][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~134_combout\ : std_logic;
SIGNAL \M00|Mem[27][4]~q\ : std_logic;
SIGNAL \M10|Mem[27][4]~q\ : std_logic;
SIGNAL \M10|Mem[11][4]~q\ : std_logic;
SIGNAL \M00|Mem[11][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~128_combout\ : std_logic;
SIGNAL \Mu0|Mux11~129_combout\ : std_logic;
SIGNAL \M00|Mem[3][4]~q\ : std_logic;
SIGNAL \M10|Mem[3][4]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[3][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~130_combout\ : std_logic;
SIGNAL \M10|Mem[19][4]~q\ : std_logic;
SIGNAL \M00|Mem[19][4]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[19][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~131_combout\ : std_logic;
SIGNAL \Mu0|Mux11~132_combout\ : std_logic;
SIGNAL \M10|Mem[7][4]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[7][4]~q\ : std_logic;
SIGNAL \M10|Mem[23][4]~q\ : std_logic;
SIGNAL \M00|Mem[7][4]~q\ : std_logic;
SIGNAL \M00|Mem[23][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~126_combout\ : std_logic;
SIGNAL \Mu0|Mux11~127_combout\ : std_logic;
SIGNAL \Mu0|Mux11~135_combout\ : std_logic;
SIGNAL \M00|Mem[1][4]~q\ : std_logic;
SIGNAL \M10|Mem[1][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~109_combout\ : std_logic;
SIGNAL \M10|Mem[17][4]~q\ : std_logic;
SIGNAL \M00|Mem[17][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~110_combout\ : std_logic;
SIGNAL \M00|Mem[9][4]~q\ : std_logic;
SIGNAL \M10|Mem[9][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~107_combout\ : std_logic;
SIGNAL \M10|Mem[25][4]~q\ : std_logic;
SIGNAL \M00|Mem[25][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~108_combout\ : std_logic;
SIGNAL \Mu0|Mux11~111_combout\ : std_logic;
SIGNAL \M00|Mem[5][4]~q\ : std_logic;
SIGNAL \M00|Mem[21][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~105_combout\ : std_logic;
SIGNAL \M10|Mem[5][4]~q\ : std_logic;
SIGNAL \M10|Mem[21][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~106_combout\ : std_logic;
SIGNAL \M10|Mem[13][4]~q\ : std_logic;
SIGNAL \M10|Mem[29][4]~q\ : std_logic;
SIGNAL \M00|Mem[13][4]~q\ : std_logic;
SIGNAL \M00|Mem[29][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~112_combout\ : std_logic;
SIGNAL \Mu0|Mux11~113_combout\ : std_logic;
SIGNAL \Mu0|Mux11~114_combout\ : std_logic;
SIGNAL \M10|Mem[12][4]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[12][4]~q\ : std_logic;
SIGNAL \M10|Mem[28][4]~q\ : std_logic;
SIGNAL \M00|Mem[12][4]~q\ : std_logic;
SIGNAL \M00|Mem[28][4]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[28][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~122_combout\ : std_logic;
SIGNAL \Mu0|Mux11~123_combout\ : std_logic;
SIGNAL \M00|Mem[8][4]~q\ : std_logic;
SIGNAL \M10|Mem[8][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~115_combout\ : std_logic;
SIGNAL \M10|Mem[24][4]~q\ : std_logic;
SIGNAL \M00|Mem[24][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~116_combout\ : std_logic;
SIGNAL \M00|Mem[16][4]~q\ : std_logic;
SIGNAL \M10|Mem[16][4]~q\ : std_logic;
SIGNAL \M00|Mem[0][4]~q\ : std_logic;
SIGNAL \M10|Mem[0][4]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[0][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~119_combout\ : std_logic;
SIGNAL \Mu0|Mux11~120_combout\ : std_logic;
SIGNAL \M00|Mem[20][4]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[20][4]~q\ : std_logic;
SIGNAL \M00|Mem[4][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~117_combout\ : std_logic;
SIGNAL \M10|Mem[4][4]~q\ : std_logic;
SIGNAL \M10|Mem[20][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~118_combout\ : std_logic;
SIGNAL \Mu0|Mux11~121_combout\ : std_logic;
SIGNAL \Mu0|Mux11~124_combout\ : std_logic;
SIGNAL \Mu0|Mux11~125_combout\ : std_logic;
SIGNAL \Mu0|Mux11~136_combout\ : std_logic;
SIGNAL \Mu0|Mux11~137_combout\ : std_logic;
SIGNAL \Mu0|Mux11~148_combout\ : std_logic;
SIGNAL \M70|Mem[2][4]~q\ : std_logic;
SIGNAL \M70|Mem[3][4]~q\ : std_logic;
SIGNAL \M70|Mem[0][4]~q\ : std_logic;
SIGNAL \M70|Mem[1][4]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[1][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~22_combout\ : std_logic;
SIGNAL \Mu0|Mux11~23_combout\ : std_logic;
SIGNAL \M60|Mem[0][4]~q\ : std_logic;
SIGNAL \M60|Mem[1][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~24_combout\ : std_logic;
SIGNAL \M60|Mem[3][4]~q\ : std_logic;
SIGNAL \M60|Mem[2][4]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[2][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~25_combout\ : std_logic;
SIGNAL \Mu0|Mux11~26_combout\ : std_logic;
SIGNAL \M60|Mem[16][4]~q\ : std_logic;
SIGNAL \M60|Mem[17][4]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[17][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~20_combout\ : std_logic;
SIGNAL \M60|Mem[19][4]~q\ : std_logic;
SIGNAL \M60|Mem[18][4]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[18][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~21_combout\ : std_logic;
SIGNAL \M70|Mem[17][4]~q\ : std_logic;
SIGNAL \M70|Mem[19][4]~q\ : std_logic;
SIGNAL \M70|Mem[16][4]~q\ : std_logic;
SIGNAL \M70|Mem[18][4]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[18][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~27_combout\ : std_logic;
SIGNAL \Mu0|Mux11~28_combout\ : std_logic;
SIGNAL \Mu0|Mux11~29_combout\ : std_logic;
SIGNAL \M70|Mem[22][4]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[22][4]~q\ : std_logic;
SIGNAL \M70|Mem[20][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~17_combout\ : std_logic;
SIGNAL \M70|Mem[23][4]~q\ : std_logic;
SIGNAL \M70|Mem[21][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~18_combout\ : std_logic;
SIGNAL \M60|Mem[21][4]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[21][4]~q\ : std_logic;
SIGNAL \M60|Mem[23][4]~q\ : std_logic;
SIGNAL \M60|Mem[22][4]~q\ : std_logic;
SIGNAL \M60|Mem[20][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~10_combout\ : std_logic;
SIGNAL \Mu0|Mux11~11_combout\ : std_logic;
SIGNAL \M70|Mem[5][4]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[5][4]~q\ : std_logic;
SIGNAL \M70|Mem[4][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~12_combout\ : std_logic;
SIGNAL \M70|Mem[7][4]~q\ : std_logic;
SIGNAL \M70|Mem[6][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~13_combout\ : std_logic;
SIGNAL \M60|Mem[6][4]~q\ : std_logic;
SIGNAL \M60|Mem[7][4]~q\ : std_logic;
SIGNAL \M60|Mem[5][4]~q\ : std_logic;
SIGNAL \M60|Mem[4][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~14_combout\ : std_logic;
SIGNAL \Mu0|Mux11~15_combout\ : std_logic;
SIGNAL \Mu0|Mux11~16_combout\ : std_logic;
SIGNAL \Mu0|Mux11~19_combout\ : std_logic;
SIGNAL \Mu0|Mux11~30_combout\ : std_logic;
SIGNAL \M60|Mem[31][4]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[31][4]~q\ : std_logic;
SIGNAL \M60|Mem[30][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~38_combout\ : std_logic;
SIGNAL \M70|Mem[30][4]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[30][4]~q\ : std_logic;
SIGNAL \M70|Mem[31][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~39_combout\ : std_logic;
SIGNAL \M60|Mem[12][4]~q\ : std_logic;
SIGNAL \M60|Mem[13][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~35_combout\ : std_logic;
SIGNAL \M70|Mem[12][4]~q\ : std_logic;
SIGNAL \M70|Mem[13][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~36_combout\ : std_logic;
SIGNAL \M60|Mem[14][4]~q\ : std_logic;
SIGNAL \M60|Mem[15][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~33_combout\ : std_logic;
SIGNAL \M70|Mem[14][4]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[14][4]~q\ : std_logic;
SIGNAL \M70|Mem[15][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~34_combout\ : std_logic;
SIGNAL \Mu0|Mux11~37_combout\ : std_logic;
SIGNAL \M60|Mem[28][4]~q\ : std_logic;
SIGNAL \M60|Mem[29][4]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[29][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~31_combout\ : std_logic;
SIGNAL \M70|Mem[29][4]~q\ : std_logic;
SIGNAL \M70|Mem[28][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~32_combout\ : std_logic;
SIGNAL \Mu0|Mux11~40_combout\ : std_logic;
SIGNAL \M70|Mem[9][4]~q\ : std_logic;
SIGNAL \M70|Mem[11][4]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[11][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~7_combout\ : std_logic;
SIGNAL \M70|Mem[27][4]~q\ : std_logic;
SIGNAL \M70|Mem[25][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~8_combout\ : std_logic;
SIGNAL \M60|Mem[25][4]~q\ : std_logic;
SIGNAL \M60|Mem[27][4]~q\ : std_logic;
SIGNAL \M60|Mem[9][4]~q\ : std_logic;
SIGNAL \M60|Mem[11][4]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[11][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~2_combout\ : std_logic;
SIGNAL \Mu0|Mux11~3_combout\ : std_logic;
SIGNAL \M60|Mem[10][4]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[10][4]~q\ : std_logic;
SIGNAL \M60|Mem[8][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~4_combout\ : std_logic;
SIGNAL \M60|Mem[26][4]~q\ : std_logic;
SIGNAL \M60|Mem[24][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~5_combout\ : std_logic;
SIGNAL \Mu0|Mux11~6_combout\ : std_logic;
SIGNAL \M70|Mem[10][4]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[10][4]~q\ : std_logic;
SIGNAL \M70|Mem[8][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~0_combout\ : std_logic;
SIGNAL \M70|Mem[26][4]~q\ : std_logic;
SIGNAL \M70|Mem[24][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~1_combout\ : std_logic;
SIGNAL \Mu0|Mux11~9_combout\ : std_logic;
SIGNAL \Mu0|Mux11~41_combout\ : std_logic;
SIGNAL \M40|Mem[7][4]~q\ : std_logic;
SIGNAL \M50|Mem[7][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~73_combout\ : std_logic;
SIGNAL \M50|Mem[23][4]~q\ : std_logic;
SIGNAL \M40|Mem[23][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~74_combout\ : std_logic;
SIGNAL \M40|Mem[19][4]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[19][4]~q\ : std_logic;
SIGNAL \M50|Mem[19][4]~q\ : std_logic;
SIGNAL \M40|Mem[3][4]~q\ : std_logic;
SIGNAL \M50|Mem[3][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~77_combout\ : std_logic;
SIGNAL \Mu0|Mux11~78_combout\ : std_logic;
SIGNAL \M40|Mem[27][4]~q\ : std_logic;
SIGNAL \M50|Mem[27][4]~q\ : std_logic;
SIGNAL \M40|Mem[11][4]~q\ : std_logic;
SIGNAL \M50|Mem[11][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~75_combout\ : std_logic;
SIGNAL \Mu0|Mux11~76_combout\ : std_logic;
SIGNAL \Mu0|Mux11~79_combout\ : std_logic;
SIGNAL \M40|Mem[15][4]~q\ : std_logic;
SIGNAL \M50|Mem[15][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~80_combout\ : std_logic;
SIGNAL \M40|Mem[31][4]~q\ : std_logic;
SIGNAL \M50|Mem[31][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~81_combout\ : std_logic;
SIGNAL \Mu0|Mux11~82_combout\ : std_logic;
SIGNAL \M40|Mem[21][4]~q\ : std_logic;
SIGNAL \M40|Mem[17][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~42_combout\ : std_logic;
SIGNAL \M40|Mem[25][4]~q\ : std_logic;
SIGNAL \M40|Mem[29][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~43_combout\ : std_logic;
SIGNAL \M50|Mem[25][4]~q\ : std_logic;
SIGNAL \M50|Mem[29][4]~q\ : std_logic;
SIGNAL \M50|Mem[17][4]~q\ : std_logic;
SIGNAL \M50|Mem[21][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~49_combout\ : std_logic;
SIGNAL \Mu0|Mux11~50_combout\ : std_logic;
SIGNAL \M50|Mem[1][4]~q\ : std_logic;
SIGNAL \M50|Mem[9][4]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[9][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~44_combout\ : std_logic;
SIGNAL \M50|Mem[13][4]~q\ : std_logic;
SIGNAL \M50|Mem[5][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~45_combout\ : std_logic;
SIGNAL \M40|Mem[1][4]~q\ : std_logic;
SIGNAL \M40|Mem[9][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~46_combout\ : std_logic;
SIGNAL \M40|Mem[13][4]~q\ : std_logic;
SIGNAL \M40|Mem[5][4]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[5][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~47_combout\ : std_logic;
SIGNAL \Mu0|Mux11~48_combout\ : std_logic;
SIGNAL \Mu0|Mux11~51_combout\ : std_logic;
SIGNAL \M50|Mem[24][4]~q\ : std_logic;
SIGNAL \M50|Mem[28][4]~q\ : std_logic;
SIGNAL \M50|Mem[20][4]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[20][4]~q\ : std_logic;
SIGNAL \M50|Mem[16][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~69_combout\ : std_logic;
SIGNAL \Mu0|Mux11~70_combout\ : std_logic;
SIGNAL \M40|Mem[16][4]~q\ : std_logic;
SIGNAL \M40|Mem[20][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~62_combout\ : std_logic;
SIGNAL \M40|Mem[28][4]~q\ : std_logic;
SIGNAL \M40|Mem[24][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~63_combout\ : std_logic;
SIGNAL \M50|Mem[4][4]~q\ : std_logic;
SIGNAL \M50|Mem[12][4]~q\ : std_logic;
SIGNAL \M50|Mem[0][4]~q\ : std_logic;
SIGNAL \M50|Mem[8][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~64_combout\ : std_logic;
SIGNAL \Mu0|Mux11~65_combout\ : std_logic;
SIGNAL \M40|Mem[4][4]~q\ : std_logic;
SIGNAL \M40|Mem[12][4]~q\ : std_logic;
SIGNAL \M40|Mem[0][4]~q\ : std_logic;
SIGNAL \M40|Mem[8][4]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[8][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~66_combout\ : std_logic;
SIGNAL \Mu0|Mux11~67_combout\ : std_logic;
SIGNAL \Mu0|Mux11~68_combout\ : std_logic;
SIGNAL \Mu0|Mux11~71_combout\ : std_logic;
SIGNAL \M40|Mem[26][4]~q\ : std_logic;
SIGNAL \M40|Mem[30][4]~q\ : std_logic;
SIGNAL \M40|Mem[18][4]~q\ : std_logic;
SIGNAL \M40|Mem[22][4]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[22][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~52_combout\ : std_logic;
SIGNAL \Mu0|Mux11~53_combout\ : std_logic;
SIGNAL \M50|Mem[6][4]~q\ : std_logic;
SIGNAL \M50|Mem[14][4]~q\ : std_logic;
SIGNAL \M50|Mem[10][4]~q\ : std_logic;
SIGNAL \M50|Mem[2][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~54_combout\ : std_logic;
SIGNAL \Mu0|Mux11~55_combout\ : std_logic;
SIGNAL \M40|Mem[2][4]~q\ : std_logic;
SIGNAL \M40|Mem[10][4]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[10][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~56_combout\ : std_logic;
SIGNAL \M40|Mem[6][4]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[6][4]~q\ : std_logic;
SIGNAL \M40|Mem[14][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~57_combout\ : std_logic;
SIGNAL \Mu0|Mux11~58_combout\ : std_logic;
SIGNAL \M50|Mem[26][4]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[26][4]~q\ : std_logic;
SIGNAL \M50|Mem[30][4]~q\ : std_logic;
SIGNAL \M50|Mem[18][4]~q\ : std_logic;
SIGNAL \M50|Mem[22][4]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[22][4]~q\ : std_logic;
SIGNAL \Mu0|Mux11~59_combout\ : std_logic;
SIGNAL \Mu0|Mux11~60_combout\ : std_logic;
SIGNAL \Mu0|Mux11~61_combout\ : std_logic;
SIGNAL \Mu0|Mux11~72_combout\ : std_logic;
SIGNAL \Mu0|Mux11~83_combout\ : std_logic;
SIGNAL \Mu0|Mux11~84_combout\ : std_logic;
SIGNAL \Mu0|Mux11~149_combout\ : std_logic;
SIGNAL \Din[5]~input_o\ : std_logic;
SIGNAL \M70|Mem[29][5]~q\ : std_logic;
SIGNAL \M70|Mem[31][5]~q\ : std_logic;
SIGNAL \M70|Mem[15][5]~q\ : std_logic;
SIGNAL \M70|Mem[13][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~38_combout\ : std_logic;
SIGNAL \Mu0|Mux10~39_combout\ : std_logic;
SIGNAL \M60|Mem[29][5]~q\ : std_logic;
SIGNAL \M60|Mem[31][5]~q\ : std_logic;
SIGNAL \M60|Mem[15][5]~q\ : std_logic;
SIGNAL \M60|Mem[13][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~33_combout\ : std_logic;
SIGNAL \Mu0|Mux10~34_combout\ : std_logic;
SIGNAL \M60|Mem[12][5]~q\ : std_logic;
SIGNAL \M60|Mem[14][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~35_combout\ : std_logic;
SIGNAL \M60|Mem[30][5]~q\ : std_logic;
SIGNAL \M60|Mem[28][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~36_combout\ : std_logic;
SIGNAL \Mu0|Mux10~37_combout\ : std_logic;
SIGNAL \M70|Mem[14][5]~q\ : std_logic;
SIGNAL \M70|Mem[12][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~31_combout\ : std_logic;
SIGNAL \M70|Mem[30][5]~q\ : std_logic;
SIGNAL \M70|Mem[28][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~32_combout\ : std_logic;
SIGNAL \Mu0|Mux10~40_combout\ : std_logic;
SIGNAL \M60|Mem[24][5]~q\ : std_logic;
SIGNAL \M60|Mem[26][5]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[26][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~10_combout\ : std_logic;
SIGNAL \M60|Mem[27][5]~q\ : std_logic;
SIGNAL \M60|Mem[25][5]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[25][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~11_combout\ : std_logic;
SIGNAL \M70|Mem[24][5]~q\ : std_logic;
SIGNAL \M70|Mem[26][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~17_combout\ : std_logic;
SIGNAL \M70|Mem[27][5]~q\ : std_logic;
SIGNAL \M70|Mem[25][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~18_combout\ : std_logic;
SIGNAL \M60|Mem[9][5]~q\ : std_logic;
SIGNAL \M60|Mem[8][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~14_combout\ : std_logic;
SIGNAL \M60|Mem[11][5]~q\ : std_logic;
SIGNAL \M60|Mem[10][5]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[10][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~15_combout\ : std_logic;
SIGNAL \M70|Mem[10][5]~q\ : std_logic;
SIGNAL \M70|Mem[11][5]~q\ : std_logic;
SIGNAL \M70|Mem[9][5]~q\ : std_logic;
SIGNAL \M70|Mem[8][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~12_combout\ : std_logic;
SIGNAL \Mu0|Mux10~13_combout\ : std_logic;
SIGNAL \Mu0|Mux10~16_combout\ : std_logic;
SIGNAL \Mu0|Mux10~19_combout\ : std_logic;
SIGNAL \M60|Mem[2][5]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[2][5]~q\ : std_logic;
SIGNAL \M60|Mem[3][5]~q\ : std_logic;
SIGNAL \M60|Mem[0][5]~q\ : std_logic;
SIGNAL \M60|Mem[1][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~24_combout\ : std_logic;
SIGNAL \Mu0|Mux10~25_combout\ : std_logic;
SIGNAL \M70|Mem[2][5]~q\ : std_logic;
SIGNAL \M70|Mem[0][5]~q\ : std_logic;
SIGNAL \M70|Mem[1][5]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[1][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~22_combout\ : std_logic;
SIGNAL \M70|Mem[3][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~23_combout\ : std_logic;
SIGNAL \Mu0|Mux10~26_combout\ : std_logic;
SIGNAL \M70|Mem[16][5]~q\ : std_logic;
SIGNAL \M70|Mem[18][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~27_combout\ : std_logic;
SIGNAL \M70|Mem[19][5]~q\ : std_logic;
SIGNAL \M70|Mem[17][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~28_combout\ : std_logic;
SIGNAL \M60|Mem[17][5]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[17][5]~q\ : std_logic;
SIGNAL \M60|Mem[19][5]~q\ : std_logic;
SIGNAL \M60|Mem[16][5]~q\ : std_logic;
SIGNAL \M60|Mem[18][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~20_combout\ : std_logic;
SIGNAL \Mu0|Mux10~21_combout\ : std_logic;
SIGNAL \Mu0|Mux10~29_combout\ : std_logic;
SIGNAL \Mu0|Mux10~30_combout\ : std_logic;
SIGNAL \M70|Mem[5][5]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[5][5]~q\ : std_logic;
SIGNAL \M70|Mem[4][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~0_combout\ : std_logic;
SIGNAL \M70|Mem[7][5]~q\ : std_logic;
SIGNAL \M70|Mem[6][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~1_combout\ : std_logic;
SIGNAL \M70|Mem[21][5]~q\ : std_logic;
SIGNAL \M70|Mem[23][5]~q\ : std_logic;
SIGNAL \M70|Mem[20][5]~q\ : std_logic;
SIGNAL \M70|Mem[22][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~7_combout\ : std_logic;
SIGNAL \Mu0|Mux10~8_combout\ : std_logic;
SIGNAL \M60|Mem[5][5]~q\ : std_logic;
SIGNAL \M60|Mem[4][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~4_combout\ : std_logic;
SIGNAL \M60|Mem[7][5]~q\ : std_logic;
SIGNAL \M60|Mem[6][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~5_combout\ : std_logic;
SIGNAL \M60|Mem[20][5]~q\ : std_logic;
SIGNAL \M60|Mem[22][5]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[22][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~2_combout\ : std_logic;
SIGNAL \M60|Mem[23][5]~q\ : std_logic;
SIGNAL \M60|Mem[21][5]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[21][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~3_combout\ : std_logic;
SIGNAL \Mu0|Mux10~6_combout\ : std_logic;
SIGNAL \Mu0|Mux10~9_combout\ : std_logic;
SIGNAL \Mu0|Mux10~41_combout\ : std_logic;
SIGNAL \M50|Mem[22][5]~q\ : std_logic;
SIGNAL \M50|Mem[30][5]~q\ : std_logic;
SIGNAL \M50|Mem[26][5]~q\ : std_logic;
SIGNAL \M50|Mem[18][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~49_combout\ : std_logic;
SIGNAL \Mu0|Mux10~50_combout\ : std_logic;
SIGNAL \M40|Mem[18][5]~q\ : std_logic;
SIGNAL \M40|Mem[26][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~44_combout\ : std_logic;
SIGNAL \M40|Mem[22][5]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[22][5]~q\ : std_logic;
SIGNAL \M40|Mem[30][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~45_combout\ : std_logic;
SIGNAL \M40|Mem[10][5]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[10][5]~q\ : std_logic;
SIGNAL \M40|Mem[14][5]~q\ : std_logic;
SIGNAL \M40|Mem[2][5]~q\ : std_logic;
SIGNAL \M40|Mem[6][5]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[6][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~46_combout\ : std_logic;
SIGNAL \Mu0|Mux10~47_combout\ : std_logic;
SIGNAL \Mu0|Mux10~48_combout\ : std_logic;
SIGNAL \M50|Mem[6][5]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[6][5]~q\ : std_logic;
SIGNAL \M50|Mem[2][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~42_combout\ : std_logic;
SIGNAL \M50|Mem[14][5]~q\ : std_logic;
SIGNAL \M50|Mem[10][5]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[10][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~43_combout\ : std_logic;
SIGNAL \Mu0|Mux10~51_combout\ : std_logic;
SIGNAL \M40|Mem[11][5]~q\ : std_logic;
SIGNAL \M50|Mem[11][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~73_combout\ : std_logic;
SIGNAL \M50|Mem[27][5]~q\ : std_logic;
SIGNAL \M40|Mem[27][5]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[27][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~74_combout\ : std_logic;
SIGNAL \M50|Mem[15][5]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[15][5]~q\ : std_logic;
SIGNAL \M50|Mem[31][5]~q\ : std_logic;
SIGNAL \M40|Mem[15][5]~q\ : std_logic;
SIGNAL \M40|Mem[31][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~80_combout\ : std_logic;
SIGNAL \Mu0|Mux10~81_combout\ : std_logic;
SIGNAL \M40|Mem[7][5]~q\ : std_logic;
SIGNAL \M40|Mem[23][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~75_combout\ : std_logic;
SIGNAL \M50|Mem[23][5]~q\ : std_logic;
SIGNAL \M50|Mem[7][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~76_combout\ : std_logic;
SIGNAL \M40|Mem[19][5]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[19][5]~q\ : std_logic;
SIGNAL \M50|Mem[19][5]~q\ : std_logic;
SIGNAL \M40|Mem[3][5]~q\ : std_logic;
SIGNAL \M50|Mem[3][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~77_combout\ : std_logic;
SIGNAL \Mu0|Mux10~78_combout\ : std_logic;
SIGNAL \Mu0|Mux10~79_combout\ : std_logic;
SIGNAL \Mu0|Mux10~82_combout\ : std_logic;
SIGNAL \M40|Mem[21][5]~q\ : std_logic;
SIGNAL \M40|Mem[29][5]~q\ : std_logic;
SIGNAL \M40|Mem[25][5]~q\ : std_logic;
SIGNAL \M40|Mem[17][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~52_combout\ : std_logic;
SIGNAL \Mu0|Mux10~53_combout\ : std_logic;
SIGNAL \M50|Mem[17][5]~q\ : std_logic;
SIGNAL \M50|Mem[25][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~59_combout\ : std_logic;
SIGNAL \M50|Mem[29][5]~q\ : std_logic;
SIGNAL \M50|Mem[21][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~60_combout\ : std_logic;
SIGNAL \M50|Mem[9][5]~q\ : std_logic;
SIGNAL \M50|Mem[13][5]~q\ : std_logic;
SIGNAL \M50|Mem[5][5]~q\ : std_logic;
SIGNAL \M50|Mem[1][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~54_combout\ : std_logic;
SIGNAL \Mu0|Mux10~55_combout\ : std_logic;
SIGNAL \M40|Mem[9][5]~q\ : std_logic;
SIGNAL \M40|Mem[13][5]~q\ : std_logic;
SIGNAL \M40|Mem[1][5]~q\ : std_logic;
SIGNAL \M40|Mem[5][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~56_combout\ : std_logic;
SIGNAL \Mu0|Mux10~57_combout\ : std_logic;
SIGNAL \Mu0|Mux10~58_combout\ : std_logic;
SIGNAL \Mu0|Mux10~61_combout\ : std_logic;
SIGNAL \M50|Mem[24][5]~q\ : std_logic;
SIGNAL \M50|Mem[16][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~69_combout\ : std_logic;
SIGNAL \M50|Mem[28][5]~q\ : std_logic;
SIGNAL \M50|Mem[20][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~70_combout\ : std_logic;
SIGNAL \M50|Mem[8][5]~q\ : std_logic;
SIGNAL \M50|Mem[12][5]~q\ : std_logic;
SIGNAL \M50|Mem[4][5]~q\ : std_logic;
SIGNAL \M50|Mem[0][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~62_combout\ : std_logic;
SIGNAL \Mu0|Mux10~63_combout\ : std_logic;
SIGNAL \M40|Mem[20][5]~q\ : std_logic;
SIGNAL \M40|Mem[28][5]~q\ : std_logic;
SIGNAL \M40|Mem[24][5]~q\ : std_logic;
SIGNAL \M40|Mem[16][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~64_combout\ : std_logic;
SIGNAL \Mu0|Mux10~65_combout\ : std_logic;
SIGNAL \M40|Mem[0][5]~q\ : std_logic;
SIGNAL \M40|Mem[4][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~66_combout\ : std_logic;
SIGNAL \M40|Mem[12][5]~q\ : std_logic;
SIGNAL \M40|Mem[8][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~67_combout\ : std_logic;
SIGNAL \Mu0|Mux10~68_combout\ : std_logic;
SIGNAL \Mu0|Mux10~71_combout\ : std_logic;
SIGNAL \Mu0|Mux10~72_combout\ : std_logic;
SIGNAL \Mu0|Mux10~83_combout\ : std_logic;
SIGNAL \Mu0|Mux10~84_combout\ : std_logic;
SIGNAL \M20|Mem[8][5]~q\ : std_logic;
SIGNAL \M20|Mem[10][5]~q\ : std_logic;
SIGNAL \M20|Mux2~12_combout\ : std_logic;
SIGNAL \M20|Mem[9][5]~q\ : std_logic;
SIGNAL \M20|Mem[11][5]~q\ : std_logic;
SIGNAL \M20|Mux2~13_combout\ : std_logic;
SIGNAL \M20|Mem[0][5]~q\ : std_logic;
SIGNAL \M20|Mem[2][5]~q\ : std_logic;
SIGNAL \M20|Mux2~14_combout\ : std_logic;
SIGNAL \M20|Mem[3][5]~q\ : std_logic;
SIGNAL \M20|Mem[1][5]~q\ : std_logic;
SIGNAL \M20|Mux2~15_combout\ : std_logic;
SIGNAL \M20|Mux2~16_combout\ : std_logic;
SIGNAL \M20|Mem[5][5]~q\ : std_logic;
SIGNAL \M20|Mem[4][5]~q\ : std_logic;
SIGNAL \M20|Mux2~10_combout\ : std_logic;
SIGNAL \M20|Mem[7][5]~q\ : std_logic;
SIGNAL \M20|Mem[6][5]~q\ : std_logic;
SIGNAL \M20|Mux2~11_combout\ : std_logic;
SIGNAL \M20|Mem[13][5]~q\ : std_logic;
SIGNAL \M20|Mem[12][5]~q\ : std_logic;
SIGNAL \M20|Mux2~17_combout\ : std_logic;
SIGNAL \M20|Mem[14][5]~q\ : std_logic;
SIGNAL \M20|Mem[15][5]~q\ : std_logic;
SIGNAL \M20|Mux2~18_combout\ : std_logic;
SIGNAL \M20|Mux2~19_combout\ : std_logic;
SIGNAL \M20|Mem[23][5]~q\ : std_logic;
SIGNAL \M20|Mem[19][5]~q\ : std_logic;
SIGNAL \M20|Mem[27][5]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[27][5]~q\ : std_logic;
SIGNAL \M20|Mux2~7_combout\ : std_logic;
SIGNAL \M20|Mem[31][5]~q\ : std_logic;
SIGNAL \M20|Mux2~8_combout\ : std_logic;
SIGNAL \M20|Mem[21][5]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[21][5]~q\ : std_logic;
SIGNAL \M20|Mem[29][5]~q\ : std_logic;
SIGNAL \M20|Mem[17][5]~q\ : std_logic;
SIGNAL \M20|Mem[25][5]~q\ : std_logic;
SIGNAL \M20|Mux2~0_combout\ : std_logic;
SIGNAL \M20|Mux2~1_combout\ : std_logic;
SIGNAL \M20|Mem[22][5]~q\ : std_logic;
SIGNAL \M20|Mem[18][5]~q\ : std_logic;
SIGNAL \M20|Mux2~2_combout\ : std_logic;
SIGNAL \M20|Mem[30][5]~q\ : std_logic;
SIGNAL \M20|Mem[26][5]~q\ : std_logic;
SIGNAL \M20|Mux2~3_combout\ : std_logic;
SIGNAL \M20|Mem[16][5]~q\ : std_logic;
SIGNAL \M20|Mem[20][5]~q\ : std_logic;
SIGNAL \M20|Mux2~4_combout\ : std_logic;
SIGNAL \M20|Mem[28][5]~q\ : std_logic;
SIGNAL \M20|Mem[24][5]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[24][5]~q\ : std_logic;
SIGNAL \M20|Mux2~5_combout\ : std_logic;
SIGNAL \M20|Mux2~6_combout\ : std_logic;
SIGNAL \M20|Mux2~9_combout\ : std_logic;
SIGNAL \M20|Mux2~20_combout\ : std_logic;
SIGNAL \M10|Mem[0][5]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[0][5]~q\ : std_logic;
SIGNAL \M10|Mem[1][5]~q\ : std_logic;
SIGNAL \M00|Mem[0][5]~q\ : std_logic;
SIGNAL \M00|Mem[1][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~119_combout\ : std_logic;
SIGNAL \Mu0|Mux10~120_combout\ : std_logic;
SIGNAL \M00|Mem[2][5]~q\ : std_logic;
SIGNAL \M00|Mem[3][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~117_combout\ : std_logic;
SIGNAL \M10|Mem[2][5]~q\ : std_logic;
SIGNAL \M10|Mem[3][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~118_combout\ : std_logic;
SIGNAL \Mu0|Mux10~121_combout\ : std_logic;
SIGNAL \M10|Mem[18][5]~q\ : std_logic;
SIGNAL \M10|Mem[19][5]~q\ : std_logic;
SIGNAL \M00|Mem[18][5]~q\ : std_logic;
SIGNAL \M00|Mem[19][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~122_combout\ : std_logic;
SIGNAL \Mu0|Mux10~123_combout\ : std_logic;
SIGNAL \M00|Mem[16][5]~q\ : std_logic;
SIGNAL \M00|Mem[17][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~115_combout\ : std_logic;
SIGNAL \M10|Mem[16][5]~q\ : std_logic;
SIGNAL \M10|Mem[17][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~116_combout\ : std_logic;
SIGNAL \Mu0|Mux10~124_combout\ : std_logic;
SIGNAL \M10|Mem[4][5]~q\ : std_logic;
SIGNAL \M10|Mem[6][5]~q\ : std_logic;
SIGNAL \M00|Mem[6][5]~q\ : std_logic;
SIGNAL \M00|Mem[4][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~109_combout\ : std_logic;
SIGNAL \Mu0|Mux10~110_combout\ : std_logic;
SIGNAL \M00|Mem[7][5]~q\ : std_logic;
SIGNAL \M00|Mem[5][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~107_combout\ : std_logic;
SIGNAL \M10|Mem[5][5]~q\ : std_logic;
SIGNAL \M10|Mem[7][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~108_combout\ : std_logic;
SIGNAL \Mu0|Mux10~111_combout\ : std_logic;
SIGNAL \M10|Mem[20][5]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[20][5]~q\ : std_logic;
SIGNAL \M10|Mem[22][5]~q\ : std_logic;
SIGNAL \M00|Mem[20][5]~q\ : std_logic;
SIGNAL \M00|Mem[22][5]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[22][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~105_combout\ : std_logic;
SIGNAL \Mu0|Mux10~106_combout\ : std_logic;
SIGNAL \M10|Mem[21][5]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[21][5]~q\ : std_logic;
SIGNAL \M10|Mem[23][5]~q\ : std_logic;
SIGNAL \M00|Mem[21][5]~q\ : std_logic;
SIGNAL \M00|Mem[23][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~112_combout\ : std_logic;
SIGNAL \Mu0|Mux10~113_combout\ : std_logic;
SIGNAL \Mu0|Mux10~114_combout\ : std_logic;
SIGNAL \Mu0|Mux10~125_combout\ : std_logic;
SIGNAL \M00|Mem[28][5]~q\ : std_logic;
SIGNAL \M00|Mem[29][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~126_combout\ : std_logic;
SIGNAL \M10|Mem[29][5]~q\ : std_logic;
SIGNAL \M10|Mem[28][5]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[28][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~127_combout\ : std_logic;
SIGNAL \M00|Mem[14][5]~q\ : std_logic;
SIGNAL \M00|Mem[15][5]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[15][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~128_combout\ : std_logic;
SIGNAL \M10|Mem[14][5]~q\ : std_logic;
SIGNAL \M10|Mem[15][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~129_combout\ : std_logic;
SIGNAL \M00|Mem[12][5]~q\ : std_logic;
SIGNAL \M00|Mem[13][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~130_combout\ : std_logic;
SIGNAL \M10|Mem[13][5]~q\ : std_logic;
SIGNAL \M10|Mem[12][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~131_combout\ : std_logic;
SIGNAL \Mu0|Mux10~132_combout\ : std_logic;
SIGNAL \M00|Mem[30][5]~q\ : std_logic;
SIGNAL \M00|Mem[31][5]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[31][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~133_combout\ : std_logic;
SIGNAL \M10|Mem[31][5]~q\ : std_logic;
SIGNAL \M10|Mem[30][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~134_combout\ : std_logic;
SIGNAL \Mu0|Mux10~135_combout\ : std_logic;
SIGNAL \M00|Mem[27][5]~q\ : std_logic;
SIGNAL \M10|Mem[27][5]~q\ : std_logic;
SIGNAL \M10|Mem[11][5]~q\ : std_logic;
SIGNAL \M00|Mem[11][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~102_combout\ : std_logic;
SIGNAL \Mu0|Mux10~103_combout\ : std_logic;
SIGNAL \M00|Mem[26][5]~q\ : std_logic;
SIGNAL \M00|Mem[10][5]~q\ : std_logic;
SIGNAL \M10|Mem[10][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~95_combout\ : std_logic;
SIGNAL \M10|Mem[26][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~96_combout\ : std_logic;
SIGNAL \M00|Mem[9][5]~q\ : std_logic;
SIGNAL \M10|Mem[9][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~97_combout\ : std_logic;
SIGNAL \M10|Mem[25][5]~q\ : std_logic;
SIGNAL \M00|Mem[25][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~98_combout\ : std_logic;
SIGNAL \M00|Mem[8][5]~q\ : std_logic;
SIGNAL \M10|Mem[8][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~99_combout\ : std_logic;
SIGNAL \M00|Mem[24][5]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[24][5]~q\ : std_logic;
SIGNAL \M10|Mem[24][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~100_combout\ : std_logic;
SIGNAL \Mu0|Mux10~101_combout\ : std_logic;
SIGNAL \Mu0|Mux10~104_combout\ : std_logic;
SIGNAL \Mu0|Mux10~136_combout\ : std_logic;
SIGNAL \Mu0|Mux10~137_combout\ : std_logic;
SIGNAL \M30|Mem[4][5]~q\ : std_logic;
SIGNAL \M30|Mem[5][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~85_combout\ : std_logic;
SIGNAL \M30|Mem[7][5]~q\ : std_logic;
SIGNAL \M30|Mem[6][5]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[6][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~86_combout\ : std_logic;
SIGNAL \M30|Mem[0][5]~q\ : std_logic;
SIGNAL \M30|Mem[2][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~89_combout\ : std_logic;
SIGNAL \M30|Mem[3][5]~q\ : std_logic;
SIGNAL \M30|Mem[1][5]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[1][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~90_combout\ : std_logic;
SIGNAL \M30|Mem[8][5]~q\ : std_logic;
SIGNAL \M30|Mem[10][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~87_combout\ : std_logic;
SIGNAL \M30|Mem[11][5]~q\ : std_logic;
SIGNAL \M30|Mem[9][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~88_combout\ : std_logic;
SIGNAL \Mu0|Mux10~91_combout\ : std_logic;
SIGNAL \M30|Mem[14][5]~q\ : std_logic;
SIGNAL \M30|Mem[15][5]~q\ : std_logic;
SIGNAL \M30|Mem[12][5]~q\ : std_logic;
SIGNAL \M30|Mem[13][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~92_combout\ : std_logic;
SIGNAL \Mu0|Mux10~93_combout\ : std_logic;
SIGNAL \Mu0|Mux10~94_combout\ : std_logic;
SIGNAL \M30|Mem[19][5]~q\ : std_logic;
SIGNAL \M30|Mem[27][5]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[27][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~145_combout\ : std_logic;
SIGNAL \M30|Mem[23][5]~q\ : std_logic;
SIGNAL \M30|Mem[31][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~146_combout\ : std_logic;
SIGNAL \M30|Mem[16][5]~q\ : std_logic;
SIGNAL \M30|Mem[20][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~142_combout\ : std_logic;
SIGNAL \M30|Mem[28][5]~q\ : std_logic;
SIGNAL \M30|Mem[24][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~143_combout\ : std_logic;
SIGNAL \M30|Mem[26][5]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[26][5]~q\ : std_logic;
SIGNAL \M30|Mem[18][5]~q\ : std_logic;
SIGNAL \M30|Mem[22][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~140_combout\ : std_logic;
SIGNAL \M30|Mem[30][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~141_combout\ : std_logic;
SIGNAL \Mu0|Mux10~144_combout\ : std_logic;
SIGNAL \M30|Mem[21][5]~q\ : std_logic;
SIGNAL \M30|Mem[29][5]~q\ : std_logic;
SIGNAL \M30|Mem[25][5]~q\ : std_logic;
SIGNAL \M30|Mem[17][5]~q\ : std_logic;
SIGNAL \Mu0|Mux10~138_combout\ : std_logic;
SIGNAL \Mu0|Mux10~139_combout\ : std_logic;
SIGNAL \Mu0|Mux10~147_combout\ : std_logic;
SIGNAL \Mu0|Mux10~148_combout\ : std_logic;
SIGNAL \Mu0|Mux10~149_combout\ : std_logic;
SIGNAL \Din[6]~input_o\ : std_logic;
SIGNAL \M60|Mem[26][6]~q\ : std_logic;
SIGNAL \M60|Mem[27][6]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[27][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~7_combout\ : std_logic;
SIGNAL \M70|Mem[27][6]~q\ : std_logic;
SIGNAL \M70|Mem[26][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~8_combout\ : std_logic;
SIGNAL \M70|Mem[10][6]~q\ : std_logic;
SIGNAL \M70|Mem[11][6]~q\ : std_logic;
SIGNAL \M60|Mem[10][6]~q\ : std_logic;
SIGNAL \M60|Mem[11][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~2_combout\ : std_logic;
SIGNAL \Mu0|Mux9~3_combout\ : std_logic;
SIGNAL \M60|Mem[9][6]~q\ : std_logic;
SIGNAL \M60|Mem[8][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~4_combout\ : std_logic;
SIGNAL \M70|Mem[9][6]~q\ : std_logic;
SIGNAL \M70|Mem[8][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~5_combout\ : std_logic;
SIGNAL \Mu0|Mux9~6_combout\ : std_logic;
SIGNAL \M70|Mem[24][6]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[24][6]~q\ : std_logic;
SIGNAL \M70|Mem[25][6]~q\ : std_logic;
SIGNAL \M60|Mem[25][6]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[25][6]~q\ : std_logic;
SIGNAL \M60|Mem[24][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~0_combout\ : std_logic;
SIGNAL \Mu0|Mux9~1_combout\ : std_logic;
SIGNAL \Mu0|Mux9~9_combout\ : std_logic;
SIGNAL \M70|Mem[28][6]~q\ : std_logic;
SIGNAL \M70|Mem[30][6]~q\ : std_logic;
SIGNAL \M70|Mem[12][6]~q\ : std_logic;
SIGNAL \M70|Mem[14][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~31_combout\ : std_logic;
SIGNAL \Mu0|Mux9~32_combout\ : std_logic;
SIGNAL \M70|Mem[13][6]~q\ : std_logic;
SIGNAL \M70|Mem[15][6]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[15][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~38_combout\ : std_logic;
SIGNAL \M70|Mem[31][6]~q\ : std_logic;
SIGNAL \M70|Mem[29][6]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[29][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~39_combout\ : std_logic;
SIGNAL \M60|Mem[13][6]~q\ : std_logic;
SIGNAL \M60|Mem[15][6]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[15][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~33_combout\ : std_logic;
SIGNAL \M60|Mem[31][6]~q\ : std_logic;
SIGNAL \M60|Mem[29][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~34_combout\ : std_logic;
SIGNAL \M60|Mem[28][6]~q\ : std_logic;
SIGNAL \M60|Mem[30][6]~q\ : std_logic;
SIGNAL \M60|Mem[14][6]~q\ : std_logic;
SIGNAL \M60|Mem[12][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~35_combout\ : std_logic;
SIGNAL \Mu0|Mux9~36_combout\ : std_logic;
SIGNAL \Mu0|Mux9~37_combout\ : std_logic;
SIGNAL \Mu0|Mux9~40_combout\ : std_logic;
SIGNAL \M60|Mem[0][6]~q\ : std_logic;
SIGNAL \M60|Mem[2][6]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[2][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~24_combout\ : std_logic;
SIGNAL \M60|Mem[3][6]~q\ : std_logic;
SIGNAL \M60|Mem[1][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~25_combout\ : std_logic;
SIGNAL \M70|Mem[1][6]~q\ : std_logic;
SIGNAL \M70|Mem[3][6]~q\ : std_logic;
SIGNAL \M70|Mem[0][6]~q\ : std_logic;
SIGNAL \M70|Mem[2][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~22_combout\ : std_logic;
SIGNAL \Mu0|Mux9~23_combout\ : std_logic;
SIGNAL \Mu0|Mux9~26_combout\ : std_logic;
SIGNAL \M60|Mem[18][6]~q\ : std_logic;
SIGNAL \M60|Mem[19][6]~q\ : std_logic;
SIGNAL \M60|Mem[16][6]~q\ : std_logic;
SIGNAL \M60|Mem[17][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~20_combout\ : std_logic;
SIGNAL \Mu0|Mux9~21_combout\ : std_logic;
SIGNAL \M70|Mem[17][6]~q\ : std_logic;
SIGNAL \M70|Mem[19][6]~q\ : std_logic;
SIGNAL \M70|Mem[16][6]~q\ : std_logic;
SIGNAL \M70|Mem[18][6]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[18][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~27_combout\ : std_logic;
SIGNAL \Mu0|Mux9~28_combout\ : std_logic;
SIGNAL \Mu0|Mux9~29_combout\ : std_logic;
SIGNAL \M70|Mem[6][6]~q\ : std_logic;
SIGNAL \M70|Mem[4][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~10_combout\ : std_logic;
SIGNAL \M70|Mem[5][6]~q\ : std_logic;
SIGNAL \M70|Mem[7][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~11_combout\ : std_logic;
SIGNAL \M70|Mem[21][6]~q\ : std_logic;
SIGNAL \M70|Mem[23][6]~q\ : std_logic;
SIGNAL \M70|Mem[20][6]~q\ : std_logic;
SIGNAL \M70|Mem[22][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~17_combout\ : std_logic;
SIGNAL \Mu0|Mux9~18_combout\ : std_logic;
SIGNAL \M60|Mem[5][6]~q\ : std_logic;
SIGNAL \M60|Mem[4][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~14_combout\ : std_logic;
SIGNAL \M60|Mem[6][6]~q\ : std_logic;
SIGNAL \M60|Mem[7][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~15_combout\ : std_logic;
SIGNAL \M60|Mem[21][6]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[21][6]~q\ : std_logic;
SIGNAL \M60|Mem[20][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~12_combout\ : std_logic;
SIGNAL \M60|Mem[23][6]~q\ : std_logic;
SIGNAL \M60|Mem[22][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~13_combout\ : std_logic;
SIGNAL \Mu0|Mux9~16_combout\ : std_logic;
SIGNAL \Mu0|Mux9~19_combout\ : std_logic;
SIGNAL \Mu0|Mux9~30_combout\ : std_logic;
SIGNAL \Mu0|Mux9~41_combout\ : std_logic;
SIGNAL \M50|Mem[7][6]~q\ : std_logic;
SIGNAL \M50|Mem[23][6]~q\ : std_logic;
SIGNAL \M40|Mem[7][6]~q\ : std_logic;
SIGNAL \M40|Mem[23][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~73_combout\ : std_logic;
SIGNAL \Mu0|Mux9~74_combout\ : std_logic;
SIGNAL \M40|Mem[15][6]~q\ : std_logic;
SIGNAL \M40|Mem[31][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~80_combout\ : std_logic;
SIGNAL \M50|Mem[31][6]~q\ : std_logic;
SIGNAL \M50|Mem[15][6]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[15][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~81_combout\ : std_logic;
SIGNAL \M50|Mem[11][6]~q\ : std_logic;
SIGNAL \M50|Mem[27][6]~q\ : std_logic;
SIGNAL \M40|Mem[11][6]~q\ : std_logic;
SIGNAL \M40|Mem[27][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~75_combout\ : std_logic;
SIGNAL \Mu0|Mux9~76_combout\ : std_logic;
SIGNAL \M50|Mem[3][6]~q\ : std_logic;
SIGNAL \M50|Mem[19][6]~q\ : std_logic;
SIGNAL \M40|Mem[3][6]~q\ : std_logic;
SIGNAL \M40|Mem[19][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~77_combout\ : std_logic;
SIGNAL \Mu0|Mux9~78_combout\ : std_logic;
SIGNAL \Mu0|Mux9~79_combout\ : std_logic;
SIGNAL \Mu0|Mux9~82_combout\ : std_logic;
SIGNAL \M50|Mem[20][6]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[20][6]~q\ : std_logic;
SIGNAL \M50|Mem[16][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~69_combout\ : std_logic;
SIGNAL \M50|Mem[28][6]~q\ : std_logic;
SIGNAL \M50|Mem[24][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~70_combout\ : std_logic;
SIGNAL \M40|Mem[20][6]~q\ : std_logic;
SIGNAL \M40|Mem[28][6]~q\ : std_logic;
SIGNAL \M40|Mem[24][6]~q\ : std_logic;
SIGNAL \M40|Mem[16][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~64_combout\ : std_logic;
SIGNAL \Mu0|Mux9~65_combout\ : std_logic;
SIGNAL \M40|Mem[0][6]~q\ : std_logic;
SIGNAL \M40|Mem[8][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~66_combout\ : std_logic;
SIGNAL \M40|Mem[12][6]~q\ : std_logic;
SIGNAL \M40|Mem[4][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~67_combout\ : std_logic;
SIGNAL \Mu0|Mux9~68_combout\ : std_logic;
SIGNAL \M50|Mem[4][6]~q\ : std_logic;
SIGNAL \M50|Mem[0][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~62_combout\ : std_logic;
SIGNAL \M50|Mem[12][6]~q\ : std_logic;
SIGNAL \M50|Mem[8][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~63_combout\ : std_logic;
SIGNAL \Mu0|Mux9~71_combout\ : std_logic;
SIGNAL \M50|Mem[25][6]~q\ : std_logic;
SIGNAL \M50|Mem[29][6]~q\ : std_logic;
SIGNAL \M50|Mem[21][6]~q\ : std_logic;
SIGNAL \M50|Mem[17][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~59_combout\ : std_logic;
SIGNAL \Mu0|Mux9~60_combout\ : std_logic;
SIGNAL \M50|Mem[1][6]~q\ : std_logic;
SIGNAL \M50|Mem[5][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~52_combout\ : std_logic;
SIGNAL \M50|Mem[9][6]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[9][6]~q\ : std_logic;
SIGNAL \M50|Mem[13][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~53_combout\ : std_logic;
SIGNAL \M40|Mem[1][6]~q\ : std_logic;
SIGNAL \M40|Mem[9][6]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[9][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~56_combout\ : std_logic;
SIGNAL \M40|Mem[13][6]~q\ : std_logic;
SIGNAL \M40|Mem[5][6]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[5][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~57_combout\ : std_logic;
SIGNAL \M40|Mem[17][6]~q\ : std_logic;
SIGNAL \M40|Mem[25][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~54_combout\ : std_logic;
SIGNAL \M40|Mem[29][6]~q\ : std_logic;
SIGNAL \M40|Mem[21][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~55_combout\ : std_logic;
SIGNAL \Mu0|Mux9~58_combout\ : std_logic;
SIGNAL \Mu0|Mux9~61_combout\ : std_logic;
SIGNAL \Mu0|Mux9~72_combout\ : std_logic;
SIGNAL \M40|Mem[22][6]~q\ : std_logic;
SIGNAL \M40|Mem[30][6]~q\ : std_logic;
SIGNAL \M40|Mem[26][6]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[26][6]~q\ : std_logic;
SIGNAL \M40|Mem[18][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~44_combout\ : std_logic;
SIGNAL \Mu0|Mux9~45_combout\ : std_logic;
SIGNAL \M40|Mem[2][6]~q\ : std_logic;
SIGNAL \M40|Mem[10][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~46_combout\ : std_logic;
SIGNAL \M40|Mem[6][6]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[6][6]~q\ : std_logic;
SIGNAL \M40|Mem[14][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~47_combout\ : std_logic;
SIGNAL \Mu0|Mux9~48_combout\ : std_logic;
SIGNAL \M50|Mem[10][6]~q\ : std_logic;
SIGNAL \M50|Mem[14][6]~q\ : std_logic;
SIGNAL \M50|Mem[2][6]~q\ : std_logic;
SIGNAL \M50|Mem[6][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~42_combout\ : std_logic;
SIGNAL \Mu0|Mux9~43_combout\ : std_logic;
SIGNAL \M50|Mem[22][6]~q\ : std_logic;
SIGNAL \M50|Mem[18][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~49_combout\ : std_logic;
SIGNAL \M50|Mem[26][6]~q\ : std_logic;
SIGNAL \M50|Mem[30][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~50_combout\ : std_logic;
SIGNAL \Mu0|Mux9~51_combout\ : std_logic;
SIGNAL \Mu0|Mux9~83_combout\ : std_logic;
SIGNAL \Mu0|Mux9~84_combout\ : std_logic;
SIGNAL \M30|Mem[20][6]~q\ : std_logic;
SIGNAL \M30|Mem[28][6]~q\ : std_logic;
SIGNAL \M30|Mem[16][6]~q\ : std_logic;
SIGNAL \M30|Mem[24][6]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[24][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~142_combout\ : std_logic;
SIGNAL \Mu0|Mux9~143_combout\ : std_logic;
SIGNAL \M30|Mem[25][6]~q\ : std_logic;
SIGNAL \M30|Mem[29][6]~q\ : std_logic;
SIGNAL \M30|Mem[17][6]~q\ : std_logic;
SIGNAL \M30|Mem[21][6]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[21][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~140_combout\ : std_logic;
SIGNAL \Mu0|Mux9~141_combout\ : std_logic;
SIGNAL \Mu0|Mux9~144_combout\ : std_logic;
SIGNAL \M30|Mem[27][6]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[27][6]~q\ : std_logic;
SIGNAL \M30|Mem[31][6]~q\ : std_logic;
SIGNAL \M30|Mem[19][6]~q\ : std_logic;
SIGNAL \M30|Mem[23][6]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[23][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~145_combout\ : std_logic;
SIGNAL \Mu0|Mux9~146_combout\ : std_logic;
SIGNAL \M30|Mem[22][6]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[22][6]~q\ : std_logic;
SIGNAL \M30|Mem[30][6]~q\ : std_logic;
SIGNAL \M30|Mem[18][6]~q\ : std_logic;
SIGNAL \M30|Mem[26][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~138_combout\ : std_logic;
SIGNAL \Mu0|Mux9~139_combout\ : std_logic;
SIGNAL \Mu0|Mux9~147_combout\ : std_logic;
SIGNAL \M20|Mem[5][6]~q\ : std_logic;
SIGNAL \M20|Mem[7][6]~q\ : std_logic;
SIGNAL \M20|Mem[6][6]~q\ : std_logic;
SIGNAL \M20|Mem[4][6]~q\ : std_logic;
SIGNAL \M20|Mux1~12_combout\ : std_logic;
SIGNAL \M20|Mux1~13_combout\ : std_logic;
SIGNAL \M20|Mem[2][6]~q\ : std_logic;
SIGNAL \M20|Mem[3][6]~q\ : std_logic;
SIGNAL \M20|Mem[0][6]~q\ : std_logic;
SIGNAL \M20|Mem[1][6]~q\ : std_logic;
SIGNAL \M20|Mux1~14_combout\ : std_logic;
SIGNAL \M20|Mux1~15_combout\ : std_logic;
SIGNAL \M20|Mux1~16_combout\ : std_logic;
SIGNAL \M20|Mem[10][6]~q\ : std_logic;
SIGNAL \M20|Mem[11][6]~q\ : std_logic;
SIGNAL \M20|Mem[8][6]~q\ : std_logic;
SIGNAL \M20|Mem[9][6]~q\ : std_logic;
SIGNAL \M20|Mux1~10_combout\ : std_logic;
SIGNAL \M20|Mux1~11_combout\ : std_logic;
SIGNAL \M20|Mem[14][6]~q\ : std_logic;
SIGNAL \M20|Mem[12][6]~q\ : std_logic;
SIGNAL \M20|Mux1~17_combout\ : std_logic;
SIGNAL \M20|Mem[15][6]~q\ : std_logic;
SIGNAL \M20|Mem[13][6]~q\ : std_logic;
SIGNAL \M20|Mux1~18_combout\ : std_logic;
SIGNAL \M20|Mux1~19_combout\ : std_logic;
SIGNAL \M20|Mem[20][6]~q\ : std_logic;
SIGNAL \M20|Mem[28][6]~q\ : std_logic;
SIGNAL \M20|Mem[16][6]~q\ : std_logic;
SIGNAL \M20|Mem[24][6]~q\ : std_logic;
SIGNAL \M20|Mux1~4_combout\ : std_logic;
SIGNAL \M20|Mux1~5_combout\ : std_logic;
SIGNAL \M20|Mem[25][6]~q\ : std_logic;
SIGNAL \M20|Mem[29][6]~q\ : std_logic;
SIGNAL \M20|Mem[17][6]~q\ : std_logic;
SIGNAL \M20|Mem[21][6]~q\ : std_logic;
SIGNAL \M20|Mux1~2_combout\ : std_logic;
SIGNAL \M20|Mux1~3_combout\ : std_logic;
SIGNAL \M20|Mux1~6_combout\ : std_logic;
SIGNAL \M20|Mem[22][6]~q\ : std_logic;
SIGNAL \M20|Mem[30][6]~q\ : std_logic;
SIGNAL \M20|Mem[26][6]~q\ : std_logic;
SIGNAL \M20|Mem[18][6]~q\ : std_logic;
SIGNAL \M20|Mux1~0_combout\ : std_logic;
SIGNAL \M20|Mux1~1_combout\ : std_logic;
SIGNAL \M20|Mem[27][6]~q\ : std_logic;
SIGNAL \M20|Mem[19][6]~q\ : std_logic;
SIGNAL \M20|Mem[23][6]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[23][6]~q\ : std_logic;
SIGNAL \M20|Mux1~7_combout\ : std_logic;
SIGNAL \M20|Mem[31][6]~q\ : std_logic;
SIGNAL \M20|Mux1~8_combout\ : std_logic;
SIGNAL \M20|Mux1~9_combout\ : std_logic;
SIGNAL \M20|Mux1~20_combout\ : std_logic;
SIGNAL \M00|Mem[24][6]~q\ : std_logic;
SIGNAL \M00|Mem[28][6]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[28][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~122_combout\ : std_logic;
SIGNAL \M10|Mem[28][6]~q\ : std_logic;
SIGNAL \M10|Mem[24][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~123_combout\ : std_logic;
SIGNAL \M00|Mem[20][6]~q\ : std_logic;
SIGNAL \M00|Mem[16][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~115_combout\ : std_logic;
SIGNAL \M10|Mem[20][6]~q\ : std_logic;
SIGNAL \M10|Mem[16][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~116_combout\ : std_logic;
SIGNAL \M10|Mem[0][6]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[0][6]~q\ : std_logic;
SIGNAL \M10|Mem[4][6]~q\ : std_logic;
SIGNAL \M00|Mem[4][6]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[4][6]~q\ : std_logic;
SIGNAL \M00|Mem[0][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~119_combout\ : std_logic;
SIGNAL \Mu0|Mux9~120_combout\ : std_logic;
SIGNAL \M10|Mem[8][6]~q\ : std_logic;
SIGNAL \M00|Mem[12][6]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[12][6]~q\ : std_logic;
SIGNAL \M00|Mem[8][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~117_combout\ : std_logic;
SIGNAL \M10|Mem[12][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~118_combout\ : std_logic;
SIGNAL \Mu0|Mux9~121_combout\ : std_logic;
SIGNAL \Mu0|Mux9~124_combout\ : std_logic;
SIGNAL \M00|Mem[18][6]~q\ : std_logic;
SIGNAL \M00|Mem[22][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~105_combout\ : std_logic;
SIGNAL \M10|Mem[18][6]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[18][6]~q\ : std_logic;
SIGNAL \M10|Mem[22][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~106_combout\ : std_logic;
SIGNAL \M00|Mem[26][6]~q\ : std_logic;
SIGNAL \M00|Mem[30][6]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[30][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~112_combout\ : std_logic;
SIGNAL \M10|Mem[30][6]~q\ : std_logic;
SIGNAL \M10|Mem[26][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~113_combout\ : std_logic;
SIGNAL \M10|Mem[2][6]~q\ : std_logic;
SIGNAL \M10|Mem[6][6]~q\ : std_logic;
SIGNAL \M00|Mem[2][6]~q\ : std_logic;
SIGNAL \M00|Mem[6][6]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[6][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~109_combout\ : std_logic;
SIGNAL \Mu0|Mux9~110_combout\ : std_logic;
SIGNAL \M10|Mem[10][6]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[10][6]~q\ : std_logic;
SIGNAL \M10|Mem[14][6]~q\ : std_logic;
SIGNAL \M00|Mem[14][6]~q\ : std_logic;
SIGNAL \M00|Mem[10][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~107_combout\ : std_logic;
SIGNAL \Mu0|Mux9~108_combout\ : std_logic;
SIGNAL \Mu0|Mux9~111_combout\ : std_logic;
SIGNAL \Mu0|Mux9~114_combout\ : std_logic;
SIGNAL \Mu0|Mux9~125_combout\ : std_logic;
SIGNAL \M10|Mem[3][6]~q\ : std_logic;
SIGNAL \M10|Mem[11][6]~q\ : std_logic;
SIGNAL \M00|Mem[11][6]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[11][6]~q\ : std_logic;
SIGNAL \M00|Mem[3][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~130_combout\ : std_logic;
SIGNAL \Mu0|Mux9~131_combout\ : std_logic;
SIGNAL \M10|Mem[7][6]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[7][6]~q\ : std_logic;
SIGNAL \M00|Mem[15][6]~q\ : std_logic;
SIGNAL \M00|Mem[7][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~128_combout\ : std_logic;
SIGNAL \M10|Mem[15][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~129_combout\ : std_logic;
SIGNAL \Mu0|Mux9~132_combout\ : std_logic;
SIGNAL \M00|Mem[23][6]~q\ : std_logic;
SIGNAL \M00|Mem[31][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~133_combout\ : std_logic;
SIGNAL \M10|Mem[23][6]~q\ : std_logic;
SIGNAL \M10|Mem[31][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~134_combout\ : std_logic;
SIGNAL \M10|Mem[19][6]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[19][6]~q\ : std_logic;
SIGNAL \M10|Mem[27][6]~q\ : std_logic;
SIGNAL \M00|Mem[19][6]~q\ : std_logic;
SIGNAL \M00|Mem[27][6]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[27][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~126_combout\ : std_logic;
SIGNAL \Mu0|Mux9~127_combout\ : std_logic;
SIGNAL \Mu0|Mux9~135_combout\ : std_logic;
SIGNAL \M10|Mem[21][6]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[21][6]~q\ : std_logic;
SIGNAL \M10|Mem[29][6]~q\ : std_logic;
SIGNAL \M00|Mem[29][6]~q\ : std_logic;
SIGNAL \M00|Mem[21][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~102_combout\ : std_logic;
SIGNAL \Mu0|Mux9~103_combout\ : std_logic;
SIGNAL \M10|Mem[1][6]~q\ : std_logic;
SIGNAL \M10|Mem[9][6]~q\ : std_logic;
SIGNAL \M00|Mem[1][6]~q\ : std_logic;
SIGNAL \M00|Mem[9][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~99_combout\ : std_logic;
SIGNAL \Mu0|Mux9~100_combout\ : std_logic;
SIGNAL \M00|Mem[5][6]~q\ : std_logic;
SIGNAL \M00|Mem[13][6]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[13][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~97_combout\ : std_logic;
SIGNAL \M10|Mem[13][6]~q\ : std_logic;
SIGNAL \M10|Mem[5][6]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[5][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~98_combout\ : std_logic;
SIGNAL \Mu0|Mux9~101_combout\ : std_logic;
SIGNAL \M10|Mem[17][6]~q\ : std_logic;
SIGNAL \M10|Mem[25][6]~q\ : std_logic;
SIGNAL \M00|Mem[17][6]~q\ : std_logic;
SIGNAL \M00|Mem[25][6]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[25][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~95_combout\ : std_logic;
SIGNAL \Mu0|Mux9~96_combout\ : std_logic;
SIGNAL \Mu0|Mux9~104_combout\ : std_logic;
SIGNAL \Mu0|Mux9~136_combout\ : std_logic;
SIGNAL \M30|Mem[1][6]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[1][6]~q\ : std_logic;
SIGNAL \M30|Mem[0][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~89_combout\ : std_logic;
SIGNAL \M30|Mem[2][6]~q\ : std_logic;
SIGNAL \M30|Mem[3][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~90_combout\ : std_logic;
SIGNAL \M30|Mem[6][6]~q\ : std_logic;
SIGNAL \M30|Mem[4][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~87_combout\ : std_logic;
SIGNAL \M30|Mem[7][6]~q\ : std_logic;
SIGNAL \M30|Mem[5][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~88_combout\ : std_logic;
SIGNAL \Mu0|Mux9~91_combout\ : std_logic;
SIGNAL \M30|Mem[9][6]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[9][6]~q\ : std_logic;
SIGNAL \M30|Mem[8][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~85_combout\ : std_logic;
SIGNAL \M30|Mem[10][6]~q\ : std_logic;
SIGNAL \M30|Mem[11][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~86_combout\ : std_logic;
SIGNAL \M30|Mem[12][6]~q\ : std_logic;
SIGNAL \M30|Mem[14][6]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[14][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~92_combout\ : std_logic;
SIGNAL \M30|Mem[15][6]~q\ : std_logic;
SIGNAL \M30|Mem[13][6]~q\ : std_logic;
SIGNAL \Mu0|Mux9~93_combout\ : std_logic;
SIGNAL \Mu0|Mux9~94_combout\ : std_logic;
SIGNAL \Mu0|Mux9~137_combout\ : std_logic;
SIGNAL \Mu0|Mux9~148_combout\ : std_logic;
SIGNAL \Mu0|Mux9~149_combout\ : std_logic;
SIGNAL \Din[7]~input_o\ : std_logic;
SIGNAL \M30|Mem[0][7]~q\ : std_logic;
SIGNAL \M30|Mem[2][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~89_combout\ : std_logic;
SIGNAL \M30|Mem[3][7]~q\ : std_logic;
SIGNAL \M30|Mem[1][7]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[1][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~90_combout\ : std_logic;
SIGNAL \M30|Mem[8][7]~q\ : std_logic;
SIGNAL \M30|Mem[10][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~87_combout\ : std_logic;
SIGNAL \M30|Mem[11][7]~q\ : std_logic;
SIGNAL \M30|Mem[9][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~88_combout\ : std_logic;
SIGNAL \Mu0|Mux8~91_combout\ : std_logic;
SIGNAL \M30|Mem[6][7]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[6][7]~q\ : std_logic;
SIGNAL \M30|Mem[7][7]~q\ : std_logic;
SIGNAL \M30|Mem[4][7]~q\ : std_logic;
SIGNAL \M30|Mem[5][7]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[5][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~85_combout\ : std_logic;
SIGNAL \Mu0|Mux8~86_combout\ : std_logic;
SIGNAL \M30|Mem[14][7]~q\ : std_logic;
SIGNAL \M30|Mem[15][7]~q\ : std_logic;
SIGNAL \M30|Mem[13][7]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[13][7]~q\ : std_logic;
SIGNAL \M30|Mem[12][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~92_combout\ : std_logic;
SIGNAL \Mu0|Mux8~93_combout\ : std_logic;
SIGNAL \Mu0|Mux8~94_combout\ : std_logic;
SIGNAL \M20|Mem[13][7]~q\ : std_logic;
SIGNAL \M20|Mem[12][7]~q\ : std_logic;
SIGNAL \M20|Mux0~17_combout\ : std_logic;
SIGNAL \M20|Mem[15][7]~q\ : std_logic;
SIGNAL \M20|Mem[14][7]~q\ : std_logic;
SIGNAL \M20|Mux0~18_combout\ : std_logic;
SIGNAL \M20|Mem[2][7]~q\ : std_logic;
SIGNAL \M20|Mem[0][7]~q\ : std_logic;
SIGNAL \M20|Mux0~14_combout\ : std_logic;
SIGNAL \M20|Mem[3][7]~q\ : std_logic;
SIGNAL \M20|Mem[1][7]~q\ : std_logic;
SIGNAL \M20|Mux0~15_combout\ : std_logic;
SIGNAL \M20|Mem[8][7]~q\ : std_logic;
SIGNAL \M20|Mem[10][7]~q\ : std_logic;
SIGNAL \M20|Mux0~12_combout\ : std_logic;
SIGNAL \M20|Mem[11][7]~q\ : std_logic;
SIGNAL \M20|Mem[9][7]~q\ : std_logic;
SIGNAL \M20|Mux0~13_combout\ : std_logic;
SIGNAL \M20|Mux0~16_combout\ : std_logic;
SIGNAL \M20|Mem[5][7]~q\ : std_logic;
SIGNAL \M20|Mem[4][7]~q\ : std_logic;
SIGNAL \M20|Mux0~10_combout\ : std_logic;
SIGNAL \M20|Mem[7][7]~q\ : std_logic;
SIGNAL \M20|Mem[6][7]~q\ : std_logic;
SIGNAL \M20|Mux0~11_combout\ : std_logic;
SIGNAL \M20|Mux0~19_combout\ : std_logic;
SIGNAL \M20|Mem[21][7]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[21][7]~q\ : std_logic;
SIGNAL \M20|Mem[17][7]~q\ : std_logic;
SIGNAL \M20|Mem[25][7]~q\ : std_logic;
SIGNAL \M20|Mux0~0_combout\ : std_logic;
SIGNAL \M20|Mem[29][7]~q\ : std_logic;
SIGNAL \M20|Mux0~1_combout\ : std_logic;
SIGNAL \M20|Mem[23][7]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[23][7]~q\ : std_logic;
SIGNAL \M20|Mem[19][7]~q\ : std_logic;
SIGNAL \M20|Mem[27][7]~q\ : std_logic;
SIGNAL \M20|Mux0~7_combout\ : std_logic;
SIGNAL \M20|Mem[31][7]~q\ : std_logic;
SIGNAL \M20|Mux0~8_combout\ : std_logic;
SIGNAL \M20|Mem[24][7]~q\ : std_logic;
SIGNAL \M20|Mem[28][7]~q\ : std_logic;
SIGNAL \M20|Mem[16][7]~q\ : std_logic;
SIGNAL \M20|Mem[20][7]~q\ : std_logic;
SIGNAL \M20|Mux0~4_combout\ : std_logic;
SIGNAL \M20|Mux0~5_combout\ : std_logic;
SIGNAL \M20|Mem[26][7]~q\ : std_logic;
SIGNAL \M20|Mem[30][7]~q\ : std_logic;
SIGNAL \M20|Mem[22][7]~feeder_combout\ : std_logic;
SIGNAL \M20|Mem[22][7]~q\ : std_logic;
SIGNAL \M20|Mem[18][7]~q\ : std_logic;
SIGNAL \M20|Mux0~2_combout\ : std_logic;
SIGNAL \M20|Mux0~3_combout\ : std_logic;
SIGNAL \M20|Mux0~6_combout\ : std_logic;
SIGNAL \M20|Mux0~9_combout\ : std_logic;
SIGNAL \M20|Mux0~20_combout\ : std_logic;
SIGNAL \M00|Mem[6][7]~q\ : std_logic;
SIGNAL \M00|Mem[7][7]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[7][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~97_combout\ : std_logic;
SIGNAL \M10|Mem[7][7]~q\ : std_logic;
SIGNAL \M10|Mem[6][7]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[6][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~98_combout\ : std_logic;
SIGNAL \M10|Mem[4][7]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[4][7]~q\ : std_logic;
SIGNAL \M10|Mem[5][7]~q\ : std_logic;
SIGNAL \M00|Mem[4][7]~q\ : std_logic;
SIGNAL \M00|Mem[5][7]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[5][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~99_combout\ : std_logic;
SIGNAL \Mu0|Mux8~100_combout\ : std_logic;
SIGNAL \Mu0|Mux8~101_combout\ : std_logic;
SIGNAL \M10|Mem[22][7]~q\ : std_logic;
SIGNAL \M10|Mem[23][7]~q\ : std_logic;
SIGNAL \M00|Mem[22][7]~q\ : std_logic;
SIGNAL \M00|Mem[23][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~102_combout\ : std_logic;
SIGNAL \Mu0|Mux8~103_combout\ : std_logic;
SIGNAL \M10|Mem[20][7]~q\ : std_logic;
SIGNAL \M10|Mem[21][7]~q\ : std_logic;
SIGNAL \M00|Mem[21][7]~q\ : std_logic;
SIGNAL \M00|Mem[20][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~95_combout\ : std_logic;
SIGNAL \Mu0|Mux8~96_combout\ : std_logic;
SIGNAL \Mu0|Mux8~104_combout\ : std_logic;
SIGNAL \M00|Mem[29][7]~q\ : std_logic;
SIGNAL \M10|Mem[29][7]~q\ : std_logic;
SIGNAL \M10|Mem[13][7]~q\ : std_logic;
SIGNAL \M00|Mem[13][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~126_combout\ : std_logic;
SIGNAL \Mu0|Mux8~127_combout\ : std_logic;
SIGNAL \M00|Mem[31][7]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[31][7]~q\ : std_logic;
SIGNAL \M10|Mem[31][7]~q\ : std_logic;
SIGNAL \M10|Mem[15][7]~q\ : std_logic;
SIGNAL \M00|Mem[15][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~133_combout\ : std_logic;
SIGNAL \Mu0|Mux8~134_combout\ : std_logic;
SIGNAL \M00|Mem[14][7]~q\ : std_logic;
SIGNAL \M10|Mem[14][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~128_combout\ : std_logic;
SIGNAL \M10|Mem[30][7]~q\ : std_logic;
SIGNAL \M00|Mem[30][7]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[30][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~129_combout\ : std_logic;
SIGNAL \M00|Mem[28][7]~q\ : std_logic;
SIGNAL \M10|Mem[28][7]~q\ : std_logic;
SIGNAL \M00|Mem[12][7]~q\ : std_logic;
SIGNAL \M10|Mem[12][7]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[12][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~130_combout\ : std_logic;
SIGNAL \Mu0|Mux8~131_combout\ : std_logic;
SIGNAL \Mu0|Mux8~132_combout\ : std_logic;
SIGNAL \Mu0|Mux8~135_combout\ : std_logic;
SIGNAL \M10|Mem[25][7]~q\ : std_logic;
SIGNAL \M10|Mem[27][7]~q\ : std_logic;
SIGNAL \M00|Mem[27][7]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[27][7]~q\ : std_logic;
SIGNAL \M00|Mem[25][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~112_combout\ : std_logic;
SIGNAL \Mu0|Mux8~113_combout\ : std_logic;
SIGNAL \M10|Mem[8][7]~q\ : std_logic;
SIGNAL \M10|Mem[10][7]~q\ : std_logic;
SIGNAL \M00|Mem[10][7]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[10][7]~q\ : std_logic;
SIGNAL \M00|Mem[8][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~109_combout\ : std_logic;
SIGNAL \Mu0|Mux8~110_combout\ : std_logic;
SIGNAL \M00|Mem[11][7]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[11][7]~q\ : std_logic;
SIGNAL \M00|Mem[9][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~107_combout\ : std_logic;
SIGNAL \M10|Mem[11][7]~q\ : std_logic;
SIGNAL \M10|Mem[9][7]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[9][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~108_combout\ : std_logic;
SIGNAL \Mu0|Mux8~111_combout\ : std_logic;
SIGNAL \M10|Mem[24][7]~feeder_combout\ : std_logic;
SIGNAL \M10|Mem[24][7]~q\ : std_logic;
SIGNAL \M00|Mem[24][7]~q\ : std_logic;
SIGNAL \M00|Mem[26][7]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[26][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~105_combout\ : std_logic;
SIGNAL \M10|Mem[26][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~106_combout\ : std_logic;
SIGNAL \Mu0|Mux8~114_combout\ : std_logic;
SIGNAL \M10|Mem[1][7]~q\ : std_logic;
SIGNAL \M10|Mem[3][7]~q\ : std_logic;
SIGNAL \M00|Mem[3][7]~q\ : std_logic;
SIGNAL \M00|Mem[1][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~117_combout\ : std_logic;
SIGNAL \Mu0|Mux8~118_combout\ : std_logic;
SIGNAL \M00|Mem[0][7]~q\ : std_logic;
SIGNAL \M00|Mem[2][7]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[2][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~119_combout\ : std_logic;
SIGNAL \M10|Mem[2][7]~q\ : std_logic;
SIGNAL \M10|Mem[0][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~120_combout\ : std_logic;
SIGNAL \Mu0|Mux8~121_combout\ : std_logic;
SIGNAL \M00|Mem[17][7]~q\ : std_logic;
SIGNAL \M00|Mem[19][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~122_combout\ : std_logic;
SIGNAL \M10|Mem[17][7]~q\ : std_logic;
SIGNAL \M10|Mem[19][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~123_combout\ : std_logic;
SIGNAL \M00|Mem[16][7]~q\ : std_logic;
SIGNAL \M00|Mem[18][7]~feeder_combout\ : std_logic;
SIGNAL \M00|Mem[18][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~115_combout\ : std_logic;
SIGNAL \M10|Mem[18][7]~q\ : std_logic;
SIGNAL \M10|Mem[16][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~116_combout\ : std_logic;
SIGNAL \Mu0|Mux8~124_combout\ : std_logic;
SIGNAL \Mu0|Mux8~125_combout\ : std_logic;
SIGNAL \Mu0|Mux8~136_combout\ : std_logic;
SIGNAL \Mu0|Mux8~137_combout\ : std_logic;
SIGNAL \M30|Mem[23][7]~q\ : std_logic;
SIGNAL \M30|Mem[31][7]~q\ : std_logic;
SIGNAL \M30|Mem[19][7]~q\ : std_logic;
SIGNAL \M30|Mem[27][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~145_combout\ : std_logic;
SIGNAL \Mu0|Mux8~146_combout\ : std_logic;
SIGNAL \M30|Mem[16][7]~q\ : std_logic;
SIGNAL \M30|Mem[20][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~142_combout\ : std_logic;
SIGNAL \M30|Mem[28][7]~q\ : std_logic;
SIGNAL \M30|Mem[24][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~143_combout\ : std_logic;
SIGNAL \M30|Mem[18][7]~q\ : std_logic;
SIGNAL \M30|Mem[22][7]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[22][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~140_combout\ : std_logic;
SIGNAL \M30|Mem[30][7]~q\ : std_logic;
SIGNAL \M30|Mem[26][7]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[26][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~141_combout\ : std_logic;
SIGNAL \Mu0|Mux8~144_combout\ : std_logic;
SIGNAL \M30|Mem[21][7]~q\ : std_logic;
SIGNAL \M30|Mem[17][7]~q\ : std_logic;
SIGNAL \M30|Mem[25][7]~feeder_combout\ : std_logic;
SIGNAL \M30|Mem[25][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~138_combout\ : std_logic;
SIGNAL \M30|Mem[29][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~139_combout\ : std_logic;
SIGNAL \Mu0|Mux8~147_combout\ : std_logic;
SIGNAL \Mu0|Mux8~148_combout\ : std_logic;
SIGNAL \M60|Mem[14][7]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[14][7]~q\ : std_logic;
SIGNAL \M60|Mem[12][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~35_combout\ : std_logic;
SIGNAL \M60|Mem[15][7]~q\ : std_logic;
SIGNAL \M60|Mem[13][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~36_combout\ : std_logic;
SIGNAL \M60|Mem[28][7]~q\ : std_logic;
SIGNAL \M60|Mem[29][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~33_combout\ : std_logic;
SIGNAL \M60|Mem[31][7]~q\ : std_logic;
SIGNAL \M60|Mem[30][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~34_combout\ : std_logic;
SIGNAL \Mu0|Mux8~37_combout\ : std_logic;
SIGNAL \M70|Mem[30][7]~q\ : std_logic;
SIGNAL \M70|Mem[31][7]~q\ : std_logic;
SIGNAL \M70|Mem[28][7]~q\ : std_logic;
SIGNAL \M70|Mem[29][7]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[29][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~38_combout\ : std_logic;
SIGNAL \Mu0|Mux8~39_combout\ : std_logic;
SIGNAL \M70|Mem[14][7]~q\ : std_logic;
SIGNAL \M70|Mem[12][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~31_combout\ : std_logic;
SIGNAL \M70|Mem[15][7]~q\ : std_logic;
SIGNAL \M70|Mem[13][7]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[13][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~32_combout\ : std_logic;
SIGNAL \Mu0|Mux8~40_combout\ : std_logic;
SIGNAL \M60|Mem[22][7]~q\ : std_logic;
SIGNAL \M60|Mem[20][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~0_combout\ : std_logic;
SIGNAL \M60|Mem[21][7]~q\ : std_logic;
SIGNAL \M60|Mem[23][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~1_combout\ : std_logic;
SIGNAL \M70|Mem[20][7]~q\ : std_logic;
SIGNAL \M70|Mem[22][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~7_combout\ : std_logic;
SIGNAL \M70|Mem[23][7]~q\ : std_logic;
SIGNAL \M70|Mem[21][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~8_combout\ : std_logic;
SIGNAL \M60|Mem[5][7]~q\ : std_logic;
SIGNAL \M60|Mem[4][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~4_combout\ : std_logic;
SIGNAL \M60|Mem[7][7]~q\ : std_logic;
SIGNAL \M60|Mem[6][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~5_combout\ : std_logic;
SIGNAL \M70|Mem[5][7]~q\ : std_logic;
SIGNAL \M70|Mem[4][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~2_combout\ : std_logic;
SIGNAL \M70|Mem[7][7]~q\ : std_logic;
SIGNAL \M70|Mem[6][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~3_combout\ : std_logic;
SIGNAL \Mu0|Mux8~6_combout\ : std_logic;
SIGNAL \Mu0|Mux8~9_combout\ : std_logic;
SIGNAL \M60|Mem[10][7]~q\ : std_logic;
SIGNAL \M70|Mem[10][7]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[10][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~10_combout\ : std_logic;
SIGNAL \M70|Mem[26][7]~q\ : std_logic;
SIGNAL \M60|Mem[26][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~11_combout\ : std_logic;
SIGNAL \M70|Mem[9][7]~q\ : std_logic;
SIGNAL \M60|Mem[9][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~12_combout\ : std_logic;
SIGNAL \M70|Mem[25][7]~q\ : std_logic;
SIGNAL \M60|Mem[25][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~13_combout\ : std_logic;
SIGNAL \M60|Mem[24][7]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[24][7]~q\ : std_logic;
SIGNAL \M70|Mem[24][7]~q\ : std_logic;
SIGNAL \M60|Mem[8][7]~q\ : std_logic;
SIGNAL \M70|Mem[8][7]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[8][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~14_combout\ : std_logic;
SIGNAL \Mu0|Mux8~15_combout\ : std_logic;
SIGNAL \Mu0|Mux8~16_combout\ : std_logic;
SIGNAL \M60|Mem[27][7]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[27][7]~q\ : std_logic;
SIGNAL \M70|Mem[27][7]~q\ : std_logic;
SIGNAL \M60|Mem[11][7]~q\ : std_logic;
SIGNAL \M70|Mem[11][7]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[11][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~17_combout\ : std_logic;
SIGNAL \Mu0|Mux8~18_combout\ : std_logic;
SIGNAL \Mu0|Mux8~19_combout\ : std_logic;
SIGNAL \M70|Mem[17][7]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[17][7]~q\ : std_logic;
SIGNAL \M70|Mem[19][7]~q\ : std_logic;
SIGNAL \M70|Mem[16][7]~q\ : std_logic;
SIGNAL \M70|Mem[18][7]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[18][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~27_combout\ : std_logic;
SIGNAL \Mu0|Mux8~28_combout\ : std_logic;
SIGNAL \M60|Mem[1][7]~q\ : std_logic;
SIGNAL \M60|Mem[0][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~24_combout\ : std_logic;
SIGNAL \M60|Mem[3][7]~q\ : std_logic;
SIGNAL \M60|Mem[2][7]~feeder_combout\ : std_logic;
SIGNAL \M60|Mem[2][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~25_combout\ : std_logic;
SIGNAL \M70|Mem[2][7]~q\ : std_logic;
SIGNAL \M70|Mem[3][7]~q\ : std_logic;
SIGNAL \M70|Mem[0][7]~q\ : std_logic;
SIGNAL \M70|Mem[1][7]~feeder_combout\ : std_logic;
SIGNAL \M70|Mem[1][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~22_combout\ : std_logic;
SIGNAL \Mu0|Mux8~23_combout\ : std_logic;
SIGNAL \Mu0|Mux8~26_combout\ : std_logic;
SIGNAL \M60|Mem[17][7]~q\ : std_logic;
SIGNAL \M60|Mem[19][7]~q\ : std_logic;
SIGNAL \M60|Mem[16][7]~q\ : std_logic;
SIGNAL \M60|Mem[18][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~20_combout\ : std_logic;
SIGNAL \Mu0|Mux8~21_combout\ : std_logic;
SIGNAL \Mu0|Mux8~29_combout\ : std_logic;
SIGNAL \Mu0|Mux8~30_combout\ : std_logic;
SIGNAL \Mu0|Mux8~41_combout\ : std_logic;
SIGNAL \M40|Mem[23][7]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[23][7]~q\ : std_logic;
SIGNAL \M40|Mem[19][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~73_combout\ : std_logic;
SIGNAL \M50|Mem[23][7]~q\ : std_logic;
SIGNAL \M50|Mem[19][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~74_combout\ : std_logic;
SIGNAL \M40|Mem[7][7]~q\ : std_logic;
SIGNAL \M40|Mem[3][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~77_combout\ : std_logic;
SIGNAL \M50|Mem[7][7]~q\ : std_logic;
SIGNAL \M50|Mem[3][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~78_combout\ : std_logic;
SIGNAL \M50|Mem[11][7]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[11][7]~q\ : std_logic;
SIGNAL \M50|Mem[15][7]~q\ : std_logic;
SIGNAL \M40|Mem[11][7]~q\ : std_logic;
SIGNAL \M40|Mem[15][7]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[15][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~75_combout\ : std_logic;
SIGNAL \Mu0|Mux8~76_combout\ : std_logic;
SIGNAL \Mu0|Mux8~79_combout\ : std_logic;
SIGNAL \M50|Mem[27][7]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[27][7]~q\ : std_logic;
SIGNAL \M50|Mem[31][7]~q\ : std_logic;
SIGNAL \M40|Mem[27][7]~q\ : std_logic;
SIGNAL \M40|Mem[31][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~80_combout\ : std_logic;
SIGNAL \Mu0|Mux8~81_combout\ : std_logic;
SIGNAL \Mu0|Mux8~82_combout\ : std_logic;
SIGNAL \M50|Mem[22][7]~q\ : std_logic;
SIGNAL \M50|Mem[18][7]~q\ : std_logic;
SIGNAL \M50|Mem[26][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~59_combout\ : std_logic;
SIGNAL \M50|Mem[30][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~60_combout\ : std_logic;
SIGNAL \M40|Mem[18][7]~q\ : std_logic;
SIGNAL \M40|Mem[22][7]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[22][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~52_combout\ : std_logic;
SIGNAL \M40|Mem[30][7]~q\ : std_logic;
SIGNAL \M40|Mem[26][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~53_combout\ : std_logic;
SIGNAL \M40|Mem[6][7]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[6][7]~q\ : std_logic;
SIGNAL \M40|Mem[2][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~56_combout\ : std_logic;
SIGNAL \M40|Mem[14][7]~q\ : std_logic;
SIGNAL \M40|Mem[10][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~57_combout\ : std_logic;
SIGNAL \M50|Mem[2][7]~q\ : std_logic;
SIGNAL \M50|Mem[10][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~54_combout\ : std_logic;
SIGNAL \M50|Mem[14][7]~q\ : std_logic;
SIGNAL \M50|Mem[6][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~55_combout\ : std_logic;
SIGNAL \Mu0|Mux8~58_combout\ : std_logic;
SIGNAL \Mu0|Mux8~61_combout\ : std_logic;
SIGNAL \M40|Mem[0][7]~q\ : std_logic;
SIGNAL \M40|Mem[4][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~66_combout\ : std_logic;
SIGNAL \M40|Mem[12][7]~q\ : std_logic;
SIGNAL \M40|Mem[8][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~67_combout\ : std_logic;
SIGNAL \M50|Mem[0][7]~q\ : std_logic;
SIGNAL \M50|Mem[8][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~64_combout\ : std_logic;
SIGNAL \M50|Mem[12][7]~q\ : std_logic;
SIGNAL \M50|Mem[4][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~65_combout\ : std_logic;
SIGNAL \Mu0|Mux8~68_combout\ : std_logic;
SIGNAL \M40|Mem[24][7]~q\ : std_logic;
SIGNAL \M40|Mem[28][7]~q\ : std_logic;
SIGNAL \M40|Mem[16][7]~q\ : std_logic;
SIGNAL \M40|Mem[20][7]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[20][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~62_combout\ : std_logic;
SIGNAL \Mu0|Mux8~63_combout\ : std_logic;
SIGNAL \M50|Mem[16][7]~q\ : std_logic;
SIGNAL \M50|Mem[24][7]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[24][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~69_combout\ : std_logic;
SIGNAL \M50|Mem[20][7]~q\ : std_logic;
SIGNAL \M50|Mem[28][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~70_combout\ : std_logic;
SIGNAL \Mu0|Mux8~71_combout\ : std_logic;
SIGNAL \Mu0|Mux8~72_combout\ : std_logic;
SIGNAL \M50|Mem[21][7]~feeder_combout\ : std_logic;
SIGNAL \M50|Mem[21][7]~q\ : std_logic;
SIGNAL \M50|Mem[29][7]~q\ : std_logic;
SIGNAL \M50|Mem[17][7]~q\ : std_logic;
SIGNAL \M50|Mem[25][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~49_combout\ : std_logic;
SIGNAL \Mu0|Mux8~50_combout\ : std_logic;
SIGNAL \M50|Mem[1][7]~q\ : std_logic;
SIGNAL \M50|Mem[9][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~42_combout\ : std_logic;
SIGNAL \M50|Mem[13][7]~q\ : std_logic;
SIGNAL \M50|Mem[5][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~43_combout\ : std_logic;
SIGNAL \M40|Mem[17][7]~q\ : std_logic;
SIGNAL \M40|Mem[21][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~44_combout\ : std_logic;
SIGNAL \M40|Mem[29][7]~q\ : std_logic;
SIGNAL \M40|Mem[25][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~45_combout\ : std_logic;
SIGNAL \M40|Mem[9][7]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[9][7]~q\ : std_logic;
SIGNAL \M40|Mem[13][7]~q\ : std_logic;
SIGNAL \M40|Mem[1][7]~q\ : std_logic;
SIGNAL \M40|Mem[5][7]~feeder_combout\ : std_logic;
SIGNAL \M40|Mem[5][7]~q\ : std_logic;
SIGNAL \Mu0|Mux8~46_combout\ : std_logic;
SIGNAL \Mu0|Mux8~47_combout\ : std_logic;
SIGNAL \Mu0|Mux8~48_combout\ : std_logic;
SIGNAL \Mu0|Mux8~51_combout\ : std_logic;
SIGNAL \Mu0|Mux8~83_combout\ : std_logic;
SIGNAL \Mu0|Mux8~84_combout\ : std_logic;
SIGNAL \Mu0|Mux8~149_combout\ : std_logic;
SIGNAL \Din[8]~input_o\ : std_logic;
SIGNAL \M31|Mem[20][0]~q\ : std_logic;
SIGNAL \M31|Mem[28][0]~q\ : std_logic;
SIGNAL \M31|Mem[16][0]~q\ : std_logic;
SIGNAL \M31|Mem[24][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~142_combout\ : std_logic;
SIGNAL \Mu0|Mux7~143_combout\ : std_logic;
SIGNAL \M31|Mem[17][0]~q\ : std_logic;
SIGNAL \M31|Mem[21][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~140_combout\ : std_logic;
SIGNAL \M31|Mem[29][0]~q\ : std_logic;
SIGNAL \M31|Mem[25][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~141_combout\ : std_logic;
SIGNAL \Mu0|Mux7~144_combout\ : std_logic;
SIGNAL \M31|Mem[27][0]~q\ : std_logic;
SIGNAL \M31|Mem[31][0]~q\ : std_logic;
SIGNAL \M31|Mem[19][0]~q\ : std_logic;
SIGNAL \M31|Mem[23][0]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[23][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~145_combout\ : std_logic;
SIGNAL \Mu0|Mux7~146_combout\ : std_logic;
SIGNAL \M31|Mem[22][0]~q\ : std_logic;
SIGNAL \M31|Mem[30][0]~q\ : std_logic;
SIGNAL \M31|Mem[18][0]~q\ : std_logic;
SIGNAL \M31|Mem[26][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~138_combout\ : std_logic;
SIGNAL \Mu0|Mux7~139_combout\ : std_logic;
SIGNAL \Mu0|Mux7~147_combout\ : std_logic;
SIGNAL \M11|Mem[19][0]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[19][0]~q\ : std_logic;
SIGNAL \M11|Mem[23][0]~q\ : std_logic;
SIGNAL \M01|Mem[19][0]~q\ : std_logic;
SIGNAL \M01|Mem[23][0]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[23][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~126_combout\ : std_logic;
SIGNAL \Mu0|Mux7~127_combout\ : std_logic;
SIGNAL \M11|Mem[11][0]~q\ : std_logic;
SIGNAL \M01|Mem[11][0]~q\ : std_logic;
SIGNAL \M01|Mem[15][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~128_combout\ : std_logic;
SIGNAL \M11|Mem[15][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~129_combout\ : std_logic;
SIGNAL \M01|Mem[7][0]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[7][0]~q\ : std_logic;
SIGNAL \M01|Mem[3][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~130_combout\ : std_logic;
SIGNAL \M11|Mem[3][0]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[3][0]~q\ : std_logic;
SIGNAL \M11|Mem[7][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~131_combout\ : std_logic;
SIGNAL \Mu0|Mux7~132_combout\ : std_logic;
SIGNAL \M01|Mem[27][0]~q\ : std_logic;
SIGNAL \M01|Mem[31][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~133_combout\ : std_logic;
SIGNAL \M11|Mem[27][0]~q\ : std_logic;
SIGNAL \M11|Mem[31][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~134_combout\ : std_logic;
SIGNAL \Mu0|Mux7~135_combout\ : std_logic;
SIGNAL \M11|Mem[25][0]~q\ : std_logic;
SIGNAL \M11|Mem[29][0]~q\ : std_logic;
SIGNAL \M01|Mem[29][0]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[29][0]~q\ : std_logic;
SIGNAL \M01|Mem[25][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~112_combout\ : std_logic;
SIGNAL \Mu0|Mux7~113_combout\ : std_logic;
SIGNAL \M11|Mem[17][0]~q\ : std_logic;
SIGNAL \M11|Mem[21][0]~q\ : std_logic;
SIGNAL \M01|Mem[17][0]~q\ : std_logic;
SIGNAL \M01|Mem[21][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~105_combout\ : std_logic;
SIGNAL \Mu0|Mux7~106_combout\ : std_logic;
SIGNAL \M11|Mem[1][0]~q\ : std_logic;
SIGNAL \M11|Mem[5][0]~q\ : std_logic;
SIGNAL \M01|Mem[5][0]~q\ : std_logic;
SIGNAL \M01|Mem[1][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~109_combout\ : std_logic;
SIGNAL \Mu0|Mux7~110_combout\ : std_logic;
SIGNAL \M11|Mem[9][0]~q\ : std_logic;
SIGNAL \M11|Mem[13][0]~q\ : std_logic;
SIGNAL \M01|Mem[13][0]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[13][0]~q\ : std_logic;
SIGNAL \M01|Mem[9][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~107_combout\ : std_logic;
SIGNAL \Mu0|Mux7~108_combout\ : std_logic;
SIGNAL \Mu0|Mux7~111_combout\ : std_logic;
SIGNAL \Mu0|Mux7~114_combout\ : std_logic;
SIGNAL \M01|Mem[16][0]~q\ : std_logic;
SIGNAL \M01|Mem[20][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~115_combout\ : std_logic;
SIGNAL \M01|Mem[28][0]~q\ : std_logic;
SIGNAL \M01|Mem[24][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~116_combout\ : std_logic;
SIGNAL \M11|Mem[20][0]~q\ : std_logic;
SIGNAL \M11|Mem[28][0]~q\ : std_logic;
SIGNAL \M11|Mem[24][0]~q\ : std_logic;
SIGNAL \M11|Mem[16][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~122_combout\ : std_logic;
SIGNAL \Mu0|Mux7~123_combout\ : std_logic;
SIGNAL \M01|Mem[4][0]~q\ : std_logic;
SIGNAL \M01|Mem[0][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~119_combout\ : std_logic;
SIGNAL \M01|Mem[12][0]~q\ : std_logic;
SIGNAL \M01|Mem[8][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~120_combout\ : std_logic;
SIGNAL \M11|Mem[4][0]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[4][0]~q\ : std_logic;
SIGNAL \M11|Mem[12][0]~q\ : std_logic;
SIGNAL \M11|Mem[0][0]~q\ : std_logic;
SIGNAL \M11|Mem[8][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~117_combout\ : std_logic;
SIGNAL \Mu0|Mux7~118_combout\ : std_logic;
SIGNAL \Mu0|Mux7~121_combout\ : std_logic;
SIGNAL \Mu0|Mux7~124_combout\ : std_logic;
SIGNAL \Mu0|Mux7~125_combout\ : std_logic;
SIGNAL \M11|Mem[18][0]~q\ : std_logic;
SIGNAL \M11|Mem[10][0]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[10][0]~q\ : std_logic;
SIGNAL \M11|Mem[2][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~95_combout\ : std_logic;
SIGNAL \M11|Mem[26][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~96_combout\ : std_logic;
SIGNAL \M11|Mem[6][0]~q\ : std_logic;
SIGNAL \M11|Mem[14][0]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[14][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~102_combout\ : std_logic;
SIGNAL \M11|Mem[30][0]~q\ : std_logic;
SIGNAL \M11|Mem[22][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~103_combout\ : std_logic;
SIGNAL \M01|Mem[2][0]~q\ : std_logic;
SIGNAL \M01|Mem[10][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~99_combout\ : std_logic;
SIGNAL \M01|Mem[26][0]~q\ : std_logic;
SIGNAL \M01|Mem[18][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~100_combout\ : std_logic;
SIGNAL \M01|Mem[22][0]~q\ : std_logic;
SIGNAL \M01|Mem[14][0]~q\ : std_logic;
SIGNAL \M01|Mem[6][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~97_combout\ : std_logic;
SIGNAL \M01|Mem[30][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~98_combout\ : std_logic;
SIGNAL \Mu0|Mux7~101_combout\ : std_logic;
SIGNAL \Mu0|Mux7~104_combout\ : std_logic;
SIGNAL \Mu0|Mux7~136_combout\ : std_logic;
SIGNAL \M31|Mem[1][0]~q\ : std_logic;
SIGNAL \M31|Mem[0][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~89_combout\ : std_logic;
SIGNAL \M31|Mem[3][0]~q\ : std_logic;
SIGNAL \M31|Mem[2][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~90_combout\ : std_logic;
SIGNAL \M31|Mem[5][0]~q\ : std_logic;
SIGNAL \M31|Mem[7][0]~q\ : std_logic;
SIGNAL \M31|Mem[4][0]~q\ : std_logic;
SIGNAL \M31|Mem[6][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~87_combout\ : std_logic;
SIGNAL \Mu0|Mux7~88_combout\ : std_logic;
SIGNAL \Mu0|Mux7~91_combout\ : std_logic;
SIGNAL \M31|Mem[10][0]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[10][0]~q\ : std_logic;
SIGNAL \M31|Mem[8][0]~q\ : std_logic;
SIGNAL \M31|Mem[9][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~85_combout\ : std_logic;
SIGNAL \M31|Mem[11][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~86_combout\ : std_logic;
SIGNAL \M31|Mem[14][0]~q\ : std_logic;
SIGNAL \M31|Mem[12][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~92_combout\ : std_logic;
SIGNAL \M31|Mem[15][0]~q\ : std_logic;
SIGNAL \M31|Mem[13][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~93_combout\ : std_logic;
SIGNAL \Mu0|Mux7~94_combout\ : std_logic;
SIGNAL \Mu0|Mux7~137_combout\ : std_logic;
SIGNAL \Mu0|Mux7~148_combout\ : std_logic;
SIGNAL \M71|Mem[9][0]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[9][0]~q\ : std_logic;
SIGNAL \M71|Mem[8][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~10_combout\ : std_logic;
SIGNAL \M71|Mem[25][0]~q\ : std_logic;
SIGNAL \M71|Mem[24][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~11_combout\ : std_logic;
SIGNAL \M71|Mem[26][0]~q\ : std_logic;
SIGNAL \M71|Mem[10][0]~q\ : std_logic;
SIGNAL \M71|Mem[11][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~17_combout\ : std_logic;
SIGNAL \M71|Mem[27][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~18_combout\ : std_logic;
SIGNAL \M61|Mem[8][0]~q\ : std_logic;
SIGNAL \M61|Mem[9][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~14_combout\ : std_logic;
SIGNAL \M61|Mem[25][0]~q\ : std_logic;
SIGNAL \M61|Mem[24][0]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[24][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~15_combout\ : std_logic;
SIGNAL \M61|Mem[26][0]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[26][0]~q\ : std_logic;
SIGNAL \M61|Mem[27][0]~q\ : std_logic;
SIGNAL \M61|Mem[10][0]~q\ : std_logic;
SIGNAL \M61|Mem[11][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~12_combout\ : std_logic;
SIGNAL \Mu0|Mux7~13_combout\ : std_logic;
SIGNAL \Mu0|Mux7~16_combout\ : std_logic;
SIGNAL \Mu0|Mux7~19_combout\ : std_logic;
SIGNAL \M71|Mem[16][0]~q\ : std_logic;
SIGNAL \M71|Mem[17][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~27_combout\ : std_logic;
SIGNAL \M71|Mem[19][0]~q\ : std_logic;
SIGNAL \M71|Mem[18][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~28_combout\ : std_logic;
SIGNAL \M61|Mem[18][0]~q\ : std_logic;
SIGNAL \M61|Mem[19][0]~q\ : std_logic;
SIGNAL \M61|Mem[17][0]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[17][0]~q\ : std_logic;
SIGNAL \M61|Mem[16][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~20_combout\ : std_logic;
SIGNAL \Mu0|Mux7~21_combout\ : std_logic;
SIGNAL \M61|Mem[1][0]~q\ : std_logic;
SIGNAL \M61|Mem[3][0]~q\ : std_logic;
SIGNAL \M61|Mem[0][0]~q\ : std_logic;
SIGNAL \M61|Mem[2][0]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[2][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~24_combout\ : std_logic;
SIGNAL \Mu0|Mux7~25_combout\ : std_logic;
SIGNAL \M71|Mem[2][0]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[2][0]~q\ : std_logic;
SIGNAL \M71|Mem[0][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~22_combout\ : std_logic;
SIGNAL \M71|Mem[3][0]~q\ : std_logic;
SIGNAL \M71|Mem[1][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~23_combout\ : std_logic;
SIGNAL \Mu0|Mux7~26_combout\ : std_logic;
SIGNAL \Mu0|Mux7~29_combout\ : std_logic;
SIGNAL \Mu0|Mux7~30_combout\ : std_logic;
SIGNAL \M61|Mem[28][0]~q\ : std_logic;
SIGNAL \M61|Mem[30][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~31_combout\ : std_logic;
SIGNAL \M71|Mem[30][0]~q\ : std_logic;
SIGNAL \M71|Mem[28][0]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[28][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~32_combout\ : std_logic;
SIGNAL \M71|Mem[12][0]~q\ : std_logic;
SIGNAL \M61|Mem[14][0]~q\ : std_logic;
SIGNAL \M61|Mem[12][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~35_combout\ : std_logic;
SIGNAL \M71|Mem[14][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~36_combout\ : std_logic;
SIGNAL \M61|Mem[13][0]~q\ : std_logic;
SIGNAL \M61|Mem[15][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~33_combout\ : std_logic;
SIGNAL \M71|Mem[15][0]~q\ : std_logic;
SIGNAL \M71|Mem[13][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~34_combout\ : std_logic;
SIGNAL \Mu0|Mux7~37_combout\ : std_logic;
SIGNAL \M61|Mem[29][0]~q\ : std_logic;
SIGNAL \M61|Mem[31][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~38_combout\ : std_logic;
SIGNAL \M71|Mem[31][0]~q\ : std_logic;
SIGNAL \M71|Mem[29][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~39_combout\ : std_logic;
SIGNAL \Mu0|Mux7~40_combout\ : std_logic;
SIGNAL \M71|Mem[20][0]~q\ : std_logic;
SIGNAL \M71|Mem[21][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~7_combout\ : std_logic;
SIGNAL \M71|Mem[23][0]~q\ : std_logic;
SIGNAL \M71|Mem[22][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~8_combout\ : std_logic;
SIGNAL \M71|Mem[5][0]~q\ : std_logic;
SIGNAL \M71|Mem[7][0]~q\ : std_logic;
SIGNAL \M71|Mem[6][0]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[6][0]~q\ : std_logic;
SIGNAL \M71|Mem[4][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~0_combout\ : std_logic;
SIGNAL \Mu0|Mux7~1_combout\ : std_logic;
SIGNAL \M61|Mem[22][0]~q\ : std_logic;
SIGNAL \M61|Mem[23][0]~q\ : std_logic;
SIGNAL \M61|Mem[21][0]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[21][0]~q\ : std_logic;
SIGNAL \M61|Mem[20][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~2_combout\ : std_logic;
SIGNAL \Mu0|Mux7~3_combout\ : std_logic;
SIGNAL \M61|Mem[6][0]~q\ : std_logic;
SIGNAL \M61|Mem[4][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~4_combout\ : std_logic;
SIGNAL \M61|Mem[7][0]~q\ : std_logic;
SIGNAL \M61|Mem[5][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~5_combout\ : std_logic;
SIGNAL \Mu0|Mux7~6_combout\ : std_logic;
SIGNAL \Mu0|Mux7~9_combout\ : std_logic;
SIGNAL \Mu0|Mux7~41_combout\ : std_logic;
SIGNAL \M41|Mem[25][0]~q\ : std_logic;
SIGNAL \M41|Mem[17][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~54_combout\ : std_logic;
SIGNAL \M41|Mem[29][0]~q\ : std_logic;
SIGNAL \M41|Mem[21][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~55_combout\ : std_logic;
SIGNAL \M41|Mem[9][0]~q\ : std_logic;
SIGNAL \M41|Mem[13][0]~q\ : std_logic;
SIGNAL \M41|Mem[1][0]~q\ : std_logic;
SIGNAL \M41|Mem[5][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~56_combout\ : std_logic;
SIGNAL \Mu0|Mux7~57_combout\ : std_logic;
SIGNAL \Mu0|Mux7~58_combout\ : std_logic;
SIGNAL \M51|Mem[9][0]~q\ : std_logic;
SIGNAL \M51|Mem[13][0]~q\ : std_logic;
SIGNAL \M51|Mem[1][0]~q\ : std_logic;
SIGNAL \M51|Mem[5][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~52_combout\ : std_logic;
SIGNAL \Mu0|Mux7~53_combout\ : std_logic;
SIGNAL \M51|Mem[21][0]~q\ : std_logic;
SIGNAL \M51|Mem[29][0]~q\ : std_logic;
SIGNAL \M51|Mem[17][0]~q\ : std_logic;
SIGNAL \M51|Mem[25][0]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[25][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~59_combout\ : std_logic;
SIGNAL \Mu0|Mux7~60_combout\ : std_logic;
SIGNAL \Mu0|Mux7~61_combout\ : std_logic;
SIGNAL \M41|Mem[20][0]~q\ : std_logic;
SIGNAL \M41|Mem[16][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~62_combout\ : std_logic;
SIGNAL \M41|Mem[28][0]~q\ : std_logic;
SIGNAL \M41|Mem[24][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~63_combout\ : std_logic;
SIGNAL \M51|Mem[20][0]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[20][0]~q\ : std_logic;
SIGNAL \M51|Mem[16][0]~q\ : std_logic;
SIGNAL \M51|Mem[24][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~69_combout\ : std_logic;
SIGNAL \M51|Mem[28][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~70_combout\ : std_logic;
SIGNAL \M41|Mem[8][0]~q\ : std_logic;
SIGNAL \M41|Mem[12][0]~q\ : std_logic;
SIGNAL \M41|Mem[0][0]~q\ : std_logic;
SIGNAL \M41|Mem[4][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~66_combout\ : std_logic;
SIGNAL \Mu0|Mux7~67_combout\ : std_logic;
SIGNAL \M51|Mem[4][0]~q\ : std_logic;
SIGNAL \M51|Mem[0][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~64_combout\ : std_logic;
SIGNAL \M51|Mem[12][0]~q\ : std_logic;
SIGNAL \M51|Mem[8][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~65_combout\ : std_logic;
SIGNAL \Mu0|Mux7~68_combout\ : std_logic;
SIGNAL \Mu0|Mux7~71_combout\ : std_logic;
SIGNAL \Mu0|Mux7~72_combout\ : std_logic;
SIGNAL \M41|Mem[11][0]~q\ : std_logic;
SIGNAL \M41|Mem[15][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~75_combout\ : std_logic;
SIGNAL \M51|Mem[15][0]~q\ : std_logic;
SIGNAL \M51|Mem[11][0]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[11][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~76_combout\ : std_logic;
SIGNAL \M51|Mem[3][0]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[3][0]~q\ : std_logic;
SIGNAL \M51|Mem[7][0]~q\ : std_logic;
SIGNAL \M41|Mem[7][0]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[7][0]~q\ : std_logic;
SIGNAL \M41|Mem[3][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~77_combout\ : std_logic;
SIGNAL \Mu0|Mux7~78_combout\ : std_logic;
SIGNAL \Mu0|Mux7~79_combout\ : std_logic;
SIGNAL \M51|Mem[19][0]~q\ : std_logic;
SIGNAL \M51|Mem[23][0]~q\ : std_logic;
SIGNAL \M41|Mem[19][0]~q\ : std_logic;
SIGNAL \M41|Mem[23][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~73_combout\ : std_logic;
SIGNAL \Mu0|Mux7~74_combout\ : std_logic;
SIGNAL \M41|Mem[31][0]~q\ : std_logic;
SIGNAL \M51|Mem[31][0]~q\ : std_logic;
SIGNAL \M51|Mem[27][0]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[27][0]~q\ : std_logic;
SIGNAL \M41|Mem[27][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~80_combout\ : std_logic;
SIGNAL \Mu0|Mux7~81_combout\ : std_logic;
SIGNAL \Mu0|Mux7~82_combout\ : std_logic;
SIGNAL \M51|Mem[2][0]~q\ : std_logic;
SIGNAL \M51|Mem[10][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~42_combout\ : std_logic;
SIGNAL \M51|Mem[26][0]~q\ : std_logic;
SIGNAL \M51|Mem[18][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~43_combout\ : std_logic;
SIGNAL \M51|Mem[14][0]~q\ : std_logic;
SIGNAL \M51|Mem[30][0]~q\ : std_logic;
SIGNAL \M51|Mem[6][0]~q\ : std_logic;
SIGNAL \M51|Mem[22][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~49_combout\ : std_logic;
SIGNAL \Mu0|Mux7~50_combout\ : std_logic;
SIGNAL \M41|Mem[18][0]~q\ : std_logic;
SIGNAL \M41|Mem[26][0]~q\ : std_logic;
SIGNAL \M41|Mem[10][0]~q\ : std_logic;
SIGNAL \M41|Mem[2][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~46_combout\ : std_logic;
SIGNAL \Mu0|Mux7~47_combout\ : std_logic;
SIGNAL \M41|Mem[14][0]~q\ : std_logic;
SIGNAL \M41|Mem[6][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~44_combout\ : std_logic;
SIGNAL \M41|Mem[30][0]~q\ : std_logic;
SIGNAL \M41|Mem[22][0]~q\ : std_logic;
SIGNAL \Mu0|Mux7~45_combout\ : std_logic;
SIGNAL \Mu0|Mux7~48_combout\ : std_logic;
SIGNAL \Mu0|Mux7~51_combout\ : std_logic;
SIGNAL \Mu0|Mux7~83_combout\ : std_logic;
SIGNAL \Mu0|Mux7~84_combout\ : std_logic;
SIGNAL \Mu0|Mux7~149_combout\ : std_logic;
SIGNAL \Din[9]~input_o\ : std_logic;
SIGNAL \M31|Mem[21][1]~q\ : std_logic;
SIGNAL \M31|Mem[29][1]~q\ : std_logic;
SIGNAL \M31|Mem[25][1]~q\ : std_logic;
SIGNAL \M31|Mem[17][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~138_combout\ : std_logic;
SIGNAL \Mu0|Mux6~139_combout\ : std_logic;
SIGNAL \M31|Mem[23][1]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[23][1]~q\ : std_logic;
SIGNAL \M31|Mem[19][1]~q\ : std_logic;
SIGNAL \M31|Mem[27][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~145_combout\ : std_logic;
SIGNAL \M31|Mem[31][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~146_combout\ : std_logic;
SIGNAL \M31|Mem[24][1]~q\ : std_logic;
SIGNAL \M31|Mem[28][1]~q\ : std_logic;
SIGNAL \M31|Mem[16][1]~q\ : std_logic;
SIGNAL \M31|Mem[20][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~142_combout\ : std_logic;
SIGNAL \Mu0|Mux6~143_combout\ : std_logic;
SIGNAL \M31|Mem[26][1]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[26][1]~q\ : std_logic;
SIGNAL \M31|Mem[30][1]~q\ : std_logic;
SIGNAL \M31|Mem[18][1]~q\ : std_logic;
SIGNAL \M31|Mem[22][1]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[22][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~140_combout\ : std_logic;
SIGNAL \Mu0|Mux6~141_combout\ : std_logic;
SIGNAL \Mu0|Mux6~144_combout\ : std_logic;
SIGNAL \Mu0|Mux6~147_combout\ : std_logic;
SIGNAL \M11|Mem[22][1]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[22][1]~q\ : std_logic;
SIGNAL \M11|Mem[20][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~102_combout\ : std_logic;
SIGNAL \M11|Mem[23][1]~q\ : std_logic;
SIGNAL \M11|Mem[21][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~103_combout\ : std_logic;
SIGNAL \M01|Mem[20][1]~q\ : std_logic;
SIGNAL \M01|Mem[22][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~95_combout\ : std_logic;
SIGNAL \M01|Mem[23][1]~q\ : std_logic;
SIGNAL \M01|Mem[21][1]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[21][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~96_combout\ : std_logic;
SIGNAL \M11|Mem[6][1]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[6][1]~q\ : std_logic;
SIGNAL \M11|Mem[4][1]~q\ : std_logic;
SIGNAL \M11|Mem[5][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~97_combout\ : std_logic;
SIGNAL \M11|Mem[7][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~98_combout\ : std_logic;
SIGNAL \M01|Mem[4][1]~q\ : std_logic;
SIGNAL \M01|Mem[5][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~99_combout\ : std_logic;
SIGNAL \M01|Mem[6][1]~q\ : std_logic;
SIGNAL \M01|Mem[7][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~100_combout\ : std_logic;
SIGNAL \Mu0|Mux6~101_combout\ : std_logic;
SIGNAL \Mu0|Mux6~104_combout\ : std_logic;
SIGNAL \M11|Mem[25][1]~q\ : std_logic;
SIGNAL \M11|Mem[27][1]~q\ : std_logic;
SIGNAL \M11|Mem[26][1]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[26][1]~q\ : std_logic;
SIGNAL \M11|Mem[24][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~112_combout\ : std_logic;
SIGNAL \Mu0|Mux6~113_combout\ : std_logic;
SIGNAL \M01|Mem[26][1]~q\ : std_logic;
SIGNAL \M01|Mem[24][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~105_combout\ : std_logic;
SIGNAL \M01|Mem[27][1]~q\ : std_logic;
SIGNAL \M01|Mem[25][1]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[25][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~106_combout\ : std_logic;
SIGNAL \M01|Mem[9][1]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[9][1]~q\ : std_logic;
SIGNAL \M01|Mem[8][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~109_combout\ : std_logic;
SIGNAL \M01|Mem[11][1]~q\ : std_logic;
SIGNAL \M01|Mem[10][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~110_combout\ : std_logic;
SIGNAL \M11|Mem[10][1]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[10][1]~q\ : std_logic;
SIGNAL \M11|Mem[11][1]~q\ : std_logic;
SIGNAL \M11|Mem[8][1]~q\ : std_logic;
SIGNAL \M11|Mem[9][1]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[9][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~107_combout\ : std_logic;
SIGNAL \Mu0|Mux6~108_combout\ : std_logic;
SIGNAL \Mu0|Mux6~111_combout\ : std_logic;
SIGNAL \Mu0|Mux6~114_combout\ : std_logic;
SIGNAL \M11|Mem[17][1]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[17][1]~q\ : std_logic;
SIGNAL \M11|Mem[19][1]~q\ : std_logic;
SIGNAL \M11|Mem[16][1]~q\ : std_logic;
SIGNAL \M11|Mem[18][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~122_combout\ : std_logic;
SIGNAL \Mu0|Mux6~123_combout\ : std_logic;
SIGNAL \M01|Mem[17][1]~q\ : std_logic;
SIGNAL \M01|Mem[16][1]~q\ : std_logic;
SIGNAL \M01|Mem[18][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~115_combout\ : std_logic;
SIGNAL \M01|Mem[19][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~116_combout\ : std_logic;
SIGNAL \M11|Mem[2][1]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[2][1]~q\ : std_logic;
SIGNAL \M11|Mem[3][1]~q\ : std_logic;
SIGNAL \M11|Mem[1][1]~q\ : std_logic;
SIGNAL \M11|Mem[0][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~117_combout\ : std_logic;
SIGNAL \Mu0|Mux6~118_combout\ : std_logic;
SIGNAL \M01|Mem[0][1]~q\ : std_logic;
SIGNAL \M01|Mem[1][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~119_combout\ : std_logic;
SIGNAL \M01|Mem[2][1]~q\ : std_logic;
SIGNAL \M01|Mem[3][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~120_combout\ : std_logic;
SIGNAL \Mu0|Mux6~121_combout\ : std_logic;
SIGNAL \Mu0|Mux6~124_combout\ : std_logic;
SIGNAL \Mu0|Mux6~125_combout\ : std_logic;
SIGNAL \M01|Mem[28][1]~q\ : std_logic;
SIGNAL \M01|Mem[29][1]~q\ : std_logic;
SIGNAL \M01|Mem[12][1]~q\ : std_logic;
SIGNAL \M01|Mem[13][1]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[13][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~130_combout\ : std_logic;
SIGNAL \Mu0|Mux6~131_combout\ : std_logic;
SIGNAL \M01|Mem[30][1]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[30][1]~q\ : std_logic;
SIGNAL \M01|Mem[31][1]~q\ : std_logic;
SIGNAL \M01|Mem[15][1]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[15][1]~q\ : std_logic;
SIGNAL \M01|Mem[14][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~128_combout\ : std_logic;
SIGNAL \Mu0|Mux6~129_combout\ : std_logic;
SIGNAL \Mu0|Mux6~132_combout\ : std_logic;
SIGNAL \M11|Mem[28][1]~q\ : std_logic;
SIGNAL \M11|Mem[29][1]~q\ : std_logic;
SIGNAL \M11|Mem[12][1]~q\ : std_logic;
SIGNAL \M11|Mem[13][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~126_combout\ : std_logic;
SIGNAL \Mu0|Mux6~127_combout\ : std_logic;
SIGNAL \M11|Mem[30][1]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[30][1]~q\ : std_logic;
SIGNAL \M11|Mem[31][1]~q\ : std_logic;
SIGNAL \M11|Mem[14][1]~q\ : std_logic;
SIGNAL \M11|Mem[15][1]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[15][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~133_combout\ : std_logic;
SIGNAL \Mu0|Mux6~134_combout\ : std_logic;
SIGNAL \Mu0|Mux6~135_combout\ : std_logic;
SIGNAL \Mu0|Mux6~136_combout\ : std_logic;
SIGNAL \Mu0|Mux6~137_combout\ : std_logic;
SIGNAL \M31|Mem[14][1]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[14][1]~q\ : std_logic;
SIGNAL \M31|Mem[15][1]~q\ : std_logic;
SIGNAL \M31|Mem[12][1]~q\ : std_logic;
SIGNAL \M31|Mem[13][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~92_combout\ : std_logic;
SIGNAL \Mu0|Mux6~93_combout\ : std_logic;
SIGNAL \M31|Mem[8][1]~q\ : std_logic;
SIGNAL \M31|Mem[10][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~87_combout\ : std_logic;
SIGNAL \M31|Mem[11][1]~q\ : std_logic;
SIGNAL \M31|Mem[9][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~88_combout\ : std_logic;
SIGNAL \M31|Mem[0][1]~q\ : std_logic;
SIGNAL \M31|Mem[2][1]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[2][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~89_combout\ : std_logic;
SIGNAL \M31|Mem[1][1]~q\ : std_logic;
SIGNAL \M31|Mem[3][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~90_combout\ : std_logic;
SIGNAL \Mu0|Mux6~91_combout\ : std_logic;
SIGNAL \M31|Mem[4][1]~q\ : std_logic;
SIGNAL \M31|Mem[5][1]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[5][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~85_combout\ : std_logic;
SIGNAL \M31|Mem[7][1]~q\ : std_logic;
SIGNAL \M31|Mem[6][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~86_combout\ : std_logic;
SIGNAL \Mu0|Mux6~94_combout\ : std_logic;
SIGNAL \Mu0|Mux6~148_combout\ : std_logic;
SIGNAL \M71|Mem[24][1]~q\ : std_logic;
SIGNAL \M71|Mem[25][1]~q\ : std_logic;
SIGNAL \M61|Mem[25][1]~q\ : std_logic;
SIGNAL \M61|Mem[24][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~0_combout\ : std_logic;
SIGNAL \Mu0|Mux6~1_combout\ : std_logic;
SIGNAL \M71|Mem[8][1]~q\ : std_logic;
SIGNAL \M71|Mem[9][1]~q\ : std_logic;
SIGNAL \M61|Mem[8][1]~q\ : std_logic;
SIGNAL \M61|Mem[9][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~4_combout\ : std_logic;
SIGNAL \Mu0|Mux6~5_combout\ : std_logic;
SIGNAL \M61|Mem[10][1]~q\ : std_logic;
SIGNAL \M61|Mem[11][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~2_combout\ : std_logic;
SIGNAL \M71|Mem[11][1]~q\ : std_logic;
SIGNAL \M71|Mem[10][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~3_combout\ : std_logic;
SIGNAL \Mu0|Mux6~6_combout\ : std_logic;
SIGNAL \M71|Mem[26][1]~q\ : std_logic;
SIGNAL \M61|Mem[26][1]~q\ : std_logic;
SIGNAL \M61|Mem[27][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~7_combout\ : std_logic;
SIGNAL \M71|Mem[27][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~8_combout\ : std_logic;
SIGNAL \Mu0|Mux6~9_combout\ : std_logic;
SIGNAL \M71|Mem[2][1]~q\ : std_logic;
SIGNAL \M71|Mem[3][1]~q\ : std_logic;
SIGNAL \M71|Mem[1][1]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[1][1]~q\ : std_logic;
SIGNAL \M71|Mem[0][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~20_combout\ : std_logic;
SIGNAL \Mu0|Mux6~21_combout\ : std_logic;
SIGNAL \M71|Mem[16][1]~q\ : std_logic;
SIGNAL \M71|Mem[17][1]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[17][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~27_combout\ : std_logic;
SIGNAL \M71|Mem[19][1]~q\ : std_logic;
SIGNAL \M71|Mem[18][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~28_combout\ : std_logic;
SIGNAL \M61|Mem[17][1]~q\ : std_logic;
SIGNAL \M61|Mem[19][1]~q\ : std_logic;
SIGNAL \M61|Mem[16][1]~q\ : std_logic;
SIGNAL \M61|Mem[18][1]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[18][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~22_combout\ : std_logic;
SIGNAL \Mu0|Mux6~23_combout\ : std_logic;
SIGNAL \M61|Mem[0][1]~q\ : std_logic;
SIGNAL \M61|Mem[2][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~24_combout\ : std_logic;
SIGNAL \M61|Mem[3][1]~q\ : std_logic;
SIGNAL \M61|Mem[1][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~25_combout\ : std_logic;
SIGNAL \Mu0|Mux6~26_combout\ : std_logic;
SIGNAL \Mu0|Mux6~29_combout\ : std_logic;
SIGNAL \M71|Mem[20][1]~q\ : std_logic;
SIGNAL \M71|Mem[21][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~17_combout\ : std_logic;
SIGNAL \M71|Mem[23][1]~q\ : std_logic;
SIGNAL \M71|Mem[22][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~18_combout\ : std_logic;
SIGNAL \M61|Mem[4][1]~q\ : std_logic;
SIGNAL \M61|Mem[6][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~14_combout\ : std_logic;
SIGNAL \M61|Mem[7][1]~q\ : std_logic;
SIGNAL \M61|Mem[5][1]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[5][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~15_combout\ : std_logic;
SIGNAL \M61|Mem[21][1]~q\ : std_logic;
SIGNAL \M61|Mem[20][1]~q\ : std_logic;
SIGNAL \M61|Mem[22][1]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[22][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~12_combout\ : std_logic;
SIGNAL \M61|Mem[23][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~13_combout\ : std_logic;
SIGNAL \Mu0|Mux6~16_combout\ : std_logic;
SIGNAL \M71|Mem[6][1]~q\ : std_logic;
SIGNAL \M71|Mem[5][1]~q\ : std_logic;
SIGNAL \M71|Mem[4][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~10_combout\ : std_logic;
SIGNAL \M71|Mem[7][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~11_combout\ : std_logic;
SIGNAL \Mu0|Mux6~19_combout\ : std_logic;
SIGNAL \Mu0|Mux6~30_combout\ : std_logic;
SIGNAL \M71|Mem[28][1]~q\ : std_logic;
SIGNAL \M71|Mem[30][1]~q\ : std_logic;
SIGNAL \M71|Mem[14][1]~q\ : std_logic;
SIGNAL \M71|Mem[12][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~31_combout\ : std_logic;
SIGNAL \Mu0|Mux6~32_combout\ : std_logic;
SIGNAL \M71|Mem[13][1]~q\ : std_logic;
SIGNAL \M71|Mem[15][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~38_combout\ : std_logic;
SIGNAL \M71|Mem[31][1]~q\ : std_logic;
SIGNAL \M71|Mem[29][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~39_combout\ : std_logic;
SIGNAL \M61|Mem[15][1]~q\ : std_logic;
SIGNAL \M61|Mem[13][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~33_combout\ : std_logic;
SIGNAL \M61|Mem[31][1]~q\ : std_logic;
SIGNAL \M61|Mem[29][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~34_combout\ : std_logic;
SIGNAL \M61|Mem[28][1]~q\ : std_logic;
SIGNAL \M61|Mem[30][1]~q\ : std_logic;
SIGNAL \M61|Mem[12][1]~q\ : std_logic;
SIGNAL \M61|Mem[14][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~35_combout\ : std_logic;
SIGNAL \Mu0|Mux6~36_combout\ : std_logic;
SIGNAL \Mu0|Mux6~37_combout\ : std_logic;
SIGNAL \Mu0|Mux6~40_combout\ : std_logic;
SIGNAL \Mu0|Mux6~41_combout\ : std_logic;
SIGNAL \M41|Mem[15][1]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[15][1]~q\ : std_logic;
SIGNAL \M41|Mem[31][1]~q\ : std_logic;
SIGNAL \M41|Mem[7][1]~q\ : std_logic;
SIGNAL \M41|Mem[23][1]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[23][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~75_combout\ : std_logic;
SIGNAL \Mu0|Mux6~76_combout\ : std_logic;
SIGNAL \M41|Mem[19][1]~q\ : std_logic;
SIGNAL \M41|Mem[3][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~77_combout\ : std_logic;
SIGNAL \M41|Mem[27][1]~q\ : std_logic;
SIGNAL \M41|Mem[11][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~78_combout\ : std_logic;
SIGNAL \Mu0|Mux6~79_combout\ : std_logic;
SIGNAL \M51|Mem[23][1]~q\ : std_logic;
SIGNAL \M51|Mem[31][1]~q\ : std_logic;
SIGNAL \M51|Mem[15][1]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[15][1]~q\ : std_logic;
SIGNAL \M51|Mem[7][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~80_combout\ : std_logic;
SIGNAL \Mu0|Mux6~81_combout\ : std_logic;
SIGNAL \M51|Mem[19][1]~q\ : std_logic;
SIGNAL \M51|Mem[27][1]~q\ : std_logic;
SIGNAL \M51|Mem[3][1]~q\ : std_logic;
SIGNAL \M51|Mem[11][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~73_combout\ : std_logic;
SIGNAL \Mu0|Mux6~74_combout\ : std_logic;
SIGNAL \Mu0|Mux6~82_combout\ : std_logic;
SIGNAL \M51|Mem[22][1]~q\ : std_logic;
SIGNAL \M51|Mem[30][1]~q\ : std_logic;
SIGNAL \M51|Mem[18][1]~q\ : std_logic;
SIGNAL \M51|Mem[26][1]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[26][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~59_combout\ : std_logic;
SIGNAL \Mu0|Mux6~60_combout\ : std_logic;
SIGNAL \M51|Mem[10][1]~q\ : std_logic;
SIGNAL \M51|Mem[14][1]~q\ : std_logic;
SIGNAL \M51|Mem[6][1]~q\ : std_logic;
SIGNAL \M51|Mem[2][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~54_combout\ : std_logic;
SIGNAL \Mu0|Mux6~55_combout\ : std_logic;
SIGNAL \M41|Mem[10][1]~q\ : std_logic;
SIGNAL \M41|Mem[14][1]~q\ : std_logic;
SIGNAL \M41|Mem[2][1]~q\ : std_logic;
SIGNAL \M41|Mem[6][1]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[6][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~56_combout\ : std_logic;
SIGNAL \Mu0|Mux6~57_combout\ : std_logic;
SIGNAL \Mu0|Mux6~58_combout\ : std_logic;
SIGNAL \M41|Mem[22][1]~q\ : std_logic;
SIGNAL \M41|Mem[30][1]~q\ : std_logic;
SIGNAL \M41|Mem[26][1]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[26][1]~q\ : std_logic;
SIGNAL \M41|Mem[18][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~52_combout\ : std_logic;
SIGNAL \Mu0|Mux6~53_combout\ : std_logic;
SIGNAL \Mu0|Mux6~61_combout\ : std_logic;
SIGNAL \M51|Mem[16][1]~q\ : std_logic;
SIGNAL \M51|Mem[24][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~69_combout\ : std_logic;
SIGNAL \M51|Mem[20][1]~q\ : std_logic;
SIGNAL \M51|Mem[28][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~70_combout\ : std_logic;
SIGNAL \M41|Mem[20][1]~q\ : std_logic;
SIGNAL \M41|Mem[28][1]~q\ : std_logic;
SIGNAL \M41|Mem[24][1]~q\ : std_logic;
SIGNAL \M41|Mem[16][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~62_combout\ : std_logic;
SIGNAL \Mu0|Mux6~63_combout\ : std_logic;
SIGNAL \M41|Mem[8][1]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[8][1]~q\ : std_logic;
SIGNAL \M41|Mem[12][1]~q\ : std_logic;
SIGNAL \M41|Mem[0][1]~q\ : std_logic;
SIGNAL \M41|Mem[4][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~66_combout\ : std_logic;
SIGNAL \Mu0|Mux6~67_combout\ : std_logic;
SIGNAL \M51|Mem[4][1]~q\ : std_logic;
SIGNAL \M51|Mem[0][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~64_combout\ : std_logic;
SIGNAL \M51|Mem[12][1]~q\ : std_logic;
SIGNAL \M51|Mem[8][1]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[8][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~65_combout\ : std_logic;
SIGNAL \Mu0|Mux6~68_combout\ : std_logic;
SIGNAL \Mu0|Mux6~71_combout\ : std_logic;
SIGNAL \Mu0|Mux6~72_combout\ : std_logic;
SIGNAL \M51|Mem[9][1]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[9][1]~q\ : std_logic;
SIGNAL \M51|Mem[13][1]~q\ : std_logic;
SIGNAL \M51|Mem[1][1]~q\ : std_logic;
SIGNAL \M51|Mem[5][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~42_combout\ : std_logic;
SIGNAL \Mu0|Mux6~43_combout\ : std_logic;
SIGNAL \M41|Mem[1][1]~q\ : std_logic;
SIGNAL \M41|Mem[5][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~46_combout\ : std_logic;
SIGNAL \M41|Mem[13][1]~q\ : std_logic;
SIGNAL \M41|Mem[9][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~47_combout\ : std_logic;
SIGNAL \M41|Mem[21][1]~q\ : std_logic;
SIGNAL \M41|Mem[29][1]~q\ : std_logic;
SIGNAL \M41|Mem[25][1]~q\ : std_logic;
SIGNAL \M41|Mem[17][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~44_combout\ : std_logic;
SIGNAL \Mu0|Mux6~45_combout\ : std_logic;
SIGNAL \Mu0|Mux6~48_combout\ : std_logic;
SIGNAL \M51|Mem[21][1]~q\ : std_logic;
SIGNAL \M51|Mem[29][1]~q\ : std_logic;
SIGNAL \M51|Mem[17][1]~q\ : std_logic;
SIGNAL \M51|Mem[25][1]~q\ : std_logic;
SIGNAL \Mu0|Mux6~49_combout\ : std_logic;
SIGNAL \Mu0|Mux6~50_combout\ : std_logic;
SIGNAL \Mu0|Mux6~51_combout\ : std_logic;
SIGNAL \Mu0|Mux6~83_combout\ : std_logic;
SIGNAL \Mu0|Mux6~84_combout\ : std_logic;
SIGNAL \Mu0|Mux6~149_combout\ : std_logic;
SIGNAL \Din[10]~input_o\ : std_logic;
SIGNAL \M31|Mem[22][2]~q\ : std_logic;
SIGNAL \M31|Mem[30][2]~q\ : std_logic;
SIGNAL \M31|Mem[18][2]~q\ : std_logic;
SIGNAL \M31|Mem[26][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~138_combout\ : std_logic;
SIGNAL \Mu0|Mux5~139_combout\ : std_logic;
SIGNAL \M31|Mem[27][2]~q\ : std_logic;
SIGNAL \M31|Mem[31][2]~q\ : std_logic;
SIGNAL \M31|Mem[23][2]~q\ : std_logic;
SIGNAL \M31|Mem[19][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~145_combout\ : std_logic;
SIGNAL \Mu0|Mux5~146_combout\ : std_logic;
SIGNAL \M31|Mem[17][2]~q\ : std_logic;
SIGNAL \M31|Mem[21][2]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[21][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~140_combout\ : std_logic;
SIGNAL \M31|Mem[25][2]~q\ : std_logic;
SIGNAL \M31|Mem[29][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~141_combout\ : std_logic;
SIGNAL \M31|Mem[20][2]~q\ : std_logic;
SIGNAL \M31|Mem[28][2]~q\ : std_logic;
SIGNAL \M31|Mem[16][2]~q\ : std_logic;
SIGNAL \M31|Mem[24][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~142_combout\ : std_logic;
SIGNAL \Mu0|Mux5~143_combout\ : std_logic;
SIGNAL \Mu0|Mux5~144_combout\ : std_logic;
SIGNAL \Mu0|Mux5~147_combout\ : std_logic;
SIGNAL \M01|Mem[2][2]~q\ : std_logic;
SIGNAL \M01|Mem[10][2]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[10][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~109_combout\ : std_logic;
SIGNAL \M11|Mem[10][2]~q\ : std_logic;
SIGNAL \M11|Mem[2][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~110_combout\ : std_logic;
SIGNAL \M11|Mem[6][2]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[6][2]~q\ : std_logic;
SIGNAL \M11|Mem[14][2]~q\ : std_logic;
SIGNAL \M01|Mem[14][2]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[14][2]~q\ : std_logic;
SIGNAL \M01|Mem[6][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~107_combout\ : std_logic;
SIGNAL \Mu0|Mux5~108_combout\ : std_logic;
SIGNAL \Mu0|Mux5~111_combout\ : std_logic;
SIGNAL \M11|Mem[22][2]~q\ : std_logic;
SIGNAL \M11|Mem[30][2]~q\ : std_logic;
SIGNAL \M01|Mem[30][2]~q\ : std_logic;
SIGNAL \M01|Mem[22][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~112_combout\ : std_logic;
SIGNAL \Mu0|Mux5~113_combout\ : std_logic;
SIGNAL \M01|Mem[18][2]~q\ : std_logic;
SIGNAL \M01|Mem[26][2]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[26][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~105_combout\ : std_logic;
SIGNAL \M11|Mem[26][2]~q\ : std_logic;
SIGNAL \M11|Mem[18][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~106_combout\ : std_logic;
SIGNAL \Mu0|Mux5~114_combout\ : std_logic;
SIGNAL \M11|Mem[20][2]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[20][2]~q\ : std_logic;
SIGNAL \M11|Mem[28][2]~q\ : std_logic;
SIGNAL \M11|Mem[24][2]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[24][2]~q\ : std_logic;
SIGNAL \M11|Mem[16][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~122_combout\ : std_logic;
SIGNAL \Mu0|Mux5~123_combout\ : std_logic;
SIGNAL \M01|Mem[8][2]~q\ : std_logic;
SIGNAL \M01|Mem[4][2]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[4][2]~q\ : std_logic;
SIGNAL \M01|Mem[0][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~119_combout\ : std_logic;
SIGNAL \M01|Mem[12][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~120_combout\ : std_logic;
SIGNAL \M11|Mem[4][2]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[4][2]~q\ : std_logic;
SIGNAL \M11|Mem[0][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~117_combout\ : std_logic;
SIGNAL \M11|Mem[12][2]~q\ : std_logic;
SIGNAL \M11|Mem[8][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~118_combout\ : std_logic;
SIGNAL \Mu0|Mux5~121_combout\ : std_logic;
SIGNAL \M01|Mem[16][2]~q\ : std_logic;
SIGNAL \M01|Mem[20][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~115_combout\ : std_logic;
SIGNAL \M01|Mem[28][2]~q\ : std_logic;
SIGNAL \M01|Mem[24][2]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[24][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~116_combout\ : std_logic;
SIGNAL \Mu0|Mux5~124_combout\ : std_logic;
SIGNAL \Mu0|Mux5~125_combout\ : std_logic;
SIGNAL \M01|Mem[17][2]~q\ : std_logic;
SIGNAL \M01|Mem[21][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~95_combout\ : std_logic;
SIGNAL \M01|Mem[29][2]~q\ : std_logic;
SIGNAL \M01|Mem[25][2]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[25][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~96_combout\ : std_logic;
SIGNAL \M11|Mem[25][2]~q\ : std_logic;
SIGNAL \M11|Mem[17][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~102_combout\ : std_logic;
SIGNAL \M11|Mem[21][2]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[21][2]~q\ : std_logic;
SIGNAL \M11|Mem[29][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~103_combout\ : std_logic;
SIGNAL \M11|Mem[1][2]~q\ : std_logic;
SIGNAL \M11|Mem[9][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~97_combout\ : std_logic;
SIGNAL \M11|Mem[13][2]~q\ : std_logic;
SIGNAL \M11|Mem[5][2]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[5][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~98_combout\ : std_logic;
SIGNAL \M01|Mem[9][2]~q\ : std_logic;
SIGNAL \M01|Mem[5][2]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[5][2]~q\ : std_logic;
SIGNAL \M01|Mem[1][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~99_combout\ : std_logic;
SIGNAL \M01|Mem[13][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~100_combout\ : std_logic;
SIGNAL \Mu0|Mux5~101_combout\ : std_logic;
SIGNAL \Mu0|Mux5~104_combout\ : std_logic;
SIGNAL \M01|Mem[11][2]~q\ : std_logic;
SIGNAL \M01|Mem[15][2]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[15][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~128_combout\ : std_logic;
SIGNAL \M01|Mem[31][2]~q\ : std_logic;
SIGNAL \M01|Mem[27][2]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[27][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~129_combout\ : std_logic;
SIGNAL \M01|Mem[3][2]~q\ : std_logic;
SIGNAL \M01|Mem[7][2]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[7][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~130_combout\ : std_logic;
SIGNAL \M01|Mem[23][2]~q\ : std_logic;
SIGNAL \M01|Mem[19][2]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[19][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~131_combout\ : std_logic;
SIGNAL \Mu0|Mux5~132_combout\ : std_logic;
SIGNAL \M11|Mem[3][2]~q\ : std_logic;
SIGNAL \M11|Mem[7][2]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[7][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~126_combout\ : std_logic;
SIGNAL \M11|Mem[23][2]~q\ : std_logic;
SIGNAL \M11|Mem[19][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~127_combout\ : std_logic;
SIGNAL \M11|Mem[27][2]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[27][2]~q\ : std_logic;
SIGNAL \M11|Mem[31][2]~q\ : std_logic;
SIGNAL \M11|Mem[15][2]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[15][2]~q\ : std_logic;
SIGNAL \M11|Mem[11][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~133_combout\ : std_logic;
SIGNAL \Mu0|Mux5~134_combout\ : std_logic;
SIGNAL \Mu0|Mux5~135_combout\ : std_logic;
SIGNAL \Mu0|Mux5~136_combout\ : std_logic;
SIGNAL \M31|Mem[8][2]~q\ : std_logic;
SIGNAL \M31|Mem[9][2]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[9][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~85_combout\ : std_logic;
SIGNAL \M31|Mem[11][2]~q\ : std_logic;
SIGNAL \M31|Mem[10][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~86_combout\ : std_logic;
SIGNAL \M31|Mem[0][2]~q\ : std_logic;
SIGNAL \M31|Mem[1][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~89_combout\ : std_logic;
SIGNAL \M31|Mem[3][2]~q\ : std_logic;
SIGNAL \M31|Mem[2][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~90_combout\ : std_logic;
SIGNAL \M31|Mem[4][2]~q\ : std_logic;
SIGNAL \M31|Mem[6][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~87_combout\ : std_logic;
SIGNAL \M31|Mem[7][2]~q\ : std_logic;
SIGNAL \M31|Mem[5][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~88_combout\ : std_logic;
SIGNAL \Mu0|Mux5~91_combout\ : std_logic;
SIGNAL \M31|Mem[13][2]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[13][2]~q\ : std_logic;
SIGNAL \M31|Mem[15][2]~q\ : std_logic;
SIGNAL \M31|Mem[14][2]~q\ : std_logic;
SIGNAL \M31|Mem[12][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~92_combout\ : std_logic;
SIGNAL \Mu0|Mux5~93_combout\ : std_logic;
SIGNAL \Mu0|Mux5~94_combout\ : std_logic;
SIGNAL \Mu0|Mux5~137_combout\ : std_logic;
SIGNAL \Mu0|Mux5~148_combout\ : std_logic;
SIGNAL \M71|Mem[15][2]~q\ : std_logic;
SIGNAL \M71|Mem[31][2]~q\ : std_logic;
SIGNAL \M71|Mem[29][2]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[29][2]~q\ : std_logic;
SIGNAL \M71|Mem[13][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~38_combout\ : std_logic;
SIGNAL \Mu0|Mux5~39_combout\ : std_logic;
SIGNAL \M61|Mem[29][2]~q\ : std_logic;
SIGNAL \M61|Mem[13][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~31_combout\ : std_logic;
SIGNAL \M61|Mem[31][2]~q\ : std_logic;
SIGNAL \M61|Mem[15][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~32_combout\ : std_logic;
SIGNAL \M61|Mem[12][2]~q\ : std_logic;
SIGNAL \M61|Mem[14][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~35_combout\ : std_logic;
SIGNAL \M61|Mem[30][2]~q\ : std_logic;
SIGNAL \M61|Mem[28][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~36_combout\ : std_logic;
SIGNAL \M71|Mem[28][2]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[28][2]~q\ : std_logic;
SIGNAL \M71|Mem[30][2]~q\ : std_logic;
SIGNAL \M71|Mem[12][2]~q\ : std_logic;
SIGNAL \M71|Mem[14][2]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[14][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~33_combout\ : std_logic;
SIGNAL \Mu0|Mux5~34_combout\ : std_logic;
SIGNAL \Mu0|Mux5~37_combout\ : std_logic;
SIGNAL \Mu0|Mux5~40_combout\ : std_logic;
SIGNAL \M71|Mem[22][2]~q\ : std_logic;
SIGNAL \M71|Mem[21][2]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[21][2]~q\ : std_logic;
SIGNAL \M71|Mem[20][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~17_combout\ : std_logic;
SIGNAL \M71|Mem[23][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~18_combout\ : std_logic;
SIGNAL \M71|Mem[6][2]~q\ : std_logic;
SIGNAL \M71|Mem[7][2]~q\ : std_logic;
SIGNAL \M71|Mem[5][2]~q\ : std_logic;
SIGNAL \M71|Mem[4][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~10_combout\ : std_logic;
SIGNAL \Mu0|Mux5~11_combout\ : std_logic;
SIGNAL \M61|Mem[6][2]~q\ : std_logic;
SIGNAL \M61|Mem[4][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~14_combout\ : std_logic;
SIGNAL \M61|Mem[7][2]~q\ : std_logic;
SIGNAL \M61|Mem[5][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~15_combout\ : std_logic;
SIGNAL \M61|Mem[21][2]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[21][2]~q\ : std_logic;
SIGNAL \M61|Mem[23][2]~q\ : std_logic;
SIGNAL \M61|Mem[20][2]~q\ : std_logic;
SIGNAL \M61|Mem[22][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~12_combout\ : std_logic;
SIGNAL \Mu0|Mux5~13_combout\ : std_logic;
SIGNAL \Mu0|Mux5~16_combout\ : std_logic;
SIGNAL \Mu0|Mux5~19_combout\ : std_logic;
SIGNAL \M71|Mem[18][2]~q\ : std_logic;
SIGNAL \M71|Mem[16][2]~q\ : std_logic;
SIGNAL \M71|Mem[17][2]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[17][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~27_combout\ : std_logic;
SIGNAL \M71|Mem[19][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~28_combout\ : std_logic;
SIGNAL \M61|Mem[18][2]~q\ : std_logic;
SIGNAL \M61|Mem[16][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~20_combout\ : std_logic;
SIGNAL \M61|Mem[19][2]~q\ : std_logic;
SIGNAL \M61|Mem[17][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~21_combout\ : std_logic;
SIGNAL \M61|Mem[2][2]~q\ : std_logic;
SIGNAL \M61|Mem[0][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~24_combout\ : std_logic;
SIGNAL \M61|Mem[1][2]~q\ : std_logic;
SIGNAL \M61|Mem[3][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~25_combout\ : std_logic;
SIGNAL \M71|Mem[0][2]~q\ : std_logic;
SIGNAL \M71|Mem[1][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~22_combout\ : std_logic;
SIGNAL \M71|Mem[3][2]~q\ : std_logic;
SIGNAL \M71|Mem[2][2]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[2][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~23_combout\ : std_logic;
SIGNAL \Mu0|Mux5~26_combout\ : std_logic;
SIGNAL \Mu0|Mux5~29_combout\ : std_logic;
SIGNAL \Mu0|Mux5~30_combout\ : std_logic;
SIGNAL \M71|Mem[26][2]~q\ : std_logic;
SIGNAL \M71|Mem[27][2]~q\ : std_logic;
SIGNAL \M61|Mem[26][2]~q\ : std_logic;
SIGNAL \M61|Mem[27][2]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[27][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~7_combout\ : std_logic;
SIGNAL \Mu0|Mux5~8_combout\ : std_logic;
SIGNAL \M61|Mem[25][2]~q\ : std_logic;
SIGNAL \M71|Mem[24][2]~q\ : std_logic;
SIGNAL \M61|Mem[24][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~0_combout\ : std_logic;
SIGNAL \M71|Mem[25][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~1_combout\ : std_logic;
SIGNAL \M71|Mem[10][2]~q\ : std_logic;
SIGNAL \M71|Mem[11][2]~q\ : std_logic;
SIGNAL \M61|Mem[11][2]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[11][2]~q\ : std_logic;
SIGNAL \M61|Mem[10][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~2_combout\ : std_logic;
SIGNAL \Mu0|Mux5~3_combout\ : std_logic;
SIGNAL \M61|Mem[8][2]~q\ : std_logic;
SIGNAL \M71|Mem[8][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~4_combout\ : std_logic;
SIGNAL \M71|Mem[9][2]~q\ : std_logic;
SIGNAL \M61|Mem[9][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~5_combout\ : std_logic;
SIGNAL \Mu0|Mux5~6_combout\ : std_logic;
SIGNAL \Mu0|Mux5~9_combout\ : std_logic;
SIGNAL \Mu0|Mux5~41_combout\ : std_logic;
SIGNAL \M51|Mem[3][2]~q\ : std_logic;
SIGNAL \M51|Mem[19][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~73_combout\ : std_logic;
SIGNAL \M51|Mem[27][2]~q\ : std_logic;
SIGNAL \M51|Mem[11][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~74_combout\ : std_logic;
SIGNAL \M51|Mem[23][2]~q\ : std_logic;
SIGNAL \M51|Mem[7][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~80_combout\ : std_logic;
SIGNAL \M51|Mem[31][2]~q\ : std_logic;
SIGNAL \M51|Mem[15][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~81_combout\ : std_logic;
SIGNAL \M41|Mem[3][2]~q\ : std_logic;
SIGNAL \M41|Mem[19][2]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[19][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~77_combout\ : std_logic;
SIGNAL \M41|Mem[27][2]~q\ : std_logic;
SIGNAL \M41|Mem[11][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~78_combout\ : std_logic;
SIGNAL \M41|Mem[15][2]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[15][2]~q\ : std_logic;
SIGNAL \M41|Mem[7][2]~q\ : std_logic;
SIGNAL \M41|Mem[23][2]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[23][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~75_combout\ : std_logic;
SIGNAL \M41|Mem[31][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~76_combout\ : std_logic;
SIGNAL \Mu0|Mux5~79_combout\ : std_logic;
SIGNAL \Mu0|Mux5~82_combout\ : std_logic;
SIGNAL \M51|Mem[1][2]~q\ : std_logic;
SIGNAL \M51|Mem[9][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~52_combout\ : std_logic;
SIGNAL \M51|Mem[13][2]~q\ : std_logic;
SIGNAL \M51|Mem[5][2]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[5][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~53_combout\ : std_logic;
SIGNAL \M51|Mem[17][2]~q\ : std_logic;
SIGNAL \M51|Mem[25][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~59_combout\ : std_logic;
SIGNAL \M51|Mem[21][2]~q\ : std_logic;
SIGNAL \M51|Mem[29][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~60_combout\ : std_logic;
SIGNAL \M41|Mem[9][2]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[9][2]~q\ : std_logic;
SIGNAL \M41|Mem[13][2]~q\ : std_logic;
SIGNAL \M41|Mem[1][2]~q\ : std_logic;
SIGNAL \M41|Mem[5][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~56_combout\ : std_logic;
SIGNAL \Mu0|Mux5~57_combout\ : std_logic;
SIGNAL \M41|Mem[17][2]~q\ : std_logic;
SIGNAL \M41|Mem[21][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~54_combout\ : std_logic;
SIGNAL \M41|Mem[29][2]~q\ : std_logic;
SIGNAL \M41|Mem[25][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~55_combout\ : std_logic;
SIGNAL \Mu0|Mux5~58_combout\ : std_logic;
SIGNAL \Mu0|Mux5~61_combout\ : std_logic;
SIGNAL \M51|Mem[20][2]~q\ : std_logic;
SIGNAL \M51|Mem[28][2]~q\ : std_logic;
SIGNAL \M51|Mem[16][2]~q\ : std_logic;
SIGNAL \M51|Mem[24][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~69_combout\ : std_logic;
SIGNAL \Mu0|Mux5~70_combout\ : std_logic;
SIGNAL \M51|Mem[8][2]~q\ : std_logic;
SIGNAL \M51|Mem[0][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~62_combout\ : std_logic;
SIGNAL \M51|Mem[12][2]~q\ : std_logic;
SIGNAL \M51|Mem[4][2]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[4][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~63_combout\ : std_logic;
SIGNAL \M41|Mem[20][2]~q\ : std_logic;
SIGNAL \M41|Mem[28][2]~q\ : std_logic;
SIGNAL \M41|Mem[24][2]~q\ : std_logic;
SIGNAL \M41|Mem[16][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~64_combout\ : std_logic;
SIGNAL \Mu0|Mux5~65_combout\ : std_logic;
SIGNAL \M41|Mem[4][2]~q\ : std_logic;
SIGNAL \M41|Mem[12][2]~q\ : std_logic;
SIGNAL \M41|Mem[0][2]~q\ : std_logic;
SIGNAL \M41|Mem[8][2]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[8][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~66_combout\ : std_logic;
SIGNAL \Mu0|Mux5~67_combout\ : std_logic;
SIGNAL \Mu0|Mux5~68_combout\ : std_logic;
SIGNAL \Mu0|Mux5~71_combout\ : std_logic;
SIGNAL \Mu0|Mux5~72_combout\ : std_logic;
SIGNAL \M41|Mem[30][2]~q\ : std_logic;
SIGNAL \M51|Mem[30][2]~q\ : std_logic;
SIGNAL \M41|Mem[26][2]~q\ : std_logic;
SIGNAL \M51|Mem[26][2]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[26][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~49_combout\ : std_logic;
SIGNAL \Mu0|Mux5~50_combout\ : std_logic;
SIGNAL \M41|Mem[14][2]~q\ : std_logic;
SIGNAL \M51|Mem[14][2]~q\ : std_logic;
SIGNAL \M41|Mem[10][2]~q\ : std_logic;
SIGNAL \M51|Mem[10][2]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[10][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~42_combout\ : std_logic;
SIGNAL \Mu0|Mux5~43_combout\ : std_logic;
SIGNAL \M41|Mem[2][2]~q\ : std_logic;
SIGNAL \M51|Mem[2][2]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[2][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~46_combout\ : std_logic;
SIGNAL \M51|Mem[6][2]~q\ : std_logic;
SIGNAL \M41|Mem[6][2]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[6][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~47_combout\ : std_logic;
SIGNAL \M41|Mem[18][2]~q\ : std_logic;
SIGNAL \M51|Mem[18][2]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[18][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~44_combout\ : std_logic;
SIGNAL \M51|Mem[22][2]~q\ : std_logic;
SIGNAL \M41|Mem[22][2]~q\ : std_logic;
SIGNAL \Mu0|Mux5~45_combout\ : std_logic;
SIGNAL \Mu0|Mux5~48_combout\ : std_logic;
SIGNAL \Mu0|Mux5~51_combout\ : std_logic;
SIGNAL \Mu0|Mux5~83_combout\ : std_logic;
SIGNAL \Mu0|Mux5~84_combout\ : std_logic;
SIGNAL \Mu0|Mux5~149_combout\ : std_logic;
SIGNAL \Din[11]~input_o\ : std_logic;
SIGNAL \M11|Mem[20][3]~q\ : std_logic;
SIGNAL \M11|Mem[22][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~112_combout\ : std_logic;
SIGNAL \M11|Mem[23][3]~q\ : std_logic;
SIGNAL \M11|Mem[21][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~113_combout\ : std_logic;
SIGNAL \M01|Mem[6][3]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[6][3]~q\ : std_logic;
SIGNAL \M01|Mem[7][3]~q\ : std_logic;
SIGNAL \M01|Mem[4][3]~q\ : std_logic;
SIGNAL \M01|Mem[5][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~109_combout\ : std_logic;
SIGNAL \Mu0|Mux4~110_combout\ : std_logic;
SIGNAL \M11|Mem[4][3]~q\ : std_logic;
SIGNAL \M11|Mem[6][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~107_combout\ : std_logic;
SIGNAL \M11|Mem[7][3]~q\ : std_logic;
SIGNAL \M11|Mem[5][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~108_combout\ : std_logic;
SIGNAL \Mu0|Mux4~111_combout\ : std_logic;
SIGNAL \M01|Mem[22][3]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[22][3]~q\ : std_logic;
SIGNAL \M01|Mem[23][3]~q\ : std_logic;
SIGNAL \M01|Mem[20][3]~q\ : std_logic;
SIGNAL \M01|Mem[21][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~105_combout\ : std_logic;
SIGNAL \Mu0|Mux4~106_combout\ : std_logic;
SIGNAL \Mu0|Mux4~114_combout\ : std_logic;
SIGNAL \M11|Mem[1][3]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[1][3]~q\ : std_logic;
SIGNAL \M11|Mem[0][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~117_combout\ : std_logic;
SIGNAL \M11|Mem[3][3]~q\ : std_logic;
SIGNAL \M11|Mem[2][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~118_combout\ : std_logic;
SIGNAL \M01|Mem[1][3]~q\ : std_logic;
SIGNAL \M01|Mem[0][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~119_combout\ : std_logic;
SIGNAL \M01|Mem[2][3]~q\ : std_logic;
SIGNAL \M01|Mem[3][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~120_combout\ : std_logic;
SIGNAL \Mu0|Mux4~121_combout\ : std_logic;
SIGNAL \M11|Mem[17][3]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[17][3]~q\ : std_logic;
SIGNAL \M11|Mem[19][3]~q\ : std_logic;
SIGNAL \M11|Mem[18][3]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[18][3]~q\ : std_logic;
SIGNAL \M11|Mem[16][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~122_combout\ : std_logic;
SIGNAL \Mu0|Mux4~123_combout\ : std_logic;
SIGNAL \M01|Mem[18][3]~q\ : std_logic;
SIGNAL \M01|Mem[19][3]~q\ : std_logic;
SIGNAL \M01|Mem[16][3]~q\ : std_logic;
SIGNAL \M01|Mem[17][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~115_combout\ : std_logic;
SIGNAL \Mu0|Mux4~116_combout\ : std_logic;
SIGNAL \Mu0|Mux4~124_combout\ : std_logic;
SIGNAL \Mu0|Mux4~125_combout\ : std_logic;
SIGNAL \M01|Mem[8][3]~q\ : std_logic;
SIGNAL \M01|Mem[10][3]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[10][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~99_combout\ : std_logic;
SIGNAL \M11|Mem[10][3]~q\ : std_logic;
SIGNAL \M11|Mem[8][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~100_combout\ : std_logic;
SIGNAL \M01|Mem[11][3]~q\ : std_logic;
SIGNAL \M01|Mem[9][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~97_combout\ : std_logic;
SIGNAL \M11|Mem[11][3]~q\ : std_logic;
SIGNAL \M11|Mem[9][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~98_combout\ : std_logic;
SIGNAL \Mu0|Mux4~101_combout\ : std_logic;
SIGNAL \M11|Mem[24][3]~q\ : std_logic;
SIGNAL \M11|Mem[26][3]~q\ : std_logic;
SIGNAL \M01|Mem[24][3]~q\ : std_logic;
SIGNAL \M01|Mem[26][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~95_combout\ : std_logic;
SIGNAL \Mu0|Mux4~96_combout\ : std_logic;
SIGNAL \M11|Mem[25][3]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[25][3]~q\ : std_logic;
SIGNAL \M11|Mem[27][3]~q\ : std_logic;
SIGNAL \M01|Mem[27][3]~q\ : std_logic;
SIGNAL \M01|Mem[25][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~102_combout\ : std_logic;
SIGNAL \Mu0|Mux4~103_combout\ : std_logic;
SIGNAL \Mu0|Mux4~104_combout\ : std_logic;
SIGNAL \M11|Mem[14][3]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[14][3]~q\ : std_logic;
SIGNAL \M11|Mem[12][3]~q\ : std_logic;
SIGNAL \M11|Mem[13][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~128_combout\ : std_logic;
SIGNAL \M11|Mem[15][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~129_combout\ : std_logic;
SIGNAL \M01|Mem[13][3]~q\ : std_logic;
SIGNAL \M01|Mem[15][3]~q\ : std_logic;
SIGNAL \M01|Mem[12][3]~q\ : std_logic;
SIGNAL \M01|Mem[14][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~130_combout\ : std_logic;
SIGNAL \Mu0|Mux4~131_combout\ : std_logic;
SIGNAL \Mu0|Mux4~132_combout\ : std_logic;
SIGNAL \M01|Mem[30][3]~q\ : std_logic;
SIGNAL \M01|Mem[28][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~126_combout\ : std_logic;
SIGNAL \M01|Mem[31][3]~q\ : std_logic;
SIGNAL \M01|Mem[29][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~127_combout\ : std_logic;
SIGNAL \M11|Mem[29][3]~q\ : std_logic;
SIGNAL \M11|Mem[31][3]~q\ : std_logic;
SIGNAL \M11|Mem[30][3]~q\ : std_logic;
SIGNAL \M11|Mem[28][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~133_combout\ : std_logic;
SIGNAL \Mu0|Mux4~134_combout\ : std_logic;
SIGNAL \Mu0|Mux4~135_combout\ : std_logic;
SIGNAL \Mu0|Mux4~136_combout\ : std_logic;
SIGNAL \Mu0|Mux4~137_combout\ : std_logic;
SIGNAL \M31|Mem[6][3]~q\ : std_logic;
SIGNAL \M31|Mem[7][3]~q\ : std_logic;
SIGNAL \M31|Mem[4][3]~q\ : std_logic;
SIGNAL \M31|Mem[5][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~85_combout\ : std_logic;
SIGNAL \Mu0|Mux4~86_combout\ : std_logic;
SIGNAL \M31|Mem[14][3]~q\ : std_logic;
SIGNAL \M31|Mem[15][3]~q\ : std_logic;
SIGNAL \M31|Mem[12][3]~q\ : std_logic;
SIGNAL \M31|Mem[13][3]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[13][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~92_combout\ : std_logic;
SIGNAL \Mu0|Mux4~93_combout\ : std_logic;
SIGNAL \M31|Mem[9][3]~q\ : std_logic;
SIGNAL \M31|Mem[10][3]~q\ : std_logic;
SIGNAL \M31|Mem[8][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~87_combout\ : std_logic;
SIGNAL \M31|Mem[11][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~88_combout\ : std_logic;
SIGNAL \M31|Mem[1][3]~q\ : std_logic;
SIGNAL \M31|Mem[0][3]~q\ : std_logic;
SIGNAL \M31|Mem[2][3]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[2][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~89_combout\ : std_logic;
SIGNAL \M31|Mem[3][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~90_combout\ : std_logic;
SIGNAL \Mu0|Mux4~91_combout\ : std_logic;
SIGNAL \Mu0|Mux4~94_combout\ : std_logic;
SIGNAL \M31|Mem[27][3]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[27][3]~q\ : std_logic;
SIGNAL \M31|Mem[19][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~145_combout\ : std_logic;
SIGNAL \M31|Mem[31][3]~q\ : std_logic;
SIGNAL \M31|Mem[23][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~146_combout\ : std_logic;
SIGNAL \M31|Mem[24][3]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[24][3]~q\ : std_logic;
SIGNAL \M31|Mem[28][3]~q\ : std_logic;
SIGNAL \M31|Mem[16][3]~q\ : std_logic;
SIGNAL \M31|Mem[20][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~142_combout\ : std_logic;
SIGNAL \Mu0|Mux4~143_combout\ : std_logic;
SIGNAL \M31|Mem[26][3]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[26][3]~q\ : std_logic;
SIGNAL \M31|Mem[30][3]~q\ : std_logic;
SIGNAL \M31|Mem[18][3]~q\ : std_logic;
SIGNAL \M31|Mem[22][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~140_combout\ : std_logic;
SIGNAL \Mu0|Mux4~141_combout\ : std_logic;
SIGNAL \Mu0|Mux4~144_combout\ : std_logic;
SIGNAL \M31|Mem[17][3]~q\ : std_logic;
SIGNAL \M31|Mem[25][3]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[25][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~138_combout\ : std_logic;
SIGNAL \M31|Mem[29][3]~q\ : std_logic;
SIGNAL \M31|Mem[21][3]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[21][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~139_combout\ : std_logic;
SIGNAL \Mu0|Mux4~147_combout\ : std_logic;
SIGNAL \Mu0|Mux4~148_combout\ : std_logic;
SIGNAL \M61|Mem[24][3]~q\ : std_logic;
SIGNAL \M61|Mem[25][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~12_combout\ : std_logic;
SIGNAL \M61|Mem[27][3]~q\ : std_logic;
SIGNAL \M61|Mem[26][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~13_combout\ : std_logic;
SIGNAL \M61|Mem[9][3]~q\ : std_logic;
SIGNAL \M61|Mem[8][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~14_combout\ : std_logic;
SIGNAL \M61|Mem[11][3]~q\ : std_logic;
SIGNAL \M61|Mem[10][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~15_combout\ : std_logic;
SIGNAL \Mu0|Mux4~16_combout\ : std_logic;
SIGNAL \M71|Mem[10][3]~q\ : std_logic;
SIGNAL \M71|Mem[8][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~10_combout\ : std_logic;
SIGNAL \M71|Mem[11][3]~q\ : std_logic;
SIGNAL \M71|Mem[9][3]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[9][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~11_combout\ : std_logic;
SIGNAL \M71|Mem[25][3]~q\ : std_logic;
SIGNAL \M71|Mem[27][3]~q\ : std_logic;
SIGNAL \M71|Mem[24][3]~q\ : std_logic;
SIGNAL \M71|Mem[26][3]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[26][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~17_combout\ : std_logic;
SIGNAL \Mu0|Mux4~18_combout\ : std_logic;
SIGNAL \Mu0|Mux4~19_combout\ : std_logic;
SIGNAL \M61|Mem[0][3]~q\ : std_logic;
SIGNAL \M61|Mem[1][3]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[1][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~24_combout\ : std_logic;
SIGNAL \M61|Mem[2][3]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[2][3]~q\ : std_logic;
SIGNAL \M61|Mem[3][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~25_combout\ : std_logic;
SIGNAL \M61|Mem[16][3]~q\ : std_logic;
SIGNAL \M61|Mem[17][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~22_combout\ : std_logic;
SIGNAL \M61|Mem[19][3]~q\ : std_logic;
SIGNAL \M61|Mem[18][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~23_combout\ : std_logic;
SIGNAL \Mu0|Mux4~26_combout\ : std_logic;
SIGNAL \M71|Mem[1][3]~q\ : std_logic;
SIGNAL \M71|Mem[3][3]~q\ : std_logic;
SIGNAL \M71|Mem[0][3]~q\ : std_logic;
SIGNAL \M71|Mem[2][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~20_combout\ : std_logic;
SIGNAL \Mu0|Mux4~21_combout\ : std_logic;
SIGNAL \M71|Mem[16][3]~q\ : std_logic;
SIGNAL \M71|Mem[18][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~27_combout\ : std_logic;
SIGNAL \M71|Mem[19][3]~q\ : std_logic;
SIGNAL \M71|Mem[17][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~28_combout\ : std_logic;
SIGNAL \Mu0|Mux4~29_combout\ : std_logic;
SIGNAL \Mu0|Mux4~30_combout\ : std_logic;
SIGNAL \M71|Mem[21][3]~q\ : std_logic;
SIGNAL \M71|Mem[23][3]~q\ : std_logic;
SIGNAL \M71|Mem[20][3]~q\ : std_logic;
SIGNAL \M71|Mem[22][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~7_combout\ : std_logic;
SIGNAL \Mu0|Mux4~8_combout\ : std_logic;
SIGNAL \M61|Mem[22][3]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[22][3]~q\ : std_logic;
SIGNAL \M61|Mem[23][3]~q\ : std_logic;
SIGNAL \M61|Mem[20][3]~q\ : std_logic;
SIGNAL \M61|Mem[21][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~0_combout\ : std_logic;
SIGNAL \Mu0|Mux4~1_combout\ : std_logic;
SIGNAL \M71|Mem[5][3]~q\ : std_logic;
SIGNAL \M71|Mem[7][3]~q\ : std_logic;
SIGNAL \M71|Mem[6][3]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[6][3]~q\ : std_logic;
SIGNAL \M71|Mem[4][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~2_combout\ : std_logic;
SIGNAL \Mu0|Mux4~3_combout\ : std_logic;
SIGNAL \M61|Mem[6][3]~q\ : std_logic;
SIGNAL \M61|Mem[7][3]~q\ : std_logic;
SIGNAL \M61|Mem[5][3]~q\ : std_logic;
SIGNAL \M61|Mem[4][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~4_combout\ : std_logic;
SIGNAL \Mu0|Mux4~5_combout\ : std_logic;
SIGNAL \Mu0|Mux4~6_combout\ : std_logic;
SIGNAL \Mu0|Mux4~9_combout\ : std_logic;
SIGNAL \M61|Mem[12][3]~q\ : std_logic;
SIGNAL \M71|Mem[12][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~35_combout\ : std_logic;
SIGNAL \M71|Mem[28][3]~q\ : std_logic;
SIGNAL \M61|Mem[28][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~36_combout\ : std_logic;
SIGNAL \M71|Mem[13][3]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[13][3]~q\ : std_logic;
SIGNAL \M71|Mem[29][3]~q\ : std_logic;
SIGNAL \M61|Mem[29][3]~q\ : std_logic;
SIGNAL \M61|Mem[13][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~33_combout\ : std_logic;
SIGNAL \Mu0|Mux4~34_combout\ : std_logic;
SIGNAL \Mu0|Mux4~37_combout\ : std_logic;
SIGNAL \M61|Mem[31][3]~q\ : std_logic;
SIGNAL \M61|Mem[15][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~38_combout\ : std_logic;
SIGNAL \M71|Mem[31][3]~q\ : std_logic;
SIGNAL \M71|Mem[15][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~39_combout\ : std_logic;
SIGNAL \M61|Mem[30][3]~q\ : std_logic;
SIGNAL \M71|Mem[30][3]~q\ : std_logic;
SIGNAL \M61|Mem[14][3]~q\ : std_logic;
SIGNAL \M71|Mem[14][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~31_combout\ : std_logic;
SIGNAL \Mu0|Mux4~32_combout\ : std_logic;
SIGNAL \Mu0|Mux4~40_combout\ : std_logic;
SIGNAL \Mu0|Mux4~41_combout\ : std_logic;
SIGNAL \M51|Mem[17][3]~q\ : std_logic;
SIGNAL \M51|Mem[21][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~49_combout\ : std_logic;
SIGNAL \M51|Mem[29][3]~q\ : std_logic;
SIGNAL \M51|Mem[25][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~50_combout\ : std_logic;
SIGNAL \M41|Mem[21][3]~q\ : std_logic;
SIGNAL \M41|Mem[29][3]~q\ : std_logic;
SIGNAL \M41|Mem[17][3]~q\ : std_logic;
SIGNAL \M41|Mem[25][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~42_combout\ : std_logic;
SIGNAL \Mu0|Mux4~43_combout\ : std_logic;
SIGNAL \M41|Mem[1][3]~q\ : std_logic;
SIGNAL \M41|Mem[9][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~46_combout\ : std_logic;
SIGNAL \M41|Mem[13][3]~q\ : std_logic;
SIGNAL \M41|Mem[5][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~47_combout\ : std_logic;
SIGNAL \M51|Mem[1][3]~q\ : std_logic;
SIGNAL \M51|Mem[5][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~44_combout\ : std_logic;
SIGNAL \M51|Mem[13][3]~q\ : std_logic;
SIGNAL \M51|Mem[9][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~45_combout\ : std_logic;
SIGNAL \Mu0|Mux4~48_combout\ : std_logic;
SIGNAL \Mu0|Mux4~51_combout\ : std_logic;
SIGNAL \M51|Mem[7][3]~q\ : std_logic;
SIGNAL \M51|Mem[15][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~80_combout\ : std_logic;
SIGNAL \M51|Mem[23][3]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[23][3]~q\ : std_logic;
SIGNAL \M51|Mem[31][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~81_combout\ : std_logic;
SIGNAL \M41|Mem[3][3]~q\ : std_logic;
SIGNAL \M41|Mem[19][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~77_combout\ : std_logic;
SIGNAL \M41|Mem[27][3]~q\ : std_logic;
SIGNAL \M41|Mem[11][3]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[11][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~78_combout\ : std_logic;
SIGNAL \M41|Mem[15][3]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[15][3]~q\ : std_logic;
SIGNAL \M41|Mem[7][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~75_combout\ : std_logic;
SIGNAL \M41|Mem[23][3]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[23][3]~q\ : std_logic;
SIGNAL \M41|Mem[31][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~76_combout\ : std_logic;
SIGNAL \Mu0|Mux4~79_combout\ : std_logic;
SIGNAL \M51|Mem[11][3]~q\ : std_logic;
SIGNAL \M51|Mem[27][3]~q\ : std_logic;
SIGNAL \M51|Mem[19][3]~q\ : std_logic;
SIGNAL \M51|Mem[3][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~73_combout\ : std_logic;
SIGNAL \Mu0|Mux4~74_combout\ : std_logic;
SIGNAL \Mu0|Mux4~82_combout\ : std_logic;
SIGNAL \M41|Mem[0][3]~q\ : std_logic;
SIGNAL \M41|Mem[8][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~66_combout\ : std_logic;
SIGNAL \M41|Mem[12][3]~q\ : std_logic;
SIGNAL \M41|Mem[4][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~67_combout\ : std_logic;
SIGNAL \M41|Mem[20][3]~q\ : std_logic;
SIGNAL \M41|Mem[24][3]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[24][3]~q\ : std_logic;
SIGNAL \M41|Mem[16][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~64_combout\ : std_logic;
SIGNAL \M41|Mem[28][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~65_combout\ : std_logic;
SIGNAL \Mu0|Mux4~68_combout\ : std_logic;
SIGNAL \M51|Mem[20][3]~q\ : std_logic;
SIGNAL \M51|Mem[16][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~69_combout\ : std_logic;
SIGNAL \M51|Mem[28][3]~q\ : std_logic;
SIGNAL \M51|Mem[24][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~70_combout\ : std_logic;
SIGNAL \M51|Mem[4][3]~q\ : std_logic;
SIGNAL \M51|Mem[0][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~62_combout\ : std_logic;
SIGNAL \M51|Mem[8][3]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[8][3]~q\ : std_logic;
SIGNAL \M51|Mem[12][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~63_combout\ : std_logic;
SIGNAL \Mu0|Mux4~71_combout\ : std_logic;
SIGNAL \M51|Mem[18][3]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[18][3]~q\ : std_logic;
SIGNAL \M51|Mem[22][3]~q\ : std_logic;
SIGNAL \M41|Mem[18][3]~q\ : std_logic;
SIGNAL \M41|Mem[22][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~54_combout\ : std_logic;
SIGNAL \Mu0|Mux4~55_combout\ : std_logic;
SIGNAL \M41|Mem[2][3]~q\ : std_logic;
SIGNAL \M51|Mem[2][3]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[2][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~56_combout\ : std_logic;
SIGNAL \M51|Mem[6][3]~q\ : std_logic;
SIGNAL \M41|Mem[6][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~57_combout\ : std_logic;
SIGNAL \Mu0|Mux4~58_combout\ : std_logic;
SIGNAL \M41|Mem[26][3]~q\ : std_logic;
SIGNAL \M51|Mem[26][3]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[26][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~59_combout\ : std_logic;
SIGNAL \M51|Mem[30][3]~q\ : std_logic;
SIGNAL \M41|Mem[30][3]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[30][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~60_combout\ : std_logic;
SIGNAL \M51|Mem[10][3]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[10][3]~q\ : std_logic;
SIGNAL \M41|Mem[10][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~52_combout\ : std_logic;
SIGNAL \M41|Mem[14][3]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[14][3]~q\ : std_logic;
SIGNAL \M51|Mem[14][3]~q\ : std_logic;
SIGNAL \Mu0|Mux4~53_combout\ : std_logic;
SIGNAL \Mu0|Mux4~61_combout\ : std_logic;
SIGNAL \Mu0|Mux4~72_combout\ : std_logic;
SIGNAL \Mu0|Mux4~83_combout\ : std_logic;
SIGNAL \Mu0|Mux4~84_combout\ : std_logic;
SIGNAL \Mu0|Mux4~149_combout\ : std_logic;
SIGNAL \Din[12]~input_o\ : std_logic;
SIGNAL \M61|Mem[30][4]~q\ : std_logic;
SIGNAL \M61|Mem[31][4]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[31][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~38_combout\ : std_logic;
SIGNAL \M71|Mem[31][4]~q\ : std_logic;
SIGNAL \M71|Mem[30][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~39_combout\ : std_logic;
SIGNAL \M61|Mem[12][4]~q\ : std_logic;
SIGNAL \M61|Mem[13][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~35_combout\ : std_logic;
SIGNAL \M71|Mem[13][4]~q\ : std_logic;
SIGNAL \M71|Mem[12][4]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[12][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~36_combout\ : std_logic;
SIGNAL \M61|Mem[14][4]~q\ : std_logic;
SIGNAL \M61|Mem[15][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~33_combout\ : std_logic;
SIGNAL \M71|Mem[15][4]~q\ : std_logic;
SIGNAL \M71|Mem[14][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~34_combout\ : std_logic;
SIGNAL \Mu0|Mux3~37_combout\ : std_logic;
SIGNAL \M71|Mem[28][4]~q\ : std_logic;
SIGNAL \M61|Mem[28][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~31_combout\ : std_logic;
SIGNAL \M71|Mem[29][4]~q\ : std_logic;
SIGNAL \M61|Mem[29][4]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[29][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~32_combout\ : std_logic;
SIGNAL \Mu0|Mux3~40_combout\ : std_logic;
SIGNAL \M71|Mem[8][4]~q\ : std_logic;
SIGNAL \M71|Mem[9][4]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[9][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~0_combout\ : std_logic;
SIGNAL \M71|Mem[11][4]~q\ : std_logic;
SIGNAL \M71|Mem[10][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~1_combout\ : std_logic;
SIGNAL \M71|Mem[26][4]~q\ : std_logic;
SIGNAL \M71|Mem[27][4]~q\ : std_logic;
SIGNAL \M71|Mem[24][4]~q\ : std_logic;
SIGNAL \M71|Mem[25][4]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[25][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~7_combout\ : std_logic;
SIGNAL \Mu0|Mux3~8_combout\ : std_logic;
SIGNAL \M61|Mem[25][4]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[25][4]~q\ : std_logic;
SIGNAL \M61|Mem[27][4]~q\ : std_logic;
SIGNAL \M61|Mem[24][4]~q\ : std_logic;
SIGNAL \M61|Mem[26][4]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[26][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~2_combout\ : std_logic;
SIGNAL \Mu0|Mux3~3_combout\ : std_logic;
SIGNAL \M61|Mem[9][4]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[9][4]~q\ : std_logic;
SIGNAL \M61|Mem[11][4]~q\ : std_logic;
SIGNAL \M61|Mem[10][4]~q\ : std_logic;
SIGNAL \M61|Mem[8][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~4_combout\ : std_logic;
SIGNAL \Mu0|Mux3~5_combout\ : std_logic;
SIGNAL \Mu0|Mux3~6_combout\ : std_logic;
SIGNAL \Mu0|Mux3~9_combout\ : std_logic;
SIGNAL \M71|Mem[16][4]~q\ : std_logic;
SIGNAL \M71|Mem[17][4]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[17][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~27_combout\ : std_logic;
SIGNAL \M71|Mem[19][4]~q\ : std_logic;
SIGNAL \M71|Mem[18][4]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[18][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~28_combout\ : std_logic;
SIGNAL \M61|Mem[17][4]~q\ : std_logic;
SIGNAL \M61|Mem[19][4]~q\ : std_logic;
SIGNAL \M61|Mem[16][4]~q\ : std_logic;
SIGNAL \M61|Mem[18][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~22_combout\ : std_logic;
SIGNAL \Mu0|Mux3~23_combout\ : std_logic;
SIGNAL \M61|Mem[0][4]~q\ : std_logic;
SIGNAL \M61|Mem[2][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~24_combout\ : std_logic;
SIGNAL \M61|Mem[3][4]~q\ : std_logic;
SIGNAL \M61|Mem[1][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~25_combout\ : std_logic;
SIGNAL \Mu0|Mux3~26_combout\ : std_logic;
SIGNAL \M71|Mem[2][4]~q\ : std_logic;
SIGNAL \M71|Mem[3][4]~q\ : std_logic;
SIGNAL \M71|Mem[1][4]~q\ : std_logic;
SIGNAL \M71|Mem[0][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~20_combout\ : std_logic;
SIGNAL \Mu0|Mux3~21_combout\ : std_logic;
SIGNAL \Mu0|Mux3~29_combout\ : std_logic;
SIGNAL \M61|Mem[20][4]~q\ : std_logic;
SIGNAL \M61|Mem[22][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~10_combout\ : std_logic;
SIGNAL \M61|Mem[23][4]~q\ : std_logic;
SIGNAL \M61|Mem[21][4]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[21][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~11_combout\ : std_logic;
SIGNAL \M71|Mem[20][4]~q\ : std_logic;
SIGNAL \M71|Mem[21][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~17_combout\ : std_logic;
SIGNAL \M71|Mem[23][4]~q\ : std_logic;
SIGNAL \M71|Mem[22][4]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[22][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~18_combout\ : std_logic;
SIGNAL \M71|Mem[6][4]~q\ : std_logic;
SIGNAL \M71|Mem[7][4]~q\ : std_logic;
SIGNAL \M71|Mem[5][4]~q\ : std_logic;
SIGNAL \M71|Mem[4][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~12_combout\ : std_logic;
SIGNAL \Mu0|Mux3~13_combout\ : std_logic;
SIGNAL \M61|Mem[6][4]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[6][4]~q\ : std_logic;
SIGNAL \M61|Mem[4][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~14_combout\ : std_logic;
SIGNAL \M61|Mem[7][4]~q\ : std_logic;
SIGNAL \M61|Mem[5][4]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[5][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~15_combout\ : std_logic;
SIGNAL \Mu0|Mux3~16_combout\ : std_logic;
SIGNAL \Mu0|Mux3~19_combout\ : std_logic;
SIGNAL \Mu0|Mux3~30_combout\ : std_logic;
SIGNAL \Mu0|Mux3~41_combout\ : std_logic;
SIGNAL \M51|Mem[25][4]~q\ : std_logic;
SIGNAL \M51|Mem[17][4]~q\ : std_logic;
SIGNAL \M51|Mem[21][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~59_combout\ : std_logic;
SIGNAL \M51|Mem[29][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~60_combout\ : std_logic;
SIGNAL \M41|Mem[21][4]~q\ : std_logic;
SIGNAL \M41|Mem[29][4]~q\ : std_logic;
SIGNAL \M41|Mem[25][4]~q\ : std_logic;
SIGNAL \M41|Mem[17][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~54_combout\ : std_logic;
SIGNAL \Mu0|Mux3~55_combout\ : std_logic;
SIGNAL \M41|Mem[1][4]~q\ : std_logic;
SIGNAL \M41|Mem[9][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~56_combout\ : std_logic;
SIGNAL \M41|Mem[13][4]~q\ : std_logic;
SIGNAL \M41|Mem[5][4]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[5][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~57_combout\ : std_logic;
SIGNAL \Mu0|Mux3~58_combout\ : std_logic;
SIGNAL \M51|Mem[1][4]~q\ : std_logic;
SIGNAL \M51|Mem[5][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~52_combout\ : std_logic;
SIGNAL \M51|Mem[13][4]~q\ : std_logic;
SIGNAL \M51|Mem[9][4]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[9][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~53_combout\ : std_logic;
SIGNAL \Mu0|Mux3~61_combout\ : std_logic;
SIGNAL \M41|Mem[20][4]~q\ : std_logic;
SIGNAL \M41|Mem[28][4]~q\ : std_logic;
SIGNAL \M41|Mem[24][4]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[24][4]~q\ : std_logic;
SIGNAL \M41|Mem[16][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~62_combout\ : std_logic;
SIGNAL \Mu0|Mux3~63_combout\ : std_logic;
SIGNAL \M41|Mem[4][4]~q\ : std_logic;
SIGNAL \M41|Mem[12][4]~q\ : std_logic;
SIGNAL \M41|Mem[0][4]~q\ : std_logic;
SIGNAL \M41|Mem[8][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~66_combout\ : std_logic;
SIGNAL \Mu0|Mux3~67_combout\ : std_logic;
SIGNAL \M51|Mem[4][4]~q\ : std_logic;
SIGNAL \M51|Mem[0][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~64_combout\ : std_logic;
SIGNAL \M51|Mem[12][4]~q\ : std_logic;
SIGNAL \M51|Mem[8][4]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[8][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~65_combout\ : std_logic;
SIGNAL \Mu0|Mux3~68_combout\ : std_logic;
SIGNAL \M51|Mem[24][4]~q\ : std_logic;
SIGNAL \M51|Mem[28][4]~q\ : std_logic;
SIGNAL \M51|Mem[16][4]~q\ : std_logic;
SIGNAL \M51|Mem[20][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~69_combout\ : std_logic;
SIGNAL \Mu0|Mux3~70_combout\ : std_logic;
SIGNAL \Mu0|Mux3~71_combout\ : std_logic;
SIGNAL \Mu0|Mux3~72_combout\ : std_logic;
SIGNAL \M41|Mem[22][4]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[22][4]~q\ : std_logic;
SIGNAL \M41|Mem[30][4]~q\ : std_logic;
SIGNAL \M41|Mem[18][4]~q\ : std_logic;
SIGNAL \M41|Mem[26][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~42_combout\ : std_logic;
SIGNAL \Mu0|Mux3~43_combout\ : std_logic;
SIGNAL \M51|Mem[26][4]~q\ : std_logic;
SIGNAL \M51|Mem[30][4]~q\ : std_logic;
SIGNAL \M51|Mem[22][4]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[22][4]~q\ : std_logic;
SIGNAL \M51|Mem[18][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~49_combout\ : std_logic;
SIGNAL \Mu0|Mux3~50_combout\ : std_logic;
SIGNAL \M51|Mem[10][4]~q\ : std_logic;
SIGNAL \M51|Mem[14][4]~q\ : std_logic;
SIGNAL \M51|Mem[2][4]~q\ : std_logic;
SIGNAL \M51|Mem[6][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~44_combout\ : std_logic;
SIGNAL \Mu0|Mux3~45_combout\ : std_logic;
SIGNAL \M41|Mem[6][4]~q\ : std_logic;
SIGNAL \M41|Mem[14][4]~q\ : std_logic;
SIGNAL \M41|Mem[2][4]~q\ : std_logic;
SIGNAL \M41|Mem[10][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~46_combout\ : std_logic;
SIGNAL \Mu0|Mux3~47_combout\ : std_logic;
SIGNAL \Mu0|Mux3~48_combout\ : std_logic;
SIGNAL \Mu0|Mux3~51_combout\ : std_logic;
SIGNAL \M41|Mem[31][4]~q\ : std_logic;
SIGNAL \M51|Mem[31][4]~q\ : std_logic;
SIGNAL \M51|Mem[15][4]~q\ : std_logic;
SIGNAL \M41|Mem[15][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~80_combout\ : std_logic;
SIGNAL \Mu0|Mux3~81_combout\ : std_logic;
SIGNAL \M41|Mem[27][4]~q\ : std_logic;
SIGNAL \M41|Mem[11][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~75_combout\ : std_logic;
SIGNAL \M51|Mem[11][4]~q\ : std_logic;
SIGNAL \M51|Mem[27][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~76_combout\ : std_logic;
SIGNAL \M51|Mem[3][4]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[3][4]~q\ : std_logic;
SIGNAL \M51|Mem[19][4]~q\ : std_logic;
SIGNAL \M41|Mem[19][4]~q\ : std_logic;
SIGNAL \M41|Mem[3][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~77_combout\ : std_logic;
SIGNAL \Mu0|Mux3~78_combout\ : std_logic;
SIGNAL \Mu0|Mux3~79_combout\ : std_logic;
SIGNAL \M51|Mem[7][4]~q\ : std_logic;
SIGNAL \M41|Mem[7][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~73_combout\ : std_logic;
SIGNAL \M51|Mem[23][4]~q\ : std_logic;
SIGNAL \M41|Mem[23][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~74_combout\ : std_logic;
SIGNAL \Mu0|Mux3~82_combout\ : std_logic;
SIGNAL \Mu0|Mux3~83_combout\ : std_logic;
SIGNAL \Mu0|Mux3~84_combout\ : std_logic;
SIGNAL \M31|Mem[16][4]~q\ : std_logic;
SIGNAL \M31|Mem[24][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~142_combout\ : std_logic;
SIGNAL \M31|Mem[20][4]~q\ : std_logic;
SIGNAL \M31|Mem[28][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~143_combout\ : std_logic;
SIGNAL \M31|Mem[25][4]~q\ : std_logic;
SIGNAL \M31|Mem[29][4]~q\ : std_logic;
SIGNAL \M31|Mem[17][4]~q\ : std_logic;
SIGNAL \M31|Mem[21][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~140_combout\ : std_logic;
SIGNAL \Mu0|Mux3~141_combout\ : std_logic;
SIGNAL \Mu0|Mux3~144_combout\ : std_logic;
SIGNAL \M31|Mem[23][4]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[23][4]~q\ : std_logic;
SIGNAL \M31|Mem[19][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~145_combout\ : std_logic;
SIGNAL \M31|Mem[31][4]~q\ : std_logic;
SIGNAL \M31|Mem[27][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~146_combout\ : std_logic;
SIGNAL \M31|Mem[22][4]~q\ : std_logic;
SIGNAL \M31|Mem[30][4]~q\ : std_logic;
SIGNAL \M31|Mem[18][4]~q\ : std_logic;
SIGNAL \M31|Mem[26][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~138_combout\ : std_logic;
SIGNAL \Mu0|Mux3~139_combout\ : std_logic;
SIGNAL \Mu0|Mux3~147_combout\ : std_logic;
SIGNAL \M11|Mem[16][4]~q\ : std_logic;
SIGNAL \M11|Mem[24][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~122_combout\ : std_logic;
SIGNAL \M11|Mem[28][4]~q\ : std_logic;
SIGNAL \M11|Mem[20][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~123_combout\ : std_logic;
SIGNAL \M01|Mem[20][4]~q\ : std_logic;
SIGNAL \M01|Mem[24][4]~q\ : std_logic;
SIGNAL \M01|Mem[16][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~115_combout\ : std_logic;
SIGNAL \M01|Mem[28][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~116_combout\ : std_logic;
SIGNAL \M11|Mem[8][4]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[8][4]~q\ : std_logic;
SIGNAL \M11|Mem[12][4]~q\ : std_logic;
SIGNAL \M11|Mem[4][4]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[4][4]~q\ : std_logic;
SIGNAL \M11|Mem[0][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~117_combout\ : std_logic;
SIGNAL \Mu0|Mux3~118_combout\ : std_logic;
SIGNAL \M01|Mem[4][4]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[4][4]~q\ : std_logic;
SIGNAL \M01|Mem[0][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~119_combout\ : std_logic;
SIGNAL \M01|Mem[12][4]~q\ : std_logic;
SIGNAL \M01|Mem[8][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~120_combout\ : std_logic;
SIGNAL \Mu0|Mux3~121_combout\ : std_logic;
SIGNAL \Mu0|Mux3~124_combout\ : std_logic;
SIGNAL \M01|Mem[9][4]~q\ : std_logic;
SIGNAL \M01|Mem[13][4]~q\ : std_logic;
SIGNAL \M01|Mem[1][4]~q\ : std_logic;
SIGNAL \M01|Mem[5][4]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[5][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~109_combout\ : std_logic;
SIGNAL \Mu0|Mux3~110_combout\ : std_logic;
SIGNAL \M11|Mem[1][4]~q\ : std_logic;
SIGNAL \M11|Mem[5][4]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[5][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~107_combout\ : std_logic;
SIGNAL \M11|Mem[13][4]~q\ : std_logic;
SIGNAL \M11|Mem[9][4]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[9][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~108_combout\ : std_logic;
SIGNAL \Mu0|Mux3~111_combout\ : std_logic;
SIGNAL \M11|Mem[25][4]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[25][4]~q\ : std_logic;
SIGNAL \M11|Mem[17][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~112_combout\ : std_logic;
SIGNAL \M11|Mem[29][4]~q\ : std_logic;
SIGNAL \M11|Mem[21][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~113_combout\ : std_logic;
SIGNAL \M01|Mem[21][4]~q\ : std_logic;
SIGNAL \M01|Mem[29][4]~q\ : std_logic;
SIGNAL \M01|Mem[17][4]~q\ : std_logic;
SIGNAL \M01|Mem[25][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~105_combout\ : std_logic;
SIGNAL \Mu0|Mux3~106_combout\ : std_logic;
SIGNAL \Mu0|Mux3~114_combout\ : std_logic;
SIGNAL \Mu0|Mux3~125_combout\ : std_logic;
SIGNAL \M11|Mem[6][4]~q\ : std_logic;
SIGNAL \M11|Mem[14][4]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[14][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~102_combout\ : std_logic;
SIGNAL \M11|Mem[30][4]~q\ : std_logic;
SIGNAL \M11|Mem[22][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~103_combout\ : std_logic;
SIGNAL \M01|Mem[10][4]~q\ : std_logic;
SIGNAL \M01|Mem[2][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~99_combout\ : std_logic;
SIGNAL \M01|Mem[26][4]~q\ : std_logic;
SIGNAL \M01|Mem[18][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~100_combout\ : std_logic;
SIGNAL \M01|Mem[6][4]~q\ : std_logic;
SIGNAL \M01|Mem[14][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~97_combout\ : std_logic;
SIGNAL \M01|Mem[22][4]~q\ : std_logic;
SIGNAL \M01|Mem[30][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~98_combout\ : std_logic;
SIGNAL \Mu0|Mux3~101_combout\ : std_logic;
SIGNAL \M11|Mem[2][4]~q\ : std_logic;
SIGNAL \M11|Mem[10][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~95_combout\ : std_logic;
SIGNAL \M11|Mem[26][4]~q\ : std_logic;
SIGNAL \M11|Mem[18][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~96_combout\ : std_logic;
SIGNAL \Mu0|Mux3~104_combout\ : std_logic;
SIGNAL \M11|Mem[27][4]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[27][4]~q\ : std_logic;
SIGNAL \M11|Mem[31][4]~q\ : std_logic;
SIGNAL \M01|Mem[27][4]~q\ : std_logic;
SIGNAL \M01|Mem[31][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~133_combout\ : std_logic;
SIGNAL \Mu0|Mux3~134_combout\ : std_logic;
SIGNAL \M01|Mem[7][4]~q\ : std_logic;
SIGNAL \M01|Mem[3][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~130_combout\ : std_logic;
SIGNAL \M11|Mem[7][4]~q\ : std_logic;
SIGNAL \M11|Mem[3][4]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[3][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~131_combout\ : std_logic;
SIGNAL \M11|Mem[11][4]~q\ : std_logic;
SIGNAL \M01|Mem[11][4]~q\ : std_logic;
SIGNAL \M01|Mem[15][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~128_combout\ : std_logic;
SIGNAL \M11|Mem[15][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~129_combout\ : std_logic;
SIGNAL \Mu0|Mux3~132_combout\ : std_logic;
SIGNAL \M01|Mem[19][4]~q\ : std_logic;
SIGNAL \M01|Mem[23][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~126_combout\ : std_logic;
SIGNAL \M11|Mem[19][4]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[19][4]~q\ : std_logic;
SIGNAL \M11|Mem[23][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~127_combout\ : std_logic;
SIGNAL \Mu0|Mux3~135_combout\ : std_logic;
SIGNAL \Mu0|Mux3~136_combout\ : std_logic;
SIGNAL \M31|Mem[13][4]~q\ : std_logic;
SIGNAL \M31|Mem[15][4]~q\ : std_logic;
SIGNAL \M31|Mem[12][4]~q\ : std_logic;
SIGNAL \M31|Mem[14][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~92_combout\ : std_logic;
SIGNAL \Mu0|Mux3~93_combout\ : std_logic;
SIGNAL \M31|Mem[9][4]~q\ : std_logic;
SIGNAL \M31|Mem[8][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~85_combout\ : std_logic;
SIGNAL \M31|Mem[11][4]~q\ : std_logic;
SIGNAL \M31|Mem[10][4]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[10][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~86_combout\ : std_logic;
SIGNAL \M31|Mem[2][4]~q\ : std_logic;
SIGNAL \M31|Mem[0][4]~q\ : std_logic;
SIGNAL \M31|Mem[1][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~89_combout\ : std_logic;
SIGNAL \M31|Mem[3][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~90_combout\ : std_logic;
SIGNAL \M31|Mem[4][4]~q\ : std_logic;
SIGNAL \M31|Mem[6][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~87_combout\ : std_logic;
SIGNAL \M31|Mem[7][4]~q\ : std_logic;
SIGNAL \M31|Mem[5][4]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[5][4]~q\ : std_logic;
SIGNAL \Mu0|Mux3~88_combout\ : std_logic;
SIGNAL \Mu0|Mux3~91_combout\ : std_logic;
SIGNAL \Mu0|Mux3~94_combout\ : std_logic;
SIGNAL \Mu0|Mux3~137_combout\ : std_logic;
SIGNAL \Mu0|Mux3~148_combout\ : std_logic;
SIGNAL \Mu0|Mux3~149_combout\ : std_logic;
SIGNAL \Din[13]~input_o\ : std_logic;
SIGNAL \M01|Mem[11][5]~q\ : std_logic;
SIGNAL \M11|Mem[11][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~112_combout\ : std_logic;
SIGNAL \M11|Mem[27][5]~q\ : std_logic;
SIGNAL \M01|Mem[27][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~113_combout\ : std_logic;
SIGNAL \M01|Mem[10][5]~q\ : std_logic;
SIGNAL \M11|Mem[10][5]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[10][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~105_combout\ : std_logic;
SIGNAL \M11|Mem[26][5]~q\ : std_logic;
SIGNAL \M01|Mem[26][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~106_combout\ : std_logic;
SIGNAL \M01|Mem[25][5]~q\ : std_logic;
SIGNAL \M11|Mem[25][5]~q\ : std_logic;
SIGNAL \M01|Mem[9][5]~q\ : std_logic;
SIGNAL \M11|Mem[9][5]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[9][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~107_combout\ : std_logic;
SIGNAL \Mu0|Mux2~108_combout\ : std_logic;
SIGNAL \M01|Mem[8][5]~q\ : std_logic;
SIGNAL \M11|Mem[8][5]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[8][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~109_combout\ : std_logic;
SIGNAL \M11|Mem[24][5]~q\ : std_logic;
SIGNAL \M01|Mem[24][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~110_combout\ : std_logic;
SIGNAL \Mu0|Mux2~111_combout\ : std_logic;
SIGNAL \Mu0|Mux2~114_combout\ : std_logic;
SIGNAL \M01|Mem[16][5]~q\ : std_logic;
SIGNAL \M01|Mem[18][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~115_combout\ : std_logic;
SIGNAL \M01|Mem[19][5]~q\ : std_logic;
SIGNAL \M01|Mem[17][5]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[17][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~116_combout\ : std_logic;
SIGNAL \M11|Mem[17][5]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[17][5]~q\ : std_logic;
SIGNAL \M11|Mem[19][5]~q\ : std_logic;
SIGNAL \M11|Mem[18][5]~q\ : std_logic;
SIGNAL \M11|Mem[16][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~122_combout\ : std_logic;
SIGNAL \Mu0|Mux2~123_combout\ : std_logic;
SIGNAL \M01|Mem[2][5]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[2][5]~q\ : std_logic;
SIGNAL \M01|Mem[1][5]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[1][5]~q\ : std_logic;
SIGNAL \M01|Mem[0][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~119_combout\ : std_logic;
SIGNAL \M01|Mem[3][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~120_combout\ : std_logic;
SIGNAL \M11|Mem[1][5]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[1][5]~q\ : std_logic;
SIGNAL \M11|Mem[0][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~117_combout\ : std_logic;
SIGNAL \M11|Mem[3][5]~q\ : std_logic;
SIGNAL \M11|Mem[2][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~118_combout\ : std_logic;
SIGNAL \Mu0|Mux2~121_combout\ : std_logic;
SIGNAL \Mu0|Mux2~124_combout\ : std_logic;
SIGNAL \Mu0|Mux2~125_combout\ : std_logic;
SIGNAL \M01|Mem[12][5]~q\ : std_logic;
SIGNAL \M01|Mem[14][5]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[14][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~130_combout\ : std_logic;
SIGNAL \M01|Mem[15][5]~q\ : std_logic;
SIGNAL \M01|Mem[13][5]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[13][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~131_combout\ : std_logic;
SIGNAL \M11|Mem[12][5]~q\ : std_logic;
SIGNAL \M11|Mem[14][5]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[14][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~128_combout\ : std_logic;
SIGNAL \M11|Mem[15][5]~q\ : std_logic;
SIGNAL \M11|Mem[13][5]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[13][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~129_combout\ : std_logic;
SIGNAL \Mu0|Mux2~132_combout\ : std_logic;
SIGNAL \M11|Mem[30][5]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[30][5]~q\ : std_logic;
SIGNAL \M11|Mem[31][5]~q\ : std_logic;
SIGNAL \M11|Mem[28][5]~q\ : std_logic;
SIGNAL \M11|Mem[29][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~133_combout\ : std_logic;
SIGNAL \Mu0|Mux2~134_combout\ : std_logic;
SIGNAL \M01|Mem[29][5]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[29][5]~q\ : std_logic;
SIGNAL \M01|Mem[28][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~126_combout\ : std_logic;
SIGNAL \M01|Mem[31][5]~q\ : std_logic;
SIGNAL \M01|Mem[30][5]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[30][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~127_combout\ : std_logic;
SIGNAL \Mu0|Mux2~135_combout\ : std_logic;
SIGNAL \M11|Mem[22][5]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[22][5]~q\ : std_logic;
SIGNAL \M11|Mem[20][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~102_combout\ : std_logic;
SIGNAL \M11|Mem[21][5]~q\ : std_logic;
SIGNAL \M11|Mem[23][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~103_combout\ : std_logic;
SIGNAL \M01|Mem[22][5]~q\ : std_logic;
SIGNAL \M01|Mem[20][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~95_combout\ : std_logic;
SIGNAL \M01|Mem[23][5]~q\ : std_logic;
SIGNAL \M01|Mem[21][5]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[21][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~96_combout\ : std_logic;
SIGNAL \M01|Mem[4][5]~q\ : std_logic;
SIGNAL \M01|Mem[5][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~99_combout\ : std_logic;
SIGNAL \M01|Mem[7][5]~q\ : std_logic;
SIGNAL \M01|Mem[6][5]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[6][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~100_combout\ : std_logic;
SIGNAL \M11|Mem[4][5]~q\ : std_logic;
SIGNAL \M11|Mem[5][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~97_combout\ : std_logic;
SIGNAL \M11|Mem[7][5]~q\ : std_logic;
SIGNAL \M11|Mem[6][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~98_combout\ : std_logic;
SIGNAL \Mu0|Mux2~101_combout\ : std_logic;
SIGNAL \Mu0|Mux2~104_combout\ : std_logic;
SIGNAL \Mu0|Mux2~136_combout\ : std_logic;
SIGNAL \Mu0|Mux2~137_combout\ : std_logic;
SIGNAL \M31|Mem[12][5]~q\ : std_logic;
SIGNAL \M31|Mem[13][5]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[13][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~92_combout\ : std_logic;
SIGNAL \M31|Mem[15][5]~q\ : std_logic;
SIGNAL \M31|Mem[14][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~93_combout\ : std_logic;
SIGNAL \M31|Mem[8][5]~q\ : std_logic;
SIGNAL \M31|Mem[10][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~87_combout\ : std_logic;
SIGNAL \M31|Mem[11][5]~q\ : std_logic;
SIGNAL \M31|Mem[9][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~88_combout\ : std_logic;
SIGNAL \M31|Mem[0][5]~q\ : std_logic;
SIGNAL \M31|Mem[2][5]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[2][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~89_combout\ : std_logic;
SIGNAL \M31|Mem[3][5]~q\ : std_logic;
SIGNAL \M31|Mem[1][5]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[1][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~90_combout\ : std_logic;
SIGNAL \Mu0|Mux2~91_combout\ : std_logic;
SIGNAL \M31|Mem[4][5]~q\ : std_logic;
SIGNAL \M31|Mem[5][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~85_combout\ : std_logic;
SIGNAL \M31|Mem[7][5]~q\ : std_logic;
SIGNAL \M31|Mem[6][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~86_combout\ : std_logic;
SIGNAL \Mu0|Mux2~94_combout\ : std_logic;
SIGNAL \M31|Mem[19][5]~q\ : std_logic;
SIGNAL \M31|Mem[27][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~145_combout\ : std_logic;
SIGNAL \M31|Mem[23][5]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[23][5]~q\ : std_logic;
SIGNAL \M31|Mem[31][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~146_combout\ : std_logic;
SIGNAL \M31|Mem[24][5]~q\ : std_logic;
SIGNAL \M31|Mem[28][5]~q\ : std_logic;
SIGNAL \M31|Mem[16][5]~q\ : std_logic;
SIGNAL \M31|Mem[20][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~142_combout\ : std_logic;
SIGNAL \Mu0|Mux2~143_combout\ : std_logic;
SIGNAL \M31|Mem[26][5]~q\ : std_logic;
SIGNAL \M31|Mem[30][5]~q\ : std_logic;
SIGNAL \M31|Mem[18][5]~q\ : std_logic;
SIGNAL \M31|Mem[22][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~140_combout\ : std_logic;
SIGNAL \Mu0|Mux2~141_combout\ : std_logic;
SIGNAL \Mu0|Mux2~144_combout\ : std_logic;
SIGNAL \M31|Mem[21][5]~q\ : std_logic;
SIGNAL \M31|Mem[29][5]~q\ : std_logic;
SIGNAL \M31|Mem[17][5]~q\ : std_logic;
SIGNAL \M31|Mem[25][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~138_combout\ : std_logic;
SIGNAL \Mu0|Mux2~139_combout\ : std_logic;
SIGNAL \Mu0|Mux2~147_combout\ : std_logic;
SIGNAL \Mu0|Mux2~148_combout\ : std_logic;
SIGNAL \M71|Mem[14][5]~q\ : std_logic;
SIGNAL \M61|Mem[14][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~31_combout\ : std_logic;
SIGNAL \M71|Mem[15][5]~q\ : std_logic;
SIGNAL \M61|Mem[15][5]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[15][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~32_combout\ : std_logic;
SIGNAL \M61|Mem[30][5]~q\ : std_logic;
SIGNAL \M71|Mem[30][5]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[30][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~38_combout\ : std_logic;
SIGNAL \M61|Mem[31][5]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[31][5]~q\ : std_logic;
SIGNAL \M71|Mem[31][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~39_combout\ : std_logic;
SIGNAL \M61|Mem[12][5]~q\ : std_logic;
SIGNAL \M61|Mem[13][5]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[13][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~35_combout\ : std_logic;
SIGNAL \M71|Mem[13][5]~q\ : std_logic;
SIGNAL \M71|Mem[12][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~36_combout\ : std_logic;
SIGNAL \M71|Mem[28][5]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[28][5]~q\ : std_logic;
SIGNAL \M71|Mem[29][5]~q\ : std_logic;
SIGNAL \M61|Mem[28][5]~q\ : std_logic;
SIGNAL \M61|Mem[29][5]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[29][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~33_combout\ : std_logic;
SIGNAL \Mu0|Mux2~34_combout\ : std_logic;
SIGNAL \Mu0|Mux2~37_combout\ : std_logic;
SIGNAL \Mu0|Mux2~40_combout\ : std_logic;
SIGNAL \M61|Mem[25][5]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[25][5]~q\ : std_logic;
SIGNAL \M61|Mem[27][5]~q\ : std_logic;
SIGNAL \M61|Mem[9][5]~q\ : std_logic;
SIGNAL \M61|Mem[11][5]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[11][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~10_combout\ : std_logic;
SIGNAL \Mu0|Mux2~11_combout\ : std_logic;
SIGNAL \M71|Mem[25][5]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[25][5]~q\ : std_logic;
SIGNAL \M71|Mem[27][5]~q\ : std_logic;
SIGNAL \M71|Mem[9][5]~q\ : std_logic;
SIGNAL \M71|Mem[11][5]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[11][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~17_combout\ : std_logic;
SIGNAL \Mu0|Mux2~18_combout\ : std_logic;
SIGNAL \M71|Mem[24][5]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[24][5]~q\ : std_logic;
SIGNAL \M71|Mem[8][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~12_combout\ : std_logic;
SIGNAL \M71|Mem[10][5]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[10][5]~q\ : std_logic;
SIGNAL \M71|Mem[26][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~13_combout\ : std_logic;
SIGNAL \M61|Mem[10][5]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[10][5]~q\ : std_logic;
SIGNAL \M61|Mem[26][5]~q\ : std_logic;
SIGNAL \M61|Mem[8][5]~q\ : std_logic;
SIGNAL \M61|Mem[24][5]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[24][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~14_combout\ : std_logic;
SIGNAL \Mu0|Mux2~15_combout\ : std_logic;
SIGNAL \Mu0|Mux2~16_combout\ : std_logic;
SIGNAL \Mu0|Mux2~19_combout\ : std_logic;
SIGNAL \M71|Mem[16][5]~q\ : std_logic;
SIGNAL \M71|Mem[18][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~27_combout\ : std_logic;
SIGNAL \M71|Mem[19][5]~q\ : std_logic;
SIGNAL \M71|Mem[17][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~28_combout\ : std_logic;
SIGNAL \M61|Mem[2][5]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[2][5]~q\ : std_logic;
SIGNAL \M61|Mem[3][5]~q\ : std_logic;
SIGNAL \M61|Mem[0][5]~q\ : std_logic;
SIGNAL \M61|Mem[1][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~24_combout\ : std_logic;
SIGNAL \Mu0|Mux2~25_combout\ : std_logic;
SIGNAL \M71|Mem[2][5]~q\ : std_logic;
SIGNAL \M71|Mem[3][5]~q\ : std_logic;
SIGNAL \M71|Mem[0][5]~q\ : std_logic;
SIGNAL \M71|Mem[1][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~22_combout\ : std_logic;
SIGNAL \Mu0|Mux2~23_combout\ : std_logic;
SIGNAL \Mu0|Mux2~26_combout\ : std_logic;
SIGNAL \M61|Mem[17][5]~q\ : std_logic;
SIGNAL \M61|Mem[16][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~20_combout\ : std_logic;
SIGNAL \M61|Mem[19][5]~q\ : std_logic;
SIGNAL \M61|Mem[18][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~21_combout\ : std_logic;
SIGNAL \Mu0|Mux2~29_combout\ : std_logic;
SIGNAL \Mu0|Mux2~30_combout\ : std_logic;
SIGNAL \M71|Mem[4][5]~q\ : std_logic;
SIGNAL \M71|Mem[5][5]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[5][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~0_combout\ : std_logic;
SIGNAL \M71|Mem[7][5]~q\ : std_logic;
SIGNAL \M71|Mem[6][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~1_combout\ : std_logic;
SIGNAL \M61|Mem[20][5]~q\ : std_logic;
SIGNAL \M61|Mem[22][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~2_combout\ : std_logic;
SIGNAL \M61|Mem[23][5]~q\ : std_logic;
SIGNAL \M61|Mem[21][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~3_combout\ : std_logic;
SIGNAL \M61|Mem[6][5]~q\ : std_logic;
SIGNAL \M61|Mem[7][5]~q\ : std_logic;
SIGNAL \M61|Mem[5][5]~q\ : std_logic;
SIGNAL \M61|Mem[4][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~4_combout\ : std_logic;
SIGNAL \Mu0|Mux2~5_combout\ : std_logic;
SIGNAL \Mu0|Mux2~6_combout\ : std_logic;
SIGNAL \M71|Mem[21][5]~q\ : std_logic;
SIGNAL \M71|Mem[23][5]~q\ : std_logic;
SIGNAL \M71|Mem[20][5]~q\ : std_logic;
SIGNAL \M71|Mem[22][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~7_combout\ : std_logic;
SIGNAL \Mu0|Mux2~8_combout\ : std_logic;
SIGNAL \Mu0|Mux2~9_combout\ : std_logic;
SIGNAL \Mu0|Mux2~41_combout\ : std_logic;
SIGNAL \M51|Mem[15][5]~q\ : std_logic;
SIGNAL \M51|Mem[31][5]~q\ : std_logic;
SIGNAL \M41|Mem[15][5]~q\ : std_logic;
SIGNAL \M41|Mem[31][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~80_combout\ : std_logic;
SIGNAL \Mu0|Mux2~81_combout\ : std_logic;
SIGNAL \M41|Mem[19][5]~q\ : std_logic;
SIGNAL \M51|Mem[19][5]~q\ : std_logic;
SIGNAL \M41|Mem[3][5]~q\ : std_logic;
SIGNAL \M51|Mem[3][5]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[3][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~77_combout\ : std_logic;
SIGNAL \Mu0|Mux2~78_combout\ : std_logic;
SIGNAL \M41|Mem[7][5]~q\ : std_logic;
SIGNAL \M51|Mem[7][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~75_combout\ : std_logic;
SIGNAL \M51|Mem[23][5]~q\ : std_logic;
SIGNAL \M41|Mem[23][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~76_combout\ : std_logic;
SIGNAL \Mu0|Mux2~79_combout\ : std_logic;
SIGNAL \M41|Mem[11][5]~q\ : std_logic;
SIGNAL \M51|Mem[11][5]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[11][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~73_combout\ : std_logic;
SIGNAL \M51|Mem[27][5]~q\ : std_logic;
SIGNAL \M41|Mem[27][5]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[27][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~74_combout\ : std_logic;
SIGNAL \Mu0|Mux2~82_combout\ : std_logic;
SIGNAL \M41|Mem[20][5]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[20][5]~q\ : std_logic;
SIGNAL \M41|Mem[28][5]~q\ : std_logic;
SIGNAL \M41|Mem[24][5]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[24][5]~q\ : std_logic;
SIGNAL \M41|Mem[16][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~62_combout\ : std_logic;
SIGNAL \Mu0|Mux2~63_combout\ : std_logic;
SIGNAL \M51|Mem[8][5]~q\ : std_logic;
SIGNAL \M51|Mem[12][5]~q\ : std_logic;
SIGNAL \M51|Mem[4][5]~q\ : std_logic;
SIGNAL \M51|Mem[0][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~64_combout\ : std_logic;
SIGNAL \Mu0|Mux2~65_combout\ : std_logic;
SIGNAL \M41|Mem[0][5]~q\ : std_logic;
SIGNAL \M41|Mem[4][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~66_combout\ : std_logic;
SIGNAL \M41|Mem[12][5]~q\ : std_logic;
SIGNAL \M41|Mem[8][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~67_combout\ : std_logic;
SIGNAL \Mu0|Mux2~68_combout\ : std_logic;
SIGNAL \M51|Mem[20][5]~q\ : std_logic;
SIGNAL \M51|Mem[28][5]~q\ : std_logic;
SIGNAL \M51|Mem[16][5]~q\ : std_logic;
SIGNAL \M51|Mem[24][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~69_combout\ : std_logic;
SIGNAL \Mu0|Mux2~70_combout\ : std_logic;
SIGNAL \Mu0|Mux2~71_combout\ : std_logic;
SIGNAL \M41|Mem[22][5]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[22][5]~q\ : std_logic;
SIGNAL \M41|Mem[30][5]~q\ : std_logic;
SIGNAL \M41|Mem[26][5]~q\ : std_logic;
SIGNAL \M41|Mem[18][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~52_combout\ : std_logic;
SIGNAL \Mu0|Mux2~53_combout\ : std_logic;
SIGNAL \M51|Mem[22][5]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[22][5]~q\ : std_logic;
SIGNAL \M51|Mem[30][5]~q\ : std_logic;
SIGNAL \M51|Mem[18][5]~q\ : std_logic;
SIGNAL \M51|Mem[26][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~59_combout\ : std_logic;
SIGNAL \Mu0|Mux2~60_combout\ : std_logic;
SIGNAL \M41|Mem[10][5]~q\ : std_logic;
SIGNAL \M41|Mem[14][5]~q\ : std_logic;
SIGNAL \M41|Mem[2][5]~q\ : std_logic;
SIGNAL \M41|Mem[6][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~56_combout\ : std_logic;
SIGNAL \Mu0|Mux2~57_combout\ : std_logic;
SIGNAL \M51|Mem[6][5]~q\ : std_logic;
SIGNAL \M51|Mem[2][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~54_combout\ : std_logic;
SIGNAL \M51|Mem[10][5]~q\ : std_logic;
SIGNAL \M51|Mem[14][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~55_combout\ : std_logic;
SIGNAL \Mu0|Mux2~58_combout\ : std_logic;
SIGNAL \Mu0|Mux2~61_combout\ : std_logic;
SIGNAL \Mu0|Mux2~72_combout\ : std_logic;
SIGNAL \M41|Mem[25][5]~q\ : std_logic;
SIGNAL \M41|Mem[17][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~42_combout\ : std_logic;
SIGNAL \M41|Mem[29][5]~q\ : std_logic;
SIGNAL \M41|Mem[21][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~43_combout\ : std_logic;
SIGNAL \M51|Mem[21][5]~q\ : std_logic;
SIGNAL \M51|Mem[29][5]~q\ : std_logic;
SIGNAL \M51|Mem[17][5]~q\ : std_logic;
SIGNAL \M51|Mem[25][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~49_combout\ : std_logic;
SIGNAL \Mu0|Mux2~50_combout\ : std_logic;
SIGNAL \M41|Mem[9][5]~q\ : std_logic;
SIGNAL \M41|Mem[13][5]~q\ : std_logic;
SIGNAL \M41|Mem[1][5]~q\ : std_logic;
SIGNAL \M41|Mem[5][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~46_combout\ : std_logic;
SIGNAL \Mu0|Mux2~47_combout\ : std_logic;
SIGNAL \M51|Mem[9][5]~q\ : std_logic;
SIGNAL \M51|Mem[13][5]~q\ : std_logic;
SIGNAL \M51|Mem[1][5]~q\ : std_logic;
SIGNAL \M51|Mem[5][5]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[5][5]~q\ : std_logic;
SIGNAL \Mu0|Mux2~44_combout\ : std_logic;
SIGNAL \Mu0|Mux2~45_combout\ : std_logic;
SIGNAL \Mu0|Mux2~48_combout\ : std_logic;
SIGNAL \Mu0|Mux2~51_combout\ : std_logic;
SIGNAL \Mu0|Mux2~83_combout\ : std_logic;
SIGNAL \Mu0|Mux2~84_combout\ : std_logic;
SIGNAL \Mu0|Mux2~149_combout\ : std_logic;
SIGNAL \Din[14]~input_o\ : std_logic;
SIGNAL \M71|Mem[16][6]~q\ : std_logic;
SIGNAL \M71|Mem[18][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~27_combout\ : std_logic;
SIGNAL \M71|Mem[19][6]~q\ : std_logic;
SIGNAL \M71|Mem[17][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~28_combout\ : std_logic;
SIGNAL \M71|Mem[2][6]~q\ : std_logic;
SIGNAL \M71|Mem[3][6]~q\ : std_logic;
SIGNAL \M71|Mem[0][6]~q\ : std_logic;
SIGNAL \M71|Mem[1][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~20_combout\ : std_logic;
SIGNAL \Mu0|Mux1~21_combout\ : std_logic;
SIGNAL \M61|Mem[17][6]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[17][6]~q\ : std_logic;
SIGNAL \M61|Mem[19][6]~q\ : std_logic;
SIGNAL \M61|Mem[16][6]~q\ : std_logic;
SIGNAL \M61|Mem[18][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~22_combout\ : std_logic;
SIGNAL \Mu0|Mux1~23_combout\ : std_logic;
SIGNAL \M61|Mem[0][6]~q\ : std_logic;
SIGNAL \M61|Mem[1][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~24_combout\ : std_logic;
SIGNAL \M61|Mem[3][6]~q\ : std_logic;
SIGNAL \M61|Mem[2][6]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[2][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~25_combout\ : std_logic;
SIGNAL \Mu0|Mux1~26_combout\ : std_logic;
SIGNAL \Mu0|Mux1~29_combout\ : std_logic;
SIGNAL \M61|Mem[21][6]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[21][6]~q\ : std_logic;
SIGNAL \M61|Mem[23][6]~q\ : std_logic;
SIGNAL \M61|Mem[20][6]~q\ : std_logic;
SIGNAL \M61|Mem[22][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~10_combout\ : std_logic;
SIGNAL \Mu0|Mux1~11_combout\ : std_logic;
SIGNAL \M71|Mem[21][6]~q\ : std_logic;
SIGNAL \M71|Mem[23][6]~q\ : std_logic;
SIGNAL \M71|Mem[22][6]~q\ : std_logic;
SIGNAL \M71|Mem[20][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~17_combout\ : std_logic;
SIGNAL \Mu0|Mux1~18_combout\ : std_logic;
SIGNAL \M71|Mem[4][6]~q\ : std_logic;
SIGNAL \M71|Mem[5][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~12_combout\ : std_logic;
SIGNAL \M71|Mem[7][6]~q\ : std_logic;
SIGNAL \M71|Mem[6][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~13_combout\ : std_logic;
SIGNAL \M61|Mem[5][6]~q\ : std_logic;
SIGNAL \M61|Mem[4][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~14_combout\ : std_logic;
SIGNAL \M61|Mem[7][6]~q\ : std_logic;
SIGNAL \M61|Mem[6][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~15_combout\ : std_logic;
SIGNAL \Mu0|Mux1~16_combout\ : std_logic;
SIGNAL \Mu0|Mux1~19_combout\ : std_logic;
SIGNAL \Mu0|Mux1~30_combout\ : std_logic;
SIGNAL \M71|Mem[24][6]~q\ : std_logic;
SIGNAL \M71|Mem[26][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~7_combout\ : std_logic;
SIGNAL \M71|Mem[27][6]~q\ : std_logic;
SIGNAL \M71|Mem[25][6]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[25][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~8_combout\ : std_logic;
SIGNAL \M71|Mem[8][6]~q\ : std_logic;
SIGNAL \M71|Mem[9][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~0_combout\ : std_logic;
SIGNAL \M71|Mem[11][6]~q\ : std_logic;
SIGNAL \M71|Mem[10][6]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[10][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~1_combout\ : std_logic;
SIGNAL \M61|Mem[25][6]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[25][6]~q\ : std_logic;
SIGNAL \M61|Mem[27][6]~q\ : std_logic;
SIGNAL \M61|Mem[24][6]~q\ : std_logic;
SIGNAL \M61|Mem[26][6]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[26][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~2_combout\ : std_logic;
SIGNAL \Mu0|Mux1~3_combout\ : std_logic;
SIGNAL \M61|Mem[10][6]~q\ : std_logic;
SIGNAL \M61|Mem[11][6]~q\ : std_logic;
SIGNAL \M61|Mem[8][6]~q\ : std_logic;
SIGNAL \M61|Mem[9][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~4_combout\ : std_logic;
SIGNAL \Mu0|Mux1~5_combout\ : std_logic;
SIGNAL \Mu0|Mux1~6_combout\ : std_logic;
SIGNAL \Mu0|Mux1~9_combout\ : std_logic;
SIGNAL \M71|Mem[12][6]~q\ : std_logic;
SIGNAL \M71|Mem[14][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~31_combout\ : std_logic;
SIGNAL \M71|Mem[30][6]~q\ : std_logic;
SIGNAL \M71|Mem[28][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~32_combout\ : std_logic;
SIGNAL \M61|Mem[12][6]~q\ : std_logic;
SIGNAL \M61|Mem[14][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~35_combout\ : std_logic;
SIGNAL \M61|Mem[30][6]~q\ : std_logic;
SIGNAL \M61|Mem[28][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~36_combout\ : std_logic;
SIGNAL \M61|Mem[29][6]~q\ : std_logic;
SIGNAL \M61|Mem[31][6]~q\ : std_logic;
SIGNAL \M61|Mem[15][6]~q\ : std_logic;
SIGNAL \M61|Mem[13][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~33_combout\ : std_logic;
SIGNAL \Mu0|Mux1~34_combout\ : std_logic;
SIGNAL \Mu0|Mux1~37_combout\ : std_logic;
SIGNAL \M71|Mem[29][6]~q\ : std_logic;
SIGNAL \M71|Mem[13][6]~q\ : std_logic;
SIGNAL \M71|Mem[15][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~38_combout\ : std_logic;
SIGNAL \M71|Mem[31][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~39_combout\ : std_logic;
SIGNAL \Mu0|Mux1~40_combout\ : std_logic;
SIGNAL \Mu0|Mux1~41_combout\ : std_logic;
SIGNAL \M41|Mem[31][6]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[31][6]~q\ : std_logic;
SIGNAL \M51|Mem[31][6]~q\ : std_logic;
SIGNAL \M41|Mem[15][6]~q\ : std_logic;
SIGNAL \M51|Mem[15][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~80_combout\ : std_logic;
SIGNAL \Mu0|Mux1~81_combout\ : std_logic;
SIGNAL \M41|Mem[7][6]~q\ : std_logic;
SIGNAL \M51|Mem[7][6]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[7][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~73_combout\ : std_logic;
SIGNAL \M51|Mem[23][6]~q\ : std_logic;
SIGNAL \M41|Mem[23][6]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[23][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~74_combout\ : std_logic;
SIGNAL \M51|Mem[11][6]~q\ : std_logic;
SIGNAL \M51|Mem[27][6]~q\ : std_logic;
SIGNAL \M41|Mem[11][6]~q\ : std_logic;
SIGNAL \M41|Mem[27][6]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[27][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~75_combout\ : std_logic;
SIGNAL \Mu0|Mux1~76_combout\ : std_logic;
SIGNAL \M41|Mem[19][6]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[19][6]~q\ : std_logic;
SIGNAL \M41|Mem[3][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~77_combout\ : std_logic;
SIGNAL \M51|Mem[19][6]~q\ : std_logic;
SIGNAL \M51|Mem[3][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~78_combout\ : std_logic;
SIGNAL \Mu0|Mux1~79_combout\ : std_logic;
SIGNAL \Mu0|Mux1~82_combout\ : std_logic;
SIGNAL \M41|Mem[2][6]~q\ : std_logic;
SIGNAL \M41|Mem[10][6]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[10][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~56_combout\ : std_logic;
SIGNAL \M41|Mem[14][6]~q\ : std_logic;
SIGNAL \M41|Mem[6][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~57_combout\ : std_logic;
SIGNAL \M51|Mem[10][6]~q\ : std_logic;
SIGNAL \M51|Mem[2][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~54_combout\ : std_logic;
SIGNAL \M51|Mem[6][6]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[6][6]~q\ : std_logic;
SIGNAL \M51|Mem[14][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~55_combout\ : std_logic;
SIGNAL \Mu0|Mux1~58_combout\ : std_logic;
SIGNAL \M51|Mem[26][6]~q\ : std_logic;
SIGNAL \M51|Mem[30][6]~q\ : std_logic;
SIGNAL \M51|Mem[22][6]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[22][6]~q\ : std_logic;
SIGNAL \M51|Mem[18][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~59_combout\ : std_logic;
SIGNAL \Mu0|Mux1~60_combout\ : std_logic;
SIGNAL \M41|Mem[22][6]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[22][6]~q\ : std_logic;
SIGNAL \M41|Mem[18][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~52_combout\ : std_logic;
SIGNAL \M41|Mem[30][6]~q\ : std_logic;
SIGNAL \M41|Mem[26][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~53_combout\ : std_logic;
SIGNAL \Mu0|Mux1~61_combout\ : std_logic;
SIGNAL \M41|Mem[8][6]~q\ : std_logic;
SIGNAL \M41|Mem[0][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~66_combout\ : std_logic;
SIGNAL \M41|Mem[12][6]~q\ : std_logic;
SIGNAL \M41|Mem[4][6]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[4][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~67_combout\ : std_logic;
SIGNAL \M51|Mem[8][6]~q\ : std_logic;
SIGNAL \M51|Mem[0][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~64_combout\ : std_logic;
SIGNAL \M51|Mem[4][6]~q\ : std_logic;
SIGNAL \M51|Mem[12][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~65_combout\ : std_logic;
SIGNAL \Mu0|Mux1~68_combout\ : std_logic;
SIGNAL \M51|Mem[16][6]~q\ : std_logic;
SIGNAL \M51|Mem[20][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~69_combout\ : std_logic;
SIGNAL \M51|Mem[28][6]~q\ : std_logic;
SIGNAL \M51|Mem[24][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~70_combout\ : std_logic;
SIGNAL \M41|Mem[20][6]~q\ : std_logic;
SIGNAL \M41|Mem[16][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~62_combout\ : std_logic;
SIGNAL \M41|Mem[28][6]~q\ : std_logic;
SIGNAL \M41|Mem[24][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~63_combout\ : std_logic;
SIGNAL \Mu0|Mux1~71_combout\ : std_logic;
SIGNAL \Mu0|Mux1~72_combout\ : std_logic;
SIGNAL \M51|Mem[25][6]~q\ : std_logic;
SIGNAL \M51|Mem[29][6]~q\ : std_logic;
SIGNAL \M51|Mem[17][6]~q\ : std_logic;
SIGNAL \M51|Mem[21][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~49_combout\ : std_logic;
SIGNAL \Mu0|Mux1~50_combout\ : std_logic;
SIGNAL \M41|Mem[9][6]~q\ : std_logic;
SIGNAL \M41|Mem[1][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~46_combout\ : std_logic;
SIGNAL \M41|Mem[13][6]~q\ : std_logic;
SIGNAL \M41|Mem[5][6]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[5][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~47_combout\ : std_logic;
SIGNAL \M41|Mem[17][6]~q\ : std_logic;
SIGNAL \M41|Mem[21][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~44_combout\ : std_logic;
SIGNAL \M41|Mem[29][6]~q\ : std_logic;
SIGNAL \M41|Mem[25][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~45_combout\ : std_logic;
SIGNAL \Mu0|Mux1~48_combout\ : std_logic;
SIGNAL \M51|Mem[5][6]~q\ : std_logic;
SIGNAL \M51|Mem[1][6]~q\ : std_logic;
SIGNAL \M51|Mem[9][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~42_combout\ : std_logic;
SIGNAL \M51|Mem[13][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~43_combout\ : std_logic;
SIGNAL \Mu0|Mux1~51_combout\ : std_logic;
SIGNAL \Mu0|Mux1~83_combout\ : std_logic;
SIGNAL \Mu0|Mux1~84_combout\ : std_logic;
SIGNAL \M31|Mem[20][6]~q\ : std_logic;
SIGNAL \M31|Mem[16][6]~q\ : std_logic;
SIGNAL \M31|Mem[24][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~142_combout\ : std_logic;
SIGNAL \M31|Mem[28][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~143_combout\ : std_logic;
SIGNAL \M31|Mem[25][6]~q\ : std_logic;
SIGNAL \M31|Mem[29][6]~q\ : std_logic;
SIGNAL \M31|Mem[17][6]~q\ : std_logic;
SIGNAL \M31|Mem[21][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~140_combout\ : std_logic;
SIGNAL \Mu0|Mux1~141_combout\ : std_logic;
SIGNAL \Mu0|Mux1~144_combout\ : std_logic;
SIGNAL \M31|Mem[27][6]~q\ : std_logic;
SIGNAL \M31|Mem[31][6]~q\ : std_logic;
SIGNAL \M31|Mem[19][6]~q\ : std_logic;
SIGNAL \M31|Mem[23][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~145_combout\ : std_logic;
SIGNAL \Mu0|Mux1~146_combout\ : std_logic;
SIGNAL \M31|Mem[22][6]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[22][6]~q\ : std_logic;
SIGNAL \M31|Mem[30][6]~q\ : std_logic;
SIGNAL \M31|Mem[18][6]~q\ : std_logic;
SIGNAL \M31|Mem[26][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~138_combout\ : std_logic;
SIGNAL \Mu0|Mux1~139_combout\ : std_logic;
SIGNAL \Mu0|Mux1~147_combout\ : std_logic;
SIGNAL \M31|Mem[12][6]~q\ : std_logic;
SIGNAL \M31|Mem[14][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~92_combout\ : std_logic;
SIGNAL \M31|Mem[15][6]~q\ : std_logic;
SIGNAL \M31|Mem[13][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~93_combout\ : std_logic;
SIGNAL \M31|Mem[10][6]~q\ : std_logic;
SIGNAL \M31|Mem[11][6]~q\ : std_logic;
SIGNAL \M31|Mem[8][6]~q\ : std_logic;
SIGNAL \M31|Mem[9][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~85_combout\ : std_logic;
SIGNAL \Mu0|Mux1~86_combout\ : std_logic;
SIGNAL \M31|Mem[2][6]~q\ : std_logic;
SIGNAL \M31|Mem[3][6]~q\ : std_logic;
SIGNAL \M31|Mem[0][6]~q\ : std_logic;
SIGNAL \M31|Mem[1][6]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[1][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~89_combout\ : std_logic;
SIGNAL \Mu0|Mux1~90_combout\ : std_logic;
SIGNAL \M31|Mem[5][6]~q\ : std_logic;
SIGNAL \M31|Mem[7][6]~q\ : std_logic;
SIGNAL \M31|Mem[4][6]~q\ : std_logic;
SIGNAL \M31|Mem[6][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~87_combout\ : std_logic;
SIGNAL \Mu0|Mux1~88_combout\ : std_logic;
SIGNAL \Mu0|Mux1~91_combout\ : std_logic;
SIGNAL \Mu0|Mux1~94_combout\ : std_logic;
SIGNAL \M11|Mem[2][6]~q\ : std_logic;
SIGNAL \M11|Mem[10][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~105_combout\ : std_logic;
SIGNAL \M11|Mem[18][6]~q\ : std_logic;
SIGNAL \M11|Mem[26][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~106_combout\ : std_logic;
SIGNAL \M11|Mem[22][6]~q\ : std_logic;
SIGNAL \M11|Mem[30][6]~q\ : std_logic;
SIGNAL \M11|Mem[14][6]~q\ : std_logic;
SIGNAL \M11|Mem[6][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~112_combout\ : std_logic;
SIGNAL \Mu0|Mux1~113_combout\ : std_logic;
SIGNAL \M01|Mem[2][6]~q\ : std_logic;
SIGNAL \M01|Mem[10][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~109_combout\ : std_logic;
SIGNAL \M01|Mem[26][6]~q\ : std_logic;
SIGNAL \M01|Mem[18][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~110_combout\ : std_logic;
SIGNAL \M01|Mem[22][6]~q\ : std_logic;
SIGNAL \M01|Mem[30][6]~q\ : std_logic;
SIGNAL \M01|Mem[14][6]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[14][6]~q\ : std_logic;
SIGNAL \M01|Mem[6][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~107_combout\ : std_logic;
SIGNAL \Mu0|Mux1~108_combout\ : std_logic;
SIGNAL \Mu0|Mux1~111_combout\ : std_logic;
SIGNAL \Mu0|Mux1~114_combout\ : std_logic;
SIGNAL \M11|Mem[20][6]~q\ : std_logic;
SIGNAL \M11|Mem[28][6]~q\ : std_logic;
SIGNAL \M11|Mem[16][6]~q\ : std_logic;
SIGNAL \M11|Mem[24][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~122_combout\ : std_logic;
SIGNAL \Mu0|Mux1~123_combout\ : std_logic;
SIGNAL \M01|Mem[16][6]~q\ : std_logic;
SIGNAL \M01|Mem[24][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~115_combout\ : std_logic;
SIGNAL \M01|Mem[20][6]~q\ : std_logic;
SIGNAL \M01|Mem[28][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~116_combout\ : std_logic;
SIGNAL \M01|Mem[0][6]~q\ : std_logic;
SIGNAL \M01|Mem[4][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~119_combout\ : std_logic;
SIGNAL \M01|Mem[12][6]~q\ : std_logic;
SIGNAL \M01|Mem[8][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~120_combout\ : std_logic;
SIGNAL \M11|Mem[8][6]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[8][6]~q\ : std_logic;
SIGNAL \M11|Mem[12][6]~q\ : std_logic;
SIGNAL \M11|Mem[4][6]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[4][6]~q\ : std_logic;
SIGNAL \M11|Mem[0][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~117_combout\ : std_logic;
SIGNAL \Mu0|Mux1~118_combout\ : std_logic;
SIGNAL \Mu0|Mux1~121_combout\ : std_logic;
SIGNAL \Mu0|Mux1~124_combout\ : std_logic;
SIGNAL \Mu0|Mux1~125_combout\ : std_logic;
SIGNAL \M11|Mem[25][6]~q\ : std_logic;
SIGNAL \M11|Mem[17][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~102_combout\ : std_logic;
SIGNAL \M11|Mem[29][6]~q\ : std_logic;
SIGNAL \M11|Mem[21][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~103_combout\ : std_logic;
SIGNAL \M01|Mem[17][6]~q\ : std_logic;
SIGNAL \M01|Mem[25][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~95_combout\ : std_logic;
SIGNAL \M01|Mem[29][6]~q\ : std_logic;
SIGNAL \M01|Mem[21][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~96_combout\ : std_logic;
SIGNAL \M11|Mem[5][6]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[5][6]~q\ : std_logic;
SIGNAL \M11|Mem[1][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~97_combout\ : std_logic;
SIGNAL \M11|Mem[13][6]~q\ : std_logic;
SIGNAL \M11|Mem[9][6]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[9][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~98_combout\ : std_logic;
SIGNAL \M01|Mem[5][6]~q\ : std_logic;
SIGNAL \M01|Mem[1][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~99_combout\ : std_logic;
SIGNAL \M01|Mem[13][6]~q\ : std_logic;
SIGNAL \M01|Mem[9][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~100_combout\ : std_logic;
SIGNAL \Mu0|Mux1~101_combout\ : std_logic;
SIGNAL \Mu0|Mux1~104_combout\ : std_logic;
SIGNAL \M11|Mem[19][6]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[19][6]~q\ : std_logic;
SIGNAL \M11|Mem[23][6]~q\ : std_logic;
SIGNAL \M01|Mem[19][6]~q\ : std_logic;
SIGNAL \M01|Mem[23][6]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[23][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~126_combout\ : std_logic;
SIGNAL \Mu0|Mux1~127_combout\ : std_logic;
SIGNAL \M11|Mem[27][6]~q\ : std_logic;
SIGNAL \M11|Mem[31][6]~q\ : std_logic;
SIGNAL \M01|Mem[27][6]~q\ : std_logic;
SIGNAL \M01|Mem[31][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~133_combout\ : std_logic;
SIGNAL \Mu0|Mux1~134_combout\ : std_logic;
SIGNAL \M01|Mem[3][6]~q\ : std_logic;
SIGNAL \M01|Mem[7][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~130_combout\ : std_logic;
SIGNAL \M11|Mem[7][6]~q\ : std_logic;
SIGNAL \M11|Mem[3][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~131_combout\ : std_logic;
SIGNAL \M11|Mem[11][6]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[11][6]~q\ : std_logic;
SIGNAL \M01|Mem[11][6]~q\ : std_logic;
SIGNAL \M01|Mem[15][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~128_combout\ : std_logic;
SIGNAL \M11|Mem[15][6]~q\ : std_logic;
SIGNAL \Mu0|Mux1~129_combout\ : std_logic;
SIGNAL \Mu0|Mux1~132_combout\ : std_logic;
SIGNAL \Mu0|Mux1~135_combout\ : std_logic;
SIGNAL \Mu0|Mux1~136_combout\ : std_logic;
SIGNAL \Mu0|Mux1~137_combout\ : std_logic;
SIGNAL \Mu0|Mux1~148_combout\ : std_logic;
SIGNAL \Mu0|Mux1~149_combout\ : std_logic;
SIGNAL \Din[15]~input_o\ : std_logic;
SIGNAL \M41|Mem[16][7]~q\ : std_logic;
SIGNAL \M41|Mem[20][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~64_combout\ : std_logic;
SIGNAL \M41|Mem[28][7]~q\ : std_logic;
SIGNAL \M41|Mem[24][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~65_combout\ : std_logic;
SIGNAL \M41|Mem[8][7]~q\ : std_logic;
SIGNAL \M41|Mem[12][7]~q\ : std_logic;
SIGNAL \M41|Mem[0][7]~q\ : std_logic;
SIGNAL \M41|Mem[4][7]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[4][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~66_combout\ : std_logic;
SIGNAL \Mu0|Mux0~67_combout\ : std_logic;
SIGNAL \Mu0|Mux0~68_combout\ : std_logic;
SIGNAL \M51|Mem[24][7]~q\ : std_logic;
SIGNAL \M51|Mem[16][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~69_combout\ : std_logic;
SIGNAL \M51|Mem[28][7]~q\ : std_logic;
SIGNAL \M51|Mem[20][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~70_combout\ : std_logic;
SIGNAL \M51|Mem[4][7]~q\ : std_logic;
SIGNAL \M51|Mem[12][7]~q\ : std_logic;
SIGNAL \M51|Mem[8][7]~q\ : std_logic;
SIGNAL \M51|Mem[0][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~62_combout\ : std_logic;
SIGNAL \Mu0|Mux0~63_combout\ : std_logic;
SIGNAL \Mu0|Mux0~71_combout\ : std_logic;
SIGNAL \M51|Mem[1][7]~q\ : std_logic;
SIGNAL \M51|Mem[9][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~52_combout\ : std_logic;
SIGNAL \M51|Mem[13][7]~q\ : std_logic;
SIGNAL \M51|Mem[5][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~53_combout\ : std_logic;
SIGNAL \M41|Mem[17][7]~q\ : std_logic;
SIGNAL \M41|Mem[21][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~54_combout\ : std_logic;
SIGNAL \M41|Mem[29][7]~q\ : std_logic;
SIGNAL \M41|Mem[25][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~55_combout\ : std_logic;
SIGNAL \M41|Mem[9][7]~q\ : std_logic;
SIGNAL \M41|Mem[13][7]~q\ : std_logic;
SIGNAL \M41|Mem[1][7]~q\ : std_logic;
SIGNAL \M41|Mem[5][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~56_combout\ : std_logic;
SIGNAL \Mu0|Mux0~57_combout\ : std_logic;
SIGNAL \Mu0|Mux0~58_combout\ : std_logic;
SIGNAL \M51|Mem[25][7]~q\ : std_logic;
SIGNAL \M51|Mem[17][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~59_combout\ : std_logic;
SIGNAL \M51|Mem[29][7]~q\ : std_logic;
SIGNAL \M51|Mem[21][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~60_combout\ : std_logic;
SIGNAL \Mu0|Mux0~61_combout\ : std_logic;
SIGNAL \Mu0|Mux0~72_combout\ : std_logic;
SIGNAL \M51|Mem[11][7]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[11][7]~q\ : std_logic;
SIGNAL \M51|Mem[27][7]~q\ : std_logic;
SIGNAL \M41|Mem[11][7]~q\ : std_logic;
SIGNAL \M41|Mem[27][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~73_combout\ : std_logic;
SIGNAL \Mu0|Mux0~74_combout\ : std_logic;
SIGNAL \M41|Mem[15][7]~q\ : std_logic;
SIGNAL \M51|Mem[15][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~80_combout\ : std_logic;
SIGNAL \M51|Mem[31][7]~q\ : std_logic;
SIGNAL \M41|Mem[31][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~81_combout\ : std_logic;
SIGNAL \M41|Mem[23][7]~q\ : std_logic;
SIGNAL \M41|Mem[7][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~75_combout\ : std_logic;
SIGNAL \M51|Mem[23][7]~q\ : std_logic;
SIGNAL \M51|Mem[7][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~76_combout\ : std_logic;
SIGNAL \M51|Mem[3][7]~q\ : std_logic;
SIGNAL \M51|Mem[19][7]~q\ : std_logic;
SIGNAL \M41|Mem[3][7]~q\ : std_logic;
SIGNAL \M41|Mem[19][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~77_combout\ : std_logic;
SIGNAL \Mu0|Mux0~78_combout\ : std_logic;
SIGNAL \Mu0|Mux0~79_combout\ : std_logic;
SIGNAL \Mu0|Mux0~82_combout\ : std_logic;
SIGNAL \M51|Mem[22][7]~feeder_combout\ : std_logic;
SIGNAL \M51|Mem[22][7]~q\ : std_logic;
SIGNAL \M51|Mem[30][7]~q\ : std_logic;
SIGNAL \M51|Mem[18][7]~q\ : std_logic;
SIGNAL \M51|Mem[26][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~49_combout\ : std_logic;
SIGNAL \Mu0|Mux0~50_combout\ : std_logic;
SIGNAL \M41|Mem[18][7]~q\ : std_logic;
SIGNAL \M41|Mem[22][7]~feeder_combout\ : std_logic;
SIGNAL \M41|Mem[22][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~44_combout\ : std_logic;
SIGNAL \M41|Mem[30][7]~q\ : std_logic;
SIGNAL \M41|Mem[26][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~45_combout\ : std_logic;
SIGNAL \M41|Mem[10][7]~q\ : std_logic;
SIGNAL \M41|Mem[14][7]~q\ : std_logic;
SIGNAL \M41|Mem[2][7]~q\ : std_logic;
SIGNAL \M41|Mem[6][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~46_combout\ : std_logic;
SIGNAL \Mu0|Mux0~47_combout\ : std_logic;
SIGNAL \Mu0|Mux0~48_combout\ : std_logic;
SIGNAL \M51|Mem[6][7]~q\ : std_logic;
SIGNAL \M51|Mem[14][7]~q\ : std_logic;
SIGNAL \M51|Mem[2][7]~q\ : std_logic;
SIGNAL \M51|Mem[10][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~42_combout\ : std_logic;
SIGNAL \Mu0|Mux0~43_combout\ : std_logic;
SIGNAL \Mu0|Mux0~51_combout\ : std_logic;
SIGNAL \Mu0|Mux0~83_combout\ : std_logic;
SIGNAL \M61|Mem[10][7]~q\ : std_logic;
SIGNAL \M61|Mem[11][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~10_combout\ : std_logic;
SIGNAL \M71|Mem[11][7]~q\ : std_logic;
SIGNAL \M71|Mem[10][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~11_combout\ : std_logic;
SIGNAL \M61|Mem[26][7]~q\ : std_logic;
SIGNAL \M61|Mem[27][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~17_combout\ : std_logic;
SIGNAL \M71|Mem[27][7]~q\ : std_logic;
SIGNAL \M71|Mem[26][7]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[26][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~18_combout\ : std_logic;
SIGNAL \M61|Mem[9][7]~q\ : std_logic;
SIGNAL \M71|Mem[9][7]~q\ : std_logic;
SIGNAL \M61|Mem[8][7]~q\ : std_logic;
SIGNAL \M71|Mem[8][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~14_combout\ : std_logic;
SIGNAL \Mu0|Mux0~15_combout\ : std_logic;
SIGNAL \M61|Mem[25][7]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[25][7]~q\ : std_logic;
SIGNAL \M71|Mem[25][7]~q\ : std_logic;
SIGNAL \M61|Mem[24][7]~q\ : std_logic;
SIGNAL \M71|Mem[24][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~12_combout\ : std_logic;
SIGNAL \Mu0|Mux0~13_combout\ : std_logic;
SIGNAL \Mu0|Mux0~16_combout\ : std_logic;
SIGNAL \Mu0|Mux0~19_combout\ : std_logic;
SIGNAL \M61|Mem[1][7]~q\ : std_logic;
SIGNAL \M61|Mem[3][7]~q\ : std_logic;
SIGNAL \M61|Mem[2][7]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[2][7]~q\ : std_logic;
SIGNAL \M61|Mem[0][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~24_combout\ : std_logic;
SIGNAL \Mu0|Mux0~25_combout\ : std_logic;
SIGNAL \M61|Mem[18][7]~q\ : std_logic;
SIGNAL \M61|Mem[19][7]~q\ : std_logic;
SIGNAL \M61|Mem[16][7]~q\ : std_logic;
SIGNAL \M61|Mem[17][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~22_combout\ : std_logic;
SIGNAL \Mu0|Mux0~23_combout\ : std_logic;
SIGNAL \Mu0|Mux0~26_combout\ : std_logic;
SIGNAL \M71|Mem[16][7]~q\ : std_logic;
SIGNAL \M71|Mem[18][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~27_combout\ : std_logic;
SIGNAL \M71|Mem[19][7]~q\ : std_logic;
SIGNAL \M71|Mem[17][7]~feeder_combout\ : std_logic;
SIGNAL \M71|Mem[17][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~28_combout\ : std_logic;
SIGNAL \M71|Mem[1][7]~q\ : std_logic;
SIGNAL \M71|Mem[3][7]~q\ : std_logic;
SIGNAL \M71|Mem[0][7]~q\ : std_logic;
SIGNAL \M71|Mem[2][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~20_combout\ : std_logic;
SIGNAL \Mu0|Mux0~21_combout\ : std_logic;
SIGNAL \Mu0|Mux0~29_combout\ : std_logic;
SIGNAL \Mu0|Mux0~30_combout\ : std_logic;
SIGNAL \M71|Mem[12][7]~q\ : std_logic;
SIGNAL \M71|Mem[28][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~33_combout\ : std_logic;
SIGNAL \M71|Mem[30][7]~q\ : std_logic;
SIGNAL \M71|Mem[14][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~34_combout\ : std_logic;
SIGNAL \M61|Mem[28][7]~q\ : std_logic;
SIGNAL \M61|Mem[30][7]~q\ : std_logic;
SIGNAL \M61|Mem[12][7]~q\ : std_logic;
SIGNAL \M61|Mem[14][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~35_combout\ : std_logic;
SIGNAL \Mu0|Mux0~36_combout\ : std_logic;
SIGNAL \Mu0|Mux0~37_combout\ : std_logic;
SIGNAL \M71|Mem[13][7]~q\ : std_logic;
SIGNAL \M71|Mem[29][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~38_combout\ : std_logic;
SIGNAL \M71|Mem[31][7]~q\ : std_logic;
SIGNAL \M71|Mem[15][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~39_combout\ : std_logic;
SIGNAL \M61|Mem[15][7]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[15][7]~q\ : std_logic;
SIGNAL \M61|Mem[13][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~31_combout\ : std_logic;
SIGNAL \M61|Mem[31][7]~q\ : std_logic;
SIGNAL \M61|Mem[29][7]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[29][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~32_combout\ : std_logic;
SIGNAL \Mu0|Mux0~40_combout\ : std_logic;
SIGNAL \M61|Mem[21][7]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[21][7]~q\ : std_logic;
SIGNAL \M61|Mem[20][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~0_combout\ : std_logic;
SIGNAL \M61|Mem[23][7]~q\ : std_logic;
SIGNAL \M61|Mem[22][7]~feeder_combout\ : std_logic;
SIGNAL \M61|Mem[22][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~1_combout\ : std_logic;
SIGNAL \M71|Mem[21][7]~q\ : std_logic;
SIGNAL \M71|Mem[23][7]~q\ : std_logic;
SIGNAL \M71|Mem[20][7]~q\ : std_logic;
SIGNAL \M71|Mem[22][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~7_combout\ : std_logic;
SIGNAL \Mu0|Mux0~8_combout\ : std_logic;
SIGNAL \M71|Mem[6][7]~q\ : std_logic;
SIGNAL \M71|Mem[4][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~2_combout\ : std_logic;
SIGNAL \M71|Mem[7][7]~q\ : std_logic;
SIGNAL \M71|Mem[5][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~3_combout\ : std_logic;
SIGNAL \M61|Mem[4][7]~q\ : std_logic;
SIGNAL \M61|Mem[5][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~4_combout\ : std_logic;
SIGNAL \M61|Mem[7][7]~q\ : std_logic;
SIGNAL \M61|Mem[6][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~5_combout\ : std_logic;
SIGNAL \Mu0|Mux0~6_combout\ : std_logic;
SIGNAL \Mu0|Mux0~9_combout\ : std_logic;
SIGNAL \Mu0|Mux0~41_combout\ : std_logic;
SIGNAL \Mu0|Mux0~84_combout\ : std_logic;
SIGNAL \M31|Mem[19][7]~q\ : std_logic;
SIGNAL \M31|Mem[27][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~145_combout\ : std_logic;
SIGNAL \M31|Mem[31][7]~q\ : std_logic;
SIGNAL \M31|Mem[23][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~146_combout\ : std_logic;
SIGNAL \M31|Mem[16][7]~q\ : std_logic;
SIGNAL \M31|Mem[20][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~142_combout\ : std_logic;
SIGNAL \M31|Mem[28][7]~q\ : std_logic;
SIGNAL \M31|Mem[24][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~143_combout\ : std_logic;
SIGNAL \M31|Mem[22][7]~q\ : std_logic;
SIGNAL \M31|Mem[18][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~140_combout\ : std_logic;
SIGNAL \M31|Mem[30][7]~q\ : std_logic;
SIGNAL \M31|Mem[26][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~141_combout\ : std_logic;
SIGNAL \Mu0|Mux0~144_combout\ : std_logic;
SIGNAL \M31|Mem[17][7]~q\ : std_logic;
SIGNAL \M31|Mem[25][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~138_combout\ : std_logic;
SIGNAL \M31|Mem[21][7]~q\ : std_logic;
SIGNAL \M31|Mem[29][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~139_combout\ : std_logic;
SIGNAL \Mu0|Mux0~147_combout\ : std_logic;
SIGNAL \M01|Mem[13][7]~q\ : std_logic;
SIGNAL \M01|Mem[15][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~128_combout\ : std_logic;
SIGNAL \M11|Mem[13][7]~q\ : std_logic;
SIGNAL \M11|Mem[15][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~129_combout\ : std_logic;
SIGNAL \M11|Mem[12][7]~q\ : std_logic;
SIGNAL \M11|Mem[14][7]~q\ : std_logic;
SIGNAL \M01|Mem[14][7]~q\ : std_logic;
SIGNAL \M01|Mem[12][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~130_combout\ : std_logic;
SIGNAL \Mu0|Mux0~131_combout\ : std_logic;
SIGNAL \Mu0|Mux0~132_combout\ : std_logic;
SIGNAL \M11|Mem[29][7]~q\ : std_logic;
SIGNAL \M01|Mem[29][7]~q\ : std_logic;
SIGNAL \M01|Mem[31][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~133_combout\ : std_logic;
SIGNAL \M11|Mem[31][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~134_combout\ : std_logic;
SIGNAL \M01|Mem[30][7]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[30][7]~q\ : std_logic;
SIGNAL \M01|Mem[28][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~126_combout\ : std_logic;
SIGNAL \M11|Mem[30][7]~q\ : std_logic;
SIGNAL \M11|Mem[28][7]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[28][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~127_combout\ : std_logic;
SIGNAL \Mu0|Mux0~135_combout\ : std_logic;
SIGNAL \M11|Mem[8][7]~q\ : std_logic;
SIGNAL \M11|Mem[9][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~95_combout\ : std_logic;
SIGNAL \M11|Mem[25][7]~q\ : std_logic;
SIGNAL \M11|Mem[24][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~96_combout\ : std_logic;
SIGNAL \M11|Mem[11][7]~q\ : std_logic;
SIGNAL \M11|Mem[10][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~102_combout\ : std_logic;
SIGNAL \M11|Mem[27][7]~q\ : std_logic;
SIGNAL \M11|Mem[26][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~103_combout\ : std_logic;
SIGNAL \M01|Mem[24][7]~q\ : std_logic;
SIGNAL \M01|Mem[25][7]~q\ : std_logic;
SIGNAL \M01|Mem[9][7]~q\ : std_logic;
SIGNAL \M01|Mem[8][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~99_combout\ : std_logic;
SIGNAL \Mu0|Mux0~100_combout\ : std_logic;
SIGNAL \M01|Mem[10][7]~q\ : std_logic;
SIGNAL \M01|Mem[11][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~97_combout\ : std_logic;
SIGNAL \M01|Mem[27][7]~q\ : std_logic;
SIGNAL \M01|Mem[26][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~98_combout\ : std_logic;
SIGNAL \Mu0|Mux0~101_combout\ : std_logic;
SIGNAL \Mu0|Mux0~104_combout\ : std_logic;
SIGNAL \M11|Mem[18][7]~q\ : std_logic;
SIGNAL \M11|Mem[16][7]~q\ : std_logic;
SIGNAL \M11|Mem[17][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~122_combout\ : std_logic;
SIGNAL \M11|Mem[19][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~123_combout\ : std_logic;
SIGNAL \M01|Mem[16][7]~q\ : std_logic;
SIGNAL \M01|Mem[17][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~115_combout\ : std_logic;
SIGNAL \M01|Mem[19][7]~q\ : std_logic;
SIGNAL \M01|Mem[18][7]~feeder_combout\ : std_logic;
SIGNAL \M01|Mem[18][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~116_combout\ : std_logic;
SIGNAL \M01|Mem[2][7]~q\ : std_logic;
SIGNAL \M01|Mem[0][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~119_combout\ : std_logic;
SIGNAL \M01|Mem[3][7]~q\ : std_logic;
SIGNAL \M01|Mem[1][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~120_combout\ : std_logic;
SIGNAL \M11|Mem[1][7]~q\ : std_logic;
SIGNAL \M11|Mem[3][7]~q\ : std_logic;
SIGNAL \M11|Mem[0][7]~q\ : std_logic;
SIGNAL \M11|Mem[2][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~117_combout\ : std_logic;
SIGNAL \Mu0|Mux0~118_combout\ : std_logic;
SIGNAL \Mu0|Mux0~121_combout\ : std_logic;
SIGNAL \Mu0|Mux0~124_combout\ : std_logic;
SIGNAL \M11|Mem[22][7]~q\ : std_logic;
SIGNAL \M11|Mem[23][7]~q\ : std_logic;
SIGNAL \M11|Mem[21][7]~feeder_combout\ : std_logic;
SIGNAL \M11|Mem[21][7]~q\ : std_logic;
SIGNAL \M11|Mem[20][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~112_combout\ : std_logic;
SIGNAL \Mu0|Mux0~113_combout\ : std_logic;
SIGNAL \M01|Mem[20][7]~q\ : std_logic;
SIGNAL \M01|Mem[21][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~105_combout\ : std_logic;
SIGNAL \M01|Mem[23][7]~q\ : std_logic;
SIGNAL \M01|Mem[22][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~106_combout\ : std_logic;
SIGNAL \M01|Mem[4][7]~q\ : std_logic;
SIGNAL \M01|Mem[6][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~109_combout\ : std_logic;
SIGNAL \M01|Mem[7][7]~q\ : std_logic;
SIGNAL \M01|Mem[5][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~110_combout\ : std_logic;
SIGNAL \M11|Mem[4][7]~q\ : std_logic;
SIGNAL \M11|Mem[6][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~107_combout\ : std_logic;
SIGNAL \M11|Mem[7][7]~q\ : std_logic;
SIGNAL \M11|Mem[5][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~108_combout\ : std_logic;
SIGNAL \Mu0|Mux0~111_combout\ : std_logic;
SIGNAL \Mu0|Mux0~114_combout\ : std_logic;
SIGNAL \Mu0|Mux0~125_combout\ : std_logic;
SIGNAL \Mu0|Mux0~136_combout\ : std_logic;
SIGNAL \Mu0|Mux0~137_combout\ : std_logic;
SIGNAL \M31|Mem[6][7]~q\ : std_logic;
SIGNAL \M31|Mem[4][7]~q\ : std_logic;
SIGNAL \M31|Mem[5][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~85_combout\ : std_logic;
SIGNAL \M31|Mem[7][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~86_combout\ : std_logic;
SIGNAL \M31|Mem[14][7]~q\ : std_logic;
SIGNAL \M31|Mem[15][7]~q\ : std_logic;
SIGNAL \M31|Mem[12][7]~q\ : std_logic;
SIGNAL \M31|Mem[13][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~92_combout\ : std_logic;
SIGNAL \Mu0|Mux0~93_combout\ : std_logic;
SIGNAL \M31|Mem[8][7]~q\ : std_logic;
SIGNAL \M31|Mem[10][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~87_combout\ : std_logic;
SIGNAL \M31|Mem[11][7]~q\ : std_logic;
SIGNAL \M31|Mem[9][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~88_combout\ : std_logic;
SIGNAL \M31|Mem[1][7]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[1][7]~q\ : std_logic;
SIGNAL \M31|Mem[3][7]~q\ : std_logic;
SIGNAL \M31|Mem[0][7]~q\ : std_logic;
SIGNAL \M31|Mem[2][7]~feeder_combout\ : std_logic;
SIGNAL \M31|Mem[2][7]~q\ : std_logic;
SIGNAL \Mu0|Mux0~89_combout\ : std_logic;
SIGNAL \Mu0|Mux0~90_combout\ : std_logic;
SIGNAL \Mu0|Mux0~91_combout\ : std_logic;
SIGNAL \Mu0|Mux0~94_combout\ : std_logic;
SIGNAL \Mu0|Mux0~148_combout\ : std_logic;
SIGNAL \Mu0|Mux0~149_combout\ : std_logic;

BEGIN

ww_addr <= addr;
ww_Din <= Din;
ww_clk <= clk;
ww_en <= en;
Dout <= ww_Dout;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

-- Location: IOOBUF_X21_Y0_N9
\Dout[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mu0|Mux15~149_combout\,
	devoe => ww_devoe,
	o => \Dout[0]~output_o\);

-- Location: IOOBUF_X29_Y0_N9
\Dout[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mu0|Mux14~151_combout\,
	devoe => ww_devoe,
	o => \Dout[1]~output_o\);

-- Location: IOOBUF_X52_Y16_N9
\Dout[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mu0|Mux13~149_combout\,
	devoe => ww_devoe,
	o => \Dout[2]~output_o\);

-- Location: IOOBUF_X23_Y0_N9
\Dout[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mu0|Mux12~149_combout\,
	devoe => ww_devoe,
	o => \Dout[3]~output_o\);

-- Location: IOOBUF_X23_Y41_N2
\Dout[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mu0|Mux11~149_combout\,
	devoe => ww_devoe,
	o => \Dout[4]~output_o\);

-- Location: IOOBUF_X31_Y0_N23
\Dout[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mu0|Mux10~149_combout\,
	devoe => ww_devoe,
	o => \Dout[5]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\Dout[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mu0|Mux9~149_combout\,
	devoe => ww_devoe,
	o => \Dout[6]~output_o\);

-- Location: IOOBUF_X52_Y16_N2
\Dout[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mu0|Mux8~149_combout\,
	devoe => ww_devoe,
	o => \Dout[7]~output_o\);

-- Location: IOOBUF_X25_Y0_N9
\Dout[8]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mu0|Mux7~149_combout\,
	devoe => ww_devoe,
	o => \Dout[8]~output_o\);

-- Location: IOOBUF_X25_Y41_N9
\Dout[9]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mu0|Mux6~149_combout\,
	devoe => ww_devoe,
	o => \Dout[9]~output_o\);

-- Location: IOOBUF_X23_Y41_N9
\Dout[10]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mu0|Mux5~149_combout\,
	devoe => ww_devoe,
	o => \Dout[10]~output_o\);

-- Location: IOOBUF_X23_Y0_N2
\Dout[11]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mu0|Mux4~149_combout\,
	devoe => ww_devoe,
	o => \Dout[11]~output_o\);

-- Location: IOOBUF_X31_Y0_N16
\Dout[12]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mu0|Mux3~149_combout\,
	devoe => ww_devoe,
	o => \Dout[12]~output_o\);

-- Location: IOOBUF_X21_Y41_N2
\Dout[13]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mu0|Mux2~149_combout\,
	devoe => ww_devoe,
	o => \Dout[13]~output_o\);

-- Location: IOOBUF_X21_Y0_N2
\Dout[14]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mu0|Mux1~149_combout\,
	devoe => ww_devoe,
	o => \Dout[14]~output_o\);

-- Location: IOOBUF_X25_Y0_N2
\Dout[15]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mu0|Mux0~149_combout\,
	devoe => ww_devoe,
	o => \Dout[15]~output_o\);

-- Location: IOIBUF_X27_Y0_N1
\addr[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_addr(5),
	o => \addr[5]~input_o\);

-- Location: IOIBUF_X18_Y0_N8
\addr[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_addr(4),
	o => \addr[4]~input_o\);

-- Location: IOIBUF_X27_Y0_N15
\clk~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G17
\clk~inputclkctrl\ : cycloneiv_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X25_Y41_N1
\Din[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Din(0),
	o => \Din[0]~input_o\);

-- Location: IOIBUF_X31_Y41_N1
\addr[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_addr(3),
	o => \addr[3]~input_o\);

-- Location: IOIBUF_X12_Y41_N8
\addr[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_addr(0),
	o => \addr[0]~input_o\);

-- Location: IOIBUF_X16_Y41_N1
\addr[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_addr(2),
	o => \addr[2]~input_o\);

-- Location: IOIBUF_X31_Y41_N15
\addr[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_addr(1),
	o => \addr[1]~input_o\);

-- Location: LCCOMB_X18_Y22_N16
\M00|Decoder0~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Decoder0~7_combout\ = (!\addr[3]~input_o\ & (\addr[0]~input_o\ & (\addr[2]~input_o\ & \addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[1]~input_o\,
	combout => \M00|Decoder0~7_combout\);

-- Location: IOIBUF_X29_Y0_N1
\addr[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_addr(6),
	o => \addr[6]~input_o\);

-- Location: IOIBUF_X27_Y0_N8
\addr[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_addr(7),
	o => \addr[7]~input_o\);

-- Location: IOIBUF_X52_Y18_N8
\en~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_en,
	o => \en~input_o\);

-- Location: LCCOMB_X27_Y17_N4
\D0|Dout[4]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \D0|Dout[4]~2_combout\ = (\addr[6]~input_o\) # ((\addr[5]~input_o\) # ((!\en~input_o\) # (!\addr[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[6]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \addr[7]~input_o\,
	datad => \en~input_o\,
	combout => \D0|Dout[4]~2_combout\);

-- Location: LCCOMB_X26_Y24_N4
\M40|Mem[23][0]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[23][0]~24_combout\ = (\M00|Decoder0~7_combout\ & (\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~7_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[23][0]~24_combout\);

-- Location: FF_X27_Y25_N17
\M40|Mem[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[23][0]~q\);

-- Location: LCCOMB_X18_Y22_N10
\M00|Decoder0~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Decoder0~15_combout\ = (\addr[3]~input_o\ & (\addr[0]~input_o\ & (\addr[2]~input_o\ & \addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[1]~input_o\,
	combout => \M00|Decoder0~15_combout\);

-- Location: LCCOMB_X27_Y24_N22
\M40|Mem[31][0]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[31][0]~27_combout\ = (\M00|Decoder0~15_combout\ & (\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~15_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[31][0]~27_combout\);

-- Location: FF_X26_Y25_N5
\M40|Mem[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[31][0]~q\);

-- Location: LCCOMB_X27_Y24_N12
\M40|Mem[15][0]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[15][0]~25_combout\ = (\M00|Decoder0~15_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~15_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[15][0]~25_combout\);

-- Location: FF_X28_Y27_N17
\M40|Mem[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[15][0]~q\);

-- Location: LCCOMB_X26_Y24_N6
\M40|Mem[7][0]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[7][0]~26_combout\ = (\M00|Decoder0~7_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~7_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[7][0]~26_combout\);

-- Location: FF_X27_Y25_N3
\M40|Mem[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[7][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[7][0]~q\);

-- Location: LCCOMB_X27_Y25_N2
\Mu0|Mux15~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~75_combout\ = (\addr[3]~input_o\ & ((\M40|Mem[15][0]~q\) # ((\addr[4]~input_o\)))) # (!\addr[3]~input_o\ & (((\M40|Mem[7][0]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M40|Mem[15][0]~q\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[7][0]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux15~75_combout\);

-- Location: LCCOMB_X26_Y25_N4
\Mu0|Mux15~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~76_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux15~75_combout\ & ((\M40|Mem[31][0]~q\))) # (!\Mu0|Mux15~75_combout\ & (\M40|Mem[23][0]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux15~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M40|Mem[23][0]~q\,
	datac => \M40|Mem[31][0]~q\,
	datad => \Mu0|Mux15~75_combout\,
	combout => \Mu0|Mux15~76_combout\);

-- Location: LCCOMB_X18_Y22_N26
\M00|Decoder0~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Decoder0~11_combout\ = (!\addr[3]~input_o\ & (\addr[0]~input_o\ & (!\addr[2]~input_o\ & \addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[1]~input_o\,
	combout => \M00|Decoder0~11_combout\);

-- Location: LCCOMB_X22_Y18_N0
\M40|Mem[19][0]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[19][0]~28_combout\ = (!\D0|Dout[4]~2_combout\ & (\addr[4]~input_o\ & \M00|Decoder0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D0|Dout[4]~2_combout\,
	datac => \addr[4]~input_o\,
	datad => \M00|Decoder0~11_combout\,
	combout => \M40|Mem[19][0]~28_combout\);

-- Location: FF_X29_Y28_N9
\M40|Mem[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[19][0]~q\);

-- Location: LCCOMB_X22_Y18_N28
\M40|Mem[3][0]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[3][0]~30_combout\ = (!\D0|Dout[4]~2_combout\ & (!\addr[4]~input_o\ & \M00|Decoder0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D0|Dout[4]~2_combout\,
	datac => \addr[4]~input_o\,
	datad => \M00|Decoder0~11_combout\,
	combout => \M40|Mem[3][0]~30_combout\);

-- Location: FF_X29_Y28_N11
\M40|Mem[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[3][0]~q\);

-- Location: LCCOMB_X18_Y22_N8
\M00|Decoder0~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Decoder0~3_combout\ = (\addr[3]~input_o\ & (\addr[0]~input_o\ & (!\addr[2]~input_o\ & \addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[1]~input_o\,
	combout => \M00|Decoder0~3_combout\);

-- Location: LCCOMB_X22_Y18_N2
\M40|Mem[11][0]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[11][0]~29_combout\ = (\M00|Decoder0~3_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~3_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[11][0]~29_combout\);

-- Location: FF_X30_Y28_N25
\M40|Mem[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[11][0]~q\);

-- Location: LCCOMB_X29_Y28_N10
\Mu0|Mux15~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~77_combout\ = (\addr[4]~input_o\ & (\addr[3]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & ((\M40|Mem[11][0]~q\))) # (!\addr[3]~input_o\ & (\M40|Mem[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[3][0]~q\,
	datad => \M40|Mem[11][0]~q\,
	combout => \Mu0|Mux15~77_combout\);

-- Location: LCCOMB_X22_Y18_N14
\M40|Mem[27][0]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[27][0]~31_combout\ = (\M00|Decoder0~3_combout\ & (\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~3_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[27][0]~31_combout\);

-- Location: FF_X30_Y28_N3
\M40|Mem[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[27][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[27][0]~q\);

-- Location: LCCOMB_X30_Y28_N2
\Mu0|Mux15~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~78_combout\ = (\Mu0|Mux15~77_combout\ & (((\M40|Mem[27][0]~q\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux15~77_combout\ & (\M40|Mem[19][0]~q\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M40|Mem[19][0]~q\,
	datab => \Mu0|Mux15~77_combout\,
	datac => \M40|Mem[27][0]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux15~78_combout\);

-- Location: LCCOMB_X26_Y25_N30
\Mu0|Mux15~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~79_combout\ = (\addr[5]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & (\Mu0|Mux15~76_combout\)) # (!\addr[2]~input_o\ & ((\Mu0|Mux15~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux15~76_combout\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux15~78_combout\,
	combout => \Mu0|Mux15~79_combout\);

-- Location: LCCOMB_X27_Y17_N14
\D0|Dout[5]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \D0|Dout[5]~3_combout\ = (!\addr[6]~input_o\ & (\addr[5]~input_o\ & (\addr[7]~input_o\ & \en~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[6]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \addr[7]~input_o\,
	datad => \en~input_o\,
	combout => \D0|Dout[5]~3_combout\);

-- Location: LCCOMB_X29_Y25_N12
\M50|Mem[23][0]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[23][0]~28_combout\ = (\M00|Decoder0~7_combout\ & (\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~7_combout\,
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[23][0]~28_combout\);

-- Location: FF_X28_Y25_N9
\M50|Mem[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[23][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[23][0]~q\);

-- Location: LCCOMB_X29_Y25_N10
\M50|Mem[31][0]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[31][0]~31_combout\ = (\M00|Decoder0~15_combout\ & (\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~15_combout\,
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[31][0]~31_combout\);

-- Location: FF_X26_Y25_N25
\M50|Mem[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[31][0]~q\);

-- Location: LCCOMB_X29_Y25_N0
\M50|Mem[7][0]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[7][0]~30_combout\ = (\M00|Decoder0~7_combout\ & (!\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~7_combout\,
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[7][0]~30_combout\);

-- Location: FF_X29_Y25_N19
\M50|Mem[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[7][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[7][0]~q\);

-- Location: LCCOMB_X29_Y25_N6
\M50|Mem[15][0]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[15][0]~29_combout\ = (\M00|Decoder0~15_combout\ & (!\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~15_combout\,
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[15][0]~29_combout\);

-- Location: FF_X29_Y25_N17
\M50|Mem[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[15][0]~q\);

-- Location: LCCOMB_X29_Y25_N18
\Mu0|Mux15~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~80_combout\ = (\addr[3]~input_o\ & ((\addr[4]~input_o\) # ((\M50|Mem[15][0]~q\)))) # (!\addr[3]~input_o\ & (!\addr[4]~input_o\ & (\M50|Mem[7][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M50|Mem[7][0]~q\,
	datad => \M50|Mem[15][0]~q\,
	combout => \Mu0|Mux15~80_combout\);

-- Location: LCCOMB_X26_Y25_N24
\Mu0|Mux15~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~81_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux15~80_combout\ & ((\M50|Mem[31][0]~q\))) # (!\Mu0|Mux15~80_combout\ & (\M50|Mem[23][0]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux15~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M50|Mem[23][0]~q\,
	datac => \M50|Mem[31][0]~q\,
	datad => \Mu0|Mux15~80_combout\,
	combout => \Mu0|Mux15~81_combout\);

-- Location: LCCOMB_X28_Y16_N22
\M50|Mem[3][0]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[3][0]~26_combout\ = (\M00|Decoder0~11_combout\ & (!\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~11_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[3][0]~26_combout\);

-- Location: FF_X32_Y25_N3
\M50|Mem[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[3][0]~q\);

-- Location: LCCOMB_X28_Y23_N20
\M50|Mem[11][0]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[11][0]~25_combout\ = (\M00|Decoder0~3_combout\ & (!\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~3_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[11][0]~25_combout\);

-- Location: FF_X31_Y28_N25
\M50|Mem[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[11][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[11][0]~q\);

-- Location: LCCOMB_X32_Y25_N2
\Mu0|Mux15~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~73_combout\ = (\addr[4]~input_o\ & (\addr[3]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & ((\M50|Mem[11][0]~q\))) # (!\addr[3]~input_o\ & (\M50|Mem[3][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[3][0]~q\,
	datad => \M50|Mem[11][0]~q\,
	combout => \Mu0|Mux15~73_combout\);

-- Location: LCCOMB_X28_Y23_N30
\M50|Mem[27][0]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[27][0]~27_combout\ = (\M00|Decoder0~3_combout\ & (\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~3_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[27][0]~27_combout\);

-- Location: FF_X31_Y28_N3
\M50|Mem[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[27][0]~q\);

-- Location: LCCOMB_X28_Y16_N4
\M50|Mem[19][0]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[19][0]~24_combout\ = (\M00|Decoder0~11_combout\ & (\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~11_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[19][0]~24_combout\);

-- Location: FF_X32_Y25_N17
\M50|Mem[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[19][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[19][0]~q\);

-- Location: LCCOMB_X31_Y28_N2
\Mu0|Mux15~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~74_combout\ = (\Mu0|Mux15~73_combout\ & (((\M50|Mem[27][0]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux15~73_combout\ & (\addr[4]~input_o\ & ((\M50|Mem[19][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~73_combout\,
	datab => \addr[4]~input_o\,
	datac => \M50|Mem[27][0]~q\,
	datad => \M50|Mem[19][0]~q\,
	combout => \Mu0|Mux15~74_combout\);

-- Location: LCCOMB_X26_Y25_N10
\Mu0|Mux15~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~82_combout\ = (\Mu0|Mux15~79_combout\ & ((\Mu0|Mux15~81_combout\) # ((!\addr[5]~input_o\)))) # (!\Mu0|Mux15~79_combout\ & (((\addr[5]~input_o\ & \Mu0|Mux15~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~79_combout\,
	datab => \Mu0|Mux15~81_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux15~74_combout\,
	combout => \Mu0|Mux15~82_combout\);

-- Location: LCCOMB_X15_Y20_N22
\M00|Decoder0~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Decoder0~9_combout\ = (!\addr[2]~input_o\ & (!\addr[0]~input_o\ & (\addr[1]~input_o\ & !\addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \addr[1]~input_o\,
	datad => \addr[3]~input_o\,
	combout => \M00|Decoder0~9_combout\);

-- Location: LCCOMB_X27_Y24_N28
\M40|Mem[18][0]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[18][0]~2_combout\ = (\M00|Decoder0~9_combout\ & (\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~9_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[18][0]~2_combout\);

-- Location: FF_X35_Y18_N19
\M40|Mem[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[18][0]~q\);

-- Location: LCCOMB_X18_Y22_N6
\M00|Decoder0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Decoder0~2_combout\ = (\addr[3]~input_o\ & (!\addr[0]~input_o\ & (!\addr[2]~input_o\ & \addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[1]~input_o\,
	combout => \M00|Decoder0~2_combout\);

-- Location: LCCOMB_X27_Y24_N26
\M40|Mem[26][0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[26][0]~1_combout\ = (\M00|Decoder0~2_combout\ & (\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~2_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[26][0]~1_combout\);

-- Location: FF_X34_Y18_N9
\M40|Mem[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[26][0]~q\);

-- Location: LCCOMB_X35_Y18_N18
\Mu0|Mux15~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~42_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M40|Mem[26][0]~q\))) # (!\addr[3]~input_o\ & (\M40|Mem[18][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[18][0]~q\,
	datad => \M40|Mem[26][0]~q\,
	combout => \Mu0|Mux15~42_combout\);

-- Location: LCCOMB_X18_Y22_N30
\M00|Decoder0~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Decoder0~13_combout\ = (\addr[3]~input_o\ & (!\addr[0]~input_o\ & (\addr[2]~input_o\ & \addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[1]~input_o\,
	combout => \M00|Decoder0~13_combout\);

-- Location: LCCOMB_X23_Y17_N12
\M40|Mem[30][0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[30][0]~3_combout\ = (\addr[4]~input_o\ & (!\D0|Dout[4]~2_combout\ & \M00|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \D0|Dout[4]~2_combout\,
	datad => \M00|Decoder0~13_combout\,
	combout => \M40|Mem[30][0]~3_combout\);

-- Location: FF_X34_Y18_N3
\M40|Mem[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[30][0]~q\);

-- Location: LCCOMB_X18_Y22_N12
\M00|Decoder0~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Decoder0~5_combout\ = (!\addr[3]~input_o\ & (!\addr[0]~input_o\ & (\addr[2]~input_o\ & \addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[1]~input_o\,
	combout => \M00|Decoder0~5_combout\);

-- Location: LCCOMB_X27_Y24_N8
\M40|Mem[22][0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[22][0]~0_combout\ = (\M00|Decoder0~5_combout\ & (\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~5_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[22][0]~0_combout\);

-- Location: FF_X35_Y18_N25
\M40|Mem[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[22][0]~q\);

-- Location: LCCOMB_X34_Y18_N2
\Mu0|Mux15~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~43_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux15~42_combout\ & (\M40|Mem[30][0]~q\)) # (!\Mu0|Mux15~42_combout\ & ((\M40|Mem[22][0]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux15~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux15~42_combout\,
	datac => \M40|Mem[30][0]~q\,
	datad => \M40|Mem[22][0]~q\,
	combout => \Mu0|Mux15~43_combout\);

-- Location: LCCOMB_X28_Y23_N16
\M50|Mem[10][0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[10][0]~0_combout\ = (\M00|Decoder0~2_combout\ & (!\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~2_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[10][0]~0_combout\);

-- Location: FF_X32_Y26_N25
\M50|Mem[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[10][0]~q\);

-- Location: LCCOMB_X23_Y17_N14
\M50|Mem[14][0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[14][0]~3_combout\ = (!\addr[4]~input_o\ & (\D0|Dout[5]~3_combout\ & \M00|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \D0|Dout[5]~3_combout\,
	datad => \M00|Decoder0~13_combout\,
	combout => \M50|Mem[14][0]~3_combout\);

-- Location: FF_X31_Y26_N27
\M50|Mem[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[14][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[14][0]~q\);

-- Location: LCCOMB_X28_Y23_N26
\M50|Mem[6][0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[6][0]~1_combout\ = (\M00|Decoder0~5_combout\ & (!\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~5_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[6][0]~1_combout\);

-- Location: FF_X31_Y26_N9
\M50|Mem[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[6][0]~q\);

-- Location: LCCOMB_X28_Y23_N12
\M50|Mem[2][0]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[2][0]~2_combout\ = (\M00|Decoder0~9_combout\ & (!\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~9_combout\,
	datab => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[2][0]~2_combout\);

-- Location: FF_X32_Y26_N3
\M50|Mem[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[2][0]~q\);

-- Location: LCCOMB_X32_Y26_N2
\Mu0|Mux15~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~44_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M50|Mem[6][0]~q\)) # (!\addr[2]~input_o\ & ((\M50|Mem[2][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[6][0]~q\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[2][0]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux15~44_combout\);

-- Location: LCCOMB_X31_Y26_N26
\Mu0|Mux15~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~45_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux15~44_combout\ & ((\M50|Mem[14][0]~q\))) # (!\Mu0|Mux15~44_combout\ & (\M50|Mem[10][0]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux15~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M50|Mem[10][0]~q\,
	datac => \M50|Mem[14][0]~q\,
	datad => \Mu0|Mux15~44_combout\,
	combout => \Mu0|Mux15~45_combout\);

-- Location: LCCOMB_X27_Y24_N6
\M40|Mem[10][0]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[10][0]~4_combout\ = (\M00|Decoder0~2_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~2_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[10][0]~4_combout\);

-- Location: FF_X34_Y26_N25
\M40|Mem[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[10][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[10][0]~q\);

-- Location: LCCOMB_X23_Y17_N0
\M40|Mem[14][0]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[14][0]~7_combout\ = (!\addr[4]~input_o\ & (!\D0|Dout[4]~2_combout\ & \M00|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \D0|Dout[4]~2_combout\,
	datad => \M00|Decoder0~13_combout\,
	combout => \M40|Mem[14][0]~7_combout\);

-- Location: FF_X34_Y26_N19
\M40|Mem[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[14][0]~q\);

-- Location: LCCOMB_X27_Y24_N2
\M40|Mem[2][0]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[2][0]~6_combout\ = (\M00|Decoder0~9_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~9_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[2][0]~6_combout\);

-- Location: FF_X35_Y26_N3
\M40|Mem[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[2][0]~q\);

-- Location: LCCOMB_X27_Y24_N0
\M40|Mem[6][0]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[6][0]~5_combout\ = (\M00|Decoder0~5_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~5_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[6][0]~5_combout\);

-- Location: FF_X35_Y26_N25
\M40|Mem[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[6][0]~q\);

-- Location: LCCOMB_X35_Y26_N2
\Mu0|Mux15~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~46_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M40|Mem[6][0]~q\))) # (!\addr[2]~input_o\ & (\M40|Mem[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[2][0]~q\,
	datad => \M40|Mem[6][0]~q\,
	combout => \Mu0|Mux15~46_combout\);

-- Location: LCCOMB_X34_Y26_N18
\Mu0|Mux15~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~47_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux15~46_combout\ & ((\M40|Mem[14][0]~q\))) # (!\Mu0|Mux15~46_combout\ & (\M40|Mem[10][0]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux15~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M40|Mem[10][0]~q\,
	datac => \M40|Mem[14][0]~q\,
	datad => \Mu0|Mux15~46_combout\,
	combout => \Mu0|Mux15~47_combout\);

-- Location: LCCOMB_X26_Y25_N16
\Mu0|Mux15~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~48_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\Mu0|Mux15~45_combout\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & ((\Mu0|Mux15~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux15~45_combout\,
	datad => \Mu0|Mux15~47_combout\,
	combout => \Mu0|Mux15~48_combout\);

-- Location: LCCOMB_X28_Y23_N10
\M50|Mem[18][0]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[18][0]~6_combout\ = (\M00|Decoder0~9_combout\ & (\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~9_combout\,
	datab => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[18][0]~6_combout\);

-- Location: FF_X35_Y23_N3
\M50|Mem[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[18][0]~q\);

-- Location: LCCOMB_X28_Y23_N8
\M50|Mem[26][0]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[26][0]~5_combout\ = (\M00|Decoder0~2_combout\ & (\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~2_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[26][0]~5_combout\);

-- Location: FF_X35_Y23_N1
\M50|Mem[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[26][0]~q\);

-- Location: LCCOMB_X35_Y23_N2
\Mu0|Mux15~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~49_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M50|Mem[26][0]~q\))) # (!\addr[3]~input_o\ & (\M50|Mem[18][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[18][0]~q\,
	datad => \M50|Mem[26][0]~q\,
	combout => \Mu0|Mux15~49_combout\);

-- Location: LCCOMB_X23_Y17_N2
\M50|Mem[30][0]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[30][0]~7_combout\ = (\addr[4]~input_o\ & (\D0|Dout[5]~3_combout\ & \M00|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \D0|Dout[5]~3_combout\,
	datad => \M00|Decoder0~13_combout\,
	combout => \M50|Mem[30][0]~7_combout\);

-- Location: FF_X34_Y23_N3
\M50|Mem[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[30][0]~q\);

-- Location: LCCOMB_X28_Y23_N14
\M50|Mem[22][0]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[22][0]~4_combout\ = (\M00|Decoder0~5_combout\ & (\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~5_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[22][0]~4_combout\);

-- Location: FF_X34_Y23_N1
\M50|Mem[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[22][0]~q\);

-- Location: LCCOMB_X34_Y23_N2
\Mu0|Mux15~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~50_combout\ = (\Mu0|Mux15~49_combout\ & (((\M50|Mem[30][0]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux15~49_combout\ & (\addr[2]~input_o\ & ((\M50|Mem[22][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~49_combout\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[30][0]~q\,
	datad => \M50|Mem[22][0]~q\,
	combout => \Mu0|Mux15~50_combout\);

-- Location: LCCOMB_X26_Y25_N26
\Mu0|Mux15~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~51_combout\ = (\Mu0|Mux15~48_combout\ & (((\Mu0|Mux15~50_combout\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux15~48_combout\ & (\Mu0|Mux15~43_combout\ & (\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~43_combout\,
	datab => \Mu0|Mux15~48_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux15~50_combout\,
	combout => \Mu0|Mux15~51_combout\);

-- Location: LCCOMB_X13_Y20_N0
\M00|Decoder0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Decoder0~8_combout\ = (\addr[0]~input_o\ & (!\addr[2]~input_o\ & (!\addr[1]~input_o\ & !\addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \addr[1]~input_o\,
	datad => \addr[3]~input_o\,
	combout => \M00|Decoder0~8_combout\);

-- Location: LCCOMB_X28_Y23_N6
\M50|Mem[17][0]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[17][0]~14_combout\ = (\M00|Decoder0~8_combout\ & (\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~8_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[17][0]~14_combout\);

-- Location: FF_X24_Y28_N3
\M50|Mem[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[17][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[17][0]~q\);

-- Location: LCCOMB_X18_Y22_N20
\M00|Decoder0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Decoder0~1_combout\ = (\addr[3]~input_o\ & (\addr[0]~input_o\ & (!\addr[2]~input_o\ & !\addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[1]~input_o\,
	combout => \M00|Decoder0~1_combout\);

-- Location: LCCOMB_X28_Y23_N4
\M50|Mem[25][0]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[25][0]~13_combout\ = (\M00|Decoder0~1_combout\ & (\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~1_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[25][0]~13_combout\);

-- Location: FF_X24_Y28_N25
\M50|Mem[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[25][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[25][0]~q\);

-- Location: LCCOMB_X24_Y28_N2
\Mu0|Mux15~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~59_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M50|Mem[25][0]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M50|Mem[17][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[17][0]~q\,
	datad => \M50|Mem[25][0]~q\,
	combout => \Mu0|Mux15~59_combout\);

-- Location: LCCOMB_X18_Y22_N24
\M00|Decoder0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Decoder0~14_combout\ = (\addr[3]~input_o\ & (\addr[0]~input_o\ & (\addr[2]~input_o\ & !\addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[1]~input_o\,
	combout => \M00|Decoder0~14_combout\);

-- Location: LCCOMB_X24_Y17_N26
\M50|Mem[29][0]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[29][0]~15_combout\ = (\addr[4]~input_o\ & (\D0|Dout[5]~3_combout\ & \M00|Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[5]~3_combout\,
	datad => \M00|Decoder0~14_combout\,
	combout => \M50|Mem[29][0]~15_combout\);

-- Location: FF_X25_Y28_N3
\M50|Mem[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[29][0]~q\);

-- Location: LCCOMB_X18_Y22_N18
\M00|Decoder0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Decoder0~4_combout\ = (!\addr[3]~input_o\ & (\addr[0]~input_o\ & (\addr[2]~input_o\ & !\addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[1]~input_o\,
	combout => \M00|Decoder0~4_combout\);

-- Location: LCCOMB_X28_Y23_N2
\M50|Mem[21][0]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[21][0]~12_combout\ = (\M00|Decoder0~4_combout\ & (\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~4_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[21][0]~12_combout\);

-- Location: FF_X25_Y28_N1
\M50|Mem[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[21][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[21][0]~q\);

-- Location: LCCOMB_X25_Y28_N2
\Mu0|Mux15~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~60_combout\ = (\Mu0|Mux15~59_combout\ & (((\M50|Mem[29][0]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux15~59_combout\ & (\addr[2]~input_o\ & ((\M50|Mem[21][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~59_combout\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[29][0]~q\,
	datad => \M50|Mem[21][0]~q\,
	combout => \Mu0|Mux15~60_combout\);

-- Location: LCCOMB_X27_Y24_N4
\M40|Mem[21][0]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[21][0]~8_combout\ = (\M00|Decoder0~4_combout\ & (\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~4_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[21][0]~8_combout\);

-- Location: FF_X23_Y20_N17
\M40|Mem[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[21][0]~q\);

-- Location: LCCOMB_X24_Y17_N28
\M40|Mem[29][0]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[29][0]~11_combout\ = (\M00|Decoder0~14_combout\ & (\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~14_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[29][0]~11_combout\);

-- Location: FF_X22_Y20_N11
\M40|Mem[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[29][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[29][0]~q\);

-- Location: LCCOMB_X27_Y24_N30
\M40|Mem[25][0]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[25][0]~9_combout\ = (\M00|Decoder0~1_combout\ & (\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~1_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[25][0]~9_combout\);

-- Location: FF_X22_Y20_N17
\M40|Mem[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[25][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[25][0]~q\);

-- Location: LCCOMB_X27_Y24_N24
\M40|Mem[17][0]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[17][0]~10_combout\ = (\M00|Decoder0~8_combout\ & (\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~8_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[17][0]~10_combout\);

-- Location: FF_X23_Y20_N27
\M40|Mem[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[17][0]~q\);

-- Location: LCCOMB_X23_Y20_N26
\Mu0|Mux15~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~52_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M40|Mem[25][0]~q\)) # (!\addr[3]~input_o\ & ((\M40|Mem[17][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M40|Mem[25][0]~q\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[17][0]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux15~52_combout\);

-- Location: LCCOMB_X22_Y20_N10
\Mu0|Mux15~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~53_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux15~52_combout\ & ((\M40|Mem[29][0]~q\))) # (!\Mu0|Mux15~52_combout\ & (\M40|Mem[21][0]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux15~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M40|Mem[21][0]~q\,
	datac => \M40|Mem[29][0]~q\,
	datad => \Mu0|Mux15~52_combout\,
	combout => \Mu0|Mux15~53_combout\);

-- Location: LCCOMB_X27_Y24_N10
\M40|Mem[9][0]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[9][0]~12_combout\ = (\M00|Decoder0~1_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~1_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[9][0]~12_combout\);

-- Location: FF_X26_Y29_N1
\M40|Mem[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[9][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[9][0]~q\);

-- Location: LCCOMB_X24_Y17_N16
\M40|Mem[13][0]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[13][0]~15_combout\ = (\M00|Decoder0~14_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~14_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[13][0]~15_combout\);

-- Location: FF_X26_Y29_N27
\M40|Mem[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[13][0]~q\);

-- Location: LCCOMB_X27_Y24_N20
\M40|Mem[5][0]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[5][0]~13_combout\ = (\M00|Decoder0~4_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~4_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[5][0]~13_combout\);

-- Location: FF_X27_Y29_N9
\M40|Mem[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[5][0]~q\);

-- Location: LCCOMB_X27_Y24_N14
\M40|Mem[1][0]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[1][0]~14_combout\ = (\M00|Decoder0~8_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~8_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[1][0]~14_combout\);

-- Location: FF_X27_Y29_N3
\M40|Mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[1][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[1][0]~q\);

-- Location: LCCOMB_X27_Y29_N2
\Mu0|Mux15~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~56_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M40|Mem[5][0]~q\)) # (!\addr[2]~input_o\ & ((\M40|Mem[1][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M40|Mem[5][0]~q\,
	datac => \M40|Mem[1][0]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux15~56_combout\);

-- Location: LCCOMB_X26_Y29_N26
\Mu0|Mux15~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~57_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux15~56_combout\ & ((\M40|Mem[13][0]~q\))) # (!\Mu0|Mux15~56_combout\ & (\M40|Mem[9][0]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux15~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M40|Mem[9][0]~q\,
	datac => \M40|Mem[13][0]~q\,
	datad => \Mu0|Mux15~56_combout\,
	combout => \Mu0|Mux15~57_combout\);

-- Location: LCCOMB_X28_Y23_N28
\M50|Mem[9][0]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[9][0]~8_combout\ = (\M00|Decoder0~1_combout\ & (!\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~1_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[9][0]~8_combout\);

-- Location: FF_X35_Y20_N25
\M50|Mem[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[9][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[9][0]~q\);

-- Location: LCCOMB_X24_Y17_N14
\M50|Mem[13][0]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[13][0]~11_combout\ = (!\addr[4]~input_o\ & (\D0|Dout[5]~3_combout\ & \M00|Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[5]~3_combout\,
	datad => \M00|Decoder0~14_combout\,
	combout => \M50|Mem[13][0]~11_combout\);

-- Location: FF_X34_Y20_N11
\M50|Mem[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[13][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[13][0]~q\);

-- Location: LCCOMB_X28_Y23_N24
\M50|Mem[1][0]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[1][0]~10_combout\ = (\M00|Decoder0~8_combout\ & (!\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~8_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[1][0]~10_combout\);

-- Location: FF_X35_Y20_N3
\M50|Mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[1][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[1][0]~q\);

-- Location: LCCOMB_X34_Y20_N8
\M50|Mem[5][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[5][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M50|Mem[5][0]~feeder_combout\);

-- Location: LCCOMB_X28_Y23_N22
\M50|Mem[5][0]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[5][0]~9_combout\ = (\M00|Decoder0~4_combout\ & (!\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~4_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[5][0]~9_combout\);

-- Location: FF_X34_Y20_N9
\M50|Mem[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[5][0]~feeder_combout\,
	ena => \M50|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[5][0]~q\);

-- Location: LCCOMB_X35_Y20_N2
\Mu0|Mux15~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~54_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M50|Mem[5][0]~q\))) # (!\addr[2]~input_o\ & (\M50|Mem[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[1][0]~q\,
	datad => \M50|Mem[5][0]~q\,
	combout => \Mu0|Mux15~54_combout\);

-- Location: LCCOMB_X34_Y20_N10
\Mu0|Mux15~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~55_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux15~54_combout\ & ((\M50|Mem[13][0]~q\))) # (!\Mu0|Mux15~54_combout\ & (\M50|Mem[9][0]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux15~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[9][0]~q\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[13][0]~q\,
	datad => \Mu0|Mux15~54_combout\,
	combout => \Mu0|Mux15~55_combout\);

-- Location: LCCOMB_X29_Y29_N0
\Mu0|Mux15~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~58_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux15~55_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux15~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~57_combout\,
	datab => \addr[4]~input_o\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux15~55_combout\,
	combout => \Mu0|Mux15~58_combout\);

-- Location: LCCOMB_X29_Y29_N2
\Mu0|Mux15~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~61_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux15~58_combout\ & (\Mu0|Mux15~60_combout\)) # (!\Mu0|Mux15~58_combout\ & ((\Mu0|Mux15~53_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux15~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~60_combout\,
	datab => \Mu0|Mux15~53_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux15~58_combout\,
	combout => \Mu0|Mux15~61_combout\);

-- Location: LCCOMB_X18_Y22_N2
\M00|Decoder0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Decoder0~0_combout\ = (\addr[3]~input_o\ & (!\addr[0]~input_o\ & (!\addr[2]~input_o\ & !\addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[1]~input_o\,
	combout => \M00|Decoder0~0_combout\);

-- Location: LCCOMB_X26_Y17_N28
\M40|Mem[24][0]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[24][0]~17_combout\ = (\M00|Decoder0~0_combout\ & (\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~0_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[24][0]~17_combout\);

-- Location: FF_X22_Y25_N25
\M40|Mem[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[24][0]~q\);

-- Location: LCCOMB_X13_Y20_N26
\M00|Decoder0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Decoder0~10_combout\ = (!\addr[0]~input_o\ & (!\addr[2]~input_o\ & (!\addr[1]~input_o\ & !\addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \addr[1]~input_o\,
	datad => \addr[3]~input_o\,
	combout => \M00|Decoder0~10_combout\);

-- Location: LCCOMB_X26_Y24_N22
\M40|Mem[16][0]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[16][0]~18_combout\ = (\M00|Decoder0~10_combout\ & (\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~10_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[16][0]~18_combout\);

-- Location: FF_X21_Y25_N19
\M40|Mem[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[16][0]~q\);

-- Location: LCCOMB_X21_Y25_N18
\Mu0|Mux15~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~62_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M40|Mem[24][0]~q\)) # (!\addr[3]~input_o\ & ((\M40|Mem[16][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M40|Mem[24][0]~q\,
	datac => \M40|Mem[16][0]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux15~62_combout\);

-- Location: LCCOMB_X18_Y22_N28
\M00|Decoder0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Decoder0~12_combout\ = (\addr[3]~input_o\ & (!\addr[0]~input_o\ & (\addr[2]~input_o\ & !\addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[1]~input_o\,
	combout => \M00|Decoder0~12_combout\);

-- Location: LCCOMB_X25_Y17_N24
\M40|Mem[28][0]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[28][0]~19_combout\ = (!\D0|Dout[4]~2_combout\ & (\M00|Decoder0~12_combout\ & \addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D0|Dout[4]~2_combout\,
	datac => \M00|Decoder0~12_combout\,
	datad => \addr[4]~input_o\,
	combout => \M40|Mem[28][0]~19_combout\);

-- Location: FF_X22_Y25_N11
\M40|Mem[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[28][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[28][0]~q\);

-- Location: LCCOMB_X18_Y22_N22
\M00|Decoder0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Decoder0~6_combout\ = (!\addr[3]~input_o\ & (!\addr[0]~input_o\ & (\addr[2]~input_o\ & !\addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \addr[1]~input_o\,
	combout => \M00|Decoder0~6_combout\);

-- Location: LCCOMB_X27_Y24_N16
\M40|Mem[20][0]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[20][0]~16_combout\ = (\M00|Decoder0~6_combout\ & (\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~6_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[20][0]~16_combout\);

-- Location: FF_X21_Y25_N9
\M40|Mem[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[20][0]~q\);

-- Location: LCCOMB_X22_Y25_N10
\Mu0|Mux15~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~63_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux15~62_combout\ & (\M40|Mem[28][0]~q\)) # (!\Mu0|Mux15~62_combout\ & ((\M40|Mem[20][0]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux15~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux15~62_combout\,
	datac => \M40|Mem[28][0]~q\,
	datad => \M40|Mem[20][0]~q\,
	combout => \Mu0|Mux15~63_combout\);

-- Location: LCCOMB_X26_Y17_N24
\M40|Mem[8][0]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[8][0]~20_combout\ = (\M00|Decoder0~0_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~0_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[8][0]~20_combout\);

-- Location: FF_X27_Y22_N1
\M40|Mem[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[8][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[8][0]~q\);

-- Location: LCCOMB_X25_Y17_N4
\M40|Mem[12][0]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[12][0]~23_combout\ = (!\D0|Dout[4]~2_combout\ & (\M00|Decoder0~12_combout\ & !\addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D0|Dout[4]~2_combout\,
	datac => \M00|Decoder0~12_combout\,
	datad => \addr[4]~input_o\,
	combout => \M40|Mem[12][0]~23_combout\);

-- Location: FF_X27_Y22_N3
\M40|Mem[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[12][0]~q\);

-- Location: LCCOMB_X27_Y24_N18
\M40|Mem[4][0]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[4][0]~21_combout\ = (\M00|Decoder0~6_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~6_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[4][0]~21_combout\);

-- Location: FF_X28_Y22_N9
\M40|Mem[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[4][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[4][0]~q\);

-- Location: LCCOMB_X26_Y24_N8
\M40|Mem[0][0]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[0][0]~22_combout\ = (\M00|Decoder0~10_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~10_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[4]~2_combout\,
	combout => \M40|Mem[0][0]~22_combout\);

-- Location: FF_X28_Y22_N3
\M40|Mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M40|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[0][0]~q\);

-- Location: LCCOMB_X28_Y22_N2
\Mu0|Mux15~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~66_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M40|Mem[4][0]~q\)) # (!\addr[2]~input_o\ & ((\M40|Mem[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M40|Mem[4][0]~q\,
	datac => \M40|Mem[0][0]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux15~66_combout\);

-- Location: LCCOMB_X27_Y22_N2
\Mu0|Mux15~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~67_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux15~66_combout\ & ((\M40|Mem[12][0]~q\))) # (!\Mu0|Mux15~66_combout\ & (\M40|Mem[8][0]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux15~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M40|Mem[8][0]~q\,
	datac => \M40|Mem[12][0]~q\,
	datad => \Mu0|Mux15~66_combout\,
	combout => \Mu0|Mux15~67_combout\);

-- Location: LCCOMB_X26_Y17_N22
\M50|Mem[8][0]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[8][0]~16_combout\ = (\M00|Decoder0~0_combout\ & (!\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~0_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[8][0]~16_combout\);

-- Location: FF_X31_Y24_N25
\M50|Mem[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[8][0]~q\);

-- Location: LCCOMB_X25_Y17_N10
\M50|Mem[12][0]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[12][0]~19_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~12_combout\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~12_combout\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[12][0]~19_combout\);

-- Location: FF_X27_Y26_N9
\M50|Mem[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[12][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[12][0]~q\);

-- Location: LCCOMB_X28_Y23_N0
\M50|Mem[0][0]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[0][0]~18_combout\ = (\M00|Decoder0~10_combout\ & (!\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~10_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[0][0]~18_combout\);

-- Location: FF_X31_Y24_N27
\M50|Mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[0][0]~q\);

-- Location: LCCOMB_X32_Y21_N16
\M50|Mem[4][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[4][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M50|Mem[4][0]~feeder_combout\);

-- Location: LCCOMB_X27_Y26_N30
\M50|Mem[4][0]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[4][0]~17_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~6_combout\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~6_combout\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[4][0]~17_combout\);

-- Location: FF_X32_Y21_N17
\M50|Mem[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[4][0]~feeder_combout\,
	ena => \M50|Mem[4][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[4][0]~q\);

-- Location: LCCOMB_X31_Y24_N26
\Mu0|Mux15~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~64_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M50|Mem[4][0]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M50|Mem[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[0][0]~q\,
	datad => \M50|Mem[4][0]~q\,
	combout => \Mu0|Mux15~64_combout\);

-- Location: LCCOMB_X27_Y26_N8
\Mu0|Mux15~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~65_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux15~64_combout\ & ((\M50|Mem[12][0]~q\))) # (!\Mu0|Mux15~64_combout\ & (\M50|Mem[8][0]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux15~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M50|Mem[8][0]~q\,
	datac => \M50|Mem[12][0]~q\,
	datad => \Mu0|Mux15~64_combout\,
	combout => \Mu0|Mux15~65_combout\);

-- Location: LCCOMB_X27_Y26_N2
\Mu0|Mux15~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~68_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux15~65_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux15~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~67_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux15~65_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux15~68_combout\);

-- Location: LCCOMB_X26_Y24_N26
\M50|Mem[20][0]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[20][0]~20_combout\ = (\M00|Decoder0~6_combout\ & (\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~6_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[20][0]~20_combout\);

-- Location: FF_X26_Y26_N9
\M50|Mem[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[20][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[20][0]~q\);

-- Location: LCCOMB_X25_Y17_N14
\M50|Mem[28][0]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[28][0]~23_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~12_combout\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~12_combout\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[28][0]~23_combout\);

-- Location: FF_X26_Y26_N3
\M50|Mem[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[28][0]~q\);

-- Location: LCCOMB_X26_Y17_N26
\M50|Mem[24][0]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[24][0]~21_combout\ = (\M00|Decoder0~0_combout\ & (\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~0_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[24][0]~21_combout\);

-- Location: FF_X25_Y26_N9
\M50|Mem[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[24][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[24][0]~q\);

-- Location: LCCOMB_X28_Y23_N18
\M50|Mem[16][0]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[16][0]~22_combout\ = (\M00|Decoder0~10_combout\ & (\addr[4]~input_o\ & \D0|Dout[5]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~10_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[5]~3_combout\,
	combout => \M50|Mem[16][0]~22_combout\);

-- Location: FF_X25_Y26_N11
\M50|Mem[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M50|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[16][0]~q\);

-- Location: LCCOMB_X25_Y26_N10
\Mu0|Mux15~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~69_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M50|Mem[24][0]~q\)) # (!\addr[3]~input_o\ & ((\M50|Mem[16][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M50|Mem[24][0]~q\,
	datac => \M50|Mem[16][0]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux15~69_combout\);

-- Location: LCCOMB_X26_Y26_N2
\Mu0|Mux15~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~70_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux15~69_combout\ & ((\M50|Mem[28][0]~q\))) # (!\Mu0|Mux15~69_combout\ & (\M50|Mem[20][0]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux15~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M50|Mem[20][0]~q\,
	datac => \M50|Mem[28][0]~q\,
	datad => \Mu0|Mux15~69_combout\,
	combout => \Mu0|Mux15~70_combout\);

-- Location: LCCOMB_X27_Y26_N28
\Mu0|Mux15~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~71_combout\ = (\Mu0|Mux15~68_combout\ & (((\Mu0|Mux15~70_combout\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux15~68_combout\ & (\Mu0|Mux15~63_combout\ & (\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~63_combout\,
	datab => \Mu0|Mux15~68_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux15~70_combout\,
	combout => \Mu0|Mux15~71_combout\);

-- Location: LCCOMB_X23_Y19_N24
\Mu0|Mux15~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~72_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux15~61_combout\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((!\addr[1]~input_o\ & \Mu0|Mux15~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~61_combout\,
	datab => \addr[0]~input_o\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux15~71_combout\,
	combout => \Mu0|Mux15~72_combout\);

-- Location: LCCOMB_X23_Y19_N10
\Mu0|Mux15~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~83_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux15~72_combout\ & (\Mu0|Mux15~82_combout\)) # (!\Mu0|Mux15~72_combout\ & ((\Mu0|Mux15~51_combout\))))) # (!\addr[1]~input_o\ & (((\Mu0|Mux15~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~82_combout\,
	datab => \Mu0|Mux15~51_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux15~72_combout\,
	combout => \Mu0|Mux15~83_combout\);

-- Location: LCCOMB_X27_Y17_N10
\D0|Dout[6]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \D0|Dout[6]~1_combout\ = ((\addr[5]~input_o\) # ((!\en~input_o\) # (!\addr[7]~input_o\))) # (!\addr[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[6]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \addr[7]~input_o\,
	datad => \en~input_o\,
	combout => \D0|Dout[6]~1_combout\);

-- Location: LCCOMB_X27_Y19_N2
\M60|Mem[26][0]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[26][0]~7_combout\ = (\M00|Decoder0~2_combout\ & (\addr[4]~input_o\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~2_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[26][0]~7_combout\);

-- Location: FF_X25_Y19_N3
\M60|Mem[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[26][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[26][0]~q\);

-- Location: LCCOMB_X22_Y18_N22
\M60|Mem[27][0]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[27][0]~6_combout\ = (\M00|Decoder0~3_combout\ & (\addr[4]~input_o\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~3_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[27][0]~6_combout\);

-- Location: FF_X25_Y19_N17
\M60|Mem[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[27][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[27][0]~q\);

-- Location: LCCOMB_X25_Y19_N2
\Mu0|Mux15~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~7_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M60|Mem[27][0]~q\))) # (!\addr[0]~input_o\ & (\M60|Mem[26][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[26][0]~q\,
	datad => \M60|Mem[27][0]~q\,
	combout => \Mu0|Mux15~7_combout\);

-- Location: LCCOMB_X27_Y17_N8
\D0|Dout[7]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \D0|Dout[7]~0_combout\ = (\addr[6]~input_o\ & (\addr[5]~input_o\ & (\addr[7]~input_o\ & \en~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[6]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \addr[7]~input_o\,
	datad => \en~input_o\,
	combout => \D0|Dout[7]~0_combout\);

-- Location: LCCOMB_X25_Y25_N26
\M70|Mem[27][0]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[27][0]~7_combout\ = (\M00|Decoder0~3_combout\ & (\D0|Dout[7]~0_combout\ & \addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~3_combout\,
	datac => \D0|Dout[7]~0_combout\,
	datad => \addr[4]~input_o\,
	combout => \M70|Mem[27][0]~7_combout\);

-- Location: FF_X24_Y19_N3
\M70|Mem[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[27][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[27][0]~q\);

-- Location: LCCOMB_X24_Y19_N0
\M70|Mem[26][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[26][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M70|Mem[26][0]~feeder_combout\);

-- Location: LCCOMB_X25_Y25_N16
\M70|Mem[26][0]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[26][0]~6_combout\ = (\M00|Decoder0~2_combout\ & (\D0|Dout[7]~0_combout\ & \addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~2_combout\,
	datac => \D0|Dout[7]~0_combout\,
	datad => \addr[4]~input_o\,
	combout => \M70|Mem[26][0]~6_combout\);

-- Location: FF_X24_Y19_N1
\M70|Mem[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[26][0]~feeder_combout\,
	ena => \M70|Mem[26][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[26][0]~q\);

-- Location: LCCOMB_X24_Y19_N2
\Mu0|Mux15~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~8_combout\ = (\Mu0|Mux15~7_combout\ & (((\M70|Mem[27][0]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux15~7_combout\ & (\addr[5]~input_o\ & ((\M70|Mem[26][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~7_combout\,
	datab => \addr[5]~input_o\,
	datac => \M70|Mem[27][0]~q\,
	datad => \M70|Mem[26][0]~q\,
	combout => \Mu0|Mux15~8_combout\);

-- Location: LCCOMB_X26_Y17_N20
\M70|Mem[24][0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[24][0]~0_combout\ = (\M00|Decoder0~0_combout\ & (\addr[4]~input_o\ & \D0|Dout[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~0_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[7]~0_combout\,
	combout => \M70|Mem[24][0]~0_combout\);

-- Location: FF_X23_Y23_N17
\M70|Mem[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[24][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[24][0]~q\);

-- Location: LCCOMB_X27_Y19_N4
\M60|Mem[25][0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[25][0]~0_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~1_combout\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~1_combout\,
	datad => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[25][0]~0_combout\);

-- Location: FF_X25_Y23_N25
\M60|Mem[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[25][0]~q\);

-- Location: LCCOMB_X26_Y17_N14
\M60|Mem[24][0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[24][0]~1_combout\ = (!\D0|Dout[6]~1_combout\ & (\M00|Decoder0~0_combout\ & \addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D0|Dout[6]~1_combout\,
	datab => \M00|Decoder0~0_combout\,
	datac => \addr[4]~input_o\,
	combout => \M60|Mem[24][0]~1_combout\);

-- Location: FF_X25_Y23_N3
\M60|Mem[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[24][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[24][0]~q\);

-- Location: LCCOMB_X25_Y23_N2
\Mu0|Mux15~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~0_combout\ = (\addr[0]~input_o\ & ((\M60|Mem[25][0]~q\) # ((\addr[5]~input_o\)))) # (!\addr[0]~input_o\ & (((\M60|Mem[24][0]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M60|Mem[25][0]~q\,
	datac => \M60|Mem[24][0]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux15~0_combout\);

-- Location: LCCOMB_X25_Y25_N0
\M70|Mem[25][0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[25][0]~1_combout\ = (\M00|Decoder0~1_combout\ & (\D0|Dout[7]~0_combout\ & \addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~1_combout\,
	datac => \D0|Dout[7]~0_combout\,
	datad => \addr[4]~input_o\,
	combout => \M70|Mem[25][0]~1_combout\);

-- Location: FF_X24_Y23_N9
\M70|Mem[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[25][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[25][0]~q\);

-- Location: LCCOMB_X24_Y23_N8
\Mu0|Mux15~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~1_combout\ = (\Mu0|Mux15~0_combout\ & (((\M70|Mem[25][0]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux15~0_combout\ & (\M70|Mem[24][0]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[24][0]~q\,
	datab => \Mu0|Mux15~0_combout\,
	datac => \M70|Mem[25][0]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux15~1_combout\);

-- Location: LCCOMB_X22_Y18_N12
\M60|Mem[11][0]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[11][0]~2_combout\ = (\M00|Decoder0~3_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~3_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[11][0]~2_combout\);

-- Location: FF_X28_Y20_N9
\M60|Mem[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[11][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[11][0]~q\);

-- Location: LCCOMB_X27_Y19_N30
\M60|Mem[10][0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[10][0]~3_combout\ = (\M00|Decoder0~2_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~2_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[10][0]~3_combout\);

-- Location: FF_X28_Y20_N19
\M60|Mem[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[10][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[10][0]~q\);

-- Location: LCCOMB_X28_Y20_N18
\Mu0|Mux15~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~2_combout\ = (\addr[0]~input_o\ & ((\M60|Mem[11][0]~q\) # ((\addr[5]~input_o\)))) # (!\addr[0]~input_o\ & (((\M60|Mem[10][0]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M60|Mem[11][0]~q\,
	datac => \M60|Mem[10][0]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux15~2_combout\);

-- Location: LCCOMB_X25_Y25_N28
\M70|Mem[11][0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[11][0]~3_combout\ = (\M00|Decoder0~3_combout\ & (\D0|Dout[7]~0_combout\ & !\addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~3_combout\,
	datac => \D0|Dout[7]~0_combout\,
	datad => \addr[4]~input_o\,
	combout => \M70|Mem[11][0]~3_combout\);

-- Location: FF_X30_Y18_N27
\M70|Mem[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[11][0]~q\);

-- Location: LCCOMB_X25_Y25_N10
\M70|Mem[10][0]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[10][0]~2_combout\ = (\M00|Decoder0~2_combout\ & (\D0|Dout[7]~0_combout\ & !\addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~2_combout\,
	datac => \D0|Dout[7]~0_combout\,
	datad => \addr[4]~input_o\,
	combout => \M70|Mem[10][0]~2_combout\);

-- Location: FF_X30_Y18_N1
\M70|Mem[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[10][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[10][0]~q\);

-- Location: LCCOMB_X30_Y18_N26
\Mu0|Mux15~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~3_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux15~2_combout\ & (\M70|Mem[11][0]~q\)) # (!\Mu0|Mux15~2_combout\ & ((\M70|Mem[10][0]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux15~2_combout\,
	datac => \M70|Mem[11][0]~q\,
	datad => \M70|Mem[10][0]~q\,
	combout => \Mu0|Mux15~3_combout\);

-- Location: LCCOMB_X26_Y17_N2
\M60|Mem[8][0]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[8][0]~5_combout\ = (!\D0|Dout[6]~1_combout\ & (\M00|Decoder0~0_combout\ & !\addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D0|Dout[6]~1_combout\,
	datab => \M00|Decoder0~0_combout\,
	datac => \addr[4]~input_o\,
	combout => \M60|Mem[8][0]~5_combout\);

-- Location: FF_X30_Y19_N3
\M60|Mem[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[8][0]~q\);

-- Location: LCCOMB_X27_Y19_N8
\M60|Mem[9][0]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[9][0]~4_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~1_combout\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~1_combout\,
	datad => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[9][0]~4_combout\);

-- Location: FF_X30_Y19_N25
\M60|Mem[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[9][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[9][0]~q\);

-- Location: LCCOMB_X30_Y19_N2
\Mu0|Mux15~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~4_combout\ = (\addr[0]~input_o\ & ((\addr[5]~input_o\) # ((\M60|Mem[9][0]~q\)))) # (!\addr[0]~input_o\ & (!\addr[5]~input_o\ & (\M60|Mem[8][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M60|Mem[8][0]~q\,
	datad => \M60|Mem[9][0]~q\,
	combout => \Mu0|Mux15~4_combout\);

-- Location: LCCOMB_X25_Y25_N22
\M70|Mem[9][0]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[9][0]~5_combout\ = (\M00|Decoder0~1_combout\ & (\D0|Dout[7]~0_combout\ & !\addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~1_combout\,
	datac => \D0|Dout[7]~0_combout\,
	datad => \addr[4]~input_o\,
	combout => \M70|Mem[9][0]~5_combout\);

-- Location: FF_X31_Y19_N3
\M70|Mem[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[9][0]~q\);

-- Location: LCCOMB_X26_Y17_N16
\M70|Mem[8][0]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[8][0]~4_combout\ = (\M00|Decoder0~0_combout\ & (!\addr[4]~input_o\ & \D0|Dout[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~0_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[7]~0_combout\,
	combout => \M70|Mem[8][0]~4_combout\);

-- Location: FF_X31_Y19_N1
\M70|Mem[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[8][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[8][0]~q\);

-- Location: LCCOMB_X31_Y19_N2
\Mu0|Mux15~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~5_combout\ = (\Mu0|Mux15~4_combout\ & (((\M70|Mem[9][0]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux15~4_combout\ & (\addr[5]~input_o\ & ((\M70|Mem[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~4_combout\,
	datab => \addr[5]~input_o\,
	datac => \M70|Mem[9][0]~q\,
	datad => \M70|Mem[8][0]~q\,
	combout => \Mu0|Mux15~5_combout\);

-- Location: LCCOMB_X23_Y19_N0
\Mu0|Mux15~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~6_combout\ = (\addr[4]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[1]~input_o\ & (\Mu0|Mux15~3_combout\)) # (!\addr[1]~input_o\ & ((\Mu0|Mux15~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~3_combout\,
	datab => \addr[4]~input_o\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux15~5_combout\,
	combout => \Mu0|Mux15~6_combout\);

-- Location: LCCOMB_X23_Y19_N26
\Mu0|Mux15~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~9_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux15~6_combout\ & (\Mu0|Mux15~8_combout\)) # (!\Mu0|Mux15~6_combout\ & ((\Mu0|Mux15~1_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~8_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux15~1_combout\,
	datad => \Mu0|Mux15~6_combout\,
	combout => \Mu0|Mux15~9_combout\);

-- Location: LCCOMB_X25_Y17_N22
\M70|Mem[14][0]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[14][0]~25_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~13_combout\ & \D0|Dout[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~13_combout\,
	datad => \D0|Dout[7]~0_combout\,
	combout => \M70|Mem[14][0]~25_combout\);

-- Location: FF_X22_Y21_N9
\M70|Mem[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[14][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[14][0]~q\);

-- Location: LCCOMB_X25_Y17_N16
\M70|Mem[12][0]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[12][0]~26_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~12_combout\ & \D0|Dout[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~12_combout\,
	datad => \D0|Dout[7]~0_combout\,
	combout => \M70|Mem[12][0]~26_combout\);

-- Location: FF_X23_Y21_N9
\M70|Mem[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[12][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[12][0]~q\);

-- Location: LCCOMB_X23_Y21_N8
\Mu0|Mux15~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~31_combout\ = (\addr[1]~input_o\ & ((\M70|Mem[14][0]~q\) # ((\addr[4]~input_o\)))) # (!\addr[1]~input_o\ & (((\M70|Mem[12][0]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[14][0]~q\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[12][0]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux15~31_combout\);

-- Location: LCCOMB_X25_Y17_N26
\M70|Mem[30][0]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[30][0]~27_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~13_combout\ & \D0|Dout[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~13_combout\,
	datad => \D0|Dout[7]~0_combout\,
	combout => \M70|Mem[30][0]~27_combout\);

-- Location: FF_X24_Y21_N27
\M70|Mem[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[30][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[30][0]~q\);

-- Location: LCCOMB_X24_Y21_N0
\M70|Mem[28][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[28][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M70|Mem[28][0]~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N12
\M70|Mem[28][0]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[28][0]~24_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~12_combout\ & \D0|Dout[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~12_combout\,
	datad => \D0|Dout[7]~0_combout\,
	combout => \M70|Mem[28][0]~24_combout\);

-- Location: FF_X24_Y21_N1
\M70|Mem[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[28][0]~feeder_combout\,
	ena => \M70|Mem[28][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[28][0]~q\);

-- Location: LCCOMB_X24_Y21_N26
\Mu0|Mux15~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~32_combout\ = (\Mu0|Mux15~31_combout\ & (((\M70|Mem[30][0]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux15~31_combout\ & (\addr[4]~input_o\ & ((\M70|Mem[28][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~31_combout\,
	datab => \addr[4]~input_o\,
	datac => \M70|Mem[30][0]~q\,
	datad => \M70|Mem[28][0]~q\,
	combout => \Mu0|Mux15~32_combout\);

-- Location: LCCOMB_X24_Y17_N8
\M70|Mem[29][0]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[29][0]~28_combout\ = (\M00|Decoder0~14_combout\ & (\addr[4]~input_o\ & \D0|Dout[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~14_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[7]~0_combout\,
	combout => \M70|Mem[29][0]~28_combout\);

-- Location: FF_X21_Y19_N9
\M70|Mem[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[29][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[29][0]~q\);

-- Location: LCCOMB_X25_Y25_N14
\M70|Mem[31][0]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[31][0]~31_combout\ = (\M00|Decoder0~15_combout\ & (\D0|Dout[7]~0_combout\ & \addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~15_combout\,
	datac => \D0|Dout[7]~0_combout\,
	datad => \addr[4]~input_o\,
	combout => \M70|Mem[31][0]~31_combout\);

-- Location: FF_X22_Y19_N25
\M70|Mem[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[31][0]~q\);

-- Location: LCCOMB_X24_Y17_N2
\M70|Mem[13][0]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[13][0]~30_combout\ = (\M00|Decoder0~14_combout\ & (!\addr[4]~input_o\ & \D0|Dout[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~14_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[7]~0_combout\,
	combout => \M70|Mem[13][0]~30_combout\);

-- Location: FF_X21_Y19_N19
\M70|Mem[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[13][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[13][0]~q\);

-- Location: LCCOMB_X25_Y25_N20
\M70|Mem[15][0]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[15][0]~29_combout\ = (\M00|Decoder0~15_combout\ & (\D0|Dout[7]~0_combout\ & !\addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~15_combout\,
	datac => \D0|Dout[7]~0_combout\,
	datad => \addr[4]~input_o\,
	combout => \M70|Mem[15][0]~29_combout\);

-- Location: FF_X21_Y22_N9
\M70|Mem[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[15][0]~q\);

-- Location: LCCOMB_X21_Y19_N18
\Mu0|Mux15~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~38_combout\ = (\addr[1]~input_o\ & ((\addr[4]~input_o\) # ((\M70|Mem[15][0]~q\)))) # (!\addr[1]~input_o\ & (!\addr[4]~input_o\ & (\M70|Mem[13][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M70|Mem[13][0]~q\,
	datad => \M70|Mem[15][0]~q\,
	combout => \Mu0|Mux15~38_combout\);

-- Location: LCCOMB_X22_Y19_N24
\Mu0|Mux15~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~39_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux15~38_combout\ & ((\M70|Mem[31][0]~q\))) # (!\Mu0|Mux15~38_combout\ & (\M70|Mem[29][0]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux15~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[29][0]~q\,
	datab => \addr[4]~input_o\,
	datac => \M70|Mem[31][0]~q\,
	datad => \Mu0|Mux15~38_combout\,
	combout => \Mu0|Mux15~39_combout\);

-- Location: LCCOMB_X23_Y17_N24
\M60|Mem[14][0]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[14][0]~29_combout\ = (!\addr[4]~input_o\ & (!\D0|Dout[6]~1_combout\ & \M00|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \D0|Dout[6]~1_combout\,
	datad => \M00|Decoder0~13_combout\,
	combout => \M60|Mem[14][0]~29_combout\);

-- Location: FF_X23_Y25_N9
\M60|Mem[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[14][0]~q\);

-- Location: LCCOMB_X25_Y17_N6
\M60|Mem[12][0]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[12][0]~30_combout\ = (\M00|Decoder0~12_combout\ & (!\D0|Dout[6]~1_combout\ & !\addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~12_combout\,
	datac => \D0|Dout[6]~1_combout\,
	datad => \addr[4]~input_o\,
	combout => \M60|Mem[12][0]~30_combout\);

-- Location: FF_X23_Y25_N3
\M60|Mem[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[12][0]~q\);

-- Location: LCCOMB_X23_Y25_N2
\Mu0|Mux15~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~35_combout\ = (\addr[1]~input_o\ & ((\M60|Mem[14][0]~q\) # ((\addr[4]~input_o\)))) # (!\addr[1]~input_o\ & (((\M60|Mem[12][0]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M60|Mem[14][0]~q\,
	datac => \M60|Mem[12][0]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux15~35_combout\);

-- Location: LCCOMB_X23_Y17_N10
\M60|Mem[30][0]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[30][0]~31_combout\ = (\addr[4]~input_o\ & (!\D0|Dout[6]~1_combout\ & \M00|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \D0|Dout[6]~1_combout\,
	datad => \M00|Decoder0~13_combout\,
	combout => \M60|Mem[30][0]~31_combout\);

-- Location: FF_X24_Y25_N11
\M60|Mem[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[30][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[30][0]~q\);

-- Location: LCCOMB_X25_Y17_N28
\M60|Mem[28][0]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[28][0]~28_combout\ = (\M00|Decoder0~12_combout\ & (!\D0|Dout[6]~1_combout\ & \addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~12_combout\,
	datac => \D0|Dout[6]~1_combout\,
	datad => \addr[4]~input_o\,
	combout => \M60|Mem[28][0]~28_combout\);

-- Location: FF_X24_Y25_N1
\M60|Mem[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[28][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[28][0]~q\);

-- Location: LCCOMB_X24_Y25_N10
\Mu0|Mux15~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~36_combout\ = (\Mu0|Mux15~35_combout\ & (((\M60|Mem[30][0]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux15~35_combout\ & (\addr[4]~input_o\ & ((\M60|Mem[28][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~35_combout\,
	datab => \addr[4]~input_o\,
	datac => \M60|Mem[30][0]~q\,
	datad => \M60|Mem[28][0]~q\,
	combout => \Mu0|Mux15~36_combout\);

-- Location: LCCOMB_X21_Y23_N8
\M60|Mem[15][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[15][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M60|Mem[15][0]~feeder_combout\);

-- Location: LCCOMB_X27_Y19_N20
\M60|Mem[15][0]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[15][0]~25_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~15_combout\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~15_combout\,
	datad => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[15][0]~25_combout\);

-- Location: FF_X21_Y23_N9
\M60|Mem[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[15][0]~feeder_combout\,
	ena => \M60|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[15][0]~q\);

-- Location: LCCOMB_X24_Y17_N22
\M60|Mem[13][0]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[13][0]~26_combout\ = (!\D0|Dout[6]~1_combout\ & (!\addr[4]~input_o\ & \M00|Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D0|Dout[6]~1_combout\,
	datac => \addr[4]~input_o\,
	datad => \M00|Decoder0~14_combout\,
	combout => \M60|Mem[13][0]~26_combout\);

-- Location: FF_X27_Y19_N25
\M60|Mem[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[13][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[13][0]~q\);

-- Location: LCCOMB_X27_Y19_N24
\Mu0|Mux15~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~33_combout\ = (\addr[1]~input_o\ & ((\M60|Mem[15][0]~q\) # ((\addr[4]~input_o\)))) # (!\addr[1]~input_o\ & (((\M60|Mem[13][0]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[15][0]~q\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[13][0]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux15~33_combout\);

-- Location: LCCOMB_X27_Y19_N14
\M60|Mem[31][0]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[31][0]~27_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~15_combout\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~15_combout\,
	datad => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[31][0]~27_combout\);

-- Location: FF_X27_Y19_N11
\M60|Mem[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[31][0]~q\);

-- Location: LCCOMB_X24_Y17_N4
\M60|Mem[29][0]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[29][0]~24_combout\ = (!\D0|Dout[6]~1_combout\ & (\addr[4]~input_o\ & \M00|Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D0|Dout[6]~1_combout\,
	datac => \addr[4]~input_o\,
	datad => \M00|Decoder0~14_combout\,
	combout => \M60|Mem[29][0]~24_combout\);

-- Location: FF_X24_Y22_N17
\M60|Mem[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[29][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[29][0]~q\);

-- Location: LCCOMB_X27_Y19_N10
\Mu0|Mux15~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~34_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux15~33_combout\ & (\M60|Mem[31][0]~q\)) # (!\Mu0|Mux15~33_combout\ & ((\M60|Mem[29][0]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux15~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux15~33_combout\,
	datac => \M60|Mem[31][0]~q\,
	datad => \M60|Mem[29][0]~q\,
	combout => \Mu0|Mux15~34_combout\);

-- Location: LCCOMB_X23_Y19_N2
\Mu0|Mux15~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~37_combout\ = (\addr[0]~input_o\ & (((\addr[5]~input_o\) # (\Mu0|Mux15~34_combout\)))) # (!\addr[0]~input_o\ & (\Mu0|Mux15~36_combout\ & (!\addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~36_combout\,
	datab => \addr[0]~input_o\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux15~34_combout\,
	combout => \Mu0|Mux15~37_combout\);

-- Location: LCCOMB_X23_Y19_N28
\Mu0|Mux15~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~40_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux15~37_combout\ & ((\Mu0|Mux15~39_combout\))) # (!\Mu0|Mux15~37_combout\ & (\Mu0|Mux15~32_combout\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux15~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~32_combout\,
	datab => \Mu0|Mux15~39_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux15~37_combout\,
	combout => \Mu0|Mux15~40_combout\);

-- Location: LCCOMB_X27_Y19_N12
\M60|Mem[17][0]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[17][0]~16_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~8_combout\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~8_combout\,
	datad => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[17][0]~16_combout\);

-- Location: FF_X30_Y11_N25
\M60|Mem[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[17][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[17][0]~q\);

-- Location: LCCOMB_X28_Y16_N20
\M60|Mem[19][0]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[19][0]~19_combout\ = (\M00|Decoder0~11_combout\ & (\addr[4]~input_o\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~11_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[19][0]~19_combout\);

-- Location: FF_X29_Y11_N19
\M60|Mem[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[19][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[19][0]~q\);

-- Location: LCCOMB_X26_Y24_N14
\M60|Mem[16][0]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[16][0]~18_combout\ = (\M00|Decoder0~10_combout\ & (!\D0|Dout[6]~1_combout\ & \addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~10_combout\,
	datab => \D0|Dout[6]~1_combout\,
	datac => \addr[4]~input_o\,
	combout => \M60|Mem[16][0]~18_combout\);

-- Location: FF_X30_Y11_N3
\M60|Mem[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[16][0]~q\);

-- Location: LCCOMB_X29_Y11_N8
\M60|Mem[18][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[18][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M60|Mem[18][0]~feeder_combout\);

-- Location: LCCOMB_X27_Y19_N6
\M60|Mem[18][0]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[18][0]~17_combout\ = (\M00|Decoder0~9_combout\ & (\addr[4]~input_o\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~9_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[18][0]~17_combout\);

-- Location: FF_X29_Y11_N9
\M60|Mem[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[18][0]~feeder_combout\,
	ena => \M60|Mem[18][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[18][0]~q\);

-- Location: LCCOMB_X30_Y11_N2
\Mu0|Mux15~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~20_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M60|Mem[18][0]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M60|Mem[16][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[16][0]~q\,
	datad => \M60|Mem[18][0]~q\,
	combout => \Mu0|Mux15~20_combout\);

-- Location: LCCOMB_X29_Y11_N18
\Mu0|Mux15~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~21_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux15~20_combout\ & ((\M60|Mem[19][0]~q\))) # (!\Mu0|Mux15~20_combout\ & (\M60|Mem[17][0]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux15~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[17][0]~q\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[19][0]~q\,
	datad => \Mu0|Mux15~20_combout\,
	combout => \Mu0|Mux15~21_combout\);

-- Location: LCCOMB_X23_Y12_N8
\M70|Mem[18][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[18][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M70|Mem[18][0]~feeder_combout\);

-- Location: LCCOMB_X25_Y25_N18
\M70|Mem[18][0]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[18][0]~20_combout\ = (\M00|Decoder0~9_combout\ & (\D0|Dout[7]~0_combout\ & \addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~9_combout\,
	datac => \D0|Dout[7]~0_combout\,
	datad => \addr[4]~input_o\,
	combout => \M70|Mem[18][0]~20_combout\);

-- Location: FF_X23_Y12_N9
\M70|Mem[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[18][0]~feeder_combout\,
	ena => \M70|Mem[18][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[18][0]~q\);

-- Location: LCCOMB_X28_Y16_N26
\M70|Mem[19][0]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[19][0]~23_combout\ = (\M00|Decoder0~11_combout\ & (\addr[4]~input_o\ & \D0|Dout[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~11_combout\,
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[7]~0_combout\,
	combout => \M70|Mem[19][0]~23_combout\);

-- Location: FF_X24_Y16_N17
\M70|Mem[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[19][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[19][0]~q\);

-- Location: LCCOMB_X26_Y24_N20
\M70|Mem[16][0]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[16][0]~22_combout\ = (\M00|Decoder0~10_combout\ & (\addr[4]~input_o\ & \D0|Dout[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~10_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[7]~0_combout\,
	combout => \M70|Mem[16][0]~22_combout\);

-- Location: FF_X25_Y16_N27
\M70|Mem[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[16][0]~q\);

-- Location: LCCOMB_X25_Y16_N22
\M70|Mem[17][0]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[17][0]~21_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~8_combout\ & \D0|Dout[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~8_combout\,
	datad => \D0|Dout[7]~0_combout\,
	combout => \M70|Mem[17][0]~21_combout\);

-- Location: FF_X25_Y16_N1
\M70|Mem[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[17][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[17][0]~q\);

-- Location: LCCOMB_X25_Y16_N26
\Mu0|Mux15~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~27_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M70|Mem[17][0]~q\))) # (!\addr[0]~input_o\ & (\M70|Mem[16][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[16][0]~q\,
	datad => \M70|Mem[17][0]~q\,
	combout => \Mu0|Mux15~27_combout\);

-- Location: LCCOMB_X24_Y16_N16
\Mu0|Mux15~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~28_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux15~27_combout\ & ((\M70|Mem[19][0]~q\))) # (!\Mu0|Mux15~27_combout\ & (\M70|Mem[18][0]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux15~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[18][0]~q\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[19][0]~q\,
	datad => \Mu0|Mux15~27_combout\,
	combout => \Mu0|Mux15~28_combout\);

-- Location: LCCOMB_X25_Y25_N30
\M70|Mem[2][0]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[2][0]~16_combout\ = (\M00|Decoder0~9_combout\ & (\D0|Dout[7]~0_combout\ & !\addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~9_combout\,
	datac => \D0|Dout[7]~0_combout\,
	datad => \addr[4]~input_o\,
	combout => \M70|Mem[2][0]~16_combout\);

-- Location: FF_X26_Y19_N9
\M70|Mem[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[2][0]~q\);

-- Location: LCCOMB_X28_Y16_N14
\M70|Mem[3][0]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[3][0]~19_combout\ = (\M00|Decoder0~11_combout\ & (!\addr[4]~input_o\ & \D0|Dout[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~11_combout\,
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[7]~0_combout\,
	combout => \M70|Mem[3][0]~19_combout\);

-- Location: FF_X26_Y19_N3
\M70|Mem[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[3][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[3][0]~q\);

-- Location: LCCOMB_X26_Y24_N16
\M70|Mem[0][0]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[0][0]~18_combout\ = (\M00|Decoder0~10_combout\ & (!\addr[4]~input_o\ & \D0|Dout[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~10_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[7]~0_combout\,
	combout => \M70|Mem[0][0]~18_combout\);

-- Location: FF_X28_Y18_N1
\M70|Mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[0][0]~q\);

-- Location: LCCOMB_X25_Y25_N24
\M70|Mem[1][0]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[1][0]~17_combout\ = (\M00|Decoder0~8_combout\ & (\D0|Dout[7]~0_combout\ & !\addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~8_combout\,
	datac => \D0|Dout[7]~0_combout\,
	datad => \addr[4]~input_o\,
	combout => \M70|Mem[1][0]~17_combout\);

-- Location: FF_X29_Y17_N1
\M70|Mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[1][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[1][0]~q\);

-- Location: LCCOMB_X28_Y18_N0
\Mu0|Mux15~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~22_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M70|Mem[1][0]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M70|Mem[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[0][0]~q\,
	datad => \M70|Mem[1][0]~q\,
	combout => \Mu0|Mux15~22_combout\);

-- Location: LCCOMB_X26_Y19_N2
\Mu0|Mux15~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~23_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux15~22_combout\ & ((\M70|Mem[3][0]~q\))) # (!\Mu0|Mux15~22_combout\ & (\M70|Mem[2][0]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux15~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M70|Mem[2][0]~q\,
	datac => \M70|Mem[3][0]~q\,
	datad => \Mu0|Mux15~22_combout\,
	combout => \Mu0|Mux15~23_combout\);

-- Location: LCCOMB_X27_Y19_N16
\M60|Mem[1][0]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[1][0]~20_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~8_combout\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~8_combout\,
	datad => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[1][0]~20_combout\);

-- Location: FF_X27_Y11_N1
\M60|Mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[1][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[1][0]~q\);

-- Location: LCCOMB_X28_Y16_N24
\M60|Mem[3][0]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[3][0]~23_combout\ = (\M00|Decoder0~11_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~11_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[3][0]~23_combout\);

-- Location: FF_X27_Y11_N27
\M60|Mem[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[3][0]~q\);

-- Location: LCCOMB_X27_Y19_N18
\M60|Mem[2][0]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[2][0]~21_combout\ = (\M00|Decoder0~9_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~9_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[2][0]~21_combout\);

-- Location: FF_X26_Y11_N9
\M60|Mem[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[2][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[2][0]~q\);

-- Location: LCCOMB_X26_Y24_N18
\M60|Mem[0][0]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[0][0]~22_combout\ = (\M00|Decoder0~10_combout\ & (!\D0|Dout[6]~1_combout\ & !\addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~10_combout\,
	datab => \D0|Dout[6]~1_combout\,
	datac => \addr[4]~input_o\,
	combout => \M60|Mem[0][0]~22_combout\);

-- Location: FF_X26_Y11_N3
\M60|Mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[0][0]~q\);

-- Location: LCCOMB_X26_Y11_N2
\Mu0|Mux15~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~24_combout\ = (\addr[1]~input_o\ & ((\M60|Mem[2][0]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M60|Mem[0][0]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M60|Mem[2][0]~q\,
	datac => \M60|Mem[0][0]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux15~24_combout\);

-- Location: LCCOMB_X27_Y11_N26
\Mu0|Mux15~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~25_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux15~24_combout\ & ((\M60|Mem[3][0]~q\))) # (!\Mu0|Mux15~24_combout\ & (\M60|Mem[1][0]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux15~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M60|Mem[1][0]~q\,
	datac => \M60|Mem[3][0]~q\,
	datad => \Mu0|Mux15~24_combout\,
	combout => \Mu0|Mux15~25_combout\);

-- Location: LCCOMB_X23_Y19_N12
\Mu0|Mux15~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~26_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\Mu0|Mux15~23_combout\)) # (!\addr[5]~input_o\ & ((\Mu0|Mux15~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~23_combout\,
	datab => \addr[4]~input_o\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux15~25_combout\,
	combout => \Mu0|Mux15~26_combout\);

-- Location: LCCOMB_X23_Y19_N30
\Mu0|Mux15~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~29_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux15~26_combout\ & ((\Mu0|Mux15~28_combout\))) # (!\Mu0|Mux15~26_combout\ & (\Mu0|Mux15~21_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux15~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~21_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux15~28_combout\,
	datad => \Mu0|Mux15~26_combout\,
	combout => \Mu0|Mux15~29_combout\);

-- Location: LCCOMB_X25_Y25_N4
\M70|Mem[20][0]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[20][0]~14_combout\ = (\M00|Decoder0~6_combout\ & (\D0|Dout[7]~0_combout\ & \addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~6_combout\,
	datac => \D0|Dout[7]~0_combout\,
	datad => \addr[4]~input_o\,
	combout => \M70|Mem[20][0]~14_combout\);

-- Location: FF_X27_Y27_N3
\M70|Mem[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[20][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[20][0]~q\);

-- Location: LCCOMB_X25_Y25_N2
\M70|Mem[21][0]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[21][0]~13_combout\ = (\M00|Decoder0~4_combout\ & (\D0|Dout[7]~0_combout\ & \addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~4_combout\,
	datac => \D0|Dout[7]~0_combout\,
	datad => \addr[4]~input_o\,
	combout => \M70|Mem[21][0]~13_combout\);

-- Location: FF_X26_Y27_N9
\M70|Mem[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[21][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[21][0]~q\);

-- Location: LCCOMB_X27_Y27_N2
\Mu0|Mux15~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~17_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M70|Mem[21][0]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M70|Mem[20][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[20][0]~q\,
	datad => \M70|Mem[21][0]~q\,
	combout => \Mu0|Mux15~17_combout\);

-- Location: LCCOMB_X26_Y24_N28
\M70|Mem[23][0]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[23][0]~15_combout\ = (\M00|Decoder0~7_combout\ & (\addr[4]~input_o\ & \D0|Dout[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~7_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[7]~0_combout\,
	combout => \M70|Mem[23][0]~15_combout\);

-- Location: FF_X26_Y27_N3
\M70|Mem[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[23][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[23][0]~q\);

-- Location: LCCOMB_X25_Y25_N8
\M70|Mem[22][0]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[22][0]~12_combout\ = (\M00|Decoder0~5_combout\ & (\D0|Dout[7]~0_combout\ & \addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~5_combout\,
	datac => \D0|Dout[7]~0_combout\,
	datad => \addr[4]~input_o\,
	combout => \M70|Mem[22][0]~12_combout\);

-- Location: FF_X27_Y27_N25
\M70|Mem[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[22][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[22][0]~q\);

-- Location: LCCOMB_X26_Y27_N2
\Mu0|Mux15~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~18_combout\ = (\Mu0|Mux15~17_combout\ & (((\M70|Mem[23][0]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux15~17_combout\ & (\addr[1]~input_o\ & ((\M70|Mem[22][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~17_combout\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[23][0]~q\,
	datad => \M70|Mem[22][0]~q\,
	combout => \Mu0|Mux15~18_combout\);

-- Location: LCCOMB_X26_Y24_N0
\M60|Mem[4][0]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[4][0]~14_combout\ = (!\addr[4]~input_o\ & (!\D0|Dout[6]~1_combout\ & \M00|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \D0|Dout[6]~1_combout\,
	datac => \M00|Decoder0~6_combout\,
	combout => \M60|Mem[4][0]~14_combout\);

-- Location: FF_X32_Y16_N3
\M60|Mem[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[4][0]~q\);

-- Location: LCCOMB_X27_Y19_N26
\M60|Mem[6][0]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[6][0]~13_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~5_combout\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~5_combout\,
	datad => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[6][0]~13_combout\);

-- Location: FF_X31_Y16_N9
\M60|Mem[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[6][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[6][0]~q\);

-- Location: LCCOMB_X32_Y16_N2
\Mu0|Mux15~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~14_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M60|Mem[6][0]~q\))) # (!\addr[1]~input_o\ & (\M60|Mem[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[4][0]~q\,
	datad => \M60|Mem[6][0]~q\,
	combout => \Mu0|Mux15~14_combout\);

-- Location: LCCOMB_X26_Y24_N10
\M60|Mem[7][0]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[7][0]~15_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~7_combout\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Decoder0~7_combout\,
	datac => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[7][0]~15_combout\);

-- Location: FF_X31_Y16_N11
\M60|Mem[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[7][0]~q\);

-- Location: LCCOMB_X32_Y16_N24
\M60|Mem[5][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[5][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M60|Mem[5][0]~feeder_combout\);

-- Location: LCCOMB_X27_Y19_N0
\M60|Mem[5][0]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[5][0]~12_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~4_combout\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~4_combout\,
	datad => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[5][0]~12_combout\);

-- Location: FF_X32_Y16_N25
\M60|Mem[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[5][0]~feeder_combout\,
	ena => \M60|Mem[5][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[5][0]~q\);

-- Location: LCCOMB_X31_Y16_N10
\Mu0|Mux15~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~15_combout\ = (\Mu0|Mux15~14_combout\ & (((\M60|Mem[7][0]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux15~14_combout\ & (\addr[0]~input_o\ & ((\M60|Mem[5][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~14_combout\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[7][0]~q\,
	datad => \M60|Mem[5][0]~q\,
	combout => \Mu0|Mux15~15_combout\);

-- Location: LCCOMB_X18_Y25_N16
\M70|Mem[5][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[5][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M70|Mem[5][0]~feeder_combout\);

-- Location: LCCOMB_X25_Y25_N6
\M70|Mem[5][0]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[5][0]~9_combout\ = (\M00|Decoder0~4_combout\ & (\D0|Dout[7]~0_combout\ & !\addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~4_combout\,
	datac => \D0|Dout[7]~0_combout\,
	datad => \addr[4]~input_o\,
	combout => \M70|Mem[5][0]~9_combout\);

-- Location: FF_X18_Y25_N17
\M70|Mem[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[5][0]~feeder_combout\,
	ena => \M70|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[5][0]~q\);

-- Location: LCCOMB_X26_Y24_N12
\M70|Mem[4][0]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[4][0]~10_combout\ = (\M00|Decoder0~6_combout\ & (!\addr[4]~input_o\ & \D0|Dout[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~6_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[7]~0_combout\,
	combout => \M70|Mem[4][0]~10_combout\);

-- Location: FF_X16_Y25_N25
\M70|Mem[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[4][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[4][0]~q\);

-- Location: LCCOMB_X16_Y25_N24
\Mu0|Mux15~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~12_combout\ = (\addr[0]~input_o\ & ((\M70|Mem[5][0]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M70|Mem[4][0]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[5][0]~q\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[4][0]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux15~12_combout\);

-- Location: LCCOMB_X26_Y24_N30
\M70|Mem[7][0]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[7][0]~11_combout\ = (\M00|Decoder0~7_combout\ & (!\addr[4]~input_o\ & \D0|Dout[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~7_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[7]~0_combout\,
	combout => \M70|Mem[7][0]~11_combout\);

-- Location: FF_X19_Y25_N11
\M70|Mem[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[7][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[7][0]~q\);

-- Location: LCCOMB_X25_Y25_N12
\M70|Mem[6][0]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[6][0]~8_combout\ = (\M00|Decoder0~5_combout\ & (\D0|Dout[7]~0_combout\ & !\addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~5_combout\,
	datac => \D0|Dout[7]~0_combout\,
	datad => \addr[4]~input_o\,
	combout => \M70|Mem[6][0]~8_combout\);

-- Location: FF_X19_Y25_N1
\M70|Mem[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M70|Mem[6][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[6][0]~q\);

-- Location: LCCOMB_X19_Y25_N10
\Mu0|Mux15~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~13_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux15~12_combout\ & (\M70|Mem[7][0]~q\)) # (!\Mu0|Mux15~12_combout\ & ((\M70|Mem[6][0]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux15~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux15~12_combout\,
	datac => \M70|Mem[7][0]~q\,
	datad => \M70|Mem[6][0]~q\,
	combout => \Mu0|Mux15~13_combout\);

-- Location: LCCOMB_X23_Y19_N8
\Mu0|Mux15~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~16_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\Mu0|Mux15~13_combout\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\Mu0|Mux15~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux15~15_combout\,
	datad => \Mu0|Mux15~13_combout\,
	combout => \Mu0|Mux15~16_combout\);

-- Location: LCCOMB_X19_Y24_N24
\M60|Mem[22][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[22][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M60|Mem[22][0]~feeder_combout\);

-- Location: LCCOMB_X27_Y19_N22
\M60|Mem[22][0]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[22][0]~9_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~5_combout\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~5_combout\,
	datad => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[22][0]~9_combout\);

-- Location: FF_X19_Y24_N25
\M60|Mem[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[22][0]~feeder_combout\,
	ena => \M60|Mem[22][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[22][0]~q\);

-- Location: LCCOMB_X26_Y24_N24
\M60|Mem[20][0]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[20][0]~10_combout\ = (\addr[4]~input_o\ & (!\D0|Dout[6]~1_combout\ & \M00|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \D0|Dout[6]~1_combout\,
	datac => \M00|Decoder0~6_combout\,
	combout => \M60|Mem[20][0]~10_combout\);

-- Location: FF_X22_Y24_N1
\M60|Mem[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[20][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[20][0]~q\);

-- Location: LCCOMB_X22_Y24_N0
\Mu0|Mux15~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~10_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M60|Mem[22][0]~q\)) # (!\addr[1]~input_o\ & ((\M60|Mem[20][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M60|Mem[22][0]~q\,
	datac => \M60|Mem[20][0]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux15~10_combout\);

-- Location: LCCOMB_X27_Y19_N28
\M60|Mem[21][0]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[21][0]~8_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~4_combout\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~4_combout\,
	datad => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[21][0]~8_combout\);

-- Location: FF_X23_Y19_N5
\M60|Mem[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[21][0]~q\);

-- Location: LCCOMB_X26_Y24_N2
\M60|Mem[23][0]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[23][0]~11_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~7_combout\ & !\D0|Dout[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Decoder0~7_combout\,
	datac => \D0|Dout[6]~1_combout\,
	combout => \M60|Mem[23][0]~11_combout\);

-- Location: FF_X23_Y19_N7
\M60|Mem[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M60|Mem[23][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[23][0]~q\);

-- Location: LCCOMB_X23_Y19_N6
\Mu0|Mux15~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~11_combout\ = (\Mu0|Mux15~10_combout\ & (((\M60|Mem[23][0]~q\) # (!\addr[0]~input_o\)))) # (!\Mu0|Mux15~10_combout\ & (\M60|Mem[21][0]~q\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~10_combout\,
	datab => \M60|Mem[21][0]~q\,
	datac => \M60|Mem[23][0]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux15~11_combout\);

-- Location: LCCOMB_X23_Y19_N18
\Mu0|Mux15~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~19_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux15~16_combout\ & (\Mu0|Mux15~18_combout\)) # (!\Mu0|Mux15~16_combout\ & ((\Mu0|Mux15~11_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~18_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux15~16_combout\,
	datad => \Mu0|Mux15~11_combout\,
	combout => \Mu0|Mux15~19_combout\);

-- Location: LCCOMB_X23_Y19_N16
\Mu0|Mux15~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~30_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux15~19_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux15~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux15~29_combout\,
	datad => \Mu0|Mux15~19_combout\,
	combout => \Mu0|Mux15~30_combout\);

-- Location: LCCOMB_X23_Y19_N22
\Mu0|Mux15~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~41_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux15~30_combout\ & ((\Mu0|Mux15~40_combout\))) # (!\Mu0|Mux15~30_combout\ & (\Mu0|Mux15~9_combout\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux15~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~9_combout\,
	datab => \Mu0|Mux15~40_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux15~30_combout\,
	combout => \Mu0|Mux15~41_combout\);

-- Location: LCCOMB_X23_Y19_N20
\Mu0|Mux15~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~84_combout\ = (\addr[7]~input_o\ & ((\addr[6]~input_o\ & ((\Mu0|Mux15~41_combout\))) # (!\addr[6]~input_o\ & (\Mu0|Mux15~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~83_combout\,
	datab => \addr[6]~input_o\,
	datac => \Mu0|Mux15~41_combout\,
	datad => \addr[7]~input_o\,
	combout => \Mu0|Mux15~84_combout\);

-- Location: LCCOMB_X27_Y17_N2
\D0|Dout[3]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \D0|Dout[3]~5_combout\ = (\addr[6]~input_o\ & (\addr[5]~input_o\ & (!\addr[7]~input_o\ & \en~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[6]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \addr[7]~input_o\,
	datad => \en~input_o\,
	combout => \D0|Dout[3]~5_combout\);

-- Location: LCCOMB_X24_Y17_N20
\M30|Mem[13][0]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[13][0]~12_combout\ = (\D0|Dout[3]~5_combout\ & (!\addr[4]~input_o\ & \M00|Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D0|Dout[3]~5_combout\,
	datac => \addr[4]~input_o\,
	datad => \M00|Decoder0~14_combout\,
	combout => \M30|Mem[13][0]~12_combout\);

-- Location: FF_X28_Y14_N17
\M30|Mem[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[13][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[13][0]~q\);

-- Location: LCCOMB_X25_Y15_N14
\M30|Mem[15][0]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[15][0]~15_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~15_combout\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~15_combout\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[15][0]~15_combout\);

-- Location: FF_X27_Y14_N3
\M30|Mem[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[15][0]~q\);

-- Location: LCCOMB_X25_Y17_N8
\M30|Mem[12][0]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[12][0]~14_combout\ = (\M00|Decoder0~12_combout\ & (\D0|Dout[3]~5_combout\ & !\addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~12_combout\,
	datac => \D0|Dout[3]~5_combout\,
	datad => \addr[4]~input_o\,
	combout => \M30|Mem[12][0]~14_combout\);

-- Location: FF_X28_Y14_N27
\M30|Mem[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[12][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[12][0]~q\);

-- Location: LCCOMB_X23_Y17_N4
\M30|Mem[14][0]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[14][0]~13_combout\ = (!\addr[4]~input_o\ & (\D0|Dout[3]~5_combout\ & \M00|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \D0|Dout[3]~5_combout\,
	datad => \M00|Decoder0~13_combout\,
	combout => \M30|Mem[14][0]~13_combout\);

-- Location: FF_X27_Y14_N9
\M30|Mem[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[14][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[14][0]~q\);

-- Location: LCCOMB_X28_Y14_N26
\Mu0|Mux15~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~92_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M30|Mem[14][0]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M30|Mem[12][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[12][0]~q\,
	datad => \M30|Mem[14][0]~q\,
	combout => \Mu0|Mux15~92_combout\);

-- Location: LCCOMB_X27_Y14_N2
\Mu0|Mux15~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~93_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux15~92_combout\ & ((\M30|Mem[15][0]~q\))) # (!\Mu0|Mux15~92_combout\ & (\M30|Mem[13][0]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux15~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M30|Mem[13][0]~q\,
	datac => \M30|Mem[15][0]~q\,
	datad => \Mu0|Mux15~92_combout\,
	combout => \Mu0|Mux15~93_combout\);

-- Location: LCCOMB_X23_Y13_N8
\M30|Mem[10][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[10][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M30|Mem[10][0]~feeder_combout\);

-- Location: LCCOMB_X25_Y15_N16
\M30|Mem[10][0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[10][0]~0_combout\ = (\M00|Decoder0~2_combout\ & (!\addr[4]~input_o\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~2_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[10][0]~0_combout\);

-- Location: FF_X23_Y13_N9
\M30|Mem[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[10][0]~feeder_combout\,
	ena => \M30|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[10][0]~q\);

-- Location: LCCOMB_X25_Y15_N28
\M30|Mem[11][0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[11][0]~3_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~3_combout\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~3_combout\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[11][0]~3_combout\);

-- Location: FF_X24_Y13_N3
\M30|Mem[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[11][0]~q\);

-- Location: LCCOMB_X26_Y17_N12
\M30|Mem[8][0]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[8][0]~2_combout\ = (\M00|Decoder0~0_combout\ & (!\addr[4]~input_o\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~0_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[8][0]~2_combout\);

-- Location: FF_X23_Y13_N3
\M30|Mem[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[8][0]~q\);

-- Location: LCCOMB_X25_Y15_N18
\M30|Mem[9][0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[9][0]~1_combout\ = (\M00|Decoder0~1_combout\ & (!\addr[4]~input_o\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~1_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[9][0]~1_combout\);

-- Location: FF_X24_Y13_N25
\M30|Mem[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[9][0]~q\);

-- Location: LCCOMB_X23_Y13_N2
\Mu0|Mux15~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~85_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M30|Mem[9][0]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M30|Mem[8][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M30|Mem[8][0]~q\,
	datad => \M30|Mem[9][0]~q\,
	combout => \Mu0|Mux15~85_combout\);

-- Location: LCCOMB_X24_Y13_N2
\Mu0|Mux15~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~86_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux15~85_combout\ & ((\M30|Mem[11][0]~q\))) # (!\Mu0|Mux15~85_combout\ & (\M30|Mem[10][0]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux15~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[10][0]~q\,
	datab => \addr[1]~input_o\,
	datac => \M30|Mem[11][0]~q\,
	datad => \Mu0|Mux15~85_combout\,
	combout => \Mu0|Mux15~86_combout\);

-- Location: LCCOMB_X25_Y12_N24
\M30|Mem[2][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[2][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M30|Mem[2][0]~feeder_combout\);

-- Location: LCCOMB_X28_Y16_N10
\M30|Mem[2][0]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[2][0]~8_combout\ = (\M00|Decoder0~9_combout\ & (!\addr[4]~input_o\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~9_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[2][0]~8_combout\);

-- Location: FF_X25_Y12_N25
\M30|Mem[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[2][0]~feeder_combout\,
	ena => \M30|Mem[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[2][0]~q\);

-- Location: LCCOMB_X25_Y15_N20
\M30|Mem[0][0]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[0][0]~10_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~10_combout\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~10_combout\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[0][0]~10_combout\);

-- Location: FF_X25_Y12_N11
\M30|Mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[0][0]~q\);

-- Location: LCCOMB_X24_Y12_N8
\M30|Mem[1][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[1][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M30|Mem[1][0]~feeder_combout\);

-- Location: LCCOMB_X28_Y16_N28
\M30|Mem[1][0]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[1][0]~9_combout\ = (\M00|Decoder0~8_combout\ & (!\addr[4]~input_o\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~8_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[1][0]~9_combout\);

-- Location: FF_X24_Y12_N9
\M30|Mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[1][0]~feeder_combout\,
	ena => \M30|Mem[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[1][0]~q\);

-- Location: LCCOMB_X25_Y12_N10
\Mu0|Mux15~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~89_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M30|Mem[1][0]~q\))) # (!\addr[0]~input_o\ & (\M30|Mem[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[0][0]~q\,
	datad => \M30|Mem[1][0]~q\,
	combout => \Mu0|Mux15~89_combout\);

-- Location: LCCOMB_X28_Y16_N30
\M30|Mem[3][0]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[3][0]~11_combout\ = (\M00|Decoder0~11_combout\ & (!\addr[4]~input_o\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~11_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[3][0]~11_combout\);

-- Location: FF_X24_Y12_N27
\M30|Mem[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[3][0]~q\);

-- Location: LCCOMB_X24_Y12_N26
\Mu0|Mux15~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~90_combout\ = (\Mu0|Mux15~89_combout\ & (((\M30|Mem[3][0]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux15~89_combout\ & (\M30|Mem[2][0]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[2][0]~q\,
	datab => \Mu0|Mux15~89_combout\,
	datac => \M30|Mem[3][0]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux15~90_combout\);

-- Location: LCCOMB_X25_Y15_N2
\M30|Mem[4][0]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[4][0]~6_combout\ = (\M00|Decoder0~6_combout\ & (!\addr[4]~input_o\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~6_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[4][0]~6_combout\);

-- Location: FF_X17_Y21_N11
\M30|Mem[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[4][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[4][0]~q\);

-- Location: LCCOMB_X17_Y23_N0
\M30|Mem[6][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[6][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M30|Mem[6][0]~feeder_combout\);

-- Location: LCCOMB_X25_Y15_N8
\M30|Mem[6][0]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[6][0]~5_combout\ = (\M00|Decoder0~5_combout\ & (!\addr[4]~input_o\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~5_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[6][0]~5_combout\);

-- Location: FF_X17_Y23_N1
\M30|Mem[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[6][0]~feeder_combout\,
	ena => \M30|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[6][0]~q\);

-- Location: LCCOMB_X17_Y21_N10
\Mu0|Mux15~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~87_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M30|Mem[6][0]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M30|Mem[4][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[4][0]~q\,
	datad => \M30|Mem[6][0]~q\,
	combout => \Mu0|Mux15~87_combout\);

-- Location: LCCOMB_X28_Y16_N8
\M30|Mem[7][0]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[7][0]~7_combout\ = (\M00|Decoder0~7_combout\ & (!\addr[4]~input_o\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~7_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[7][0]~7_combout\);

-- Location: FF_X18_Y21_N9
\M30|Mem[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[7][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[7][0]~q\);

-- Location: LCCOMB_X25_Y15_N22
\M30|Mem[5][0]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[5][0]~4_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~4_combout\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~4_combout\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[5][0]~4_combout\);

-- Location: FF_X17_Y21_N9
\M30|Mem[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[5][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[5][0]~q\);

-- Location: LCCOMB_X18_Y21_N8
\Mu0|Mux15~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~88_combout\ = (\Mu0|Mux15~87_combout\ & (((\M30|Mem[7][0]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux15~87_combout\ & (\addr[0]~input_o\ & ((\M30|Mem[5][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~87_combout\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[7][0]~q\,
	datad => \M30|Mem[5][0]~q\,
	combout => \Mu0|Mux15~88_combout\);

-- Location: LCCOMB_X27_Y15_N16
\Mu0|Mux15~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~91_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux15~88_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux15~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux15~90_combout\,
	datad => \Mu0|Mux15~88_combout\,
	combout => \Mu0|Mux15~91_combout\);

-- Location: LCCOMB_X27_Y15_N10
\Mu0|Mux15~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~94_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux15~91_combout\ & (\Mu0|Mux15~93_combout\)) # (!\Mu0|Mux15~91_combout\ & ((\Mu0|Mux15~86_combout\))))) # (!\addr[3]~input_o\ & (((\Mu0|Mux15~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~93_combout\,
	datab => \Mu0|Mux15~86_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux15~91_combout\,
	combout => \Mu0|Mux15~94_combout\);

-- Location: LCCOMB_X26_Y16_N24
\Mu0|Mux14~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~1_combout\ = (\addr[5]~input_o\ & \addr[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datac => \addr[6]~input_o\,
	combout => \Mu0|Mux14~1_combout\);

-- Location: LCCOMB_X27_Y17_N28
\D0|Dout[0]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \D0|Dout[0]~6_combout\ = (\addr[6]~input_o\) # ((\addr[5]~input_o\) # ((\addr[7]~input_o\) # (!\en~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[6]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \addr[7]~input_o\,
	datad => \en~input_o\,
	combout => \D0|Dout[0]~6_combout\);

-- Location: LCCOMB_X17_Y22_N14
\M00|Mem[15][0]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[15][0]~31_combout\ = (!\addr[4]~input_o\ & (!\D0|Dout[0]~6_combout\ & \M00|Decoder0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[0]~6_combout\,
	datad => \M00|Decoder0~15_combout\,
	combout => \M00|Mem[15][0]~31_combout\);

-- Location: FF_X18_Y16_N27
\M00|Mem[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[15][0]~q\);

-- Location: LCCOMB_X17_Y22_N4
\M00|Mem[31][0]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[31][0]~30_combout\ = (\addr[4]~input_o\ & (!\D0|Dout[0]~6_combout\ & \M00|Decoder0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[0]~6_combout\,
	datad => \M00|Decoder0~15_combout\,
	combout => \M00|Mem[31][0]~30_combout\);

-- Location: FF_X17_Y15_N3
\M00|Mem[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[31][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[31][0]~q\);

-- Location: LCCOMB_X18_Y16_N26
\Mu0|Mux15~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~133_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M00|Mem[31][0]~q\))) # (!\addr[4]~input_o\ & (\M00|Mem[15][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[15][0]~q\,
	datad => \M00|Mem[31][0]~q\,
	combout => \Mu0|Mux15~133_combout\);

-- Location: LCCOMB_X27_Y17_N30
\D0|Dout[1]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \D0|Dout[1]~7_combout\ = (!\addr[6]~input_o\ & (\addr[5]~input_o\ & (!\addr[7]~input_o\ & \en~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[6]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \addr[7]~input_o\,
	datad => \en~input_o\,
	combout => \D0|Dout[1]~7_combout\);

-- Location: LCCOMB_X17_Y17_N20
\M10|Mem[15][0]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[15][0]~30_combout\ = (\M00|Decoder0~15_combout\ & (!\addr[4]~input_o\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~15_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[15][0]~30_combout\);

-- Location: FF_X22_Y17_N9
\M10|Mem[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[15][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[15][0]~q\);

-- Location: LCCOMB_X17_Y17_N22
\M10|Mem[31][0]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[31][0]~31_combout\ = (\M00|Decoder0~15_combout\ & (\addr[4]~input_o\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~15_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[31][0]~31_combout\);

-- Location: FF_X22_Y16_N9
\M10|Mem[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[31][0]~q\);

-- Location: LCCOMB_X22_Y16_N8
\Mu0|Mux15~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~134_combout\ = (\Mu0|Mux15~133_combout\ & (((\M10|Mem[31][0]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux15~133_combout\ & (\M10|Mem[15][0]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~133_combout\,
	datab => \M10|Mem[15][0]~q\,
	datac => \M10|Mem[31][0]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux15~134_combout\);

-- Location: LCCOMB_X18_Y14_N16
\M00|Mem[27][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[27][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M00|Mem[27][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N16
\M00|Mem[27][0]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[27][0]~26_combout\ = (\M00|Decoder0~3_combout\ & (\addr[4]~input_o\ & !\D0|Dout[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~3_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[0]~6_combout\,
	combout => \M00|Mem[27][0]~26_combout\);

-- Location: FF_X18_Y14_N17
\M00|Mem[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[27][0]~feeder_combout\,
	ena => \M00|Mem[27][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[27][0]~q\);

-- Location: LCCOMB_X22_Y18_N30
\M10|Mem[27][0]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[27][0]~27_combout\ = (\addr[4]~input_o\ & (\D0|Dout[1]~7_combout\ & \M00|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[1]~7_combout\,
	datad => \M00|Decoder0~3_combout\,
	combout => \M10|Mem[27][0]~27_combout\);

-- Location: FF_X22_Y14_N11
\M10|Mem[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[27][0]~q\);

-- Location: LCCOMB_X22_Y18_N26
\M10|Mem[11][0]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[11][0]~26_combout\ = (!\addr[4]~input_o\ & (\D0|Dout[1]~7_combout\ & \M00|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[1]~7_combout\,
	datad => \M00|Decoder0~3_combout\,
	combout => \M10|Mem[11][0]~26_combout\);

-- Location: FF_X21_Y13_N19
\M10|Mem[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[11][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[11][0]~q\);

-- Location: LCCOMB_X22_Y18_N20
\M00|Mem[11][0]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[11][0]~27_combout\ = (\M00|Decoder0~3_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~3_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[0]~6_combout\,
	combout => \M00|Mem[11][0]~27_combout\);

-- Location: FF_X23_Y14_N25
\M00|Mem[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[11][0]~q\);

-- Location: LCCOMB_X23_Y14_N24
\Mu0|Mux15~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~128_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\M10|Mem[11][0]~q\)) # (!\addr[5]~input_o\ & ((\M00|Mem[11][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M10|Mem[11][0]~q\,
	datac => \M00|Mem[11][0]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux15~128_combout\);

-- Location: LCCOMB_X22_Y14_N10
\Mu0|Mux15~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~129_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux15~128_combout\ & ((\M10|Mem[27][0]~q\))) # (!\Mu0|Mux15~128_combout\ & (\M00|Mem[27][0]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux15~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Mem[27][0]~q\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[27][0]~q\,
	datad => \Mu0|Mux15~128_combout\,
	combout => \Mu0|Mux15~129_combout\);

-- Location: LCCOMB_X22_Y18_N4
\M00|Mem[3][0]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[3][0]~29_combout\ = (!\D0|Dout[0]~6_combout\ & (!\addr[4]~input_o\ & \M00|Decoder0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D0|Dout[0]~6_combout\,
	datac => \addr[4]~input_o\,
	datad => \M00|Decoder0~11_combout\,
	combout => \M00|Mem[3][0]~29_combout\);

-- Location: FF_X13_Y18_N1
\M00|Mem[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[3][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[3][0]~q\);

-- Location: LCCOMB_X13_Y17_N16
\M10|Mem[3][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[3][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M10|Mem[3][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N18
\M10|Mem[3][0]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[3][0]~28_combout\ = (!\addr[4]~input_o\ & (\D0|Dout[1]~7_combout\ & \M00|Decoder0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[1]~7_combout\,
	datad => \M00|Decoder0~11_combout\,
	combout => \M10|Mem[3][0]~28_combout\);

-- Location: FF_X13_Y17_N17
\M10|Mem[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[3][0]~feeder_combout\,
	ena => \M10|Mem[3][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[3][0]~q\);

-- Location: LCCOMB_X13_Y18_N0
\Mu0|Mux15~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~130_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[3][0]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[3][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[3][0]~q\,
	datad => \M10|Mem[3][0]~q\,
	combout => \Mu0|Mux15~130_combout\);

-- Location: LCCOMB_X22_Y18_N6
\M10|Mem[19][0]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[19][0]~29_combout\ = (\addr[4]~input_o\ & (\D0|Dout[1]~7_combout\ & \M00|Decoder0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[1]~7_combout\,
	datad => \M00|Decoder0~11_combout\,
	combout => \M10|Mem[19][0]~29_combout\);

-- Location: FF_X16_Y16_N9
\M10|Mem[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[19][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[19][0]~q\);

-- Location: LCCOMB_X14_Y18_N18
\M00|Mem[19][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[19][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M00|Mem[19][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N8
\M00|Mem[19][0]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[19][0]~28_combout\ = (!\D0|Dout[0]~6_combout\ & (\addr[4]~input_o\ & \M00|Decoder0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D0|Dout[0]~6_combout\,
	datac => \addr[4]~input_o\,
	datad => \M00|Decoder0~11_combout\,
	combout => \M00|Mem[19][0]~28_combout\);

-- Location: FF_X14_Y18_N19
\M00|Mem[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[19][0]~feeder_combout\,
	ena => \M00|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[19][0]~q\);

-- Location: LCCOMB_X16_Y16_N8
\Mu0|Mux15~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~131_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux15~130_combout\ & (\M10|Mem[19][0]~q\)) # (!\Mu0|Mux15~130_combout\ & ((\M00|Mem[19][0]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux15~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux15~130_combout\,
	datac => \M10|Mem[19][0]~q\,
	datad => \M00|Mem[19][0]~q\,
	combout => \Mu0|Mux15~131_combout\);

-- Location: LCCOMB_X16_Y16_N26
\Mu0|Mux15~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~132_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux15~129_combout\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux15~131_combout\ & !\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~129_combout\,
	datab => \Mu0|Mux15~131_combout\,
	datac => \addr[3]~input_o\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux15~132_combout\);

-- Location: LCCOMB_X17_Y17_N16
\M10|Mem[7][0]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[7][0]~24_combout\ = (\M00|Decoder0~7_combout\ & (!\addr[4]~input_o\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~7_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[7][0]~24_combout\);

-- Location: FF_X14_Y17_N9
\M10|Mem[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[7][0]~q\);

-- Location: LCCOMB_X18_Y22_N14
\M00|Mem[7][0]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[7][0]~25_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~7_combout\ & !\D0|Dout[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Decoder0~7_combout\,
	datad => \D0|Dout[0]~6_combout\,
	combout => \M00|Mem[7][0]~25_combout\);

-- Location: FF_X15_Y21_N1
\M00|Mem[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[7][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[7][0]~q\);

-- Location: LCCOMB_X16_Y22_N26
\M00|Mem[23][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[23][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M00|Mem[23][0]~feeder_combout\);

-- Location: LCCOMB_X18_Y22_N4
\M00|Mem[23][0]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[23][0]~24_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~7_combout\ & !\D0|Dout[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Decoder0~7_combout\,
	datad => \D0|Dout[0]~6_combout\,
	combout => \M00|Mem[23][0]~24_combout\);

-- Location: FF_X16_Y22_N27
\M00|Mem[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[23][0]~feeder_combout\,
	ena => \M00|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[23][0]~q\);

-- Location: LCCOMB_X15_Y21_N0
\Mu0|Mux15~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~126_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M00|Mem[23][0]~q\))) # (!\addr[4]~input_o\ & (\M00|Mem[7][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[7][0]~q\,
	datad => \M00|Mem[23][0]~q\,
	combout => \Mu0|Mux15~126_combout\);

-- Location: LCCOMB_X17_Y17_N18
\M10|Mem[23][0]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[23][0]~25_combout\ = (\M00|Decoder0~7_combout\ & (\addr[4]~input_o\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~7_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[23][0]~25_combout\);

-- Location: FF_X15_Y19_N25
\M10|Mem[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[23][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[23][0]~q\);

-- Location: LCCOMB_X15_Y19_N24
\Mu0|Mux15~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~127_combout\ = (\Mu0|Mux15~126_combout\ & (((\M10|Mem[23][0]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux15~126_combout\ & (\M10|Mem[7][0]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[7][0]~q\,
	datab => \Mu0|Mux15~126_combout\,
	datac => \M10|Mem[23][0]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux15~127_combout\);

-- Location: LCCOMB_X16_Y16_N28
\Mu0|Mux15~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~135_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux15~132_combout\ & (\Mu0|Mux15~134_combout\)) # (!\Mu0|Mux15~132_combout\ & ((\Mu0|Mux15~127_combout\))))) # (!\addr[2]~input_o\ & (((\Mu0|Mux15~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~134_combout\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux15~132_combout\,
	datad => \Mu0|Mux15~127_combout\,
	combout => \Mu0|Mux15~135_combout\);

-- Location: LCCOMB_X13_Y20_N22
\M00|Mem[1][0]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[1][0]~13_combout\ = (!\D0|Dout[0]~6_combout\ & (\M00|Decoder0~8_combout\ & !\addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D0|Dout[0]~6_combout\,
	datab => \M00|Decoder0~8_combout\,
	datac => \addr[4]~input_o\,
	combout => \M00|Mem[1][0]~13_combout\);

-- Location: FF_X13_Y20_N9
\M00|Mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[1][0]~q\);

-- Location: LCCOMB_X13_Y21_N8
\M10|Mem[1][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[1][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M10|Mem[1][0]~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N24
\M10|Mem[1][0]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[1][0]~12_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~8_combout\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~8_combout\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[1][0]~12_combout\);

-- Location: FF_X13_Y21_N9
\M10|Mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[1][0]~feeder_combout\,
	ena => \M10|Mem[1][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[1][0]~q\);

-- Location: LCCOMB_X13_Y20_N8
\Mu0|Mux15~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~109_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M10|Mem[1][0]~q\))) # (!\addr[5]~input_o\ & (\M00|Mem[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[1][0]~q\,
	datad => \M10|Mem[1][0]~q\,
	combout => \Mu0|Mux15~109_combout\);

-- Location: LCCOMB_X17_Y17_N10
\M10|Mem[17][0]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[17][0]~13_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~8_combout\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~8_combout\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[17][0]~13_combout\);

-- Location: FF_X16_Y16_N5
\M10|Mem[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[17][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[17][0]~q\);

-- Location: LCCOMB_X15_Y18_N0
\M00|Mem[17][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[17][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M00|Mem[17][0]~feeder_combout\);

-- Location: LCCOMB_X13_Y20_N4
\M00|Mem[17][0]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[17][0]~12_combout\ = (!\D0|Dout[0]~6_combout\ & (\M00|Decoder0~8_combout\ & \addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D0|Dout[0]~6_combout\,
	datab => \M00|Decoder0~8_combout\,
	datac => \addr[4]~input_o\,
	combout => \M00|Mem[17][0]~12_combout\);

-- Location: FF_X15_Y18_N1
\M00|Mem[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[17][0]~feeder_combout\,
	ena => \M00|Mem[17][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[17][0]~q\);

-- Location: LCCOMB_X16_Y16_N4
\Mu0|Mux15~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~110_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux15~109_combout\ & (\M10|Mem[17][0]~q\)) # (!\Mu0|Mux15~109_combout\ & ((\M00|Mem[17][0]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux15~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux15~109_combout\,
	datac => \M10|Mem[17][0]~q\,
	datad => \M00|Mem[17][0]~q\,
	combout => \Mu0|Mux15~110_combout\);

-- Location: LCCOMB_X18_Y12_N0
\M00|Mem[25][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[25][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M00|Mem[25][0]~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N8
\M00|Mem[25][0]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[25][0]~10_combout\ = (\M00|Decoder0~1_combout\ & (\addr[4]~input_o\ & !\D0|Dout[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~1_combout\,
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[0]~6_combout\,
	combout => \M00|Mem[25][0]~10_combout\);

-- Location: FF_X18_Y12_N1
\M00|Mem[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[25][0]~feeder_combout\,
	ena => \M00|Mem[25][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[25][0]~q\);

-- Location: LCCOMB_X17_Y17_N6
\M10|Mem[25][0]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[25][0]~11_combout\ = (\M00|Decoder0~1_combout\ & (\addr[4]~input_o\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~1_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[25][0]~11_combout\);

-- Location: FF_X18_Y13_N25
\M10|Mem[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[25][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[25][0]~q\);

-- Location: LCCOMB_X17_Y22_N10
\M00|Mem[9][0]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[9][0]~11_combout\ = (\M00|Decoder0~1_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~1_combout\,
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[0]~6_combout\,
	combout => \M00|Mem[9][0]~11_combout\);

-- Location: FF_X19_Y13_N3
\M00|Mem[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[9][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[9][0]~q\);

-- Location: LCCOMB_X19_Y13_N0
\M10|Mem[9][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[9][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M10|Mem[9][0]~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N4
\M10|Mem[9][0]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[9][0]~10_combout\ = (\M00|Decoder0~1_combout\ & (!\addr[4]~input_o\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~1_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[9][0]~10_combout\);

-- Location: FF_X19_Y13_N1
\M10|Mem[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[9][0]~feeder_combout\,
	ena => \M10|Mem[9][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[9][0]~q\);

-- Location: LCCOMB_X19_Y13_N2
\Mu0|Mux15~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~107_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[9][0]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[9][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[9][0]~q\,
	datad => \M10|Mem[9][0]~q\,
	combout => \Mu0|Mux15~107_combout\);

-- Location: LCCOMB_X18_Y13_N24
\Mu0|Mux15~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~108_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux15~107_combout\ & ((\M10|Mem[25][0]~q\))) # (!\Mu0|Mux15~107_combout\ & (\M00|Mem[25][0]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux15~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Mem[25][0]~q\,
	datac => \M10|Mem[25][0]~q\,
	datad => \Mu0|Mux15~107_combout\,
	combout => \Mu0|Mux15~108_combout\);

-- Location: LCCOMB_X16_Y16_N22
\Mu0|Mux15~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~111_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\Mu0|Mux15~108_combout\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\Mu0|Mux15~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux15~110_combout\,
	datad => \Mu0|Mux15~108_combout\,
	combout => \Mu0|Mux15~111_combout\);

-- Location: LCCOMB_X15_Y22_N24
\M10|Mem[5][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[5][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M10|Mem[5][0]~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N0
\M10|Mem[5][0]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[5][0]~8_combout\ = (\M00|Decoder0~4_combout\ & (!\addr[4]~input_o\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~4_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[5][0]~8_combout\);

-- Location: FF_X15_Y22_N25
\M10|Mem[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[5][0]~feeder_combout\,
	ena => \M10|Mem[5][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[5][0]~q\);

-- Location: LCCOMB_X17_Y17_N2
\M10|Mem[21][0]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[21][0]~9_combout\ = (\M00|Decoder0~4_combout\ & (\addr[4]~input_o\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~4_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[21][0]~9_combout\);

-- Location: FF_X14_Y19_N1
\M10|Mem[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[21][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[21][0]~q\);

-- Location: LCCOMB_X17_Y22_N6
\M00|Mem[5][0]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[5][0]~9_combout\ = (!\addr[4]~input_o\ & (!\D0|Dout[0]~6_combout\ & \M00|Decoder0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[0]~6_combout\,
	datad => \M00|Decoder0~4_combout\,
	combout => \M00|Mem[5][0]~9_combout\);

-- Location: FF_X15_Y23_N25
\M00|Mem[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[5][0]~q\);

-- Location: LCCOMB_X16_Y23_N24
\M00|Mem[21][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[21][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M00|Mem[21][0]~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N28
\M00|Mem[21][0]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[21][0]~8_combout\ = (\addr[4]~input_o\ & (!\D0|Dout[0]~6_combout\ & \M00|Decoder0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[0]~6_combout\,
	datad => \M00|Decoder0~4_combout\,
	combout => \M00|Mem[21][0]~8_combout\);

-- Location: FF_X16_Y23_N25
\M00|Mem[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[21][0]~feeder_combout\,
	ena => \M00|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[21][0]~q\);

-- Location: LCCOMB_X15_Y23_N24
\Mu0|Mux15~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~105_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[21][0]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[5][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[5][0]~q\,
	datad => \M00|Mem[21][0]~q\,
	combout => \Mu0|Mux15~105_combout\);

-- Location: LCCOMB_X14_Y19_N0
\Mu0|Mux15~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~106_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux15~105_combout\ & ((\M10|Mem[21][0]~q\))) # (!\Mu0|Mux15~105_combout\ & (\M10|Mem[5][0]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux15~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M10|Mem[5][0]~q\,
	datac => \M10|Mem[21][0]~q\,
	datad => \Mu0|Mux15~105_combout\,
	combout => \Mu0|Mux15~106_combout\);

-- Location: LCCOMB_X24_Y17_N10
\M00|Mem[13][0]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[13][0]~15_combout\ = (\M00|Decoder0~14_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~14_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[0]~6_combout\,
	combout => \M00|Mem[13][0]~15_combout\);

-- Location: FF_X18_Y16_N9
\M00|Mem[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[13][0]~q\);

-- Location: LCCOMB_X24_Y17_N24
\M00|Mem[29][0]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[29][0]~14_combout\ = (\M00|Decoder0~14_combout\ & (\addr[4]~input_o\ & !\D0|Dout[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~14_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[0]~6_combout\,
	combout => \M00|Mem[29][0]~14_combout\);

-- Location: FF_X17_Y15_N9
\M00|Mem[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[29][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[29][0]~q\);

-- Location: LCCOMB_X18_Y16_N8
\Mu0|Mux15~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~112_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M00|Mem[29][0]~q\))) # (!\addr[4]~input_o\ & (\M00|Mem[13][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[13][0]~q\,
	datad => \M00|Mem[29][0]~q\,
	combout => \Mu0|Mux15~112_combout\);

-- Location: LCCOMB_X24_Y17_N12
\M10|Mem[29][0]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[29][0]~15_combout\ = (\M00|Decoder0~14_combout\ & (\addr[4]~input_o\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~14_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[29][0]~15_combout\);

-- Location: FF_X19_Y16_N1
\M10|Mem[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[29][0]~q\);

-- Location: LCCOMB_X24_Y17_N6
\M10|Mem[13][0]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[13][0]~14_combout\ = (\M00|Decoder0~14_combout\ & (!\addr[4]~input_o\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~14_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[13][0]~14_combout\);

-- Location: FF_X19_Y19_N9
\M10|Mem[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[13][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[13][0]~q\);

-- Location: LCCOMB_X19_Y16_N0
\Mu0|Mux15~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~113_combout\ = (\Mu0|Mux15~112_combout\ & (((\M10|Mem[29][0]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux15~112_combout\ & (\addr[5]~input_o\ & ((\M10|Mem[13][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~112_combout\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[29][0]~q\,
	datad => \M10|Mem[13][0]~q\,
	combout => \Mu0|Mux15~113_combout\);

-- Location: LCCOMB_X16_Y16_N16
\Mu0|Mux15~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~114_combout\ = (\Mu0|Mux15~111_combout\ & (((\Mu0|Mux15~113_combout\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux15~111_combout\ & (\addr[2]~input_o\ & (\Mu0|Mux15~106_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~111_combout\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux15~106_combout\,
	datad => \Mu0|Mux15~113_combout\,
	combout => \Mu0|Mux15~114_combout\);

-- Location: LCCOMB_X26_Y17_N18
\M00|Mem[8][0]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[8][0]~17_combout\ = (\M00|Decoder0~0_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~0_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[0]~6_combout\,
	combout => \M00|Mem[8][0]~17_combout\);

-- Location: FF_X22_Y13_N3
\M00|Mem[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[8][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[8][0]~q\);

-- Location: LCCOMB_X26_Y17_N8
\M10|Mem[8][0]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[8][0]~16_combout\ = (\M00|Decoder0~0_combout\ & (!\addr[4]~input_o\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~0_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[8][0]~16_combout\);

-- Location: FF_X22_Y13_N17
\M10|Mem[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[8][0]~q\);

-- Location: LCCOMB_X22_Y13_N2
\Mu0|Mux15~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~115_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[8][0]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[8][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[8][0]~q\,
	datad => \M10|Mem[8][0]~q\,
	combout => \Mu0|Mux15~115_combout\);

-- Location: LCCOMB_X26_Y17_N4
\M10|Mem[24][0]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[24][0]~17_combout\ = (\M00|Decoder0~0_combout\ & (\addr[4]~input_o\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~0_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[24][0]~17_combout\);

-- Location: FF_X18_Y13_N27
\M10|Mem[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[24][0]~q\);

-- Location: LCCOMB_X26_Y17_N30
\M00|Mem[24][0]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[24][0]~16_combout\ = (\M00|Decoder0~0_combout\ & (\addr[4]~input_o\ & !\D0|Dout[0]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~0_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[0]~6_combout\,
	combout => \M00|Mem[24][0]~16_combout\);

-- Location: FF_X17_Y13_N9
\M00|Mem[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[24][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[24][0]~q\);

-- Location: LCCOMB_X18_Y13_N26
\Mu0|Mux15~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~116_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux15~115_combout\ & (\M10|Mem[24][0]~q\)) # (!\Mu0|Mux15~115_combout\ & ((\M00|Mem[24][0]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux15~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux15~115_combout\,
	datac => \M10|Mem[24][0]~q\,
	datad => \M00|Mem[24][0]~q\,
	combout => \Mu0|Mux15~116_combout\);

-- Location: LCCOMB_X13_Y19_N16
\M10|Mem[4][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[4][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M10|Mem[4][0]~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N28
\M10|Mem[4][0]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[4][0]~18_combout\ = (\M00|Decoder0~6_combout\ & (!\addr[4]~input_o\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~6_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[4][0]~18_combout\);

-- Location: FF_X13_Y19_N17
\M10|Mem[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[4][0]~feeder_combout\,
	ena => \M10|Mem[4][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[4][0]~q\);

-- Location: LCCOMB_X14_Y22_N0
\M00|Mem[20][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[20][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M00|Mem[20][0]~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N12
\M00|Mem[20][0]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[20][0]~18_combout\ = (\addr[4]~input_o\ & (!\D0|Dout[0]~6_combout\ & \M00|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[0]~6_combout\,
	datad => \M00|Decoder0~6_combout\,
	combout => \M00|Mem[20][0]~18_combout\);

-- Location: FF_X14_Y22_N1
\M00|Mem[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[20][0]~feeder_combout\,
	ena => \M00|Mem[20][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[20][0]~q\);

-- Location: LCCOMB_X17_Y22_N22
\M00|Mem[4][0]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[4][0]~19_combout\ = (!\addr[4]~input_o\ & (!\D0|Dout[0]~6_combout\ & \M00|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[0]~6_combout\,
	datad => \M00|Decoder0~6_combout\,
	combout => \M00|Mem[4][0]~19_combout\);

-- Location: FF_X14_Y23_N9
\M00|Mem[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[4][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[4][0]~q\);

-- Location: LCCOMB_X14_Y23_N8
\Mu0|Mux15~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~117_combout\ = (\addr[4]~input_o\ & ((\M00|Mem[20][0]~q\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((\M00|Mem[4][0]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Mem[20][0]~q\,
	datac => \M00|Mem[4][0]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux15~117_combout\);

-- Location: LCCOMB_X17_Y17_N30
\M10|Mem[20][0]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[20][0]~19_combout\ = (\M00|Decoder0~6_combout\ & (\addr[4]~input_o\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~6_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[20][0]~19_combout\);

-- Location: FF_X14_Y19_N27
\M10|Mem[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[20][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[20][0]~q\);

-- Location: LCCOMB_X14_Y19_N26
\Mu0|Mux15~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~118_combout\ = (\Mu0|Mux15~117_combout\ & (((\M10|Mem[20][0]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux15~117_combout\ & (\M10|Mem[4][0]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[4][0]~q\,
	datab => \Mu0|Mux15~117_combout\,
	datac => \M10|Mem[20][0]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux15~118_combout\);

-- Location: LCCOMB_X13_Y20_N18
\M00|Mem[0][0]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[0][0]~21_combout\ = (!\addr[4]~input_o\ & (!\D0|Dout[0]~6_combout\ & \M00|Decoder0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \D0|Dout[0]~6_combout\,
	datad => \M00|Decoder0~10_combout\,
	combout => \M00|Mem[0][0]~21_combout\);

-- Location: FF_X14_Y20_N1
\M00|Mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[0][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[0][0]~q\);

-- Location: LCCOMB_X15_Y18_N18
\M00|Mem[16][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[16][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M00|Mem[16][0]~feeder_combout\);

-- Location: LCCOMB_X13_Y20_N16
\M00|Mem[16][0]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[16][0]~20_combout\ = (\addr[4]~input_o\ & (!\D0|Dout[0]~6_combout\ & \M00|Decoder0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \D0|Dout[0]~6_combout\,
	datad => \M00|Decoder0~10_combout\,
	combout => \M00|Mem[16][0]~20_combout\);

-- Location: FF_X15_Y18_N19
\M00|Mem[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[16][0]~feeder_combout\,
	ena => \M00|Mem[16][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[16][0]~q\);

-- Location: LCCOMB_X14_Y20_N0
\Mu0|Mux15~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~119_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M00|Mem[16][0]~q\))) # (!\addr[4]~input_o\ & (\M00|Mem[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[0][0]~q\,
	datad => \M00|Mem[16][0]~q\,
	combout => \Mu0|Mux15~119_combout\);

-- Location: LCCOMB_X15_Y20_N14
\M10|Mem[16][0]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[16][0]~21_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~10_combout\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~10_combout\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[16][0]~21_combout\);

-- Location: FF_X15_Y20_N19
\M10|Mem[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[16][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[16][0]~q\);

-- Location: LCCOMB_X15_Y20_N28
\M10|Mem[0][0]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[0][0]~20_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~10_combout\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~10_combout\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[0][0]~20_combout\);

-- Location: FF_X14_Y21_N25
\M10|Mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[0][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[0][0]~q\);

-- Location: LCCOMB_X15_Y20_N18
\Mu0|Mux15~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~120_combout\ = (\Mu0|Mux15~119_combout\ & (((\M10|Mem[16][0]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux15~119_combout\ & (\addr[5]~input_o\ & ((\M10|Mem[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~119_combout\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[16][0]~q\,
	datad => \M10|Mem[0][0]~q\,
	combout => \Mu0|Mux15~120_combout\);

-- Location: LCCOMB_X16_Y16_N18
\Mu0|Mux15~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~121_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux15~118_combout\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((!\addr[3]~input_o\ & \Mu0|Mux15~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~118_combout\,
	datab => \addr[2]~input_o\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux15~120_combout\,
	combout => \Mu0|Mux15~121_combout\);

-- Location: LCCOMB_X25_Y17_N18
\M10|Mem[12][0]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[12][0]~22_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~12_combout\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~12_combout\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[12][0]~22_combout\);

-- Location: FF_X19_Y19_N19
\M10|Mem[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[12][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[12][0]~q\);

-- Location: LCCOMB_X25_Y17_N20
\M10|Mem[28][0]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[28][0]~23_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~12_combout\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~12_combout\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[28][0]~23_combout\);

-- Location: FF_X19_Y16_N27
\M10|Mem[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[28][0]~q\);

-- Location: LCCOMB_X17_Y22_N2
\M00|Mem[12][0]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[12][0]~23_combout\ = (!\addr[4]~input_o\ & (!\D0|Dout[0]~6_combout\ & \M00|Decoder0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[0]~6_combout\,
	datad => \M00|Decoder0~12_combout\,
	combout => \M00|Mem[12][0]~23_combout\);

-- Location: FF_X17_Y12_N25
\M00|Mem[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[12][0]~q\);

-- Location: LCCOMB_X17_Y22_N16
\M00|Mem[28][0]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[28][0]~22_combout\ = (\addr[4]~input_o\ & (!\D0|Dout[0]~6_combout\ & \M00|Decoder0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[0]~6_combout\,
	datad => \M00|Decoder0~12_combout\,
	combout => \M00|Mem[28][0]~22_combout\);

-- Location: FF_X16_Y15_N25
\M00|Mem[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[28][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[28][0]~q\);

-- Location: LCCOMB_X17_Y12_N24
\Mu0|Mux15~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~122_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[28][0]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[12][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[12][0]~q\,
	datad => \M00|Mem[28][0]~q\,
	combout => \Mu0|Mux15~122_combout\);

-- Location: LCCOMB_X19_Y16_N26
\Mu0|Mux15~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~123_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux15~122_combout\ & ((\M10|Mem[28][0]~q\))) # (!\Mu0|Mux15~122_combout\ & (\M10|Mem[12][0]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux15~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[12][0]~q\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[28][0]~q\,
	datad => \Mu0|Mux15~122_combout\,
	combout => \Mu0|Mux15~123_combout\);

-- Location: LCCOMB_X16_Y16_N20
\Mu0|Mux15~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~124_combout\ = (\Mu0|Mux15~121_combout\ & (((\Mu0|Mux15~123_combout\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux15~121_combout\ & (\Mu0|Mux15~116_combout\ & (\addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~116_combout\,
	datab => \Mu0|Mux15~121_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux15~123_combout\,
	combout => \Mu0|Mux15~124_combout\);

-- Location: LCCOMB_X16_Y16_N14
\Mu0|Mux15~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~125_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\Mu0|Mux15~114_combout\)) # (!\addr[0]~input_o\ & ((\Mu0|Mux15~124_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux15~114_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux15~124_combout\,
	combout => \Mu0|Mux15~125_combout\);

-- Location: LCCOMB_X23_Y17_N18
\M00|Mem[14][0]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[14][0]~7_combout\ = (!\addr[4]~input_o\ & (!\D0|Dout[0]~6_combout\ & \M00|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \D0|Dout[0]~6_combout\,
	datad => \M00|Decoder0~13_combout\,
	combout => \M00|Mem[14][0]~7_combout\);

-- Location: FF_X23_Y17_N27
\M00|Mem[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[14][0]~q\);

-- Location: LCCOMB_X16_Y17_N24
\M00|Mem[30][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[30][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M00|Mem[30][0]~feeder_combout\);

-- Location: LCCOMB_X23_Y17_N8
\M00|Mem[30][0]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[30][0]~6_combout\ = (\addr[4]~input_o\ & (!\D0|Dout[0]~6_combout\ & \M00|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \D0|Dout[0]~6_combout\,
	datad => \M00|Decoder0~13_combout\,
	combout => \M00|Mem[30][0]~6_combout\);

-- Location: FF_X16_Y17_N25
\M00|Mem[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[30][0]~feeder_combout\,
	ena => \M00|Mem[30][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[30][0]~q\);

-- Location: LCCOMB_X23_Y17_N26
\Mu0|Mux15~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~102_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[30][0]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[14][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[14][0]~q\,
	datad => \M00|Mem[30][0]~q\,
	combout => \Mu0|Mux15~102_combout\);

-- Location: LCCOMB_X23_Y17_N22
\M10|Mem[14][0]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[14][0]~6_combout\ = (!\addr[4]~input_o\ & (\D0|Dout[1]~7_combout\ & \M00|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \D0|Dout[1]~7_combout\,
	datad => \M00|Decoder0~13_combout\,
	combout => \M10|Mem[14][0]~6_combout\);

-- Location: FF_X23_Y17_N17
\M10|Mem[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[14][0]~q\);

-- Location: LCCOMB_X23_Y17_N20
\M10|Mem[30][0]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[30][0]~7_combout\ = (\addr[4]~input_o\ & (\D0|Dout[1]~7_combout\ & \M00|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \D0|Dout[1]~7_combout\,
	datad => \M00|Decoder0~13_combout\,
	combout => \M10|Mem[30][0]~7_combout\);

-- Location: FF_X15_Y14_N9
\M10|Mem[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[30][0]~q\);

-- Location: LCCOMB_X15_Y14_N8
\Mu0|Mux15~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~103_combout\ = (\Mu0|Mux15~102_combout\ & (((\M10|Mem[30][0]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux15~102_combout\ & (\M10|Mem[14][0]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~102_combout\,
	datab => \M10|Mem[14][0]~q\,
	datac => \M10|Mem[30][0]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux15~103_combout\);

-- Location: LCCOMB_X14_Y13_N8
\M10|Mem[6][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[6][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M10|Mem[6][0]~feeder_combout\);

-- Location: LCCOMB_X17_Y17_N12
\M10|Mem[6][0]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[6][0]~2_combout\ = (\M00|Decoder0~5_combout\ & (!\addr[4]~input_o\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~5_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[6][0]~2_combout\);

-- Location: FF_X14_Y13_N9
\M10|Mem[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[6][0]~feeder_combout\,
	ena => \M10|Mem[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[6][0]~q\);

-- Location: LCCOMB_X16_Y22_N24
\M00|Mem[22][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[22][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M00|Mem[22][0]~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N20
\M00|Mem[22][0]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[22][0]~2_combout\ = (!\D0|Dout[0]~6_combout\ & (\addr[4]~input_o\ & \M00|Decoder0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D0|Dout[0]~6_combout\,
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~5_combout\,
	combout => \M00|Mem[22][0]~2_combout\);

-- Location: FF_X16_Y22_N25
\M00|Mem[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[22][0]~feeder_combout\,
	ena => \M00|Mem[22][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[22][0]~q\);

-- Location: LCCOMB_X17_Y22_N30
\M00|Mem[6][0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[6][0]~3_combout\ = (!\D0|Dout[0]~6_combout\ & (!\addr[4]~input_o\ & \M00|Decoder0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D0|Dout[0]~6_combout\,
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~5_combout\,
	combout => \M00|Mem[6][0]~3_combout\);

-- Location: FF_X13_Y22_N25
\M00|Mem[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[6][0]~q\);

-- Location: LCCOMB_X13_Y22_N24
\Mu0|Mux15~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~97_combout\ = (\addr[4]~input_o\ & ((\M00|Mem[22][0]~q\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((\M00|Mem[6][0]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Mem[22][0]~q\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[6][0]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux15~97_combout\);

-- Location: LCCOMB_X17_Y17_N14
\M10|Mem[22][0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[22][0]~3_combout\ = (\M00|Decoder0~5_combout\ & (\addr[4]~input_o\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~5_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[22][0]~3_combout\);

-- Location: FF_X13_Y22_N19
\M10|Mem[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[22][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[22][0]~q\);

-- Location: LCCOMB_X13_Y22_N18
\Mu0|Mux15~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~98_combout\ = (\Mu0|Mux15~97_combout\ & (((\M10|Mem[22][0]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux15~97_combout\ & (\M10|Mem[6][0]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[6][0]~q\,
	datab => \Mu0|Mux15~97_combout\,
	datac => \M10|Mem[22][0]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux15~98_combout\);

-- Location: LCCOMB_X14_Y18_N0
\M00|Mem[18][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[18][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M00|Mem[18][0]~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N24
\M00|Mem[18][0]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[18][0]~4_combout\ = (!\D0|Dout[0]~6_combout\ & (\M00|Decoder0~9_combout\ & \addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D0|Dout[0]~6_combout\,
	datab => \M00|Decoder0~9_combout\,
	datac => \addr[4]~input_o\,
	combout => \M00|Mem[18][0]~4_combout\);

-- Location: FF_X14_Y18_N1
\M00|Mem[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[18][0]~feeder_combout\,
	ena => \M00|Mem[18][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[18][0]~q\);

-- Location: LCCOMB_X17_Y22_N18
\M00|Mem[2][0]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[2][0]~5_combout\ = (!\D0|Dout[0]~6_combout\ & (\M00|Decoder0~9_combout\ & !\addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D0|Dout[0]~6_combout\,
	datab => \M00|Decoder0~9_combout\,
	datac => \addr[4]~input_o\,
	combout => \M00|Mem[2][0]~5_combout\);

-- Location: FF_X13_Y16_N25
\M00|Mem[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[2][0]~q\);

-- Location: LCCOMB_X15_Y20_N0
\M10|Mem[2][0]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[2][0]~4_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~9_combout\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~9_combout\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[2][0]~4_combout\);

-- Location: FF_X13_Y15_N25
\M10|Mem[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[2][0]~q\);

-- Location: LCCOMB_X13_Y16_N24
\Mu0|Mux15~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~99_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M10|Mem[2][0]~q\))) # (!\addr[5]~input_o\ & (\M00|Mem[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[2][0]~q\,
	datad => \M10|Mem[2][0]~q\,
	combout => \Mu0|Mux15~99_combout\);

-- Location: LCCOMB_X15_Y20_N10
\M10|Mem[18][0]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[18][0]~5_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~9_combout\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~9_combout\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[18][0]~5_combout\);

-- Location: FF_X15_Y20_N9
\M10|Mem[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[18][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[18][0]~q\);

-- Location: LCCOMB_X15_Y20_N8
\Mu0|Mux15~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~100_combout\ = (\Mu0|Mux15~99_combout\ & (((\M10|Mem[18][0]~q\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux15~99_combout\ & (\M00|Mem[18][0]~q\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Mem[18][0]~q\,
	datab => \Mu0|Mux15~99_combout\,
	datac => \M10|Mem[18][0]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux15~100_combout\);

-- Location: LCCOMB_X16_Y16_N0
\Mu0|Mux15~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~101_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux15~98_combout\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((!\addr[3]~input_o\ & \Mu0|Mux15~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~98_combout\,
	datab => \addr[2]~input_o\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux15~100_combout\,
	combout => \Mu0|Mux15~101_combout\);

-- Location: LCCOMB_X17_Y22_N26
\M00|Mem[10][0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[10][0]~1_combout\ = (!\addr[4]~input_o\ & (!\D0|Dout[0]~6_combout\ & \M00|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[0]~6_combout\,
	datad => \M00|Decoder0~2_combout\,
	combout => \M00|Mem[10][0]~1_combout\);

-- Location: FF_X21_Y14_N17
\M00|Mem[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M00|Mem[10][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[10][0]~q\);

-- Location: LCCOMB_X17_Y17_N8
\M10|Mem[10][0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[10][0]~0_combout\ = (\M00|Decoder0~2_combout\ & (!\addr[4]~input_o\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~2_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[10][0]~0_combout\);

-- Location: FF_X21_Y13_N1
\M10|Mem[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[10][0]~q\);

-- Location: LCCOMB_X21_Y14_N16
\Mu0|Mux15~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~95_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[10][0]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[10][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[10][0]~q\,
	datad => \M10|Mem[10][0]~q\,
	combout => \Mu0|Mux15~95_combout\);

-- Location: LCCOMB_X16_Y14_N0
\M00|Mem[26][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[26][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M00|Mem[26][0]~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N0
\M00|Mem[26][0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[26][0]~0_combout\ = (\addr[4]~input_o\ & (!\D0|Dout[0]~6_combout\ & \M00|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \D0|Dout[0]~6_combout\,
	datad => \M00|Decoder0~2_combout\,
	combout => \M00|Mem[26][0]~0_combout\);

-- Location: FF_X16_Y14_N1
\M00|Mem[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[26][0]~feeder_combout\,
	ena => \M00|Mem[26][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[26][0]~q\);

-- Location: LCCOMB_X17_Y17_N26
\M10|Mem[26][0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[26][0]~1_combout\ = (\M00|Decoder0~2_combout\ & (\addr[4]~input_o\ & \D0|Dout[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~2_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[1]~7_combout\,
	combout => \M10|Mem[26][0]~1_combout\);

-- Location: FF_X22_Y14_N9
\M10|Mem[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M10|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[26][0]~q\);

-- Location: LCCOMB_X22_Y14_N8
\Mu0|Mux15~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~96_combout\ = (\Mu0|Mux15~95_combout\ & (((\M10|Mem[26][0]~q\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux15~95_combout\ & (\M00|Mem[26][0]~q\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~95_combout\,
	datab => \M00|Mem[26][0]~q\,
	datac => \M10|Mem[26][0]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux15~96_combout\);

-- Location: LCCOMB_X16_Y16_N2
\Mu0|Mux15~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~104_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux15~101_combout\ & (\Mu0|Mux15~103_combout\)) # (!\Mu0|Mux15~101_combout\ & ((\Mu0|Mux15~96_combout\))))) # (!\addr[3]~input_o\ & (((\Mu0|Mux15~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~103_combout\,
	datab => \addr[3]~input_o\,
	datac => \Mu0|Mux15~101_combout\,
	datad => \Mu0|Mux15~96_combout\,
	combout => \Mu0|Mux15~104_combout\);

-- Location: LCCOMB_X16_Y16_N30
\Mu0|Mux15~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~136_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux15~125_combout\ & (\Mu0|Mux15~135_combout\)) # (!\Mu0|Mux15~125_combout\ & ((\Mu0|Mux15~104_combout\))))) # (!\addr[1]~input_o\ & (((\Mu0|Mux15~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux15~135_combout\,
	datac => \Mu0|Mux15~125_combout\,
	datad => \Mu0|Mux15~104_combout\,
	combout => \Mu0|Mux15~136_combout\);

-- Location: LCCOMB_X22_Y15_N8
\Mu0|Mux14~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~0_combout\ = (\addr[6]~input_o\ & ((\addr[4]~input_o\) # (!\addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datac => \addr[6]~input_o\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux14~0_combout\);

-- Location: LCCOMB_X27_Y15_N12
\Mu0|Mux15~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~137_combout\ = (\Mu0|Mux14~1_combout\ & ((\Mu0|Mux15~94_combout\) # ((\Mu0|Mux14~0_combout\)))) # (!\Mu0|Mux14~1_combout\ & (((\Mu0|Mux15~136_combout\ & !\Mu0|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~94_combout\,
	datab => \Mu0|Mux14~1_combout\,
	datac => \Mu0|Mux15~136_combout\,
	datad => \Mu0|Mux14~0_combout\,
	combout => \Mu0|Mux15~137_combout\);

-- Location: LCCOMB_X30_Y14_N0
\M30|Mem[20][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[20][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M30|Mem[20][0]~feeder_combout\);

-- Location: LCCOMB_X25_Y15_N24
\M30|Mem[20][0]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[20][0]~24_combout\ = (\M00|Decoder0~6_combout\ & (\addr[4]~input_o\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~6_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[20][0]~24_combout\);

-- Location: FF_X30_Y14_N1
\M30|Mem[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[20][0]~feeder_combout\,
	ena => \M30|Mem[20][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[20][0]~q\);

-- Location: LCCOMB_X25_Y17_N30
\M30|Mem[28][0]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[28][0]~27_combout\ = (\M00|Decoder0~12_combout\ & (\D0|Dout[3]~5_combout\ & \addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~12_combout\,
	datac => \D0|Dout[3]~5_combout\,
	datad => \addr[4]~input_o\,
	combout => \M30|Mem[28][0]~27_combout\);

-- Location: FF_X29_Y14_N3
\M30|Mem[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[28][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[28][0]~q\);

-- Location: LCCOMB_X25_Y15_N10
\M30|Mem[16][0]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[16][0]~26_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~10_combout\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~10_combout\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[16][0]~26_combout\);

-- Location: FF_X30_Y14_N3
\M30|Mem[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[16][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[16][0]~q\);

-- Location: LCCOMB_X29_Y14_N8
\M30|Mem[24][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[24][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M30|Mem[24][0]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N6
\M30|Mem[24][0]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[24][0]~25_combout\ = (\M00|Decoder0~0_combout\ & (\addr[4]~input_o\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~0_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[24][0]~25_combout\);

-- Location: FF_X29_Y14_N9
\M30|Mem[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[24][0]~feeder_combout\,
	ena => \M30|Mem[24][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[24][0]~q\);

-- Location: LCCOMB_X30_Y14_N2
\Mu0|Mux15~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~142_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M30|Mem[24][0]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M30|Mem[16][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M30|Mem[16][0]~q\,
	datad => \M30|Mem[24][0]~q\,
	combout => \Mu0|Mux15~142_combout\);

-- Location: LCCOMB_X29_Y14_N2
\Mu0|Mux15~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~143_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux15~142_combout\ & ((\M30|Mem[28][0]~q\))) # (!\Mu0|Mux15~142_combout\ & (\M30|Mem[20][0]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux15~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M30|Mem[20][0]~q\,
	datac => \M30|Mem[28][0]~q\,
	datad => \Mu0|Mux15~142_combout\,
	combout => \Mu0|Mux15~143_combout\);

-- Location: LCCOMB_X28_Y16_N2
\M30|Mem[17][0]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[17][0]~22_combout\ = (\M00|Decoder0~8_combout\ & (\addr[4]~input_o\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~8_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[17][0]~22_combout\);

-- Location: FF_X32_Y15_N19
\M30|Mem[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[17][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[17][0]~q\);

-- Location: LCCOMB_X25_Y15_N6
\M30|Mem[21][0]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[21][0]~21_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~4_combout\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~4_combout\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[21][0]~21_combout\);

-- Location: FF_X31_Y15_N9
\M30|Mem[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[21][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[21][0]~q\);

-- Location: LCCOMB_X32_Y15_N18
\Mu0|Mux15~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~140_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M30|Mem[21][0]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M30|Mem[17][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[17][0]~q\,
	datad => \M30|Mem[21][0]~q\,
	combout => \Mu0|Mux15~140_combout\);

-- Location: LCCOMB_X24_Y17_N30
\M30|Mem[29][0]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[29][0]~23_combout\ = (\D0|Dout[3]~5_combout\ & (\addr[4]~input_o\ & \M00|Decoder0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \D0|Dout[3]~5_combout\,
	datac => \addr[4]~input_o\,
	datad => \M00|Decoder0~14_combout\,
	combout => \M30|Mem[29][0]~23_combout\);

-- Location: FF_X31_Y15_N27
\M30|Mem[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[29][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[29][0]~q\);

-- Location: LCCOMB_X32_Y15_N24
\M30|Mem[25][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[25][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M30|Mem[25][0]~feeder_combout\);

-- Location: LCCOMB_X25_Y15_N4
\M30|Mem[25][0]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[25][0]~20_combout\ = (\M00|Decoder0~1_combout\ & (\addr[4]~input_o\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~1_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[25][0]~20_combout\);

-- Location: FF_X32_Y15_N25
\M30|Mem[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[25][0]~feeder_combout\,
	ena => \M30|Mem[25][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[25][0]~q\);

-- Location: LCCOMB_X31_Y15_N26
\Mu0|Mux15~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~141_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux15~140_combout\ & (\M30|Mem[29][0]~q\)) # (!\Mu0|Mux15~140_combout\ & ((\M30|Mem[25][0]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux15~140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux15~140_combout\,
	datac => \M30|Mem[29][0]~q\,
	datad => \M30|Mem[25][0]~q\,
	combout => \Mu0|Mux15~141_combout\);

-- Location: LCCOMB_X27_Y15_N22
\Mu0|Mux15~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~144_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\Mu0|Mux15~141_combout\))) # (!\addr[0]~input_o\ & (\Mu0|Mux15~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux15~143_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux15~141_combout\,
	combout => \Mu0|Mux15~144_combout\);

-- Location: LCCOMB_X28_Y16_N12
\M30|Mem[23][0]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[23][0]~29_combout\ = (\M00|Decoder0~7_combout\ & (\addr[4]~input_o\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~7_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[23][0]~29_combout\);

-- Location: FF_X31_Y12_N1
\M30|Mem[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[23][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[23][0]~q\);

-- Location: LCCOMB_X28_Y16_N6
\M30|Mem[19][0]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[19][0]~30_combout\ = (\M00|Decoder0~11_combout\ & (\addr[4]~input_o\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~11_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[19][0]~30_combout\);

-- Location: FF_X31_Y12_N11
\M30|Mem[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[19][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[19][0]~q\);

-- Location: LCCOMB_X31_Y12_N10
\Mu0|Mux15~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~145_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M30|Mem[23][0]~q\)) # (!\addr[2]~input_o\ & ((\M30|Mem[19][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[23][0]~q\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[19][0]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux15~145_combout\);

-- Location: LCCOMB_X25_Y15_N30
\M30|Mem[31][0]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[31][0]~31_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~15_combout\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~15_combout\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[31][0]~31_combout\);

-- Location: FF_X27_Y15_N1
\M30|Mem[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[31][0]~q\);

-- Location: LCCOMB_X30_Y15_N24
\M30|Mem[27][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[27][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M30|Mem[27][0]~feeder_combout\);

-- Location: LCCOMB_X25_Y15_N12
\M30|Mem[27][0]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[27][0]~28_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~3_combout\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~3_combout\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[27][0]~28_combout\);

-- Location: FF_X30_Y15_N25
\M30|Mem[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[27][0]~feeder_combout\,
	ena => \M30|Mem[27][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[27][0]~q\);

-- Location: LCCOMB_X27_Y15_N0
\Mu0|Mux15~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~146_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux15~145_combout\ & (\M30|Mem[31][0]~q\)) # (!\Mu0|Mux15~145_combout\ & ((\M30|Mem[27][0]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux15~145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux15~145_combout\,
	datac => \M30|Mem[31][0]~q\,
	datad => \M30|Mem[27][0]~q\,
	combout => \Mu0|Mux15~146_combout\);

-- Location: LCCOMB_X25_Y15_N0
\M30|Mem[22][0]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[22][0]~16_combout\ = (\M00|Decoder0~5_combout\ & (\addr[4]~input_o\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~5_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[22][0]~16_combout\);

-- Location: FF_X29_Y16_N9
\M30|Mem[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[22][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[22][0]~q\);

-- Location: LCCOMB_X23_Y17_N30
\M30|Mem[30][0]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[30][0]~19_combout\ = (\addr[4]~input_o\ & (\D0|Dout[3]~5_combout\ & \M00|Decoder0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \D0|Dout[3]~5_combout\,
	datad => \M00|Decoder0~13_combout\,
	combout => \M30|Mem[30][0]~19_combout\);

-- Location: FF_X30_Y16_N3
\M30|Mem[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[30][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[30][0]~q\);

-- Location: LCCOMB_X28_Y16_N16
\M30|Mem[18][0]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[18][0]~18_combout\ = (\M00|Decoder0~9_combout\ & (\addr[4]~input_o\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~9_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[18][0]~18_combout\);

-- Location: FF_X29_Y16_N11
\M30|Mem[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[18][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[18][0]~q\);

-- Location: LCCOMB_X25_Y15_N26
\M30|Mem[26][0]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[26][0]~17_combout\ = (\M00|Decoder0~2_combout\ & (\addr[4]~input_o\ & \D0|Dout[3]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~2_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[3]~5_combout\,
	combout => \M30|Mem[26][0]~17_combout\);

-- Location: FF_X30_Y16_N25
\M30|Mem[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M30|Mem[26][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[26][0]~q\);

-- Location: LCCOMB_X29_Y16_N10
\Mu0|Mux15~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~138_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M30|Mem[26][0]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M30|Mem[18][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M30|Mem[18][0]~q\,
	datad => \M30|Mem[26][0]~q\,
	combout => \Mu0|Mux15~138_combout\);

-- Location: LCCOMB_X30_Y16_N2
\Mu0|Mux15~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~139_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux15~138_combout\ & ((\M30|Mem[30][0]~q\))) # (!\Mu0|Mux15~138_combout\ & (\M30|Mem[22][0]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux15~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[22][0]~q\,
	datab => \addr[2]~input_o\,
	datac => \M30|Mem[30][0]~q\,
	datad => \Mu0|Mux15~138_combout\,
	combout => \Mu0|Mux15~139_combout\);

-- Location: LCCOMB_X27_Y15_N2
\Mu0|Mux15~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~147_combout\ = (\Mu0|Mux15~144_combout\ & ((\Mu0|Mux15~146_combout\) # ((!\addr[1]~input_o\)))) # (!\Mu0|Mux15~144_combout\ & (((\Mu0|Mux15~139_combout\ & \addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~144_combout\,
	datab => \Mu0|Mux15~146_combout\,
	datac => \Mu0|Mux15~139_combout\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux15~147_combout\);

-- Location: LCCOMB_X27_Y17_N24
\D0|Dout[2]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \D0|Dout[2]~4_combout\ = ((\addr[5]~input_o\) # ((\addr[7]~input_o\) # (!\en~input_o\))) # (!\addr[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[6]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \addr[7]~input_o\,
	datad => \en~input_o\,
	combout => \D0|Dout[2]~4_combout\);

-- Location: LCCOMB_X19_Y29_N8
\M20|Mem[2][0]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[2][0]~24_combout\ = (\M00|Decoder0~9_combout\ & (!\D0|Dout[2]~4_combout\ & !\addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~9_combout\,
	datab => \D0|Dout[2]~4_combout\,
	datad => \addr[4]~input_o\,
	combout => \M20|Mem[2][0]~24_combout\);

-- Location: FF_X18_Y30_N29
\M20|Mem[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[2][0]~q\);

-- Location: LCCOMB_X22_Y28_N10
\M20|Mem[3][0]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[3][0]~27_combout\ = (\M00|Decoder0~11_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~11_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[3][0]~27_combout\);

-- Location: FF_X18_Y30_N7
\M20|Mem[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[3][0]~q\);

-- Location: LCCOMB_X22_Y28_N16
\M20|Mem[0][0]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[0][0]~26_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~10_combout\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~10_combout\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[0][0]~26_combout\);

-- Location: FF_X18_Y32_N9
\M20|Mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[0][0]~q\);

-- Location: LCCOMB_X19_Y29_N26
\M20|Mem[1][0]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[1][0]~25_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~8_combout\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~8_combout\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[1][0]~25_combout\);

-- Location: FF_X19_Y32_N25
\M20|Mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[1][0]~q\);

-- Location: LCCOMB_X18_Y32_N8
\M20|Mux7~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~14_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M20|Mem[1][0]~q\))) # (!\addr[0]~input_o\ & (\M20|Mem[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M20|Mem[0][0]~q\,
	datad => \M20|Mem[1][0]~q\,
	combout => \M20|Mux7~14_combout\);

-- Location: LCCOMB_X18_Y30_N6
\M20|Mux7~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~15_combout\ = (\addr[1]~input_o\ & ((\M20|Mux7~14_combout\ & ((\M20|Mem[3][0]~q\))) # (!\M20|Mux7~14_combout\ & (\M20|Mem[2][0]~q\)))) # (!\addr[1]~input_o\ & (((\M20|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M20|Mem[2][0]~q\,
	datac => \M20|Mem[3][0]~q\,
	datad => \M20|Mux7~14_combout\,
	combout => \M20|Mux7~15_combout\);

-- Location: LCCOMB_X19_Y29_N4
\M20|Mem[5][0]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[5][0]~20_combout\ = (!\D0|Dout[2]~4_combout\ & (\M00|Decoder0~4_combout\ & !\addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \D0|Dout[2]~4_combout\,
	datac => \M00|Decoder0~4_combout\,
	datad => \addr[4]~input_o\,
	combout => \M20|Mem[5][0]~20_combout\);

-- Location: FF_X22_Y30_N25
\M20|Mem[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[5][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[5][0]~q\);

-- Location: LCCOMB_X22_Y28_N6
\M20|Mem[7][0]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[7][0]~23_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~7_combout\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~7_combout\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[7][0]~23_combout\);

-- Location: FF_X21_Y30_N19
\M20|Mem[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[7][0]~q\);

-- Location: LCCOMB_X19_Y29_N14
\M20|Mem[6][0]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[6][0]~21_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~5_combout\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~5_combout\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[6][0]~21_combout\);

-- Location: FF_X21_Y30_N25
\M20|Mem[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[6][0]~q\);

-- Location: LCCOMB_X22_Y28_N20
\M20|Mem[4][0]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[4][0]~22_combout\ = (\M00|Decoder0~6_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~6_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[4][0]~22_combout\);

-- Location: FF_X22_Y30_N3
\M20|Mem[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[4][0]~q\);

-- Location: LCCOMB_X22_Y30_N2
\M20|Mux7~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~12_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M20|Mem[6][0]~q\)) # (!\addr[1]~input_o\ & ((\M20|Mem[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mem[6][0]~q\,
	datac => \M20|Mem[4][0]~q\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux7~12_combout\);

-- Location: LCCOMB_X21_Y30_N18
\M20|Mux7~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~13_combout\ = (\addr[0]~input_o\ & ((\M20|Mux7~12_combout\ & ((\M20|Mem[7][0]~q\))) # (!\M20|Mux7~12_combout\ & (\M20|Mem[5][0]~q\)))) # (!\addr[0]~input_o\ & (((\M20|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mem[5][0]~q\,
	datac => \M20|Mem[7][0]~q\,
	datad => \M20|Mux7~12_combout\,
	combout => \M20|Mux7~13_combout\);

-- Location: LCCOMB_X18_Y30_N8
\M20|Mux7~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~16_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M20|Mux7~13_combout\))) # (!\addr[2]~input_o\ & (\M20|Mux7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M20|Mux7~15_combout\,
	datac => \addr[2]~input_o\,
	datad => \M20|Mux7~13_combout\,
	combout => \M20|Mux7~16_combout\);

-- Location: LCCOMB_X22_Y28_N28
\M20|Mem[13][0]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[13][0]~28_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~14_combout\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~14_combout\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[13][0]~28_combout\);

-- Location: FF_X22_Y33_N9
\M20|Mem[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[13][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[13][0]~q\);

-- Location: LCCOMB_X19_Y29_N6
\M20|Mem[15][0]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[15][0]~31_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~15_combout\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~15_combout\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[15][0]~31_combout\);

-- Location: FF_X21_Y33_N27
\M20|Mem[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[15][0]~q\);

-- Location: LCCOMB_X19_Y29_N12
\M20|Mem[14][0]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[14][0]~29_combout\ = (\M00|Decoder0~13_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~13_combout\,
	datab => \addr[4]~input_o\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[14][0]~29_combout\);

-- Location: FF_X21_Y33_N9
\M20|Mem[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[14][0]~q\);

-- Location: LCCOMB_X22_Y28_N14
\M20|Mem[12][0]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[12][0]~30_combout\ = (\M00|Decoder0~12_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~12_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[12][0]~30_combout\);

-- Location: FF_X22_Y33_N11
\M20|Mem[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[12][0]~q\);

-- Location: LCCOMB_X22_Y33_N10
\M20|Mux7~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~17_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M20|Mem[14][0]~q\)) # (!\addr[1]~input_o\ & ((\M20|Mem[12][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[14][0]~q\,
	datab => \addr[0]~input_o\,
	datac => \M20|Mem[12][0]~q\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux7~17_combout\);

-- Location: LCCOMB_X21_Y33_N26
\M20|Mux7~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~18_combout\ = (\addr[0]~input_o\ & ((\M20|Mux7~17_combout\ & ((\M20|Mem[15][0]~q\))) # (!\M20|Mux7~17_combout\ & (\M20|Mem[13][0]~q\)))) # (!\addr[0]~input_o\ & (((\M20|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mem[13][0]~q\,
	datac => \M20|Mem[15][0]~q\,
	datad => \M20|Mux7~17_combout\,
	combout => \M20|Mux7~18_combout\);

-- Location: LCCOMB_X22_Y28_N8
\M20|Mem[8][0]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[8][0]~18_combout\ = (\M00|Decoder0~0_combout\ & (!\addr[4]~input_o\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~0_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[8][0]~18_combout\);

-- Location: FF_X22_Y29_N3
\M20|Mem[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[8][0]~q\);

-- Location: LCCOMB_X19_Y29_N18
\M20|Mem[9][0]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[9][0]~17_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~1_combout\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~1_combout\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[9][0]~17_combout\);

-- Location: FF_X21_Y29_N9
\M20|Mem[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[9][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[9][0]~q\);

-- Location: LCCOMB_X22_Y29_N2
\M20|Mux7~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~10_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M20|Mem[9][0]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M20|Mem[8][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M20|Mem[8][0]~q\,
	datad => \M20|Mem[9][0]~q\,
	combout => \M20|Mux7~10_combout\);

-- Location: LCCOMB_X19_Y29_N24
\M20|Mem[10][0]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[10][0]~16_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~2_combout\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~2_combout\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[10][0]~16_combout\);

-- Location: FF_X22_Y29_N25
\M20|Mem[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[10][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[10][0]~q\);

-- Location: LCCOMB_X22_Y28_N18
\M20|Mem[11][0]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[11][0]~19_combout\ = (!\addr[4]~input_o\ & (\M00|Decoder0~3_combout\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~3_combout\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[11][0]~19_combout\);

-- Location: FF_X21_Y29_N11
\M20|Mem[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[11][0]~q\);

-- Location: LCCOMB_X21_Y29_N10
\M20|Mux7~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~11_combout\ = (\M20|Mux7~10_combout\ & (((\M20|Mem[11][0]~q\) # (!\addr[1]~input_o\)))) # (!\M20|Mux7~10_combout\ & (\M20|Mem[10][0]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux7~10_combout\,
	datab => \M20|Mem[10][0]~q\,
	datac => \M20|Mem[11][0]~q\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux7~11_combout\);

-- Location: LCCOMB_X18_Y30_N10
\M20|Mux7~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~19_combout\ = (\addr[3]~input_o\ & ((\M20|Mux7~16_combout\ & (\M20|Mux7~18_combout\)) # (!\M20|Mux7~16_combout\ & ((\M20|Mux7~11_combout\))))) # (!\addr[3]~input_o\ & (\M20|Mux7~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M20|Mux7~16_combout\,
	datac => \M20|Mux7~18_combout\,
	datad => \M20|Mux7~11_combout\,
	combout => \M20|Mux7~19_combout\);

-- Location: LCCOMB_X19_Y29_N0
\M20|Mem[22][0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[22][0]~0_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~5_combout\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~5_combout\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[22][0]~0_combout\);

-- Location: FF_X16_Y30_N1
\M20|Mem[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[22][0]~q\);

-- Location: LCCOMB_X19_Y29_N22
\M20|Mem[30][0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[30][0]~3_combout\ = (\M00|Decoder0~13_combout\ & (\addr[4]~input_o\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~13_combout\,
	datab => \addr[4]~input_o\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[30][0]~3_combout\);

-- Location: FF_X17_Y30_N19
\M20|Mem[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[30][0]~q\);

-- Location: LCCOMB_X19_Y29_N2
\M20|Mem[26][0]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[26][0]~1_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~2_combout\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~2_combout\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[26][0]~1_combout\);

-- Location: FF_X17_Y30_N25
\M20|Mem[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[26][0]~q\);

-- Location: LCCOMB_X19_Y29_N28
\M20|Mem[18][0]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[18][0]~2_combout\ = (\M00|Decoder0~9_combout\ & (!\D0|Dout[2]~4_combout\ & \addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~9_combout\,
	datab => \D0|Dout[2]~4_combout\,
	datad => \addr[4]~input_o\,
	combout => \M20|Mem[18][0]~2_combout\);

-- Location: FF_X16_Y30_N11
\M20|Mem[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[18][0]~q\);

-- Location: LCCOMB_X16_Y30_N10
\M20|Mux7~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~0_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M20|Mem[26][0]~q\)) # (!\addr[3]~input_o\ & ((\M20|Mem[18][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M20|Mem[26][0]~q\,
	datac => \M20|Mem[18][0]~q\,
	datad => \addr[3]~input_o\,
	combout => \M20|Mux7~0_combout\);

-- Location: LCCOMB_X17_Y30_N18
\M20|Mux7~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~1_combout\ = (\addr[2]~input_o\ & ((\M20|Mux7~0_combout\ & ((\M20|Mem[30][0]~q\))) # (!\M20|Mux7~0_combout\ & (\M20|Mem[22][0]~q\)))) # (!\addr[2]~input_o\ & (((\M20|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[22][0]~q\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[30][0]~q\,
	datad => \M20|Mux7~0_combout\,
	combout => \M20|Mux7~1_combout\);

-- Location: LCCOMB_X22_Y28_N22
\M20|Mem[19][0]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[19][0]~14_combout\ = (\M00|Decoder0~11_combout\ & (\addr[4]~input_o\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~11_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[19][0]~14_combout\);

-- Location: FF_X23_Y32_N3
\M20|Mem[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[19][0]~q\);

-- Location: LCCOMB_X22_Y28_N4
\M20|Mem[23][0]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[23][0]~13_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~7_combout\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~7_combout\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[23][0]~13_combout\);

-- Location: FF_X22_Y32_N9
\M20|Mem[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[23][0]~q\);

-- Location: LCCOMB_X23_Y32_N2
\M20|Mux7~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~7_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M20|Mem[23][0]~q\))) # (!\addr[2]~input_o\ & (\M20|Mem[19][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[19][0]~q\,
	datad => \M20|Mem[23][0]~q\,
	combout => \M20|Mux7~7_combout\);

-- Location: LCCOMB_X22_Y28_N2
\M20|Mem[27][0]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[27][0]~12_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~3_combout\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~3_combout\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[27][0]~12_combout\);

-- Location: FF_X23_Y32_N25
\M20|Mem[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[27][0]~q\);

-- Location: LCCOMB_X19_Y29_N30
\M20|Mem[31][0]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[31][0]~15_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~15_combout\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~15_combout\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[31][0]~15_combout\);

-- Location: FF_X22_Y32_N19
\M20|Mem[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[31][0]~q\);

-- Location: LCCOMB_X22_Y32_N18
\M20|Mux7~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~8_combout\ = (\M20|Mux7~7_combout\ & (((\M20|Mem[31][0]~q\) # (!\addr[3]~input_o\)))) # (!\M20|Mux7~7_combout\ & (\M20|Mem[27][0]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux7~7_combout\,
	datab => \M20|Mem[27][0]~q\,
	datac => \M20|Mem[31][0]~q\,
	datad => \addr[3]~input_o\,
	combout => \M20|Mux7~8_combout\);

-- Location: LCCOMB_X22_Y28_N26
\M20|Mem[20][0]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[20][0]~8_combout\ = (\M00|Decoder0~6_combout\ & (\addr[4]~input_o\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Decoder0~6_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[20][0]~8_combout\);

-- Location: FF_X24_Y30_N25
\M20|Mem[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[20][0]~q\);

-- Location: LCCOMB_X22_Y28_N0
\M20|Mem[28][0]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[28][0]~11_combout\ = (\M00|Decoder0~12_combout\ & (\addr[4]~input_o\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~12_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[28][0]~11_combout\);

-- Location: FF_X23_Y30_N27
\M20|Mem[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[28][0]~q\);

-- Location: LCCOMB_X22_Y28_N30
\M20|Mem[16][0]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[16][0]~10_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~10_combout\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~10_combout\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[16][0]~10_combout\);

-- Location: FF_X24_Y30_N3
\M20|Mem[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[16][0]~q\);

-- Location: LCCOMB_X22_Y28_N12
\M20|Mem[24][0]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[24][0]~9_combout\ = (\M00|Decoder0~0_combout\ & (\addr[4]~input_o\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M00|Decoder0~0_combout\,
	datac => \addr[4]~input_o\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[24][0]~9_combout\);

-- Location: FF_X23_Y30_N1
\M20|Mem[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[24][0]~q\);

-- Location: LCCOMB_X24_Y30_N2
\M20|Mux7~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~4_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M20|Mem[24][0]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M20|Mem[16][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[16][0]~q\,
	datad => \M20|Mem[24][0]~q\,
	combout => \M20|Mux7~4_combout\);

-- Location: LCCOMB_X23_Y30_N26
\M20|Mux7~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~5_combout\ = (\addr[2]~input_o\ & ((\M20|Mux7~4_combout\ & ((\M20|Mem[28][0]~q\))) # (!\M20|Mux7~4_combout\ & (\M20|Mem[20][0]~q\)))) # (!\addr[2]~input_o\ & (((\M20|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M20|Mem[20][0]~q\,
	datac => \M20|Mem[28][0]~q\,
	datad => \M20|Mux7~4_combout\,
	combout => \M20|Mux7~5_combout\);

-- Location: LCCOMB_X19_Y29_N20
\M20|Mem[17][0]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[17][0]~6_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~8_combout\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~8_combout\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[17][0]~6_combout\);

-- Location: FF_X19_Y31_N27
\M20|Mem[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[17][0]~q\);

-- Location: LCCOMB_X18_Y31_N8
\M20|Mem[21][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[21][0]~feeder_combout\ = \Din[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[0]~input_o\,
	combout => \M20|Mem[21][0]~feeder_combout\);

-- Location: LCCOMB_X19_Y29_N10
\M20|Mem[21][0]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[21][0]~5_combout\ = (!\D0|Dout[2]~4_combout\ & (\M00|Decoder0~4_combout\ & \addr[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \D0|Dout[2]~4_combout\,
	datac => \M00|Decoder0~4_combout\,
	datad => \addr[4]~input_o\,
	combout => \M20|Mem[21][0]~5_combout\);

-- Location: FF_X18_Y31_N9
\M20|Mem[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[21][0]~feeder_combout\,
	ena => \M20|Mem[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[21][0]~q\);

-- Location: LCCOMB_X19_Y31_N26
\M20|Mux7~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~2_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M20|Mem[21][0]~q\))) # (!\addr[2]~input_o\ & (\M20|Mem[17][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[17][0]~q\,
	datad => \M20|Mem[21][0]~q\,
	combout => \M20|Mux7~2_combout\);

-- Location: LCCOMB_X22_Y28_N24
\M20|Mem[29][0]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[29][0]~7_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~14_combout\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M00|Decoder0~14_combout\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[29][0]~7_combout\);

-- Location: FF_X19_Y30_N25
\M20|Mem[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[29][0]~q\);

-- Location: LCCOMB_X19_Y29_N16
\M20|Mem[25][0]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[25][0]~4_combout\ = (\addr[4]~input_o\ & (\M00|Decoder0~1_combout\ & !\D0|Dout[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M00|Decoder0~1_combout\,
	datad => \D0|Dout[2]~4_combout\,
	combout => \M20|Mem[25][0]~4_combout\);

-- Location: FF_X19_Y31_N1
\M20|Mem[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[0]~input_o\,
	sload => VCC,
	ena => \M20|Mem[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[25][0]~q\);

-- Location: LCCOMB_X19_Y30_N24
\M20|Mux7~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~3_combout\ = (\M20|Mux7~2_combout\ & (((\M20|Mem[29][0]~q\)) # (!\addr[3]~input_o\))) # (!\M20|Mux7~2_combout\ & (\addr[3]~input_o\ & ((\M20|Mem[25][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux7~2_combout\,
	datab => \addr[3]~input_o\,
	datac => \M20|Mem[29][0]~q\,
	datad => \M20|Mem[25][0]~q\,
	combout => \M20|Mux7~3_combout\);

-- Location: LCCOMB_X18_Y30_N0
\M20|Mux7~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~6_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M20|Mux7~3_combout\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M20|Mux7~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M20|Mux7~5_combout\,
	datad => \M20|Mux7~3_combout\,
	combout => \M20|Mux7~6_combout\);

-- Location: LCCOMB_X18_Y30_N18
\M20|Mux7~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~9_combout\ = (\addr[1]~input_o\ & ((\M20|Mux7~6_combout\ & ((\M20|Mux7~8_combout\))) # (!\M20|Mux7~6_combout\ & (\M20|Mux7~1_combout\)))) # (!\addr[1]~input_o\ & (((\M20|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux7~1_combout\,
	datab => \addr[1]~input_o\,
	datac => \M20|Mux7~8_combout\,
	datad => \M20|Mux7~6_combout\,
	combout => \M20|Mux7~9_combout\);

-- Location: LCCOMB_X18_Y30_N12
\M20|Mux7~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux7~20_combout\ = (\addr[4]~input_o\ & ((\M20|Mux7~9_combout\))) # (!\addr[4]~input_o\ & (\M20|Mux7~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux7~19_combout\,
	datac => \addr[4]~input_o\,
	datad => \M20|Mux7~9_combout\,
	combout => \M20|Mux7~20_combout\);

-- Location: LCCOMB_X27_Y15_N20
\Mu0|Mux15~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~148_combout\ = (\Mu0|Mux15~137_combout\ & ((\Mu0|Mux15~147_combout\) # ((!\Mu0|Mux14~0_combout\)))) # (!\Mu0|Mux15~137_combout\ & (((\M20|Mux7~20_combout\ & \Mu0|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux15~137_combout\,
	datab => \Mu0|Mux15~147_combout\,
	datac => \M20|Mux7~20_combout\,
	datad => \Mu0|Mux14~0_combout\,
	combout => \Mu0|Mux15~148_combout\);

-- Location: LCCOMB_X23_Y19_N14
\Mu0|Mux15~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux15~149_combout\ = (\Mu0|Mux15~84_combout\) # ((!\addr[7]~input_o\ & \Mu0|Mux15~148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mu0|Mux15~84_combout\,
	datac => \addr[7]~input_o\,
	datad => \Mu0|Mux15~148_combout\,
	combout => \Mu0|Mux15~149_combout\);

-- Location: IOIBUF_X18_Y41_N8
\Din[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Din(1),
	o => \Din[1]~input_o\);

-- Location: FF_X32_Y25_N7
\M50|Mem[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[3][1]~q\);

-- Location: FF_X31_Y28_N21
\M50|Mem[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[11][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[11][1]~q\);

-- Location: LCCOMB_X32_Y25_N6
\Mu0|Mux14~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~75_combout\ = (\addr[4]~input_o\ & (\addr[3]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & ((\M50|Mem[11][1]~q\))) # (!\addr[3]~input_o\ & (\M50|Mem[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[3][1]~q\,
	datad => \M50|Mem[11][1]~q\,
	combout => \Mu0|Mux14~75_combout\);

-- Location: FF_X31_Y28_N23
\M50|Mem[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[27][1]~q\);

-- Location: FF_X32_Y25_N29
\M50|Mem[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[19][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[19][1]~q\);

-- Location: LCCOMB_X31_Y28_N22
\Mu0|Mux14~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~76_combout\ = (\Mu0|Mux14~75_combout\ & (((\M50|Mem[27][1]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux14~75_combout\ & (\addr[4]~input_o\ & ((\M50|Mem[19][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~75_combout\,
	datab => \addr[4]~input_o\,
	datac => \M50|Mem[27][1]~q\,
	datad => \M50|Mem[19][1]~q\,
	combout => \Mu0|Mux14~76_combout\);

-- Location: FF_X27_Y25_N13
\M40|Mem[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[23][1]~q\);

-- Location: FF_X26_Y25_N9
\M40|Mem[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[31][1]~q\);

-- Location: FF_X27_Y25_N7
\M40|Mem[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[7][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[7][1]~q\);

-- Location: FF_X28_Y27_N19
\M40|Mem[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[15][1]~q\);

-- Location: LCCOMB_X27_Y25_N6
\Mu0|Mux14~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~77_combout\ = (\addr[4]~input_o\ & (\addr[3]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & ((\M40|Mem[15][1]~q\))) # (!\addr[3]~input_o\ & (\M40|Mem[7][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[7][1]~q\,
	datad => \M40|Mem[15][1]~q\,
	combout => \Mu0|Mux14~77_combout\);

-- Location: LCCOMB_X26_Y25_N8
\Mu0|Mux14~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~78_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux14~77_combout\ & ((\M40|Mem[31][1]~q\))) # (!\Mu0|Mux14~77_combout\ & (\M40|Mem[23][1]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux14~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M40|Mem[23][1]~q\,
	datac => \M40|Mem[31][1]~q\,
	datad => \Mu0|Mux14~77_combout\,
	combout => \Mu0|Mux14~78_combout\);

-- Location: FF_X29_Y28_N29
\M40|Mem[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[19][1]~q\);

-- Location: FF_X30_Y27_N27
\M40|Mem[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[27][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[27][1]~q\);

-- Location: FF_X29_Y28_N7
\M40|Mem[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[3][1]~q\);

-- Location: FF_X30_Y27_N25
\M40|Mem[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[11][1]~q\);

-- Location: LCCOMB_X29_Y28_N6
\Mu0|Mux14~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~79_combout\ = (\addr[4]~input_o\ & (\addr[3]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & ((\M40|Mem[11][1]~q\))) # (!\addr[3]~input_o\ & (\M40|Mem[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[3][1]~q\,
	datad => \M40|Mem[11][1]~q\,
	combout => \Mu0|Mux14~79_combout\);

-- Location: LCCOMB_X30_Y27_N26
\Mu0|Mux14~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~80_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux14~79_combout\ & ((\M40|Mem[27][1]~q\))) # (!\Mu0|Mux14~79_combout\ & (\M40|Mem[19][1]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux14~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M40|Mem[19][1]~q\,
	datab => \addr[4]~input_o\,
	datac => \M40|Mem[27][1]~q\,
	datad => \Mu0|Mux14~79_combout\,
	combout => \Mu0|Mux14~80_combout\);

-- Location: LCCOMB_X26_Y25_N2
\Mu0|Mux14~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~81_combout\ = (\addr[5]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & (\Mu0|Mux14~78_combout\)) # (!\addr[2]~input_o\ & ((\Mu0|Mux14~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux14~78_combout\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux14~80_combout\,
	combout => \Mu0|Mux14~81_combout\);

-- Location: FF_X28_Y25_N3
\M50|Mem[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[23][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[23][1]~q\);

-- Location: FF_X26_Y25_N29
\M50|Mem[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[31][1]~q\);

-- Location: FF_X28_Y25_N5
\M50|Mem[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[7][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[7][1]~q\);

-- Location: LCCOMB_X29_Y26_N16
\M50|Mem[15][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[15][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M50|Mem[15][1]~feeder_combout\);

-- Location: FF_X29_Y26_N17
\M50|Mem[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[15][1]~feeder_combout\,
	ena => \M50|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[15][1]~q\);

-- Location: LCCOMB_X28_Y25_N4
\Mu0|Mux14~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~82_combout\ = (\addr[3]~input_o\ & ((\addr[4]~input_o\) # ((\M50|Mem[15][1]~q\)))) # (!\addr[3]~input_o\ & (!\addr[4]~input_o\ & (\M50|Mem[7][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M50|Mem[7][1]~q\,
	datad => \M50|Mem[15][1]~q\,
	combout => \Mu0|Mux14~82_combout\);

-- Location: LCCOMB_X26_Y25_N28
\Mu0|Mux14~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~83_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux14~82_combout\ & ((\M50|Mem[31][1]~q\))) # (!\Mu0|Mux14~82_combout\ & (\M50|Mem[23][1]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux14~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[23][1]~q\,
	datab => \addr[4]~input_o\,
	datac => \M50|Mem[31][1]~q\,
	datad => \Mu0|Mux14~82_combout\,
	combout => \Mu0|Mux14~83_combout\);

-- Location: LCCOMB_X26_Y25_N22
\Mu0|Mux14~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~84_combout\ = (\Mu0|Mux14~81_combout\ & (((\Mu0|Mux14~83_combout\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux14~81_combout\ & (\Mu0|Mux14~76_combout\ & (\addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~76_combout\,
	datab => \Mu0|Mux14~81_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux14~83_combout\,
	combout => \Mu0|Mux14~84_combout\);

-- Location: FF_X25_Y28_N5
\M50|Mem[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[21][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[21][1]~q\);

-- Location: FF_X25_Y28_N15
\M50|Mem[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[29][1]~q\);

-- Location: FF_X24_Y28_N31
\M50|Mem[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[17][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[17][1]~q\);

-- Location: FF_X24_Y28_N13
\M50|Mem[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[25][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[25][1]~q\);

-- Location: LCCOMB_X24_Y28_N30
\Mu0|Mux14~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~51_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M50|Mem[25][1]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M50|Mem[17][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[17][1]~q\,
	datad => \M50|Mem[25][1]~q\,
	combout => \Mu0|Mux14~51_combout\);

-- Location: LCCOMB_X25_Y28_N14
\Mu0|Mux14~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~52_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux14~51_combout\ & ((\M50|Mem[29][1]~q\))) # (!\Mu0|Mux14~51_combout\ & (\M50|Mem[21][1]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux14~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M50|Mem[21][1]~q\,
	datac => \M50|Mem[29][1]~q\,
	datad => \Mu0|Mux14~51_combout\,
	combout => \Mu0|Mux14~52_combout\);

-- Location: FF_X23_Y20_N31
\M40|Mem[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[17][1]~q\);

-- Location: FF_X23_Y20_N29
\M40|Mem[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[21][1]~q\);

-- Location: LCCOMB_X23_Y20_N30
\Mu0|Mux14~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~44_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M40|Mem[21][1]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M40|Mem[17][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[17][1]~q\,
	datad => \M40|Mem[21][1]~q\,
	combout => \Mu0|Mux14~44_combout\);

-- Location: FF_X24_Y24_N27
\M40|Mem[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[29][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[29][1]~q\);

-- Location: FF_X24_Y24_N1
\M40|Mem[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[25][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[25][1]~q\);

-- Location: LCCOMB_X24_Y24_N26
\Mu0|Mux14~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~45_combout\ = (\Mu0|Mux14~44_combout\ & (((\M40|Mem[29][1]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux14~44_combout\ & (\addr[3]~input_o\ & ((\M40|Mem[25][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~44_combout\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[29][1]~q\,
	datad => \M40|Mem[25][1]~q\,
	combout => \Mu0|Mux14~45_combout\);

-- Location: FF_X34_Y20_N5
\M50|Mem[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[5][1]~q\);

-- Location: FF_X34_Y20_N23
\M50|Mem[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[13][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[13][1]~q\);

-- Location: FF_X35_Y20_N7
\M50|Mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[1][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[1][1]~q\);

-- Location: FF_X35_Y20_N13
\M50|Mem[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[9][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[9][1]~q\);

-- Location: LCCOMB_X35_Y20_N6
\Mu0|Mux14~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~46_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M50|Mem[9][1]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M50|Mem[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[1][1]~q\,
	datad => \M50|Mem[9][1]~q\,
	combout => \Mu0|Mux14~46_combout\);

-- Location: LCCOMB_X34_Y20_N22
\Mu0|Mux14~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~47_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux14~46_combout\ & ((\M50|Mem[13][1]~q\))) # (!\Mu0|Mux14~46_combout\ & (\M50|Mem[5][1]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M50|Mem[5][1]~q\,
	datac => \M50|Mem[13][1]~q\,
	datad => \Mu0|Mux14~46_combout\,
	combout => \Mu0|Mux14~47_combout\);

-- Location: FF_X27_Y29_N15
\M40|Mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[1][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[1][1]~q\);

-- Location: FF_X27_Y29_N13
\M40|Mem[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[5][1]~q\);

-- Location: LCCOMB_X27_Y29_N14
\Mu0|Mux14~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~48_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M40|Mem[5][1]~q\))) # (!\addr[2]~input_o\ & (\M40|Mem[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[1][1]~q\,
	datad => \M40|Mem[5][1]~q\,
	combout => \Mu0|Mux14~48_combout\);

-- Location: FF_X26_Y29_N23
\M40|Mem[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[13][1]~q\);

-- Location: FF_X26_Y29_N13
\M40|Mem[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[9][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[9][1]~q\);

-- Location: LCCOMB_X26_Y29_N22
\Mu0|Mux14~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~49_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux14~48_combout\ & (\M40|Mem[13][1]~q\)) # (!\Mu0|Mux14~48_combout\ & ((\M40|Mem[9][1]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux14~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux14~48_combout\,
	datac => \M40|Mem[13][1]~q\,
	datad => \M40|Mem[9][1]~q\,
	combout => \Mu0|Mux14~49_combout\);

-- Location: LCCOMB_X26_Y25_N20
\Mu0|Mux14~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~50_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux14~47_combout\) # ((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (((!\addr[4]~input_o\ & \Mu0|Mux14~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux14~47_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux14~49_combout\,
	combout => \Mu0|Mux14~50_combout\);

-- Location: LCCOMB_X26_Y25_N14
\Mu0|Mux14~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~53_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux14~50_combout\ & (\Mu0|Mux14~52_combout\)) # (!\Mu0|Mux14~50_combout\ & ((\Mu0|Mux14~45_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux14~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~52_combout\,
	datab => \Mu0|Mux14~45_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux14~50_combout\,
	combout => \Mu0|Mux14~53_combout\);

-- Location: FF_X21_Y25_N31
\M40|Mem[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[16][1]~q\);

-- Location: FF_X21_Y25_N21
\M40|Mem[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[20][1]~q\);

-- Location: LCCOMB_X21_Y25_N30
\Mu0|Mux14~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~64_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M40|Mem[20][1]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M40|Mem[16][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[16][1]~q\,
	datad => \M40|Mem[20][1]~q\,
	combout => \Mu0|Mux14~64_combout\);

-- Location: FF_X22_Y25_N23
\M40|Mem[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[28][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[28][1]~q\);

-- Location: FF_X22_Y25_N21
\M40|Mem[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[24][1]~q\);

-- Location: LCCOMB_X22_Y25_N22
\Mu0|Mux14~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~65_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux14~64_combout\ & (\M40|Mem[28][1]~q\)) # (!\Mu0|Mux14~64_combout\ & ((\M40|Mem[24][1]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux14~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux14~64_combout\,
	datac => \M40|Mem[28][1]~q\,
	datad => \M40|Mem[24][1]~q\,
	combout => \Mu0|Mux14~65_combout\);

-- Location: FF_X26_Y26_N5
\M50|Mem[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[20][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[20][1]~q\);

-- Location: FF_X26_Y26_N15
\M50|Mem[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[28][1]~q\);

-- Location: FF_X25_Y26_N15
\M50|Mem[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[16][1]~q\);

-- Location: FF_X25_Y26_N13
\M50|Mem[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[24][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[24][1]~q\);

-- Location: LCCOMB_X25_Y26_N14
\Mu0|Mux14~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~71_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M50|Mem[24][1]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M50|Mem[16][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[16][1]~q\,
	datad => \M50|Mem[24][1]~q\,
	combout => \Mu0|Mux14~71_combout\);

-- Location: LCCOMB_X26_Y26_N14
\Mu0|Mux14~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~72_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux14~71_combout\ & ((\M50|Mem[28][1]~q\))) # (!\Mu0|Mux14~71_combout\ & (\M50|Mem[20][1]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux14~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M50|Mem[20][1]~q\,
	datac => \M50|Mem[28][1]~q\,
	datad => \Mu0|Mux14~71_combout\,
	combout => \Mu0|Mux14~72_combout\);

-- Location: FF_X31_Y24_N5
\M50|Mem[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[8][1]~q\);

-- Location: FF_X31_Y24_N23
\M50|Mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[0][1]~q\);

-- Location: LCCOMB_X31_Y24_N22
\Mu0|Mux14~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~66_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M50|Mem[8][1]~q\)) # (!\addr[3]~input_o\ & ((\M50|Mem[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M50|Mem[8][1]~q\,
	datac => \M50|Mem[0][1]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux14~66_combout\);

-- Location: FF_X31_Y22_N19
\M50|Mem[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[12][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[12][1]~q\);

-- Location: LCCOMB_X31_Y22_N0
\M50|Mem[4][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[4][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M50|Mem[4][1]~feeder_combout\);

-- Location: FF_X31_Y22_N1
\M50|Mem[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[4][1]~feeder_combout\,
	ena => \M50|Mem[4][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[4][1]~q\);

-- Location: LCCOMB_X31_Y22_N18
\Mu0|Mux14~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~67_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux14~66_combout\ & (\M50|Mem[12][1]~q\)) # (!\Mu0|Mux14~66_combout\ & ((\M50|Mem[4][1]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux14~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux14~66_combout\,
	datac => \M50|Mem[12][1]~q\,
	datad => \M50|Mem[4][1]~q\,
	combout => \Mu0|Mux14~67_combout\);

-- Location: FF_X28_Y22_N5
\M40|Mem[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[4][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[4][1]~q\);

-- Location: FF_X29_Y23_N17
\M40|Mem[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[12][1]~q\);

-- Location: FF_X28_Y22_N23
\M40|Mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[0][1]~q\);

-- Location: LCCOMB_X27_Y22_N20
\M40|Mem[8][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[8][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M40|Mem[8][1]~feeder_combout\);

-- Location: FF_X27_Y22_N21
\M40|Mem[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[8][1]~feeder_combout\,
	ena => \M40|Mem[8][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[8][1]~q\);

-- Location: LCCOMB_X28_Y22_N22
\Mu0|Mux14~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~68_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M40|Mem[8][1]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M40|Mem[0][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[0][1]~q\,
	datad => \M40|Mem[8][1]~q\,
	combout => \Mu0|Mux14~68_combout\);

-- Location: LCCOMB_X29_Y23_N16
\Mu0|Mux14~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~69_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux14~68_combout\ & ((\M40|Mem[12][1]~q\))) # (!\Mu0|Mux14~68_combout\ & (\M40|Mem[4][1]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux14~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M40|Mem[4][1]~q\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[12][1]~q\,
	datad => \Mu0|Mux14~68_combout\,
	combout => \Mu0|Mux14~69_combout\);

-- Location: LCCOMB_X29_Y23_N10
\Mu0|Mux14~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~70_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\Mu0|Mux14~67_combout\)) # (!\addr[5]~input_o\ & ((\Mu0|Mux14~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~67_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux14~69_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux14~70_combout\);

-- Location: LCCOMB_X34_Y19_N6
\Mu0|Mux14~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~73_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux14~70_combout\ & ((\Mu0|Mux14~72_combout\))) # (!\Mu0|Mux14~70_combout\ & (\Mu0|Mux14~65_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux14~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~65_combout\,
	datab => \Mu0|Mux14~72_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux14~70_combout\,
	combout => \Mu0|Mux14~73_combout\);

-- Location: LCCOMB_X31_Y27_N18
\M50|Mem[2][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[2][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M50|Mem[2][1]~feeder_combout\);

-- Location: FF_X31_Y27_N19
\M50|Mem[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[2][1]~feeder_combout\,
	ena => \M50|Mem[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[2][1]~q\);

-- Location: LCCOMB_X35_Y26_N12
\M40|Mem[6][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[6][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M40|Mem[6][1]~feeder_combout\);

-- Location: FF_X35_Y26_N13
\M40|Mem[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[6][1]~feeder_combout\,
	ena => \M40|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[6][1]~q\);

-- Location: FF_X35_Y26_N23
\M40|Mem[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[2][1]~q\);

-- Location: LCCOMB_X35_Y26_N22
\Mu0|Mux14~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~58_combout\ = (\addr[2]~input_o\ & ((\M40|Mem[6][1]~q\) # ((\addr[5]~input_o\)))) # (!\addr[2]~input_o\ & (((\M40|Mem[2][1]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M40|Mem[6][1]~q\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[2][1]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux14~58_combout\);

-- Location: FF_X31_Y26_N23
\M50|Mem[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[6][1]~q\);

-- Location: LCCOMB_X31_Y26_N22
\Mu0|Mux14~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~59_combout\ = (\Mu0|Mux14~58_combout\ & (((\M50|Mem[6][1]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux14~58_combout\ & (\M50|Mem[2][1]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[2][1]~q\,
	datab => \Mu0|Mux14~58_combout\,
	datac => \M50|Mem[6][1]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux14~59_combout\);

-- Location: LCCOMB_X31_Y27_N0
\M50|Mem[10][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[10][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M50|Mem[10][1]~feeder_combout\);

-- Location: FF_X31_Y27_N1
\M50|Mem[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[10][1]~feeder_combout\,
	ena => \M50|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[10][1]~q\);

-- Location: FF_X34_Y26_N13
\M40|Mem[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[14][1]~q\);

-- Location: FF_X34_Y26_N23
\M40|Mem[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[10][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[10][1]~q\);

-- Location: LCCOMB_X34_Y26_N22
\Mu0|Mux14~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~56_combout\ = (\addr[2]~input_o\ & ((\M40|Mem[14][1]~q\) # ((\addr[5]~input_o\)))) # (!\addr[2]~input_o\ & (((\M40|Mem[10][1]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M40|Mem[14][1]~q\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[10][1]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux14~56_combout\);

-- Location: FF_X31_Y26_N13
\M50|Mem[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[14][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[14][1]~q\);

-- Location: LCCOMB_X31_Y26_N12
\Mu0|Mux14~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~57_combout\ = (\Mu0|Mux14~56_combout\ & (((\M50|Mem[14][1]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux14~56_combout\ & (\M50|Mem[10][1]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[10][1]~q\,
	datab => \Mu0|Mux14~56_combout\,
	datac => \M50|Mem[14][1]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux14~57_combout\);

-- Location: LCCOMB_X31_Y26_N24
\Mu0|Mux14~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~60_combout\ = (\addr[3]~input_o\ & ((\addr[4]~input_o\) # ((\Mu0|Mux14~57_combout\)))) # (!\addr[3]~input_o\ & (!\addr[4]~input_o\ & (\Mu0|Mux14~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux14~59_combout\,
	datad => \Mu0|Mux14~57_combout\,
	combout => \Mu0|Mux14~60_combout\);

-- Location: FF_X34_Y18_N15
\M40|Mem[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[26][1]~q\);

-- Location: FF_X34_Y18_N29
\M40|Mem[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[30][1]~q\);

-- Location: LCCOMB_X34_Y18_N14
\Mu0|Mux14~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~61_combout\ = (\addr[2]~input_o\ & ((\addr[5]~input_o\) # ((\M40|Mem[30][1]~q\)))) # (!\addr[2]~input_o\ & (!\addr[5]~input_o\ & (\M40|Mem[26][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M40|Mem[26][1]~q\,
	datad => \M40|Mem[30][1]~q\,
	combout => \Mu0|Mux14~61_combout\);

-- Location: FF_X34_Y19_N3
\M50|Mem[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[30][1]~q\);

-- Location: LCCOMB_X35_Y19_N2
\M50|Mem[26][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[26][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M50|Mem[26][1]~feeder_combout\);

-- Location: FF_X35_Y19_N3
\M50|Mem[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[26][1]~feeder_combout\,
	ena => \M50|Mem[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[26][1]~q\);

-- Location: LCCOMB_X34_Y19_N2
\Mu0|Mux14~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~62_combout\ = (\Mu0|Mux14~61_combout\ & (((\M50|Mem[30][1]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux14~61_combout\ & (\addr[5]~input_o\ & ((\M50|Mem[26][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~61_combout\,
	datab => \addr[5]~input_o\,
	datac => \M50|Mem[30][1]~q\,
	datad => \M50|Mem[26][1]~q\,
	combout => \Mu0|Mux14~62_combout\);

-- Location: FF_X35_Y18_N23
\M40|Mem[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[18][1]~q\);

-- Location: FF_X35_Y18_N21
\M40|Mem[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M40|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[22][1]~q\);

-- Location: LCCOMB_X35_Y18_N22
\Mu0|Mux14~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~54_combout\ = (\addr[2]~input_o\ & ((\addr[5]~input_o\) # ((\M40|Mem[22][1]~q\)))) # (!\addr[2]~input_o\ & (!\addr[5]~input_o\ & (\M40|Mem[18][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M40|Mem[18][1]~q\,
	datad => \M40|Mem[22][1]~q\,
	combout => \Mu0|Mux14~54_combout\);

-- Location: FF_X34_Y19_N1
\M50|Mem[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M50|Mem[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[22][1]~q\);

-- Location: LCCOMB_X35_Y19_N24
\M50|Mem[18][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[18][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M50|Mem[18][1]~feeder_combout\);

-- Location: FF_X35_Y19_N25
\M50|Mem[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[18][1]~feeder_combout\,
	ena => \M50|Mem[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[18][1]~q\);

-- Location: LCCOMB_X34_Y19_N0
\Mu0|Mux14~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~55_combout\ = (\Mu0|Mux14~54_combout\ & (((\M50|Mem[22][1]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux14~54_combout\ & (\addr[5]~input_o\ & ((\M50|Mem[18][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~54_combout\,
	datab => \addr[5]~input_o\,
	datac => \M50|Mem[22][1]~q\,
	datad => \M50|Mem[18][1]~q\,
	combout => \Mu0|Mux14~55_combout\);

-- Location: LCCOMB_X34_Y19_N12
\Mu0|Mux14~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~63_combout\ = (\Mu0|Mux14~60_combout\ & ((\Mu0|Mux14~62_combout\) # ((!\addr[4]~input_o\)))) # (!\Mu0|Mux14~60_combout\ & (((\addr[4]~input_o\ & \Mu0|Mux14~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~60_combout\,
	datab => \Mu0|Mux14~62_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux14~55_combout\,
	combout => \Mu0|Mux14~63_combout\);

-- Location: LCCOMB_X34_Y19_N8
\Mu0|Mux14~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~74_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\) # (\Mu0|Mux14~63_combout\)))) # (!\addr[1]~input_o\ & (\Mu0|Mux14~73_combout\ & (!\addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~73_combout\,
	datab => \addr[1]~input_o\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux14~63_combout\,
	combout => \Mu0|Mux14~74_combout\);

-- Location: LCCOMB_X26_Y19_N4
\Mu0|Mux14~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~85_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux14~74_combout\ & (\Mu0|Mux14~84_combout\)) # (!\Mu0|Mux14~74_combout\ & ((\Mu0|Mux14~53_combout\))))) # (!\addr[0]~input_o\ & (((\Mu0|Mux14~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux14~84_combout\,
	datac => \Mu0|Mux14~53_combout\,
	datad => \Mu0|Mux14~74_combout\,
	combout => \Mu0|Mux14~85_combout\);

-- Location: LCCOMB_X27_Y27_N4
\M70|Mem[22][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[22][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M70|Mem[22][1]~feeder_combout\);

-- Location: FF_X27_Y27_N5
\M70|Mem[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[22][1]~feeder_combout\,
	ena => \M70|Mem[22][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[22][1]~q\);

-- Location: FF_X26_Y27_N7
\M70|Mem[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[23][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[23][1]~q\);

-- Location: FF_X27_Y27_N7
\M70|Mem[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[20][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[20][1]~q\);

-- Location: FF_X26_Y27_N21
\M70|Mem[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[21][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[21][1]~q\);

-- Location: LCCOMB_X27_Y27_N6
\Mu0|Mux14~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~9_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M70|Mem[21][1]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M70|Mem[20][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[20][1]~q\,
	datad => \M70|Mem[21][1]~q\,
	combout => \Mu0|Mux14~9_combout\);

-- Location: LCCOMB_X26_Y27_N6
\Mu0|Mux14~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~10_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux14~9_combout\ & ((\M70|Mem[23][1]~q\))) # (!\Mu0|Mux14~9_combout\ & (\M70|Mem[22][1]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux14~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[22][1]~q\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[23][1]~q\,
	datad => \Mu0|Mux14~9_combout\,
	combout => \Mu0|Mux14~10_combout\);

-- Location: FF_X22_Y24_N19
\M60|Mem[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[21][1]~q\);

-- Location: FF_X23_Y24_N25
\M60|Mem[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[23][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[23][1]~q\);

-- Location: LCCOMB_X19_Y24_N18
\M60|Mem[22][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[22][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M60|Mem[22][1]~feeder_combout\);

-- Location: FF_X19_Y24_N19
\M60|Mem[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[22][1]~feeder_combout\,
	ena => \M60|Mem[22][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[22][1]~q\);

-- Location: FF_X22_Y24_N21
\M60|Mem[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[20][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[20][1]~q\);

-- Location: LCCOMB_X22_Y24_N20
\Mu0|Mux14~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~2_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M60|Mem[22][1]~q\)) # (!\addr[1]~input_o\ & ((\M60|Mem[20][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M60|Mem[22][1]~q\,
	datac => \M60|Mem[20][1]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux14~2_combout\);

-- Location: LCCOMB_X23_Y24_N24
\Mu0|Mux14~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~3_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux14~2_combout\ & ((\M60|Mem[23][1]~q\))) # (!\Mu0|Mux14~2_combout\ & (\M60|Mem[21][1]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M60|Mem[21][1]~q\,
	datac => \M60|Mem[23][1]~q\,
	datad => \Mu0|Mux14~2_combout\,
	combout => \Mu0|Mux14~3_combout\);

-- Location: FF_X16_Y25_N27
\M70|Mem[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[6][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[6][1]~q\);

-- Location: FF_X17_Y25_N25
\M70|Mem[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[7][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[7][1]~q\);

-- Location: LCCOMB_X18_Y25_N26
\M70|Mem[5][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[5][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M70|Mem[5][1]~feeder_combout\);

-- Location: FF_X18_Y25_N27
\M70|Mem[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[5][1]~feeder_combout\,
	ena => \M70|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[5][1]~q\);

-- Location: FF_X16_Y25_N21
\M70|Mem[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[4][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[4][1]~q\);

-- Location: LCCOMB_X16_Y25_N20
\Mu0|Mux14~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~4_combout\ = (\addr[0]~input_o\ & ((\M70|Mem[5][1]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M70|Mem[4][1]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[5][1]~q\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[4][1]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux14~4_combout\);

-- Location: LCCOMB_X17_Y25_N24
\Mu0|Mux14~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~5_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux14~4_combout\ & ((\M70|Mem[7][1]~q\))) # (!\Mu0|Mux14~4_combout\ & (\M70|Mem[6][1]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[6][1]~q\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[7][1]~q\,
	datad => \Mu0|Mux14~4_combout\,
	combout => \Mu0|Mux14~5_combout\);

-- Location: FF_X32_Y16_N5
\M60|Mem[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[5][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[5][1]~q\);

-- Location: FF_X31_Y16_N23
\M60|Mem[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[7][1]~q\);

-- Location: FF_X32_Y16_N7
\M60|Mem[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[4][1]~q\);

-- Location: FF_X31_Y16_N21
\M60|Mem[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[6][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[6][1]~q\);

-- Location: LCCOMB_X32_Y16_N6
\Mu0|Mux14~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~6_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M60|Mem[6][1]~q\))) # (!\addr[1]~input_o\ & (\M60|Mem[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[4][1]~q\,
	datad => \M60|Mem[6][1]~q\,
	combout => \Mu0|Mux14~6_combout\);

-- Location: LCCOMB_X31_Y16_N22
\Mu0|Mux14~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~7_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux14~6_combout\ & ((\M60|Mem[7][1]~q\))) # (!\Mu0|Mux14~6_combout\ & (\M60|Mem[5][1]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M60|Mem[5][1]~q\,
	datac => \M60|Mem[7][1]~q\,
	datad => \Mu0|Mux14~6_combout\,
	combout => \Mu0|Mux14~7_combout\);

-- Location: LCCOMB_X26_Y19_N20
\Mu0|Mux14~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~8_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux14~5_combout\) # ((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (((!\addr[4]~input_o\ & \Mu0|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~5_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux14~7_combout\,
	combout => \Mu0|Mux14~8_combout\);

-- Location: LCCOMB_X26_Y19_N6
\Mu0|Mux14~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~11_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux14~8_combout\ & (\Mu0|Mux14~10_combout\)) # (!\Mu0|Mux14~8_combout\ & ((\Mu0|Mux14~3_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~10_combout\,
	datab => \Mu0|Mux14~3_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux14~8_combout\,
	combout => \Mu0|Mux14~11_combout\);

-- Location: FF_X25_Y17_N3
\M70|Mem[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[12][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[12][1]~q\);

-- Location: LCCOMB_X25_Y17_N0
\M70|Mem[14][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[14][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M70|Mem[14][1]~feeder_combout\);

-- Location: FF_X25_Y17_N1
\M70|Mem[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[14][1]~feeder_combout\,
	ena => \M70|Mem[14][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[14][1]~q\);

-- Location: LCCOMB_X25_Y17_N2
\Mu0|Mux14~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~33_combout\ = (\addr[4]~input_o\ & (\addr[1]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[1]~input_o\ & ((\M70|Mem[14][1]~q\))) # (!\addr[1]~input_o\ & (\M70|Mem[12][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[12][1]~q\,
	datad => \M70|Mem[14][1]~q\,
	combout => \Mu0|Mux14~33_combout\);

-- Location: FF_X24_Y21_N31
\M70|Mem[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[30][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[30][1]~q\);

-- Location: FF_X24_Y21_N13
\M70|Mem[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[28][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[28][1]~q\);

-- Location: LCCOMB_X24_Y21_N30
\Mu0|Mux14~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~34_combout\ = (\Mu0|Mux14~33_combout\ & (((\M70|Mem[30][1]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux14~33_combout\ & (\addr[4]~input_o\ & ((\M70|Mem[28][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~33_combout\,
	datab => \addr[4]~input_o\,
	datac => \M70|Mem[30][1]~q\,
	datad => \M70|Mem[28][1]~q\,
	combout => \Mu0|Mux14~34_combout\);

-- Location: FF_X23_Y25_N15
\M60|Mem[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[12][1]~q\);

-- Location: FF_X23_Y25_N13
\M60|Mem[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[14][1]~q\);

-- Location: LCCOMB_X23_Y25_N14
\Mu0|Mux14~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~37_combout\ = (\addr[1]~input_o\ & ((\addr[4]~input_o\) # ((\M60|Mem[14][1]~q\)))) # (!\addr[1]~input_o\ & (!\addr[4]~input_o\ & (\M60|Mem[12][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M60|Mem[12][1]~q\,
	datad => \M60|Mem[14][1]~q\,
	combout => \Mu0|Mux14~37_combout\);

-- Location: FF_X24_Y25_N31
\M60|Mem[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[30][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[30][1]~q\);

-- Location: FF_X24_Y25_N13
\M60|Mem[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[28][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[28][1]~q\);

-- Location: LCCOMB_X24_Y25_N30
\Mu0|Mux14~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~38_combout\ = (\Mu0|Mux14~37_combout\ & (((\M60|Mem[30][1]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux14~37_combout\ & (\addr[4]~input_o\ & ((\M60|Mem[28][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~37_combout\,
	datab => \addr[4]~input_o\,
	datac => \M60|Mem[30][1]~q\,
	datad => \M60|Mem[28][1]~q\,
	combout => \Mu0|Mux14~38_combout\);

-- Location: FF_X25_Y22_N1
\M60|Mem[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[15][1]~q\);

-- Location: FF_X25_Y22_N19
\M60|Mem[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[13][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[13][1]~q\);

-- Location: LCCOMB_X25_Y22_N18
\Mu0|Mux14~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~35_combout\ = (\addr[1]~input_o\ & ((\M60|Mem[15][1]~q\) # ((\addr[4]~input_o\)))) # (!\addr[1]~input_o\ & (((\M60|Mem[13][1]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[15][1]~q\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[13][1]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux14~35_combout\);

-- Location: FF_X26_Y22_N19
\M60|Mem[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[31][1]~q\);

-- Location: FF_X26_Y22_N25
\M60|Mem[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[29][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[29][1]~q\);

-- Location: LCCOMB_X26_Y22_N18
\Mu0|Mux14~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~36_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux14~35_combout\ & (\M60|Mem[31][1]~q\)) # (!\Mu0|Mux14~35_combout\ & ((\M60|Mem[29][1]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux14~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux14~35_combout\,
	datac => \M60|Mem[31][1]~q\,
	datad => \M60|Mem[29][1]~q\,
	combout => \Mu0|Mux14~36_combout\);

-- Location: LCCOMB_X26_Y19_N14
\Mu0|Mux14~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~39_combout\ = (\addr[5]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\Mu0|Mux14~36_combout\))) # (!\addr[0]~input_o\ & (\Mu0|Mux14~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~38_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux14~36_combout\,
	combout => \Mu0|Mux14~39_combout\);

-- Location: FF_X21_Y19_N21
\M70|Mem[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[29][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[29][1]~q\);

-- Location: FF_X22_Y19_N21
\M70|Mem[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[31][1]~q\);

-- Location: FF_X22_Y19_N3
\M70|Mem[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[15][1]~q\);

-- Location: FF_X21_Y19_N15
\M70|Mem[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[13][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[13][1]~q\);

-- Location: LCCOMB_X21_Y19_N14
\Mu0|Mux14~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~40_combout\ = (\addr[4]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[1]~input_o\ & (\M70|Mem[15][1]~q\)) # (!\addr[1]~input_o\ & ((\M70|Mem[13][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[15][1]~q\,
	datab => \addr[4]~input_o\,
	datac => \M70|Mem[13][1]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux14~40_combout\);

-- Location: LCCOMB_X22_Y19_N20
\Mu0|Mux14~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~41_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux14~40_combout\ & ((\M70|Mem[31][1]~q\))) # (!\Mu0|Mux14~40_combout\ & (\M70|Mem[29][1]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux14~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[29][1]~q\,
	datab => \addr[4]~input_o\,
	datac => \M70|Mem[31][1]~q\,
	datad => \Mu0|Mux14~40_combout\,
	combout => \Mu0|Mux14~41_combout\);

-- Location: LCCOMB_X26_Y19_N24
\Mu0|Mux14~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~42_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux14~39_combout\ & ((\Mu0|Mux14~41_combout\))) # (!\Mu0|Mux14~39_combout\ & (\Mu0|Mux14~34_combout\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux14~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~34_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux14~39_combout\,
	datad => \Mu0|Mux14~41_combout\,
	combout => \Mu0|Mux14~42_combout\);

-- Location: FF_X34_Y13_N25
\M60|Mem[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[17][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[17][1]~q\);

-- Location: FF_X34_Y13_N19
\M60|Mem[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[19][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[19][1]~q\);

-- Location: FF_X35_Y13_N3
\M60|Mem[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[16][1]~q\);

-- Location: LCCOMB_X35_Y13_N0
\M60|Mem[18][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[18][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M60|Mem[18][1]~feeder_combout\);

-- Location: FF_X35_Y13_N1
\M60|Mem[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[18][1]~feeder_combout\,
	ena => \M60|Mem[18][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[18][1]~q\);

-- Location: LCCOMB_X35_Y13_N2
\Mu0|Mux14~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~22_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M60|Mem[18][1]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M60|Mem[16][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[16][1]~q\,
	datad => \M60|Mem[18][1]~q\,
	combout => \Mu0|Mux14~22_combout\);

-- Location: LCCOMB_X34_Y13_N18
\Mu0|Mux14~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~23_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux14~22_combout\ & ((\M60|Mem[19][1]~q\))) # (!\Mu0|Mux14~22_combout\ & (\M60|Mem[17][1]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux14~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M60|Mem[17][1]~q\,
	datac => \M60|Mem[19][1]~q\,
	datad => \Mu0|Mux14~22_combout\,
	combout => \Mu0|Mux14~23_combout\);

-- Location: FF_X25_Y16_N31
\M70|Mem[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[16][1]~q\);

-- Location: FF_X25_Y16_N13
\M70|Mem[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[17][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[17][1]~q\);

-- Location: LCCOMB_X25_Y16_N30
\Mu0|Mux14~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~29_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M70|Mem[17][1]~q\))) # (!\addr[0]~input_o\ & (\M70|Mem[16][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[16][1]~q\,
	datad => \M70|Mem[17][1]~q\,
	combout => \Mu0|Mux14~29_combout\);

-- Location: FF_X23_Y15_N1
\M70|Mem[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[19][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[19][1]~q\);

-- Location: LCCOMB_X23_Y12_N2
\M70|Mem[18][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[18][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M70|Mem[18][1]~feeder_combout\);

-- Location: FF_X23_Y12_N3
\M70|Mem[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[18][1]~feeder_combout\,
	ena => \M70|Mem[18][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[18][1]~q\);

-- Location: LCCOMB_X23_Y15_N0
\Mu0|Mux14~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~30_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux14~29_combout\ & (\M70|Mem[19][1]~q\)) # (!\Mu0|Mux14~29_combout\ & ((\M70|Mem[18][1]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux14~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux14~29_combout\,
	datac => \M70|Mem[19][1]~q\,
	datad => \M70|Mem[18][1]~q\,
	combout => \Mu0|Mux14~30_combout\);

-- Location: FF_X26_Y19_N13
\M70|Mem[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[2][1]~q\);

-- Location: FF_X26_Y19_N23
\M70|Mem[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[3][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[3][1]~q\);

-- Location: FF_X29_Y17_N21
\M70|Mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[0][1]~q\);

-- Location: FF_X29_Y17_N11
\M70|Mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[1][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[1][1]~q\);

-- Location: LCCOMB_X29_Y17_N20
\Mu0|Mux14~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~24_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M70|Mem[1][1]~q\))) # (!\addr[0]~input_o\ & (\M70|Mem[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[0][1]~q\,
	datad => \M70|Mem[1][1]~q\,
	combout => \Mu0|Mux14~24_combout\);

-- Location: LCCOMB_X26_Y19_N22
\Mu0|Mux14~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~25_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux14~24_combout\ & ((\M70|Mem[3][1]~q\))) # (!\Mu0|Mux14~24_combout\ & (\M70|Mem[2][1]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux14~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[2][1]~q\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[3][1]~q\,
	datad => \Mu0|Mux14~24_combout\,
	combout => \Mu0|Mux14~25_combout\);

-- Location: FF_X26_Y11_N5
\M60|Mem[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[2][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[2][1]~q\);

-- Location: FF_X26_Y11_N23
\M60|Mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[0][1]~q\);

-- Location: LCCOMB_X26_Y11_N22
\Mu0|Mux14~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~26_combout\ = (\addr[1]~input_o\ & ((\M60|Mem[2][1]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M60|Mem[0][1]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M60|Mem[2][1]~q\,
	datac => \M60|Mem[0][1]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux14~26_combout\);

-- Location: FF_X27_Y11_N15
\M60|Mem[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[3][1]~q\);

-- Location: FF_X27_Y11_N13
\M60|Mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[1][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[1][1]~q\);

-- Location: LCCOMB_X27_Y11_N14
\Mu0|Mux14~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~27_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux14~26_combout\ & (\M60|Mem[3][1]~q\)) # (!\Mu0|Mux14~26_combout\ & ((\M60|Mem[1][1]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux14~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux14~26_combout\,
	datac => \M60|Mem[3][1]~q\,
	datad => \M60|Mem[1][1]~q\,
	combout => \Mu0|Mux14~27_combout\);

-- Location: LCCOMB_X26_Y19_N16
\Mu0|Mux14~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~28_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux14~25_combout\) # ((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux14~27_combout\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~25_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux14~27_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux14~28_combout\);

-- Location: LCCOMB_X26_Y19_N18
\Mu0|Mux14~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~31_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux14~28_combout\ & ((\Mu0|Mux14~30_combout\))) # (!\Mu0|Mux14~28_combout\ & (\Mu0|Mux14~23_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux14~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux14~23_combout\,
	datac => \Mu0|Mux14~30_combout\,
	datad => \Mu0|Mux14~28_combout\,
	combout => \Mu0|Mux14~31_combout\);

-- Location: FF_X25_Y19_N7
\M60|Mem[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[26][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[26][1]~q\);

-- Location: FF_X25_Y19_N13
\M60|Mem[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[27][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[27][1]~q\);

-- Location: LCCOMB_X25_Y19_N6
\Mu0|Mux14~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~19_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M60|Mem[27][1]~q\))) # (!\addr[0]~input_o\ & (\M60|Mem[26][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[26][1]~q\,
	datad => \M60|Mem[27][1]~q\,
	combout => \Mu0|Mux14~19_combout\);

-- Location: FF_X24_Y19_N7
\M70|Mem[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[27][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[27][1]~q\);

-- Location: FF_X24_Y19_N29
\M70|Mem[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[26][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[26][1]~q\);

-- Location: LCCOMB_X24_Y19_N6
\Mu0|Mux14~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~20_combout\ = (\Mu0|Mux14~19_combout\ & (((\M70|Mem[27][1]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux14~19_combout\ & (\addr[5]~input_o\ & ((\M70|Mem[26][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~19_combout\,
	datab => \addr[5]~input_o\,
	datac => \M70|Mem[27][1]~q\,
	datad => \M70|Mem[26][1]~q\,
	combout => \Mu0|Mux14~20_combout\);

-- Location: LCCOMB_X23_Y23_N18
\M70|Mem[24][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[24][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M70|Mem[24][1]~feeder_combout\);

-- Location: FF_X23_Y23_N19
\M70|Mem[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[24][1]~feeder_combout\,
	ena => \M70|Mem[24][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[24][1]~q\);

-- Location: FF_X24_Y23_N27
\M70|Mem[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[25][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[25][1]~q\);

-- Location: FF_X25_Y23_N7
\M60|Mem[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[24][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[24][1]~q\);

-- Location: FF_X25_Y23_N13
\M60|Mem[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[25][1]~q\);

-- Location: LCCOMB_X25_Y23_N6
\Mu0|Mux14~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~12_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M60|Mem[25][1]~q\))) # (!\addr[0]~input_o\ & (\M60|Mem[24][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[24][1]~q\,
	datad => \M60|Mem[25][1]~q\,
	combout => \Mu0|Mux14~12_combout\);

-- Location: LCCOMB_X24_Y23_N26
\Mu0|Mux14~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~13_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux14~12_combout\ & ((\M70|Mem[25][1]~q\))) # (!\Mu0|Mux14~12_combout\ & (\M70|Mem[24][1]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M70|Mem[24][1]~q\,
	datac => \M70|Mem[25][1]~q\,
	datad => \Mu0|Mux14~12_combout\,
	combout => \Mu0|Mux14~13_combout\);

-- Location: FF_X28_Y20_N13
\M60|Mem[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[11][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[11][1]~q\);

-- Location: FF_X28_Y20_N15
\M60|Mem[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[10][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[10][1]~q\);

-- Location: LCCOMB_X28_Y20_N14
\Mu0|Mux14~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~14_combout\ = (\addr[0]~input_o\ & ((\M60|Mem[11][1]~q\) # ((\addr[5]~input_o\)))) # (!\addr[0]~input_o\ & (((\M60|Mem[10][1]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[11][1]~q\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[10][1]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux14~14_combout\);

-- Location: FF_X30_Y18_N31
\M70|Mem[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[11][1]~q\);

-- Location: FF_X30_Y18_N13
\M70|Mem[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[10][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[10][1]~q\);

-- Location: LCCOMB_X30_Y18_N30
\Mu0|Mux14~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~15_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux14~14_combout\ & (\M70|Mem[11][1]~q\)) # (!\Mu0|Mux14~14_combout\ & ((\M70|Mem[10][1]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux14~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux14~14_combout\,
	datac => \M70|Mem[11][1]~q\,
	datad => \M70|Mem[10][1]~q\,
	combout => \Mu0|Mux14~15_combout\);

-- Location: FF_X30_Y19_N15
\M60|Mem[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[8][1]~q\);

-- Location: FF_X30_Y19_N13
\M60|Mem[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M60|Mem[9][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[9][1]~q\);

-- Location: LCCOMB_X30_Y19_N14
\Mu0|Mux14~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~16_combout\ = (\addr[0]~input_o\ & ((\addr[5]~input_o\) # ((\M60|Mem[9][1]~q\)))) # (!\addr[0]~input_o\ & (!\addr[5]~input_o\ & (\M60|Mem[8][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M60|Mem[8][1]~q\,
	datad => \M60|Mem[9][1]~q\,
	combout => \Mu0|Mux14~16_combout\);

-- Location: FF_X31_Y19_N31
\M70|Mem[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[9][1]~q\);

-- Location: FF_X31_Y19_N13
\M70|Mem[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M70|Mem[8][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[8][1]~q\);

-- Location: LCCOMB_X31_Y19_N30
\Mu0|Mux14~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~17_combout\ = (\Mu0|Mux14~16_combout\ & (((\M70|Mem[9][1]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux14~16_combout\ & (\addr[5]~input_o\ & ((\M70|Mem[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~16_combout\,
	datab => \addr[5]~input_o\,
	datac => \M70|Mem[9][1]~q\,
	datad => \M70|Mem[8][1]~q\,
	combout => \Mu0|Mux14~17_combout\);

-- Location: LCCOMB_X26_Y19_N0
\Mu0|Mux14~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~18_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux14~15_combout\) # ((\addr[4]~input_o\)))) # (!\addr[1]~input_o\ & (((!\addr[4]~input_o\ & \Mu0|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~15_combout\,
	datab => \addr[1]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux14~17_combout\,
	combout => \Mu0|Mux14~18_combout\);

-- Location: LCCOMB_X26_Y19_N26
\Mu0|Mux14~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~21_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux14~18_combout\ & (\Mu0|Mux14~20_combout\)) # (!\Mu0|Mux14~18_combout\ & ((\Mu0|Mux14~13_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux14~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~20_combout\,
	datab => \Mu0|Mux14~13_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux14~18_combout\,
	combout => \Mu0|Mux14~21_combout\);

-- Location: LCCOMB_X26_Y19_N28
\Mu0|Mux14~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~32_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\Mu0|Mux14~21_combout\))) # (!\addr[3]~input_o\ & (\Mu0|Mux14~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux14~31_combout\,
	datac => \Mu0|Mux14~21_combout\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux14~32_combout\);

-- Location: LCCOMB_X26_Y19_N10
\Mu0|Mux14~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~43_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux14~32_combout\ & ((\Mu0|Mux14~42_combout\))) # (!\Mu0|Mux14~32_combout\ & (\Mu0|Mux14~11_combout\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux14~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~11_combout\,
	datab => \Mu0|Mux14~42_combout\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux14~32_combout\,
	combout => \Mu0|Mux14~43_combout\);

-- Location: LCCOMB_X26_Y19_N30
\Mu0|Mux14~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~86_combout\ = (\addr[7]~input_o\ & ((\addr[6]~input_o\ & ((\Mu0|Mux14~43_combout\))) # (!\addr[6]~input_o\ & (\Mu0|Mux14~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[7]~input_o\,
	datab => \addr[6]~input_o\,
	datac => \Mu0|Mux14~85_combout\,
	datad => \Mu0|Mux14~43_combout\,
	combout => \Mu0|Mux14~86_combout\);

-- Location: FF_X29_Y16_N15
\M30|Mem[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[18][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[18][1]~q\);

-- Location: FF_X29_Y16_N13
\M30|Mem[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[22][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[22][1]~q\);

-- Location: LCCOMB_X29_Y16_N14
\Mu0|Mux14~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~142_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M30|Mem[22][1]~q\))) # (!\addr[2]~input_o\ & (\M30|Mem[18][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M30|Mem[18][1]~q\,
	datad => \M30|Mem[22][1]~q\,
	combout => \Mu0|Mux14~142_combout\);

-- Location: FF_X30_Y16_N7
\M30|Mem[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[30][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[30][1]~q\);

-- Location: FF_X30_Y16_N13
\M30|Mem[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[26][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[26][1]~q\);

-- Location: LCCOMB_X30_Y16_N6
\Mu0|Mux14~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~143_combout\ = (\Mu0|Mux14~142_combout\ & (((\M30|Mem[30][1]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux14~142_combout\ & (\addr[3]~input_o\ & ((\M30|Mem[26][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~142_combout\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[30][1]~q\,
	datad => \M30|Mem[26][1]~q\,
	combout => \Mu0|Mux14~143_combout\);

-- Location: FF_X30_Y14_N5
\M30|Mem[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[20][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[20][1]~q\);

-- Location: FF_X30_Y14_N7
\M30|Mem[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[16][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[16][1]~q\);

-- Location: LCCOMB_X30_Y14_N6
\Mu0|Mux14~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~144_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M30|Mem[20][1]~q\)) # (!\addr[2]~input_o\ & ((\M30|Mem[16][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M30|Mem[20][1]~q\,
	datac => \M30|Mem[16][1]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux14~144_combout\);

-- Location: FF_X29_Y14_N27
\M30|Mem[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[28][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[28][1]~q\);

-- Location: FF_X29_Y14_N1
\M30|Mem[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[24][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[24][1]~q\);

-- Location: LCCOMB_X29_Y14_N26
\Mu0|Mux14~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~145_combout\ = (\Mu0|Mux14~144_combout\ & (((\M30|Mem[28][1]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux14~144_combout\ & (\addr[3]~input_o\ & ((\M30|Mem[24][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~144_combout\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[28][1]~q\,
	datad => \M30|Mem[24][1]~q\,
	combout => \Mu0|Mux14~145_combout\);

-- Location: LCCOMB_X29_Y14_N28
\Mu0|Mux14~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~146_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\Mu0|Mux14~143_combout\)) # (!\addr[1]~input_o\ & ((\Mu0|Mux14~145_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux14~143_combout\,
	datac => \Mu0|Mux14~145_combout\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux14~146_combout\);

-- Location: FF_X32_Y15_N7
\M30|Mem[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[17][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[17][1]~q\);

-- Location: FF_X32_Y15_N13
\M30|Mem[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[25][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[25][1]~q\);

-- Location: LCCOMB_X32_Y15_N6
\Mu0|Mux14~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~140_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M30|Mem[25][1]~q\))) # (!\addr[3]~input_o\ & (\M30|Mem[17][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[17][1]~q\,
	datad => \M30|Mem[25][1]~q\,
	combout => \Mu0|Mux14~140_combout\);

-- Location: LCCOMB_X31_Y15_N20
\M30|Mem[21][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[21][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M30|Mem[21][1]~feeder_combout\);

-- Location: FF_X31_Y15_N21
\M30|Mem[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[21][1]~feeder_combout\,
	ena => \M30|Mem[21][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[21][1]~q\);

-- Location: FF_X31_Y15_N31
\M30|Mem[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[29][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[29][1]~q\);

-- Location: LCCOMB_X31_Y15_N30
\Mu0|Mux14~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~141_combout\ = (\Mu0|Mux14~140_combout\ & (((\M30|Mem[29][1]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux14~140_combout\ & (\M30|Mem[21][1]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~140_combout\,
	datab => \M30|Mem[21][1]~q\,
	datac => \M30|Mem[29][1]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux14~141_combout\);

-- Location: FF_X34_Y12_N3
\M30|Mem[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[19][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[19][1]~q\);

-- Location: FF_X34_Y12_N1
\M30|Mem[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[27][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[27][1]~q\);

-- Location: LCCOMB_X34_Y12_N2
\Mu0|Mux14~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~147_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M30|Mem[27][1]~q\))) # (!\addr[3]~input_o\ & (\M30|Mem[19][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[19][1]~q\,
	datad => \M30|Mem[27][1]~q\,
	combout => \Mu0|Mux14~147_combout\);

-- Location: FF_X30_Y12_N3
\M30|Mem[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[31][1]~q\);

-- Location: FF_X30_Y12_N17
\M30|Mem[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[23][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[23][1]~q\);

-- Location: LCCOMB_X30_Y12_N2
\Mu0|Mux14~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~148_combout\ = (\Mu0|Mux14~147_combout\ & (((\M30|Mem[31][1]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux14~147_combout\ & (\addr[2]~input_o\ & ((\M30|Mem[23][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~147_combout\,
	datab => \addr[2]~input_o\,
	datac => \M30|Mem[31][1]~q\,
	datad => \M30|Mem[23][1]~q\,
	combout => \Mu0|Mux14~148_combout\);

-- Location: LCCOMB_X29_Y14_N22
\Mu0|Mux14~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~149_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux14~146_combout\ & ((\Mu0|Mux14~148_combout\))) # (!\Mu0|Mux14~146_combout\ & (\Mu0|Mux14~141_combout\)))) # (!\addr[0]~input_o\ & (\Mu0|Mux14~146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux14~146_combout\,
	datac => \Mu0|Mux14~141_combout\,
	datad => \Mu0|Mux14~148_combout\,
	combout => \Mu0|Mux14~149_combout\);

-- Location: FF_X21_Y30_N5
\M20|Mem[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[6][1]~q\);

-- Location: FF_X21_Y30_N15
\M20|Mem[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[7][1]~q\);

-- Location: FF_X22_Y30_N7
\M20|Mem[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[4][1]~q\);

-- Location: FF_X22_Y30_N13
\M20|Mem[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[5][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[5][1]~q\);

-- Location: LCCOMB_X22_Y30_N6
\M20|Mux6~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~10_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M20|Mem[5][1]~q\))) # (!\addr[0]~input_o\ & (\M20|Mem[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M20|Mem[4][1]~q\,
	datad => \M20|Mem[5][1]~q\,
	combout => \M20|Mux6~10_combout\);

-- Location: LCCOMB_X21_Y30_N14
\M20|Mux6~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~11_combout\ = (\addr[1]~input_o\ & ((\M20|Mux6~10_combout\ & ((\M20|Mem[7][1]~q\))) # (!\M20|Mux6~10_combout\ & (\M20|Mem[6][1]~q\)))) # (!\addr[1]~input_o\ & (((\M20|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M20|Mem[6][1]~q\,
	datac => \M20|Mem[7][1]~q\,
	datad => \M20|Mux6~10_combout\,
	combout => \M20|Mux6~11_combout\);

-- Location: FF_X22_Y29_N7
\M20|Mem[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[8][1]~q\);

-- Location: FF_X22_Y29_N13
\M20|Mem[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[10][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[10][1]~q\);

-- Location: LCCOMB_X22_Y29_N6
\M20|Mux6~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~12_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M20|Mem[10][1]~q\))) # (!\addr[1]~input_o\ & (\M20|Mem[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M20|Mem[8][1]~q\,
	datad => \M20|Mem[10][1]~q\,
	combout => \M20|Mux6~12_combout\);

-- Location: LCCOMB_X21_Y29_N4
\M20|Mem[9][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[9][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M20|Mem[9][1]~feeder_combout\);

-- Location: FF_X21_Y29_N5
\M20|Mem[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[9][1]~feeder_combout\,
	ena => \M20|Mem[9][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[9][1]~q\);

-- Location: FF_X21_Y29_N15
\M20|Mem[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[11][1]~q\);

-- Location: LCCOMB_X21_Y29_N14
\M20|Mux6~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~13_combout\ = (\M20|Mux6~12_combout\ & (((\M20|Mem[11][1]~q\) # (!\addr[0]~input_o\)))) # (!\M20|Mux6~12_combout\ & (\M20|Mem[9][1]~q\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux6~12_combout\,
	datab => \M20|Mem[9][1]~q\,
	datac => \M20|Mem[11][1]~q\,
	datad => \addr[0]~input_o\,
	combout => \M20|Mux6~13_combout\);

-- Location: FF_X18_Y32_N13
\M20|Mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[0][1]~q\);

-- Location: FF_X18_Y32_N3
\M20|Mem[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[2][1]~q\);

-- Location: LCCOMB_X18_Y32_N12
\M20|Mux6~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~14_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M20|Mem[2][1]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M20|Mem[0][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M20|Mem[0][1]~q\,
	datad => \M20|Mem[2][1]~q\,
	combout => \M20|Mux6~14_combout\);

-- Location: FF_X18_Y30_N3
\M20|Mem[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[3][1]~q\);

-- Location: LCCOMB_X19_Y32_N26
\M20|Mem[1][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[1][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M20|Mem[1][1]~feeder_combout\);

-- Location: FF_X19_Y32_N27
\M20|Mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[1][1]~feeder_combout\,
	ena => \M20|Mem[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[1][1]~q\);

-- Location: LCCOMB_X18_Y30_N2
\M20|Mux6~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~15_combout\ = (\addr[0]~input_o\ & ((\M20|Mux6~14_combout\ & (\M20|Mem[3][1]~q\)) # (!\M20|Mux6~14_combout\ & ((\M20|Mem[1][1]~q\))))) # (!\addr[0]~input_o\ & (\M20|Mux6~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mux6~14_combout\,
	datac => \M20|Mem[3][1]~q\,
	datad => \M20|Mem[1][1]~q\,
	combout => \M20|Mux6~15_combout\);

-- Location: LCCOMB_X18_Y30_N20
\M20|Mux6~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~16_combout\ = (\addr[3]~input_o\ & ((\M20|Mux6~13_combout\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((!\addr[2]~input_o\ & \M20|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M20|Mux6~13_combout\,
	datac => \addr[2]~input_o\,
	datad => \M20|Mux6~15_combout\,
	combout => \M20|Mux6~16_combout\);

-- Location: FF_X22_Y33_N29
\M20|Mem[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[13][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[13][1]~q\);

-- Location: FF_X22_Y33_N7
\M20|Mem[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[12][1]~q\);

-- Location: LCCOMB_X22_Y33_N6
\M20|Mux6~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~17_combout\ = (\addr[0]~input_o\ & ((\M20|Mem[13][1]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M20|Mem[12][1]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mem[13][1]~q\,
	datac => \M20|Mem[12][1]~q\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux6~17_combout\);

-- Location: FF_X21_Y33_N13
\M20|Mem[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[14][1]~q\);

-- Location: FF_X21_Y33_N23
\M20|Mem[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[15][1]~q\);

-- Location: LCCOMB_X21_Y33_N22
\M20|Mux6~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~18_combout\ = (\M20|Mux6~17_combout\ & (((\M20|Mem[15][1]~q\) # (!\addr[1]~input_o\)))) # (!\M20|Mux6~17_combout\ & (\M20|Mem[14][1]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux6~17_combout\,
	datab => \M20|Mem[14][1]~q\,
	datac => \M20|Mem[15][1]~q\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux6~18_combout\);

-- Location: LCCOMB_X18_Y30_N14
\M20|Mux6~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~19_combout\ = (\M20|Mux6~16_combout\ & (((\M20|Mux6~18_combout\) # (!\addr[2]~input_o\)))) # (!\M20|Mux6~16_combout\ & (\M20|Mux6~11_combout\ & (\addr[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux6~11_combout\,
	datab => \M20|Mux6~16_combout\,
	datac => \addr[2]~input_o\,
	datad => \M20|Mux6~18_combout\,
	combout => \M20|Mux6~19_combout\);

-- Location: LCCOMB_X22_Y32_N20
\M20|Mem[23][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[23][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M20|Mem[23][1]~feeder_combout\);

-- Location: FF_X22_Y32_N21
\M20|Mem[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[23][1]~feeder_combout\,
	ena => \M20|Mem[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[23][1]~q\);

-- Location: FF_X23_Y32_N7
\M20|Mem[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[19][1]~q\);

-- Location: FF_X23_Y32_N5
\M20|Mem[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[27][1]~q\);

-- Location: LCCOMB_X23_Y32_N6
\M20|Mux6~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~7_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M20|Mem[27][1]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M20|Mem[19][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[19][1]~q\,
	datad => \M20|Mem[27][1]~q\,
	combout => \M20|Mux6~7_combout\);

-- Location: FF_X19_Y30_N13
\M20|Mem[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[31][1]~q\);

-- Location: LCCOMB_X19_Y30_N12
\M20|Mux6~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~8_combout\ = (\M20|Mux6~7_combout\ & (((\M20|Mem[31][1]~q\) # (!\addr[2]~input_o\)))) # (!\M20|Mux6~7_combout\ & (\M20|Mem[23][1]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[23][1]~q\,
	datab => \M20|Mux6~7_combout\,
	datac => \M20|Mem[31][1]~q\,
	datad => \addr[2]~input_o\,
	combout => \M20|Mux6~8_combout\);

-- Location: FF_X23_Y30_N13
\M20|Mem[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[24][1]~q\);

-- Location: FF_X24_Y30_N7
\M20|Mem[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[16][1]~q\);

-- Location: FF_X24_Y30_N13
\M20|Mem[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[20][1]~q\);

-- Location: LCCOMB_X24_Y30_N6
\M20|Mux6~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~4_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M20|Mem[20][1]~q\))) # (!\addr[2]~input_o\ & (\M20|Mem[16][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[16][1]~q\,
	datad => \M20|Mem[20][1]~q\,
	combout => \M20|Mux6~4_combout\);

-- Location: FF_X23_Y30_N7
\M20|Mem[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[28][1]~q\);

-- Location: LCCOMB_X23_Y30_N6
\M20|Mux6~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~5_combout\ = (\M20|Mux6~4_combout\ & (((\M20|Mem[28][1]~q\) # (!\addr[3]~input_o\)))) # (!\M20|Mux6~4_combout\ & (\M20|Mem[24][1]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[24][1]~q\,
	datab => \M20|Mux6~4_combout\,
	datac => \M20|Mem[28][1]~q\,
	datad => \addr[3]~input_o\,
	combout => \M20|Mux6~5_combout\);

-- Location: FF_X16_Y30_N23
\M20|Mem[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[18][1]~q\);

-- Location: FF_X16_Y30_N13
\M20|Mem[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[22][1]~q\);

-- Location: LCCOMB_X16_Y30_N22
\M20|Mux6~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~2_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M20|Mem[22][1]~q\))) # (!\addr[2]~input_o\ & (\M20|Mem[18][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[18][1]~q\,
	datad => \M20|Mem[22][1]~q\,
	combout => \M20|Mux6~2_combout\);

-- Location: FF_X17_Y30_N15
\M20|Mem[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[30][1]~q\);

-- Location: FF_X17_Y30_N29
\M20|Mem[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[26][1]~q\);

-- Location: LCCOMB_X17_Y30_N14
\M20|Mux6~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~3_combout\ = (\addr[3]~input_o\ & ((\M20|Mux6~2_combout\ & (\M20|Mem[30][1]~q\)) # (!\M20|Mux6~2_combout\ & ((\M20|Mem[26][1]~q\))))) # (!\addr[3]~input_o\ & (\M20|Mux6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M20|Mux6~2_combout\,
	datac => \M20|Mem[30][1]~q\,
	datad => \M20|Mem[26][1]~q\,
	combout => \M20|Mux6~3_combout\);

-- Location: LCCOMB_X18_Y30_N30
\M20|Mux6~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~6_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M20|Mux6~3_combout\))) # (!\addr[1]~input_o\ & (\M20|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M20|Mux6~5_combout\,
	datad => \M20|Mux6~3_combout\,
	combout => \M20|Mux6~6_combout\);

-- Location: FF_X19_Y31_N31
\M20|Mem[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[17][1]~q\);

-- Location: LCCOMB_X19_Y31_N12
\M20|Mem[25][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[25][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M20|Mem[25][1]~feeder_combout\);

-- Location: FF_X19_Y31_N13
\M20|Mem[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[25][1]~feeder_combout\,
	ena => \M20|Mem[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[25][1]~q\);

-- Location: LCCOMB_X19_Y31_N30
\M20|Mux6~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~0_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M20|Mem[25][1]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M20|Mem[17][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[17][1]~q\,
	datad => \M20|Mem[25][1]~q\,
	combout => \M20|Mux6~0_combout\);

-- Location: FF_X18_Y31_N11
\M20|Mem[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[21][1]~q\);

-- Location: FF_X19_Y30_N3
\M20|Mem[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M20|Mem[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[29][1]~q\);

-- Location: LCCOMB_X19_Y30_N2
\M20|Mux6~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~1_combout\ = (\M20|Mux6~0_combout\ & (((\M20|Mem[29][1]~q\) # (!\addr[2]~input_o\)))) # (!\M20|Mux6~0_combout\ & (\M20|Mem[21][1]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux6~0_combout\,
	datab => \M20|Mem[21][1]~q\,
	datac => \M20|Mem[29][1]~q\,
	datad => \addr[2]~input_o\,
	combout => \M20|Mux6~1_combout\);

-- Location: LCCOMB_X18_Y30_N24
\M20|Mux6~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~9_combout\ = (\addr[0]~input_o\ & ((\M20|Mux6~6_combout\ & (\M20|Mux6~8_combout\)) # (!\M20|Mux6~6_combout\ & ((\M20|Mux6~1_combout\))))) # (!\addr[0]~input_o\ & (((\M20|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mux6~8_combout\,
	datac => \M20|Mux6~6_combout\,
	datad => \M20|Mux6~1_combout\,
	combout => \M20|Mux6~9_combout\);

-- Location: LCCOMB_X18_Y30_N16
\M20|Mux6~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux6~20_combout\ = (\addr[4]~input_o\ & ((\M20|Mux6~9_combout\))) # (!\addr[4]~input_o\ & (\M20|Mux6~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \M20|Mux6~19_combout\,
	datac => \addr[4]~input_o\,
	datad => \M20|Mux6~9_combout\,
	combout => \M20|Mux6~20_combout\);

-- Location: LCCOMB_X14_Y22_N4
\M00|Mem[20][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[20][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M00|Mem[20][1]~feeder_combout\);

-- Location: FF_X14_Y22_N5
\M00|Mem[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[20][1]~feeder_combout\,
	ena => \M00|Mem[20][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[20][1]~q\);

-- Location: FF_X14_Y19_N21
\M10|Mem[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[20][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[20][1]~q\);

-- Location: FF_X13_Y19_N3
\M10|Mem[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[4][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[4][1]~q\);

-- Location: FF_X14_Y23_N27
\M00|Mem[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[4][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[4][1]~q\);

-- Location: LCCOMB_X14_Y23_N26
\Mu0|Mux14~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~111_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\M10|Mem[4][1]~q\)) # (!\addr[5]~input_o\ & ((\M00|Mem[4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M10|Mem[4][1]~q\,
	datac => \M00|Mem[4][1]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux14~111_combout\);

-- Location: LCCOMB_X14_Y19_N20
\Mu0|Mux14~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~112_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux14~111_combout\ & ((\M10|Mem[20][1]~q\))) # (!\Mu0|Mux14~111_combout\ & (\M00|Mem[20][1]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux14~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Mem[20][1]~q\,
	datac => \M10|Mem[20][1]~q\,
	datad => \Mu0|Mux14~111_combout\,
	combout => \Mu0|Mux14~112_combout\);

-- Location: FF_X15_Y24_N9
\M00|Mem[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[22][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[22][1]~q\);

-- Location: FF_X15_Y13_N25
\M10|Mem[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[22][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[22][1]~q\);

-- Location: FF_X15_Y17_N25
\M00|Mem[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[6][1]~q\);

-- Location: FF_X14_Y13_N3
\M10|Mem[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[6][1]~q\);

-- Location: LCCOMB_X15_Y17_N24
\Mu0|Mux14~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~109_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M10|Mem[6][1]~q\))) # (!\addr[5]~input_o\ & (\M00|Mem[6][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[6][1]~q\,
	datad => \M10|Mem[6][1]~q\,
	combout => \Mu0|Mux14~109_combout\);

-- Location: LCCOMB_X15_Y13_N24
\Mu0|Mux14~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~110_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux14~109_combout\ & ((\M10|Mem[22][1]~q\))) # (!\Mu0|Mux14~109_combout\ & (\M00|Mem[22][1]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux14~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Mem[22][1]~q\,
	datac => \M10|Mem[22][1]~q\,
	datad => \Mu0|Mux14~109_combout\,
	combout => \Mu0|Mux14~110_combout\);

-- Location: LCCOMB_X15_Y20_N12
\Mu0|Mux14~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~113_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\Mu0|Mux14~110_combout\))) # (!\addr[1]~input_o\ & (\Mu0|Mux14~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~112_combout\,
	datab => \addr[0]~input_o\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux14~110_combout\,
	combout => \Mu0|Mux14~113_combout\);

-- Location: FF_X15_Y21_N11
\M00|Mem[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[7][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[7][1]~q\);

-- Location: LCCOMB_X16_Y22_N20
\M00|Mem[23][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[23][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M00|Mem[23][1]~feeder_combout\);

-- Location: FF_X16_Y22_N21
\M00|Mem[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[23][1]~feeder_combout\,
	ena => \M00|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[23][1]~q\);

-- Location: LCCOMB_X15_Y21_N10
\Mu0|Mux14~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~114_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M00|Mem[23][1]~q\))) # (!\addr[4]~input_o\ & (\M00|Mem[7][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[7][1]~q\,
	datad => \M00|Mem[23][1]~q\,
	combout => \Mu0|Mux14~114_combout\);

-- Location: FF_X15_Y19_N3
\M10|Mem[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[23][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[23][1]~q\);

-- Location: LCCOMB_X14_Y17_N2
\M10|Mem[7][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[7][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M10|Mem[7][1]~feeder_combout\);

-- Location: FF_X14_Y17_N3
\M10|Mem[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[7][1]~feeder_combout\,
	ena => \M10|Mem[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[7][1]~q\);

-- Location: LCCOMB_X15_Y19_N2
\Mu0|Mux14~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~115_combout\ = (\Mu0|Mux14~114_combout\ & (((\M10|Mem[23][1]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux14~114_combout\ & (\addr[5]~input_o\ & ((\M10|Mem[7][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~114_combout\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[23][1]~q\,
	datad => \M10|Mem[7][1]~q\,
	combout => \Mu0|Mux14~115_combout\);

-- Location: FF_X15_Y22_N3
\M10|Mem[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[5][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[5][1]~q\);

-- Location: FF_X15_Y22_N21
\M10|Mem[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[21][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[21][1]~q\);

-- Location: FF_X18_Y22_N1
\M00|Mem[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[5][1]~q\);

-- Location: LCCOMB_X14_Y22_N10
\M00|Mem[21][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[21][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M00|Mem[21][1]~feeder_combout\);

-- Location: FF_X14_Y22_N11
\M00|Mem[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[21][1]~feeder_combout\,
	ena => \M00|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[21][1]~q\);

-- Location: LCCOMB_X18_Y22_N0
\Mu0|Mux14~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~107_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[21][1]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[5][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[5][1]~q\,
	datad => \M00|Mem[21][1]~q\,
	combout => \Mu0|Mux14~107_combout\);

-- Location: LCCOMB_X15_Y22_N20
\Mu0|Mux14~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~108_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux14~107_combout\ & ((\M10|Mem[21][1]~q\))) # (!\Mu0|Mux14~107_combout\ & (\M10|Mem[5][1]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux14~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M10|Mem[5][1]~q\,
	datac => \M10|Mem[21][1]~q\,
	datad => \Mu0|Mux14~107_combout\,
	combout => \Mu0|Mux14~108_combout\);

-- Location: LCCOMB_X15_Y20_N30
\Mu0|Mux14~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~116_combout\ = (\Mu0|Mux14~113_combout\ & ((\Mu0|Mux14~115_combout\) # ((!\addr[0]~input_o\)))) # (!\Mu0|Mux14~113_combout\ & (((\addr[0]~input_o\ & \Mu0|Mux14~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~113_combout\,
	datab => \Mu0|Mux14~115_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux14~108_combout\,
	combout => \Mu0|Mux14~116_combout\);

-- Location: FF_X22_Y18_N25
\M10|Mem[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[3][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[3][1]~q\);

-- Location: FF_X22_Y18_N11
\M10|Mem[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[19][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[19][1]~q\);

-- Location: FF_X13_Y18_N11
\M00|Mem[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[3][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[3][1]~q\);

-- Location: LCCOMB_X14_Y18_N4
\M00|Mem[19][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[19][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M00|Mem[19][1]~feeder_combout\);

-- Location: FF_X14_Y18_N5
\M00|Mem[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[19][1]~feeder_combout\,
	ena => \M00|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[19][1]~q\);

-- Location: LCCOMB_X13_Y18_N10
\Mu0|Mux14~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~124_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M00|Mem[19][1]~q\))) # (!\addr[4]~input_o\ & (\M00|Mem[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[3][1]~q\,
	datad => \M00|Mem[19][1]~q\,
	combout => \Mu0|Mux14~124_combout\);

-- Location: LCCOMB_X22_Y18_N10
\Mu0|Mux14~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~125_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux14~124_combout\ & ((\M10|Mem[19][1]~q\))) # (!\Mu0|Mux14~124_combout\ & (\M10|Mem[3][1]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux14~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M10|Mem[3][1]~q\,
	datac => \M10|Mem[19][1]~q\,
	datad => \Mu0|Mux14~124_combout\,
	combout => \Mu0|Mux14~125_combout\);

-- Location: LCCOMB_X15_Y18_N4
\M00|Mem[16][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[16][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M00|Mem[16][1]~feeder_combout\);

-- Location: FF_X15_Y18_N5
\M00|Mem[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[16][1]~feeder_combout\,
	ena => \M00|Mem[16][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[16][1]~q\);

-- Location: FF_X15_Y20_N27
\M10|Mem[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[16][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[16][1]~q\);

-- Location: FF_X14_Y20_N21
\M00|Mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[0][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[0][1]~q\);

-- Location: LCCOMB_X14_Y21_N10
\M10|Mem[0][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[0][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M10|Mem[0][1]~feeder_combout\);

-- Location: FF_X14_Y21_N11
\M10|Mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[0][1]~feeder_combout\,
	ena => \M10|Mem[0][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[0][1]~q\);

-- Location: LCCOMB_X14_Y20_N20
\Mu0|Mux14~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~121_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[0][1]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[0][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[0][1]~q\,
	datad => \M10|Mem[0][1]~q\,
	combout => \Mu0|Mux14~121_combout\);

-- Location: LCCOMB_X15_Y20_N26
\Mu0|Mux14~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~122_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux14~121_combout\ & ((\M10|Mem[16][1]~q\))) # (!\Mu0|Mux14~121_combout\ & (\M00|Mem[16][1]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux14~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Mem[16][1]~q\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[16][1]~q\,
	datad => \Mu0|Mux14~121_combout\,
	combout => \Mu0|Mux14~122_combout\);

-- Location: FF_X13_Y20_N3
\M00|Mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[1][1]~q\);

-- Location: LCCOMB_X17_Y20_N8
\M00|Mem[17][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[17][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M00|Mem[17][1]~feeder_combout\);

-- Location: FF_X17_Y20_N9
\M00|Mem[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[17][1]~feeder_combout\,
	ena => \M00|Mem[17][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[17][1]~q\);

-- Location: LCCOMB_X13_Y20_N2
\Mu0|Mux14~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~119_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[17][1]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[1][1]~q\,
	datad => \M00|Mem[17][1]~q\,
	combout => \Mu0|Mux14~119_combout\);

-- Location: FF_X16_Y20_N25
\M10|Mem[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[17][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[17][1]~q\);

-- Location: FF_X13_Y21_N3
\M10|Mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[1][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[1][1]~q\);

-- Location: LCCOMB_X16_Y20_N24
\Mu0|Mux14~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~120_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux14~119_combout\ & (\M10|Mem[17][1]~q\)) # (!\Mu0|Mux14~119_combout\ & ((\M10|Mem[1][1]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux14~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux14~119_combout\,
	datac => \M10|Mem[17][1]~q\,
	datad => \M10|Mem[1][1]~q\,
	combout => \Mu0|Mux14~120_combout\);

-- Location: LCCOMB_X15_Y20_N4
\Mu0|Mux14~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~123_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\) # (\Mu0|Mux14~120_combout\)))) # (!\addr[0]~input_o\ & (\Mu0|Mux14~122_combout\ & (!\addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~122_combout\,
	datab => \addr[0]~input_o\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux14~120_combout\,
	combout => \Mu0|Mux14~123_combout\);

-- Location: LCCOMB_X14_Y14_N16
\M00|Mem[18][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[18][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M00|Mem[18][1]~feeder_combout\);

-- Location: FF_X14_Y14_N17
\M00|Mem[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[18][1]~feeder_combout\,
	ena => \M00|Mem[18][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[18][1]~q\);

-- Location: FF_X15_Y20_N25
\M10|Mem[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[18][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[18][1]~q\);

-- Location: FF_X14_Y20_N11
\M00|Mem[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[2][1]~q\);

-- Location: FF_X13_Y15_N19
\M10|Mem[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[2][1]~q\);

-- Location: LCCOMB_X14_Y20_N10
\Mu0|Mux14~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~117_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[2][1]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[2][1]~q\,
	datad => \M10|Mem[2][1]~q\,
	combout => \Mu0|Mux14~117_combout\);

-- Location: LCCOMB_X15_Y20_N24
\Mu0|Mux14~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~118_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux14~117_combout\ & ((\M10|Mem[18][1]~q\))) # (!\Mu0|Mux14~117_combout\ & (\M00|Mem[18][1]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux14~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Mem[18][1]~q\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[18][1]~q\,
	datad => \Mu0|Mux14~117_combout\,
	combout => \Mu0|Mux14~118_combout\);

-- Location: LCCOMB_X15_Y20_N6
\Mu0|Mux14~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~126_combout\ = (\Mu0|Mux14~123_combout\ & ((\Mu0|Mux14~125_combout\) # ((!\addr[1]~input_o\)))) # (!\Mu0|Mux14~123_combout\ & (((\addr[1]~input_o\ & \Mu0|Mux14~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~125_combout\,
	datab => \Mu0|Mux14~123_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux14~118_combout\,
	combout => \Mu0|Mux14~126_combout\);

-- Location: LCCOMB_X15_Y20_N16
\Mu0|Mux14~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~127_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\Mu0|Mux14~116_combout\)) # (!\addr[2]~input_o\ & ((\Mu0|Mux14~126_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux14~116_combout\,
	datad => \Mu0|Mux14~126_combout\,
	combout => \Mu0|Mux14~127_combout\);

-- Location: LCCOMB_X18_Y14_N26
\M00|Mem[27][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[27][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M00|Mem[27][1]~feeder_combout\);

-- Location: FF_X18_Y14_N27
\M00|Mem[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[27][1]~feeder_combout\,
	ena => \M00|Mem[27][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[27][1]~q\);

-- Location: FF_X23_Y14_N3
\M00|Mem[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[11][1]~q\);

-- Location: LCCOMB_X23_Y14_N2
\Mu0|Mux14~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~104_combout\ = (\addr[4]~input_o\ & ((\M00|Mem[27][1]~q\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((\M00|Mem[11][1]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Mem[27][1]~q\,
	datac => \M00|Mem[11][1]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux14~104_combout\);

-- Location: LCCOMB_X21_Y17_N0
\M10|Mem[11][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[11][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M10|Mem[11][1]~feeder_combout\);

-- Location: FF_X21_Y17_N1
\M10|Mem[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[11][1]~feeder_combout\,
	ena => \M10|Mem[11][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[11][1]~q\);

-- Location: FF_X22_Y14_N31
\M10|Mem[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[27][1]~q\);

-- Location: LCCOMB_X22_Y14_N30
\Mu0|Mux14~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~105_combout\ = (\Mu0|Mux14~104_combout\ & (((\M10|Mem[27][1]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux14~104_combout\ & (\M10|Mem[11][1]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~104_combout\,
	datab => \M10|Mem[11][1]~q\,
	datac => \M10|Mem[27][1]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux14~105_combout\);

-- Location: LCCOMB_X16_Y14_N18
\M00|Mem[26][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[26][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M00|Mem[26][1]~feeder_combout\);

-- Location: FF_X16_Y14_N19
\M00|Mem[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[26][1]~feeder_combout\,
	ena => \M00|Mem[26][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[26][1]~q\);

-- Location: FF_X22_Y14_N21
\M10|Mem[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[26][1]~q\);

-- Location: FF_X21_Y14_N19
\M00|Mem[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[10][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[10][1]~q\);

-- Location: FF_X21_Y13_N13
\M10|Mem[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[10][1]~q\);

-- Location: LCCOMB_X21_Y14_N18
\Mu0|Mux14~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~97_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[10][1]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[10][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[10][1]~q\,
	datad => \M10|Mem[10][1]~q\,
	combout => \Mu0|Mux14~97_combout\);

-- Location: LCCOMB_X22_Y14_N20
\Mu0|Mux14~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~98_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux14~97_combout\ & ((\M10|Mem[26][1]~q\))) # (!\Mu0|Mux14~97_combout\ & (\M00|Mem[26][1]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux14~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Mem[26][1]~q\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[26][1]~q\,
	datad => \Mu0|Mux14~97_combout\,
	combout => \Mu0|Mux14~98_combout\);

-- Location: FF_X22_Y13_N13
\M10|Mem[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[8][1]~q\);

-- Location: FF_X22_Y13_N7
\M00|Mem[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[8][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[8][1]~q\);

-- Location: LCCOMB_X22_Y13_N6
\Mu0|Mux14~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~101_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\M10|Mem[8][1]~q\)) # (!\addr[5]~input_o\ & ((\M00|Mem[8][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[8][1]~q\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[8][1]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux14~101_combout\);

-- Location: FF_X18_Y13_N7
\M10|Mem[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[24][1]~q\);

-- Location: FF_X17_Y13_N3
\M00|Mem[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[24][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[24][1]~q\);

-- Location: LCCOMB_X18_Y13_N6
\Mu0|Mux14~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~102_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux14~101_combout\ & (\M10|Mem[24][1]~q\)) # (!\Mu0|Mux14~101_combout\ & ((\M00|Mem[24][1]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux14~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux14~101_combout\,
	datac => \M10|Mem[24][1]~q\,
	datad => \M00|Mem[24][1]~q\,
	combout => \Mu0|Mux14~102_combout\);

-- Location: FF_X19_Y13_N23
\M00|Mem[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[9][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[9][1]~q\);

-- Location: FF_X18_Y12_N11
\M00|Mem[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[25][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[25][1]~q\);

-- Location: LCCOMB_X19_Y13_N22
\Mu0|Mux14~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~99_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M00|Mem[25][1]~q\))) # (!\addr[4]~input_o\ & (\M00|Mem[9][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[9][1]~q\,
	datad => \M00|Mem[25][1]~q\,
	combout => \Mu0|Mux14~99_combout\);

-- Location: FF_X18_Y13_N21
\M10|Mem[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[25][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[25][1]~q\);

-- Location: FF_X19_Y13_N29
\M10|Mem[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[9][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[9][1]~q\);

-- Location: LCCOMB_X18_Y13_N20
\Mu0|Mux14~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~100_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux14~99_combout\ & (\M10|Mem[25][1]~q\)) # (!\Mu0|Mux14~99_combout\ & ((\M10|Mem[9][1]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux14~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux14~99_combout\,
	datac => \M10|Mem[25][1]~q\,
	datad => \M10|Mem[9][1]~q\,
	combout => \Mu0|Mux14~100_combout\);

-- Location: LCCOMB_X18_Y13_N16
\Mu0|Mux14~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~103_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\) # (\Mu0|Mux14~100_combout\)))) # (!\addr[0]~input_o\ & (\Mu0|Mux14~102_combout\ & (!\addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~102_combout\,
	datab => \addr[0]~input_o\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux14~100_combout\,
	combout => \Mu0|Mux14~103_combout\);

-- Location: LCCOMB_X18_Y13_N2
\Mu0|Mux14~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~106_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux14~103_combout\ & (\Mu0|Mux14~105_combout\)) # (!\Mu0|Mux14~103_combout\ & ((\Mu0|Mux14~98_combout\))))) # (!\addr[1]~input_o\ & (((\Mu0|Mux14~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~105_combout\,
	datab => \Mu0|Mux14~98_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux14~103_combout\,
	combout => \Mu0|Mux14~106_combout\);

-- Location: FF_X18_Y16_N13
\M00|Mem[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[13][1]~q\);

-- Location: FF_X17_Y15_N5
\M00|Mem[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[29][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[29][1]~q\);

-- Location: LCCOMB_X18_Y16_N12
\Mu0|Mux14~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~128_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M00|Mem[29][1]~q\))) # (!\addr[4]~input_o\ & (\M00|Mem[13][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[13][1]~q\,
	datad => \M00|Mem[29][1]~q\,
	combout => \Mu0|Mux14~128_combout\);

-- Location: FF_X19_Y16_N13
\M10|Mem[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[29][1]~q\);

-- Location: FF_X18_Y19_N1
\M10|Mem[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[13][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[13][1]~q\);

-- Location: LCCOMB_X19_Y16_N12
\Mu0|Mux14~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~129_combout\ = (\Mu0|Mux14~128_combout\ & (((\M10|Mem[29][1]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux14~128_combout\ & (\addr[5]~input_o\ & ((\M10|Mem[13][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~128_combout\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[29][1]~q\,
	datad => \M10|Mem[13][1]~q\,
	combout => \Mu0|Mux14~129_combout\);

-- Location: FF_X15_Y17_N27
\M00|Mem[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[14][1]~q\);

-- Location: FF_X16_Y13_N17
\M10|Mem[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[14][1]~q\);

-- Location: LCCOMB_X15_Y17_N26
\Mu0|Mux14~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~130_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M10|Mem[14][1]~q\))) # (!\addr[5]~input_o\ & (\M00|Mem[14][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[14][1]~q\,
	datad => \M10|Mem[14][1]~q\,
	combout => \Mu0|Mux14~130_combout\);

-- Location: FF_X18_Y18_N11
\M10|Mem[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[30][1]~q\);

-- Location: FF_X18_Y18_N1
\M00|Mem[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[30][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[30][1]~q\);

-- Location: LCCOMB_X18_Y18_N10
\Mu0|Mux14~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~131_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux14~130_combout\ & (\M10|Mem[30][1]~q\)) # (!\Mu0|Mux14~130_combout\ & ((\M00|Mem[30][1]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux14~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux14~130_combout\,
	datac => \M10|Mem[30][1]~q\,
	datad => \M00|Mem[30][1]~q\,
	combout => \Mu0|Mux14~131_combout\);

-- Location: LCCOMB_X16_Y15_N26
\M00|Mem[28][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[28][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M00|Mem[28][1]~feeder_combout\);

-- Location: FF_X16_Y15_N27
\M00|Mem[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[28][1]~feeder_combout\,
	ena => \M00|Mem[28][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[28][1]~q\);

-- Location: FF_X19_Y16_N7
\M10|Mem[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[28][1]~q\);

-- Location: FF_X17_Y12_N3
\M00|Mem[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[12][1]~q\);

-- Location: LCCOMB_X17_Y19_N24
\M10|Mem[12][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[12][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M10|Mem[12][1]~feeder_combout\);

-- Location: FF_X17_Y19_N25
\M10|Mem[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[12][1]~feeder_combout\,
	ena => \M10|Mem[12][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[12][1]~q\);

-- Location: LCCOMB_X17_Y12_N2
\Mu0|Mux14~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~132_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M10|Mem[12][1]~q\))) # (!\addr[5]~input_o\ & (\M00|Mem[12][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[12][1]~q\,
	datad => \M10|Mem[12][1]~q\,
	combout => \Mu0|Mux14~132_combout\);

-- Location: LCCOMB_X19_Y16_N6
\Mu0|Mux14~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~133_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux14~132_combout\ & ((\M10|Mem[28][1]~q\))) # (!\Mu0|Mux14~132_combout\ & (\M00|Mem[28][1]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux14~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Mem[28][1]~q\,
	datac => \M10|Mem[28][1]~q\,
	datad => \Mu0|Mux14~132_combout\,
	combout => \Mu0|Mux14~133_combout\);

-- Location: LCCOMB_X19_Y16_N16
\Mu0|Mux14~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~134_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux14~131_combout\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((!\addr[0]~input_o\ & \Mu0|Mux14~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux14~131_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux14~133_combout\,
	combout => \Mu0|Mux14~134_combout\);

-- Location: FF_X19_Y14_N25
\M00|Mem[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[31][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[31][1]~q\);

-- Location: FF_X23_Y14_N5
\M00|Mem[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M00|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[15][1]~q\);

-- Location: LCCOMB_X23_Y14_N4
\Mu0|Mux14~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~135_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & (\M00|Mem[31][1]~q\)) # (!\addr[4]~input_o\ & ((\M00|Mem[15][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Mem[31][1]~q\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[15][1]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux14~135_combout\);

-- Location: LCCOMB_X22_Y17_N26
\M10|Mem[15][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[15][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M10|Mem[15][1]~feeder_combout\);

-- Location: FF_X22_Y17_N27
\M10|Mem[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[15][1]~feeder_combout\,
	ena => \M10|Mem[15][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[15][1]~q\);

-- Location: FF_X19_Y17_N9
\M10|Mem[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M10|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[31][1]~q\);

-- Location: LCCOMB_X19_Y17_N8
\Mu0|Mux14~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~136_combout\ = (\Mu0|Mux14~135_combout\ & (((\M10|Mem[31][1]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux14~135_combout\ & (\M10|Mem[15][1]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~135_combout\,
	datab => \M10|Mem[15][1]~q\,
	datac => \M10|Mem[31][1]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux14~136_combout\);

-- Location: LCCOMB_X19_Y16_N18
\Mu0|Mux14~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~137_combout\ = (\Mu0|Mux14~134_combout\ & (((\Mu0|Mux14~136_combout\) # (!\addr[0]~input_o\)))) # (!\Mu0|Mux14~134_combout\ & (\Mu0|Mux14~129_combout\ & (\addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~129_combout\,
	datab => \Mu0|Mux14~134_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux14~136_combout\,
	combout => \Mu0|Mux14~137_combout\);

-- Location: LCCOMB_X19_Y16_N4
\Mu0|Mux14~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~138_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux14~127_combout\ & ((\Mu0|Mux14~137_combout\))) # (!\Mu0|Mux14~127_combout\ & (\Mu0|Mux14~106_combout\)))) # (!\addr[3]~input_o\ & (\Mu0|Mux14~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux14~127_combout\,
	datac => \Mu0|Mux14~106_combout\,
	datad => \Mu0|Mux14~137_combout\,
	combout => \Mu0|Mux14~138_combout\);

-- Location: LCCOMB_X18_Y20_N16
\Mu0|Mux14~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~139_combout\ = (\Mu0|Mux14~1_combout\ & (((\Mu0|Mux14~0_combout\)))) # (!\Mu0|Mux14~1_combout\ & ((\Mu0|Mux14~0_combout\ & (\M20|Mux6~20_combout\)) # (!\Mu0|Mux14~0_combout\ & ((\Mu0|Mux14~138_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~1_combout\,
	datab => \M20|Mux6~20_combout\,
	datac => \Mu0|Mux14~0_combout\,
	datad => \Mu0|Mux14~138_combout\,
	combout => \Mu0|Mux14~139_combout\);

-- Location: FF_X17_Y21_N7
\M30|Mem[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[4][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[4][1]~q\);

-- Location: FF_X17_Y21_N13
\M30|Mem[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[5][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[5][1]~q\);

-- Location: LCCOMB_X17_Y21_N6
\Mu0|Mux14~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~87_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M30|Mem[5][1]~q\))) # (!\addr[0]~input_o\ & (\M30|Mem[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[4][1]~q\,
	datad => \M30|Mem[5][1]~q\,
	combout => \Mu0|Mux14~87_combout\);

-- Location: FF_X18_Y21_N13
\M30|Mem[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[7][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[7][1]~q\);

-- Location: FF_X18_Y21_N3
\M30|Mem[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[6][1]~q\);

-- Location: LCCOMB_X18_Y21_N12
\Mu0|Mux14~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~88_combout\ = (\Mu0|Mux14~87_combout\ & (((\M30|Mem[7][1]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux14~87_combout\ & (\addr[1]~input_o\ & ((\M30|Mem[6][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~87_combout\,
	datab => \addr[1]~input_o\,
	datac => \M30|Mem[7][1]~q\,
	datad => \M30|Mem[6][1]~q\,
	combout => \Mu0|Mux14~88_combout\);

-- Location: FF_X28_Y14_N7
\M30|Mem[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[12][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[12][1]~q\);

-- Location: FF_X28_Y14_N29
\M30|Mem[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[13][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[13][1]~q\);

-- Location: LCCOMB_X28_Y14_N6
\Mu0|Mux14~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~94_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M30|Mem[13][1]~q\))) # (!\addr[0]~input_o\ & (\M30|Mem[12][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[12][1]~q\,
	datad => \M30|Mem[13][1]~q\,
	combout => \Mu0|Mux14~94_combout\);

-- Location: FF_X27_Y14_N15
\M30|Mem[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[15][1]~q\);

-- Location: FF_X27_Y14_N21
\M30|Mem[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[14][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[14][1]~q\);

-- Location: LCCOMB_X27_Y14_N14
\Mu0|Mux14~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~95_combout\ = (\Mu0|Mux14~94_combout\ & (((\M30|Mem[15][1]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux14~94_combout\ & (\addr[1]~input_o\ & ((\M30|Mem[14][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~94_combout\,
	datab => \addr[1]~input_o\,
	datac => \M30|Mem[15][1]~q\,
	datad => \M30|Mem[14][1]~q\,
	combout => \Mu0|Mux14~95_combout\);

-- Location: FF_X23_Y13_N15
\M30|Mem[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[8][1]~q\);

-- Location: FF_X23_Y13_N13
\M30|Mem[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[10][1]~q\);

-- Location: LCCOMB_X23_Y13_N14
\Mu0|Mux14~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~89_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M30|Mem[10][1]~q\))) # (!\addr[1]~input_o\ & (\M30|Mem[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M30|Mem[8][1]~q\,
	datad => \M30|Mem[10][1]~q\,
	combout => \Mu0|Mux14~89_combout\);

-- Location: FF_X24_Y13_N23
\M30|Mem[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[11][1]~q\);

-- Location: LCCOMB_X24_Y13_N12
\M30|Mem[9][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[9][1]~feeder_combout\ = \Din[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[1]~input_o\,
	combout => \M30|Mem[9][1]~feeder_combout\);

-- Location: FF_X24_Y13_N13
\M30|Mem[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[9][1]~feeder_combout\,
	ena => \M30|Mem[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[9][1]~q\);

-- Location: LCCOMB_X24_Y13_N22
\Mu0|Mux14~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~90_combout\ = (\Mu0|Mux14~89_combout\ & (((\M30|Mem[11][1]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux14~89_combout\ & (\addr[0]~input_o\ & ((\M30|Mem[9][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~89_combout\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[11][1]~q\,
	datad => \M30|Mem[9][1]~q\,
	combout => \Mu0|Mux14~90_combout\);

-- Location: FF_X24_Y12_N13
\M30|Mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[1][1]~q\);

-- Location: FF_X24_Y12_N7
\M30|Mem[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[3][1]~q\);

-- Location: FF_X25_Y12_N7
\M30|Mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[0][1]~q\);

-- Location: FF_X25_Y12_N13
\M30|Mem[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[1]~input_o\,
	sload => VCC,
	ena => \M30|Mem[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[2][1]~q\);

-- Location: LCCOMB_X25_Y12_N6
\Mu0|Mux14~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~91_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M30|Mem[2][1]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M30|Mem[0][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[0][1]~q\,
	datad => \M30|Mem[2][1]~q\,
	combout => \Mu0|Mux14~91_combout\);

-- Location: LCCOMB_X24_Y12_N6
\Mu0|Mux14~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~92_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux14~91_combout\ & ((\M30|Mem[3][1]~q\))) # (!\Mu0|Mux14~91_combout\ & (\M30|Mem[1][1]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux14~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[1][1]~q\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[3][1]~q\,
	datad => \Mu0|Mux14~91_combout\,
	combout => \Mu0|Mux14~92_combout\);

-- Location: LCCOMB_X29_Y14_N4
\Mu0|Mux14~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~93_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\Mu0|Mux14~90_combout\)) # (!\addr[3]~input_o\ & ((\Mu0|Mux14~92_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux14~90_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux14~92_combout\,
	combout => \Mu0|Mux14~93_combout\);

-- Location: LCCOMB_X29_Y14_N6
\Mu0|Mux14~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~96_combout\ = (\Mu0|Mux14~93_combout\ & (((\Mu0|Mux14~95_combout\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux14~93_combout\ & (\Mu0|Mux14~88_combout\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~88_combout\,
	datab => \Mu0|Mux14~95_combout\,
	datac => \Mu0|Mux14~93_combout\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux14~96_combout\);

-- Location: LCCOMB_X29_Y14_N16
\Mu0|Mux14~150\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~150_combout\ = (\Mu0|Mux14~1_combout\ & ((\Mu0|Mux14~139_combout\ & (\Mu0|Mux14~149_combout\)) # (!\Mu0|Mux14~139_combout\ & ((\Mu0|Mux14~96_combout\))))) # (!\Mu0|Mux14~1_combout\ & (((\Mu0|Mux14~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~149_combout\,
	datab => \Mu0|Mux14~1_combout\,
	datac => \Mu0|Mux14~139_combout\,
	datad => \Mu0|Mux14~96_combout\,
	combout => \Mu0|Mux14~150_combout\);

-- Location: LCCOMB_X29_Y14_N10
\Mu0|Mux14~151\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux14~151_combout\ = (\Mu0|Mux14~86_combout\) # ((!\addr[7]~input_o\ & \Mu0|Mux14~150_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[7]~input_o\,
	datac => \Mu0|Mux14~86_combout\,
	datad => \Mu0|Mux14~150_combout\,
	combout => \Mu0|Mux14~151_combout\);

-- Location: IOIBUF_X14_Y41_N8
\Din[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Din(2),
	o => \Din[2]~input_o\);

-- Location: FF_X24_Y11_N9
\M30|Mem[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[10][2]~q\);

-- Location: FF_X24_Y11_N27
\M30|Mem[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[11][2]~q\);

-- Location: FF_X23_Y11_N3
\M30|Mem[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[8][2]~q\);

-- Location: LCCOMB_X23_Y11_N24
\M30|Mem[9][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[9][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M30|Mem[9][2]~feeder_combout\);

-- Location: FF_X23_Y11_N25
\M30|Mem[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[9][2]~feeder_combout\,
	ena => \M30|Mem[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[9][2]~q\);

-- Location: LCCOMB_X23_Y11_N2
\Mu0|Mux13~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~85_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M30|Mem[9][2]~q\))) # (!\addr[0]~input_o\ & (\M30|Mem[8][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[8][2]~q\,
	datad => \M30|Mem[9][2]~q\,
	combout => \Mu0|Mux13~85_combout\);

-- Location: LCCOMB_X24_Y11_N26
\Mu0|Mux13~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~86_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux13~85_combout\ & ((\M30|Mem[11][2]~q\))) # (!\Mu0|Mux13~85_combout\ & (\M30|Mem[10][2]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux13~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M30|Mem[10][2]~q\,
	datac => \M30|Mem[11][2]~q\,
	datad => \Mu0|Mux13~85_combout\,
	combout => \Mu0|Mux13~86_combout\);

-- Location: FF_X28_Y14_N9
\M30|Mem[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[13][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[13][2]~q\);

-- Location: FF_X27_Y14_N19
\M30|Mem[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[15][2]~q\);

-- Location: FF_X28_Y14_N11
\M30|Mem[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[12][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[12][2]~q\);

-- Location: FF_X27_Y14_N25
\M30|Mem[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[14][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[14][2]~q\);

-- Location: LCCOMB_X28_Y14_N10
\Mu0|Mux13~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~92_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M30|Mem[14][2]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M30|Mem[12][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[12][2]~q\,
	datad => \M30|Mem[14][2]~q\,
	combout => \Mu0|Mux13~92_combout\);

-- Location: LCCOMB_X27_Y14_N18
\Mu0|Mux13~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~93_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux13~92_combout\ & ((\M30|Mem[15][2]~q\))) # (!\Mu0|Mux13~92_combout\ & (\M30|Mem[13][2]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux13~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M30|Mem[13][2]~q\,
	datac => \M30|Mem[15][2]~q\,
	datad => \Mu0|Mux13~92_combout\,
	combout => \Mu0|Mux13~93_combout\);

-- Location: FF_X25_Y12_N9
\M30|Mem[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[2][2]~q\);

-- Location: FF_X25_Y12_N19
\M30|Mem[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[0][2]~q\);

-- Location: FF_X32_Y12_N9
\M30|Mem[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[1][2]~q\);

-- Location: LCCOMB_X25_Y12_N18
\Mu0|Mux13~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~89_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M30|Mem[1][2]~q\))) # (!\addr[0]~input_o\ & (\M30|Mem[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[0][2]~q\,
	datad => \M30|Mem[1][2]~q\,
	combout => \Mu0|Mux13~89_combout\);

-- Location: FF_X24_Y12_N17
\M30|Mem[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[3][2]~q\);

-- Location: LCCOMB_X24_Y12_N16
\Mu0|Mux13~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~90_combout\ = (\Mu0|Mux13~89_combout\ & (((\M30|Mem[3][2]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux13~89_combout\ & (\M30|Mem[2][2]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[2][2]~q\,
	datab => \Mu0|Mux13~89_combout\,
	datac => \M30|Mem[3][2]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux13~90_combout\);

-- Location: FF_X17_Y21_N3
\M30|Mem[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[4][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[4][2]~q\);

-- Location: LCCOMB_X17_Y23_N10
\M30|Mem[6][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[6][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M30|Mem[6][2]~feeder_combout\);

-- Location: FF_X17_Y23_N11
\M30|Mem[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[6][2]~feeder_combout\,
	ena => \M30|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[6][2]~q\);

-- Location: LCCOMB_X17_Y21_N2
\Mu0|Mux13~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~87_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M30|Mem[6][2]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M30|Mem[4][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[4][2]~q\,
	datad => \M30|Mem[6][2]~q\,
	combout => \Mu0|Mux13~87_combout\);

-- Location: FF_X18_Y21_N7
\M30|Mem[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[7][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[7][2]~q\);

-- Location: FF_X17_Y21_N25
\M30|Mem[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[5][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[5][2]~q\);

-- Location: LCCOMB_X18_Y21_N6
\Mu0|Mux13~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~88_combout\ = (\Mu0|Mux13~87_combout\ & (((\M30|Mem[7][2]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux13~87_combout\ & (\addr[0]~input_o\ & ((\M30|Mem[5][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~87_combout\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[7][2]~q\,
	datad => \M30|Mem[5][2]~q\,
	combout => \Mu0|Mux13~88_combout\);

-- Location: LCCOMB_X18_Y17_N16
\Mu0|Mux13~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~91_combout\ = (\addr[2]~input_o\ & (((\Mu0|Mux13~88_combout\) # (\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (\Mu0|Mux13~90_combout\ & ((!\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~90_combout\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux13~88_combout\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux13~91_combout\);

-- Location: LCCOMB_X18_Y17_N26
\Mu0|Mux13~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~94_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux13~91_combout\ & ((\Mu0|Mux13~93_combout\))) # (!\Mu0|Mux13~91_combout\ & (\Mu0|Mux13~86_combout\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux13~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux13~86_combout\,
	datac => \Mu0|Mux13~93_combout\,
	datad => \Mu0|Mux13~91_combout\,
	combout => \Mu0|Mux13~94_combout\);

-- Location: FF_X13_Y18_N13
\M00|Mem[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[3][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[3][2]~q\);

-- Location: LCCOMB_X13_Y17_N10
\M10|Mem[3][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[3][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M10|Mem[3][2]~feeder_combout\);

-- Location: FF_X13_Y17_N11
\M10|Mem[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[3][2]~feeder_combout\,
	ena => \M10|Mem[3][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[3][2]~q\);

-- Location: LCCOMB_X13_Y18_N12
\Mu0|Mux13~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~130_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[3][2]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[3][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[3][2]~q\,
	datad => \M10|Mem[3][2]~q\,
	combout => \Mu0|Mux13~130_combout\);

-- Location: FF_X14_Y16_N15
\M10|Mem[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[19][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[19][2]~q\);

-- Location: FF_X14_Y18_N23
\M00|Mem[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[19][2]~q\);

-- Location: LCCOMB_X14_Y16_N14
\Mu0|Mux13~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~131_combout\ = (\Mu0|Mux13~130_combout\ & (((\M10|Mem[19][2]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux13~130_combout\ & (\addr[4]~input_o\ & ((\M00|Mem[19][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~130_combout\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[19][2]~q\,
	datad => \M00|Mem[19][2]~q\,
	combout => \Mu0|Mux13~131_combout\);

-- Location: FF_X18_Y14_N5
\M00|Mem[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[27][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[27][2]~q\);

-- Location: FF_X22_Y14_N27
\M10|Mem[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[27][2]~q\);

-- Location: FF_X21_Y14_N15
\M00|Mem[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[11][2]~q\);

-- Location: FF_X21_Y17_N27
\M10|Mem[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[11][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[11][2]~q\);

-- Location: LCCOMB_X21_Y14_N14
\Mu0|Mux13~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~128_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[11][2]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[11][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[11][2]~q\,
	datad => \M10|Mem[11][2]~q\,
	combout => \Mu0|Mux13~128_combout\);

-- Location: LCCOMB_X22_Y14_N26
\Mu0|Mux13~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~129_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux13~128_combout\ & ((\M10|Mem[27][2]~q\))) # (!\Mu0|Mux13~128_combout\ & (\M00|Mem[27][2]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux13~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Mem[27][2]~q\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[27][2]~q\,
	datad => \Mu0|Mux13~128_combout\,
	combout => \Mu0|Mux13~129_combout\);

-- Location: LCCOMB_X22_Y16_N6
\Mu0|Mux13~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~132_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\Mu0|Mux13~129_combout\))) # (!\addr[3]~input_o\ & (\Mu0|Mux13~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~131_combout\,
	datab => \Mu0|Mux13~129_combout\,
	datac => \addr[2]~input_o\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux13~132_combout\);

-- Location: FF_X14_Y17_N5
\M10|Mem[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[7][2]~q\);

-- Location: FF_X15_Y19_N5
\M10|Mem[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[23][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[23][2]~q\);

-- Location: FF_X15_Y21_N5
\M00|Mem[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[7][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[7][2]~q\);

-- Location: FF_X16_Y22_N15
\M00|Mem[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[23][2]~q\);

-- Location: LCCOMB_X15_Y21_N4
\Mu0|Mux13~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~126_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M00|Mem[23][2]~q\))) # (!\addr[4]~input_o\ & (\M00|Mem[7][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[7][2]~q\,
	datad => \M00|Mem[23][2]~q\,
	combout => \Mu0|Mux13~126_combout\);

-- Location: LCCOMB_X15_Y19_N4
\Mu0|Mux13~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~127_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux13~126_combout\ & ((\M10|Mem[23][2]~q\))) # (!\Mu0|Mux13~126_combout\ & (\M10|Mem[7][2]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux13~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[7][2]~q\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[23][2]~q\,
	datad => \Mu0|Mux13~126_combout\,
	combout => \Mu0|Mux13~127_combout\);

-- Location: FF_X19_Y18_N25
\M00|Mem[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[15][2]~q\);

-- Location: LCCOMB_X19_Y14_N20
\M00|Mem[31][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[31][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M00|Mem[31][2]~feeder_combout\);

-- Location: FF_X19_Y14_N21
\M00|Mem[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[31][2]~feeder_combout\,
	ena => \M00|Mem[31][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[31][2]~q\);

-- Location: LCCOMB_X19_Y18_N24
\Mu0|Mux13~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~133_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[31][2]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[15][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[15][2]~q\,
	datad => \M00|Mem[31][2]~q\,
	combout => \Mu0|Mux13~133_combout\);

-- Location: FF_X22_Y16_N25
\M10|Mem[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[31][2]~q\);

-- Location: FF_X22_Y17_N21
\M10|Mem[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[15][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[15][2]~q\);

-- Location: LCCOMB_X22_Y16_N24
\Mu0|Mux13~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~134_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux13~133_combout\ & (\M10|Mem[31][2]~q\)) # (!\Mu0|Mux13~133_combout\ & ((\M10|Mem[15][2]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux13~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux13~133_combout\,
	datac => \M10|Mem[31][2]~q\,
	datad => \M10|Mem[15][2]~q\,
	combout => \Mu0|Mux13~134_combout\);

-- Location: LCCOMB_X22_Y16_N18
\Mu0|Mux13~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~135_combout\ = (\Mu0|Mux13~132_combout\ & (((\Mu0|Mux13~134_combout\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux13~132_combout\ & (\addr[2]~input_o\ & (\Mu0|Mux13~127_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~132_combout\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux13~127_combout\,
	datad => \Mu0|Mux13~134_combout\,
	combout => \Mu0|Mux13~135_combout\);

-- Location: FF_X13_Y16_N3
\M00|Mem[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[2][2]~q\);

-- Location: LCCOMB_X13_Y15_N4
\M10|Mem[2][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[2][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M10|Mem[2][2]~feeder_combout\);

-- Location: FF_X13_Y15_N5
\M10|Mem[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[2][2]~feeder_combout\,
	ena => \M10|Mem[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[2][2]~q\);

-- Location: LCCOMB_X13_Y16_N2
\Mu0|Mux13~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~109_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M10|Mem[2][2]~q\))) # (!\addr[5]~input_o\ & (\M00|Mem[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[2][2]~q\,
	datad => \M10|Mem[2][2]~q\,
	combout => \Mu0|Mux13~109_combout\);

-- Location: FF_X14_Y16_N17
\M10|Mem[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[18][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[18][2]~q\);

-- Location: FF_X14_Y14_N11
\M00|Mem[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[18][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[18][2]~q\);

-- Location: LCCOMB_X14_Y16_N16
\Mu0|Mux13~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~110_combout\ = (\Mu0|Mux13~109_combout\ & (((\M10|Mem[18][2]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux13~109_combout\ & (\addr[4]~input_o\ & ((\M00|Mem[18][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~109_combout\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[18][2]~q\,
	datad => \M00|Mem[18][2]~q\,
	combout => \Mu0|Mux13~110_combout\);

-- Location: LCCOMB_X14_Y13_N4
\M10|Mem[6][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[6][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M10|Mem[6][2]~feeder_combout\);

-- Location: FF_X14_Y13_N5
\M10|Mem[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[6][2]~feeder_combout\,
	ena => \M10|Mem[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[6][2]~q\);

-- Location: FF_X15_Y14_N3
\M10|Mem[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[22][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[22][2]~q\);

-- Location: FF_X15_Y17_N13
\M00|Mem[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[6][2]~q\);

-- Location: LCCOMB_X15_Y24_N26
\M00|Mem[22][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[22][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M00|Mem[22][2]~feeder_combout\);

-- Location: FF_X15_Y24_N27
\M00|Mem[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[22][2]~feeder_combout\,
	ena => \M00|Mem[22][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[22][2]~q\);

-- Location: LCCOMB_X15_Y17_N12
\Mu0|Mux13~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~107_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[22][2]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[6][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[6][2]~q\,
	datad => \M00|Mem[22][2]~q\,
	combout => \Mu0|Mux13~107_combout\);

-- Location: LCCOMB_X15_Y14_N2
\Mu0|Mux13~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~108_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux13~107_combout\ & ((\M10|Mem[22][2]~q\))) # (!\Mu0|Mux13~107_combout\ & (\M10|Mem[6][2]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux13~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[6][2]~q\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[22][2]~q\,
	datad => \Mu0|Mux13~107_combout\,
	combout => \Mu0|Mux13~108_combout\);

-- Location: LCCOMB_X14_Y16_N2
\Mu0|Mux13~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~111_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\) # (\Mu0|Mux13~108_combout\)))) # (!\addr[2]~input_o\ & (\Mu0|Mux13~110_combout\ & (!\addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux13~110_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux13~108_combout\,
	combout => \Mu0|Mux13~111_combout\);

-- Location: LCCOMB_X17_Y11_N0
\M00|Mem[26][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[26][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M00|Mem[26][2]~feeder_combout\);

-- Location: FF_X17_Y11_N1
\M00|Mem[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[26][2]~feeder_combout\,
	ena => \M00|Mem[26][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[26][2]~q\);

-- Location: FF_X22_Y14_N25
\M10|Mem[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[26][2]~q\);

-- Location: FF_X21_Y14_N21
\M00|Mem[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[10][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[10][2]~q\);

-- Location: FF_X21_Y13_N31
\M10|Mem[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[10][2]~q\);

-- Location: LCCOMB_X21_Y14_N20
\Mu0|Mux13~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~105_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[10][2]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[10][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[10][2]~q\,
	datad => \M10|Mem[10][2]~q\,
	combout => \Mu0|Mux13~105_combout\);

-- Location: LCCOMB_X22_Y14_N24
\Mu0|Mux13~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~106_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux13~105_combout\ & ((\M10|Mem[26][2]~q\))) # (!\Mu0|Mux13~105_combout\ & (\M00|Mem[26][2]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux13~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Mem[26][2]~q\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[26][2]~q\,
	datad => \Mu0|Mux13~105_combout\,
	combout => \Mu0|Mux13~106_combout\);

-- Location: FF_X16_Y13_N3
\M10|Mem[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[14][2]~q\);

-- Location: FF_X22_Y12_N9
\M00|Mem[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[30][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[30][2]~q\);

-- Location: FF_X19_Y14_N3
\M00|Mem[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[14][2]~q\);

-- Location: LCCOMB_X19_Y14_N2
\Mu0|Mux13~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~112_combout\ = (\addr[4]~input_o\ & ((\M00|Mem[30][2]~q\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((\M00|Mem[14][2]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Mem[30][2]~q\,
	datac => \M00|Mem[14][2]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux13~112_combout\);

-- Location: FF_X15_Y14_N5
\M10|Mem[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[30][2]~q\);

-- Location: LCCOMB_X15_Y14_N4
\Mu0|Mux13~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~113_combout\ = (\Mu0|Mux13~112_combout\ & (((\M10|Mem[30][2]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux13~112_combout\ & (\M10|Mem[14][2]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[14][2]~q\,
	datab => \Mu0|Mux13~112_combout\,
	datac => \M10|Mem[30][2]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux13~113_combout\);

-- Location: LCCOMB_X14_Y16_N4
\Mu0|Mux13~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~114_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux13~111_combout\ & ((\Mu0|Mux13~113_combout\))) # (!\Mu0|Mux13~111_combout\ & (\Mu0|Mux13~106_combout\)))) # (!\addr[3]~input_o\ & (\Mu0|Mux13~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux13~111_combout\,
	datac => \Mu0|Mux13~106_combout\,
	datad => \Mu0|Mux13~113_combout\,
	combout => \Mu0|Mux13~114_combout\);

-- Location: FF_X22_Y13_N9
\M10|Mem[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[8][2]~q\);

-- Location: FF_X22_Y13_N19
\M00|Mem[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[8][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[8][2]~q\);

-- Location: LCCOMB_X22_Y13_N18
\Mu0|Mux13~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~115_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\M10|Mem[8][2]~q\)) # (!\addr[5]~input_o\ & ((\M00|Mem[8][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M10|Mem[8][2]~q\,
	datac => \M00|Mem[8][2]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux13~115_combout\);

-- Location: LCCOMB_X17_Y13_N20
\M00|Mem[24][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[24][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M00|Mem[24][2]~feeder_combout\);

-- Location: FF_X17_Y13_N21
\M00|Mem[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[24][2]~feeder_combout\,
	ena => \M00|Mem[24][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[24][2]~q\);

-- Location: FF_X18_Y15_N9
\M10|Mem[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[24][2]~q\);

-- Location: LCCOMB_X18_Y15_N8
\Mu0|Mux13~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~116_combout\ = (\Mu0|Mux13~115_combout\ & (((\M10|Mem[24][2]~q\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux13~115_combout\ & (\M00|Mem[24][2]~q\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~115_combout\,
	datab => \M00|Mem[24][2]~q\,
	datac => \M10|Mem[24][2]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux13~116_combout\);

-- Location: FF_X17_Y12_N21
\M00|Mem[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[12][2]~q\);

-- Location: LCCOMB_X16_Y15_N28
\M00|Mem[28][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[28][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M00|Mem[28][2]~feeder_combout\);

-- Location: FF_X16_Y15_N29
\M00|Mem[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[28][2]~feeder_combout\,
	ena => \M00|Mem[28][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[28][2]~q\);

-- Location: LCCOMB_X17_Y12_N20
\Mu0|Mux13~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~122_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[28][2]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[12][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[12][2]~q\,
	datad => \M00|Mem[28][2]~q\,
	combout => \Mu0|Mux13~122_combout\);

-- Location: FF_X19_Y16_N15
\M10|Mem[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[28][2]~q\);

-- Location: FF_X17_Y19_N3
\M10|Mem[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[12][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[12][2]~q\);

-- Location: LCCOMB_X19_Y16_N14
\Mu0|Mux13~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~123_combout\ = (\Mu0|Mux13~122_combout\ & (((\M10|Mem[28][2]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux13~122_combout\ & (\addr[5]~input_o\ & ((\M10|Mem[12][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~122_combout\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[28][2]~q\,
	datad => \M10|Mem[12][2]~q\,
	combout => \Mu0|Mux13~123_combout\);

-- Location: LCCOMB_X14_Y22_N14
\M00|Mem[20][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[20][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M00|Mem[20][2]~feeder_combout\);

-- Location: FF_X14_Y22_N15
\M00|Mem[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[20][2]~feeder_combout\,
	ena => \M00|Mem[20][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[20][2]~q\);

-- Location: FF_X14_Y23_N5
\M00|Mem[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[4][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[4][2]~q\);

-- Location: LCCOMB_X14_Y23_N4
\Mu0|Mux13~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~117_combout\ = (\addr[4]~input_o\ & ((\M00|Mem[20][2]~q\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((\M00|Mem[4][2]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Mem[20][2]~q\,
	datac => \M00|Mem[4][2]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux13~117_combout\);

-- Location: FF_X14_Y19_N31
\M10|Mem[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[20][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[20][2]~q\);

-- Location: FF_X13_Y19_N13
\M10|Mem[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[4][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[4][2]~q\);

-- Location: LCCOMB_X14_Y19_N30
\Mu0|Mux13~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~118_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux13~117_combout\ & (\M10|Mem[20][2]~q\)) # (!\Mu0|Mux13~117_combout\ & ((\M10|Mem[4][2]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux13~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux13~117_combout\,
	datac => \M10|Mem[20][2]~q\,
	datad => \M10|Mem[4][2]~q\,
	combout => \Mu0|Mux13~118_combout\);

-- Location: FF_X14_Y20_N7
\M00|Mem[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[0][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[0][2]~q\);

-- Location: FF_X14_Y21_N21
\M10|Mem[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[0][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[0][2]~q\);

-- Location: LCCOMB_X14_Y20_N6
\Mu0|Mux13~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~119_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[0][2]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[0][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[0][2]~q\,
	datad => \M10|Mem[0][2]~q\,
	combout => \Mu0|Mux13~119_combout\);

-- Location: FF_X15_Y16_N19
\M10|Mem[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[16][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[16][2]~q\);

-- Location: FF_X15_Y18_N7
\M00|Mem[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[16][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[16][2]~q\);

-- Location: LCCOMB_X15_Y16_N18
\Mu0|Mux13~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~120_combout\ = (\Mu0|Mux13~119_combout\ & (((\M10|Mem[16][2]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux13~119_combout\ & (\addr[4]~input_o\ & ((\M00|Mem[16][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~119_combout\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[16][2]~q\,
	datad => \M00|Mem[16][2]~q\,
	combout => \Mu0|Mux13~120_combout\);

-- Location: LCCOMB_X15_Y16_N28
\Mu0|Mux13~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~121_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\Mu0|Mux13~118_combout\)) # (!\addr[2]~input_o\ & ((\Mu0|Mux13~120_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux13~118_combout\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux13~120_combout\,
	combout => \Mu0|Mux13~121_combout\);

-- Location: LCCOMB_X19_Y16_N24
\Mu0|Mux13~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~124_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux13~121_combout\ & ((\Mu0|Mux13~123_combout\))) # (!\Mu0|Mux13~121_combout\ & (\Mu0|Mux13~116_combout\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux13~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux13~116_combout\,
	datac => \Mu0|Mux13~123_combout\,
	datad => \Mu0|Mux13~121_combout\,
	combout => \Mu0|Mux13~124_combout\);

-- Location: LCCOMB_X19_Y16_N10
\Mu0|Mux13~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~125_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux13~114_combout\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((!\addr[0]~input_o\ & \Mu0|Mux13~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux13~114_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux13~124_combout\,
	combout => \Mu0|Mux13~125_combout\);

-- Location: FF_X15_Y22_N15
\M10|Mem[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[5][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[5][2]~q\);

-- Location: FF_X15_Y22_N1
\M10|Mem[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[21][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[21][2]~q\);

-- Location: FF_X15_Y23_N11
\M00|Mem[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[5][2]~q\);

-- Location: LCCOMB_X16_Y23_N2
\M00|Mem[21][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[21][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M00|Mem[21][2]~feeder_combout\);

-- Location: FF_X16_Y23_N3
\M00|Mem[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[21][2]~feeder_combout\,
	ena => \M00|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[21][2]~q\);

-- Location: LCCOMB_X15_Y23_N10
\Mu0|Mux13~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~95_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[21][2]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[5][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[5][2]~q\,
	datad => \M00|Mem[21][2]~q\,
	combout => \Mu0|Mux13~95_combout\);

-- Location: LCCOMB_X15_Y22_N0
\Mu0|Mux13~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~96_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux13~95_combout\ & ((\M10|Mem[21][2]~q\))) # (!\Mu0|Mux13~95_combout\ & (\M10|Mem[5][2]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux13~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M10|Mem[5][2]~q\,
	datac => \M10|Mem[21][2]~q\,
	datad => \Mu0|Mux13~95_combout\,
	combout => \Mu0|Mux13~96_combout\);

-- Location: LCCOMB_X19_Y19_N28
\M10|Mem[13][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[13][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M10|Mem[13][2]~feeder_combout\);

-- Location: FF_X19_Y19_N29
\M10|Mem[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[13][2]~feeder_combout\,
	ena => \M10|Mem[13][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[13][2]~q\);

-- Location: FF_X18_Y16_N15
\M00|Mem[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[13][2]~q\);

-- Location: FF_X17_Y15_N15
\M00|Mem[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[29][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[29][2]~q\);

-- Location: LCCOMB_X18_Y16_N14
\Mu0|Mux13~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~102_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M00|Mem[29][2]~q\))) # (!\addr[4]~input_o\ & (\M00|Mem[13][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[13][2]~q\,
	datad => \M00|Mem[29][2]~q\,
	combout => \Mu0|Mux13~102_combout\);

-- Location: FF_X22_Y16_N27
\M10|Mem[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[29][2]~q\);

-- Location: LCCOMB_X22_Y16_N26
\Mu0|Mux13~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~103_combout\ = (\Mu0|Mux13~102_combout\ & (((\M10|Mem[29][2]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux13~102_combout\ & (\M10|Mem[13][2]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[13][2]~q\,
	datab => \Mu0|Mux13~102_combout\,
	datac => \M10|Mem[29][2]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux13~103_combout\);

-- Location: FF_X13_Y21_N31
\M00|Mem[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[1][2]~q\);

-- Location: FF_X13_Y21_N13
\M10|Mem[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[1][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[1][2]~q\);

-- Location: LCCOMB_X13_Y21_N30
\Mu0|Mux13~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~99_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[1][2]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[1][2]~q\,
	datad => \M10|Mem[1][2]~q\,
	combout => \Mu0|Mux13~99_combout\);

-- Location: FF_X15_Y16_N17
\M10|Mem[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[17][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[17][2]~q\);

-- Location: LCCOMB_X17_Y20_N2
\M00|Mem[17][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[17][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M00|Mem[17][2]~feeder_combout\);

-- Location: FF_X17_Y20_N3
\M00|Mem[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[17][2]~feeder_combout\,
	ena => \M00|Mem[17][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[17][2]~q\);

-- Location: LCCOMB_X15_Y16_N16
\Mu0|Mux13~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~100_combout\ = (\Mu0|Mux13~99_combout\ & (((\M10|Mem[17][2]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux13~99_combout\ & (\addr[4]~input_o\ & ((\M00|Mem[17][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~99_combout\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[17][2]~q\,
	datad => \M00|Mem[17][2]~q\,
	combout => \Mu0|Mux13~100_combout\);

-- Location: FF_X19_Y12_N1
\M00|Mem[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[25][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[25][2]~q\);

-- Location: FF_X19_Y12_N3
\M10|Mem[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M10|Mem[25][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[25][2]~q\);

-- Location: FF_X19_Y13_N19
\M00|Mem[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M00|Mem[9][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[9][2]~q\);

-- Location: LCCOMB_X19_Y13_N8
\M10|Mem[9][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[9][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M10|Mem[9][2]~feeder_combout\);

-- Location: FF_X19_Y13_N9
\M10|Mem[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[9][2]~feeder_combout\,
	ena => \M10|Mem[9][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[9][2]~q\);

-- Location: LCCOMB_X19_Y13_N18
\Mu0|Mux13~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~97_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[9][2]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[9][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[9][2]~q\,
	datad => \M10|Mem[9][2]~q\,
	combout => \Mu0|Mux13~97_combout\);

-- Location: LCCOMB_X19_Y12_N2
\Mu0|Mux13~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~98_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux13~97_combout\ & ((\M10|Mem[25][2]~q\))) # (!\Mu0|Mux13~97_combout\ & (\M00|Mem[25][2]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux13~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Mem[25][2]~q\,
	datac => \M10|Mem[25][2]~q\,
	datad => \Mu0|Mux13~97_combout\,
	combout => \Mu0|Mux13~98_combout\);

-- Location: LCCOMB_X19_Y12_N28
\Mu0|Mux13~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~101_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\Mu0|Mux13~98_combout\))) # (!\addr[3]~input_o\ & (\Mu0|Mux13~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux13~100_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux13~98_combout\,
	combout => \Mu0|Mux13~101_combout\);

-- Location: LCCOMB_X22_Y16_N12
\Mu0|Mux13~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~104_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux13~101_combout\ & ((\Mu0|Mux13~103_combout\))) # (!\Mu0|Mux13~101_combout\ & (\Mu0|Mux13~96_combout\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux13~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~96_combout\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux13~103_combout\,
	datad => \Mu0|Mux13~101_combout\,
	combout => \Mu0|Mux13~104_combout\);

-- Location: LCCOMB_X22_Y16_N20
\Mu0|Mux13~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~136_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux13~125_combout\ & (\Mu0|Mux13~135_combout\)) # (!\Mu0|Mux13~125_combout\ & ((\Mu0|Mux13~104_combout\))))) # (!\addr[0]~input_o\ & (((\Mu0|Mux13~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux13~135_combout\,
	datac => \Mu0|Mux13~125_combout\,
	datad => \Mu0|Mux13~104_combout\,
	combout => \Mu0|Mux13~136_combout\);

-- Location: LCCOMB_X22_Y16_N22
\Mu0|Mux13~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~137_combout\ = (\Mu0|Mux14~0_combout\ & (((\Mu0|Mux14~1_combout\)))) # (!\Mu0|Mux14~0_combout\ & ((\Mu0|Mux14~1_combout\ & (\Mu0|Mux13~94_combout\)) # (!\Mu0|Mux14~1_combout\ & ((\Mu0|Mux13~136_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~94_combout\,
	datab => \Mu0|Mux13~136_combout\,
	datac => \Mu0|Mux14~0_combout\,
	datad => \Mu0|Mux14~1_combout\,
	combout => \Mu0|Mux13~137_combout\);

-- Location: LCCOMB_X22_Y33_N0
\M20|Mem[13][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[13][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M20|Mem[13][2]~feeder_combout\);

-- Location: FF_X22_Y33_N1
\M20|Mem[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[13][2]~feeder_combout\,
	ena => \M20|Mem[13][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[13][2]~q\);

-- Location: FF_X21_Y33_N11
\M20|Mem[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[15][2]~q\);

-- Location: FF_X21_Y33_N17
\M20|Mem[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[14][2]~q\);

-- Location: FF_X22_Y33_N27
\M20|Mem[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[12][2]~q\);

-- Location: LCCOMB_X22_Y33_N26
\M20|Mux5~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~17_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M20|Mem[14][2]~q\)) # (!\addr[1]~input_o\ & ((\M20|Mem[12][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mem[14][2]~q\,
	datac => \M20|Mem[12][2]~q\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux5~17_combout\);

-- Location: LCCOMB_X21_Y33_N10
\M20|Mux5~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~18_combout\ = (\addr[0]~input_o\ & ((\M20|Mux5~17_combout\ & ((\M20|Mem[15][2]~q\))) # (!\M20|Mux5~17_combout\ & (\M20|Mem[13][2]~q\)))) # (!\addr[0]~input_o\ & (((\M20|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mem[13][2]~q\,
	datac => \M20|Mem[15][2]~q\,
	datad => \M20|Mux5~17_combout\,
	combout => \M20|Mux5~18_combout\);

-- Location: FF_X22_Y29_N9
\M20|Mem[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[10][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[10][2]~q\);

-- Location: FF_X21_Y29_N19
\M20|Mem[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[11][2]~q\);

-- Location: FF_X21_Y29_N17
\M20|Mem[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[9][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[9][2]~q\);

-- Location: FF_X22_Y29_N27
\M20|Mem[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[8][2]~q\);

-- Location: LCCOMB_X22_Y29_N26
\M20|Mux5~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~10_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M20|Mem[9][2]~q\)) # (!\addr[0]~input_o\ & ((\M20|Mem[8][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[9][2]~q\,
	datab => \addr[1]~input_o\,
	datac => \M20|Mem[8][2]~q\,
	datad => \addr[0]~input_o\,
	combout => \M20|Mux5~10_combout\);

-- Location: LCCOMB_X21_Y29_N18
\M20|Mux5~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~11_combout\ = (\addr[1]~input_o\ & ((\M20|Mux5~10_combout\ & ((\M20|Mem[11][2]~q\))) # (!\M20|Mux5~10_combout\ & (\M20|Mem[10][2]~q\)))) # (!\addr[1]~input_o\ & (((\M20|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M20|Mem[10][2]~q\,
	datac => \M20|Mem[11][2]~q\,
	datad => \M20|Mux5~10_combout\,
	combout => \M20|Mux5~11_combout\);

-- Location: FF_X18_Y30_N27
\M20|Mem[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[2][2]~q\);

-- Location: FF_X18_Y30_N5
\M20|Mem[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[3][2]~q\);

-- Location: FF_X18_Y32_N15
\M20|Mem[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[0][2]~q\);

-- Location: LCCOMB_X19_Y32_N4
\M20|Mem[1][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[1][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M20|Mem[1][2]~feeder_combout\);

-- Location: FF_X19_Y32_N5
\M20|Mem[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[1][2]~feeder_combout\,
	ena => \M20|Mem[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[1][2]~q\);

-- Location: LCCOMB_X18_Y32_N14
\M20|Mux5~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~14_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M20|Mem[1][2]~q\))) # (!\addr[0]~input_o\ & (\M20|Mem[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M20|Mem[0][2]~q\,
	datad => \M20|Mem[1][2]~q\,
	combout => \M20|Mux5~14_combout\);

-- Location: LCCOMB_X18_Y30_N4
\M20|Mux5~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~15_combout\ = (\addr[1]~input_o\ & ((\M20|Mux5~14_combout\ & ((\M20|Mem[3][2]~q\))) # (!\M20|Mux5~14_combout\ & (\M20|Mem[2][2]~q\)))) # (!\addr[1]~input_o\ & (((\M20|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[2][2]~q\,
	datab => \addr[1]~input_o\,
	datac => \M20|Mem[3][2]~q\,
	datad => \M20|Mux5~14_combout\,
	combout => \M20|Mux5~15_combout\);

-- Location: FF_X21_Y30_N9
\M20|Mem[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[6][2]~q\);

-- Location: FF_X22_Y30_N11
\M20|Mem[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[4][2]~q\);

-- Location: LCCOMB_X22_Y30_N10
\M20|Mux5~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~12_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M20|Mem[6][2]~q\)) # (!\addr[1]~input_o\ & ((\M20|Mem[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[6][2]~q\,
	datab => \addr[0]~input_o\,
	datac => \M20|Mem[4][2]~q\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux5~12_combout\);

-- Location: FF_X21_Y30_N11
\M20|Mem[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[7][2]~q\);

-- Location: FF_X22_Y30_N17
\M20|Mem[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[5][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[5][2]~q\);

-- Location: LCCOMB_X21_Y30_N10
\M20|Mux5~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~13_combout\ = (\addr[0]~input_o\ & ((\M20|Mux5~12_combout\ & (\M20|Mem[7][2]~q\)) # (!\M20|Mux5~12_combout\ & ((\M20|Mem[5][2]~q\))))) # (!\addr[0]~input_o\ & (\M20|Mux5~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mux5~12_combout\,
	datac => \M20|Mem[7][2]~q\,
	datad => \M20|Mem[5][2]~q\,
	combout => \M20|Mux5~13_combout\);

-- Location: LCCOMB_X18_Y30_N22
\M20|Mux5~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~16_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M20|Mux5~13_combout\))) # (!\addr[2]~input_o\ & (\M20|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M20|Mux5~15_combout\,
	datac => \addr[2]~input_o\,
	datad => \M20|Mux5~13_combout\,
	combout => \M20|Mux5~16_combout\);

-- Location: LCCOMB_X19_Y32_N22
\M20|Mux5~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~19_combout\ = (\addr[3]~input_o\ & ((\M20|Mux5~16_combout\ & (\M20|Mux5~18_combout\)) # (!\M20|Mux5~16_combout\ & ((\M20|Mux5~11_combout\))))) # (!\addr[3]~input_o\ & (((\M20|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M20|Mux5~18_combout\,
	datac => \M20|Mux5~11_combout\,
	datad => \M20|Mux5~16_combout\,
	combout => \M20|Mux5~19_combout\);

-- Location: FF_X16_Y30_N9
\M20|Mem[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[22][2]~q\);

-- Location: FF_X17_Y30_N27
\M20|Mem[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[30][2]~q\);

-- Location: FF_X17_Y30_N9
\M20|Mem[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[26][2]~q\);

-- Location: FF_X16_Y30_N19
\M20|Mem[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[18][2]~q\);

-- Location: LCCOMB_X16_Y30_N18
\M20|Mux5~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~0_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M20|Mem[26][2]~q\)) # (!\addr[3]~input_o\ & ((\M20|Mem[18][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M20|Mem[26][2]~q\,
	datac => \M20|Mem[18][2]~q\,
	datad => \addr[3]~input_o\,
	combout => \M20|Mux5~0_combout\);

-- Location: LCCOMB_X17_Y30_N26
\M20|Mux5~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~1_combout\ = (\addr[2]~input_o\ & ((\M20|Mux5~0_combout\ & ((\M20|Mem[30][2]~q\))) # (!\M20|Mux5~0_combout\ & (\M20|Mem[22][2]~q\)))) # (!\addr[2]~input_o\ & (((\M20|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[22][2]~q\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[30][2]~q\,
	datad => \M20|Mux5~0_combout\,
	combout => \M20|Mux5~1_combout\);

-- Location: FF_X23_Y32_N1
\M20|Mem[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[27][2]~q\);

-- Location: FF_X22_Y32_N17
\M20|Mem[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[31][2]~q\);

-- Location: FF_X23_Y32_N19
\M20|Mem[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[19][2]~q\);

-- Location: FF_X22_Y32_N23
\M20|Mem[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[23][2]~q\);

-- Location: LCCOMB_X23_Y32_N18
\M20|Mux5~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~7_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M20|Mem[23][2]~q\))) # (!\addr[2]~input_o\ & (\M20|Mem[19][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[19][2]~q\,
	datad => \M20|Mem[23][2]~q\,
	combout => \M20|Mux5~7_combout\);

-- Location: LCCOMB_X22_Y32_N16
\M20|Mux5~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~8_combout\ = (\addr[3]~input_o\ & ((\M20|Mux5~7_combout\ & ((\M20|Mem[31][2]~q\))) # (!\M20|Mux5~7_combout\ & (\M20|Mem[27][2]~q\)))) # (!\addr[3]~input_o\ & (((\M20|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M20|Mem[27][2]~q\,
	datac => \M20|Mem[31][2]~q\,
	datad => \M20|Mux5~7_combout\,
	combout => \M20|Mux5~8_combout\);

-- Location: FF_X19_Y31_N9
\M20|Mem[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[25][2]~q\);

-- Location: FF_X19_Y30_N15
\M20|Mem[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[29][2]~q\);

-- Location: FF_X19_Y31_N19
\M20|Mem[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[17][2]~q\);

-- Location: LCCOMB_X18_Y31_N20
\M20|Mem[21][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[21][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M20|Mem[21][2]~feeder_combout\);

-- Location: FF_X18_Y31_N21
\M20|Mem[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[21][2]~feeder_combout\,
	ena => \M20|Mem[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[21][2]~q\);

-- Location: LCCOMB_X19_Y31_N18
\M20|Mux5~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~2_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M20|Mem[21][2]~q\))) # (!\addr[2]~input_o\ & (\M20|Mem[17][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[17][2]~q\,
	datad => \M20|Mem[21][2]~q\,
	combout => \M20|Mux5~2_combout\);

-- Location: LCCOMB_X19_Y30_N14
\M20|Mux5~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~3_combout\ = (\addr[3]~input_o\ & ((\M20|Mux5~2_combout\ & ((\M20|Mem[29][2]~q\))) # (!\M20|Mux5~2_combout\ & (\M20|Mem[25][2]~q\)))) # (!\addr[3]~input_o\ & (((\M20|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[25][2]~q\,
	datab => \addr[3]~input_o\,
	datac => \M20|Mem[29][2]~q\,
	datad => \M20|Mux5~2_combout\,
	combout => \M20|Mux5~3_combout\);

-- Location: FF_X24_Y30_N9
\M20|Mem[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[20][2]~q\);

-- Location: FF_X24_Y30_N11
\M20|Mem[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[16][2]~q\);

-- Location: FF_X23_Y30_N9
\M20|Mem[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[24][2]~q\);

-- Location: LCCOMB_X24_Y30_N10
\M20|Mux5~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~4_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M20|Mem[24][2]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M20|Mem[16][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[16][2]~q\,
	datad => \M20|Mem[24][2]~q\,
	combout => \M20|Mux5~4_combout\);

-- Location: FF_X23_Y30_N19
\M20|Mem[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M20|Mem[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[28][2]~q\);

-- Location: LCCOMB_X23_Y30_N18
\M20|Mux5~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~5_combout\ = (\M20|Mux5~4_combout\ & (((\M20|Mem[28][2]~q\) # (!\addr[2]~input_o\)))) # (!\M20|Mux5~4_combout\ & (\M20|Mem[20][2]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[20][2]~q\,
	datab => \M20|Mux5~4_combout\,
	datac => \M20|Mem[28][2]~q\,
	datad => \addr[2]~input_o\,
	combout => \M20|Mux5~5_combout\);

-- Location: LCCOMB_X19_Y30_N0
\M20|Mux5~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~6_combout\ = (\addr[0]~input_o\ & ((\M20|Mux5~3_combout\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M20|Mux5~5_combout\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mux5~3_combout\,
	datac => \M20|Mux5~5_combout\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux5~6_combout\);

-- Location: LCCOMB_X19_Y30_N26
\M20|Mux5~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~9_combout\ = (\addr[1]~input_o\ & ((\M20|Mux5~6_combout\ & ((\M20|Mux5~8_combout\))) # (!\M20|Mux5~6_combout\ & (\M20|Mux5~1_combout\)))) # (!\addr[1]~input_o\ & (((\M20|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux5~1_combout\,
	datab => \M20|Mux5~8_combout\,
	datac => \addr[1]~input_o\,
	datad => \M20|Mux5~6_combout\,
	combout => \M20|Mux5~9_combout\);

-- Location: LCCOMB_X19_Y32_N0
\M20|Mux5~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux5~20_combout\ = (\addr[4]~input_o\ & ((\M20|Mux5~9_combout\))) # (!\addr[4]~input_o\ & (\M20|Mux5~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux5~19_combout\,
	datab => \M20|Mux5~9_combout\,
	datac => \addr[4]~input_o\,
	combout => \M20|Mux5~20_combout\);

-- Location: FF_X32_Y15_N1
\M30|Mem[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[25][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[25][2]~q\);

-- Location: FF_X31_Y15_N17
\M30|Mem[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[29][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[29][2]~q\);

-- Location: FF_X32_Y15_N3
\M30|Mem[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[17][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[17][2]~q\);

-- Location: FF_X32_Y12_N27
\M30|Mem[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[21][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[21][2]~q\);

-- Location: LCCOMB_X32_Y15_N2
\Mu0|Mux13~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~140_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M30|Mem[21][2]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M30|Mem[17][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[17][2]~q\,
	datad => \M30|Mem[21][2]~q\,
	combout => \Mu0|Mux13~140_combout\);

-- Location: LCCOMB_X31_Y15_N16
\Mu0|Mux13~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~141_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux13~140_combout\ & ((\M30|Mem[29][2]~q\))) # (!\Mu0|Mux13~140_combout\ & (\M30|Mem[25][2]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux13~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M30|Mem[25][2]~q\,
	datac => \M30|Mem[29][2]~q\,
	datad => \Mu0|Mux13~140_combout\,
	combout => \Mu0|Mux13~141_combout\);

-- Location: FF_X30_Y14_N17
\M30|Mem[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[20][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[20][2]~q\);

-- Location: FF_X29_Y14_N31
\M30|Mem[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[28][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[28][2]~q\);

-- Location: FF_X30_Y14_N27
\M30|Mem[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[16][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[16][2]~q\);

-- Location: LCCOMB_X29_Y14_N20
\M30|Mem[24][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[24][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M30|Mem[24][2]~feeder_combout\);

-- Location: FF_X29_Y14_N21
\M30|Mem[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[24][2]~feeder_combout\,
	ena => \M30|Mem[24][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[24][2]~q\);

-- Location: LCCOMB_X30_Y14_N26
\Mu0|Mux13~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~142_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M30|Mem[24][2]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M30|Mem[16][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M30|Mem[16][2]~q\,
	datad => \M30|Mem[24][2]~q\,
	combout => \Mu0|Mux13~142_combout\);

-- Location: LCCOMB_X29_Y14_N30
\Mu0|Mux13~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~143_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux13~142_combout\ & ((\M30|Mem[28][2]~q\))) # (!\Mu0|Mux13~142_combout\ & (\M30|Mem[20][2]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux13~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M30|Mem[20][2]~q\,
	datac => \M30|Mem[28][2]~q\,
	datad => \Mu0|Mux13~142_combout\,
	combout => \Mu0|Mux13~143_combout\);

-- Location: LCCOMB_X29_Y14_N24
\Mu0|Mux13~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~144_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux13~141_combout\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux13~143_combout\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux13~141_combout\,
	datac => \Mu0|Mux13~143_combout\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux13~144_combout\);

-- Location: LCCOMB_X29_Y16_N0
\M30|Mem[22][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[22][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M30|Mem[22][2]~feeder_combout\);

-- Location: FF_X29_Y16_N1
\M30|Mem[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[22][2]~feeder_combout\,
	ena => \M30|Mem[22][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[22][2]~q\);

-- Location: FF_X30_Y16_N9
\M30|Mem[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[30][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[30][2]~q\);

-- Location: FF_X34_Y16_N3
\M30|Mem[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[18][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[18][2]~q\);

-- Location: FF_X34_Y16_N1
\M30|Mem[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[26][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[26][2]~q\);

-- Location: LCCOMB_X34_Y16_N2
\Mu0|Mux13~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~138_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M30|Mem[26][2]~q\))) # (!\addr[3]~input_o\ & (\M30|Mem[18][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[18][2]~q\,
	datad => \M30|Mem[26][2]~q\,
	combout => \Mu0|Mux13~138_combout\);

-- Location: LCCOMB_X30_Y16_N8
\Mu0|Mux13~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~139_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux13~138_combout\ & ((\M30|Mem[30][2]~q\))) # (!\Mu0|Mux13~138_combout\ & (\M30|Mem[22][2]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux13~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[22][2]~q\,
	datab => \addr[2]~input_o\,
	datac => \M30|Mem[30][2]~q\,
	datad => \Mu0|Mux13~138_combout\,
	combout => \Mu0|Mux13~139_combout\);

-- Location: FF_X31_Y12_N13
\M30|Mem[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[23][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[23][2]~q\);

-- Location: FF_X31_Y12_N7
\M30|Mem[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[19][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[19][2]~q\);

-- Location: LCCOMB_X31_Y12_N6
\Mu0|Mux13~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~145_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M30|Mem[23][2]~q\)) # (!\addr[2]~input_o\ & ((\M30|Mem[19][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[23][2]~q\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[19][2]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux13~145_combout\);

-- Location: FF_X30_Y12_N21
\M30|Mem[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[31][2]~q\);

-- Location: FF_X30_Y15_N27
\M30|Mem[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M30|Mem[27][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[27][2]~q\);

-- Location: LCCOMB_X30_Y12_N20
\Mu0|Mux13~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~146_combout\ = (\Mu0|Mux13~145_combout\ & (((\M30|Mem[31][2]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux13~145_combout\ & (\addr[3]~input_o\ & ((\M30|Mem[27][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~145_combout\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[31][2]~q\,
	datad => \M30|Mem[27][2]~q\,
	combout => \Mu0|Mux13~146_combout\);

-- Location: LCCOMB_X29_Y14_N18
\Mu0|Mux13~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~147_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux13~144_combout\ & ((\Mu0|Mux13~146_combout\))) # (!\Mu0|Mux13~144_combout\ & (\Mu0|Mux13~139_combout\)))) # (!\addr[1]~input_o\ & (\Mu0|Mux13~144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux13~144_combout\,
	datac => \Mu0|Mux13~139_combout\,
	datad => \Mu0|Mux13~146_combout\,
	combout => \Mu0|Mux13~147_combout\);

-- Location: LCCOMB_X22_Y16_N0
\Mu0|Mux13~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~148_combout\ = (\Mu0|Mux13~137_combout\ & (((\Mu0|Mux13~147_combout\) # (!\Mu0|Mux14~0_combout\)))) # (!\Mu0|Mux13~137_combout\ & (\M20|Mux5~20_combout\ & (\Mu0|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~137_combout\,
	datab => \M20|Mux5~20_combout\,
	datac => \Mu0|Mux14~0_combout\,
	datad => \Mu0|Mux13~147_combout\,
	combout => \Mu0|Mux13~148_combout\);

-- Location: LCCOMB_X21_Y22_N10
\M70|Mem[15][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[15][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M70|Mem[15][2]~feeder_combout\);

-- Location: FF_X21_Y22_N11
\M70|Mem[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[15][2]~feeder_combout\,
	ena => \M70|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[15][2]~q\);

-- Location: FF_X25_Y22_N21
\M60|Mem[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[15][2]~q\);

-- Location: LCCOMB_X25_Y22_N20
\Mu0|Mux13~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~38_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\M70|Mem[15][2]~q\)) # (!\addr[5]~input_o\ & ((\M60|Mem[15][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[15][2]~q\,
	datab => \addr[4]~input_o\,
	datac => \M60|Mem[15][2]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux13~38_combout\);

-- Location: FF_X22_Y19_N31
\M70|Mem[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[31][2]~q\);

-- Location: LCCOMB_X26_Y22_N30
\M60|Mem[31][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[31][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M60|Mem[31][2]~feeder_combout\);

-- Location: FF_X26_Y22_N31
\M60|Mem[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[31][2]~feeder_combout\,
	ena => \M60|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[31][2]~q\);

-- Location: LCCOMB_X22_Y19_N30
\Mu0|Mux13~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~39_combout\ = (\Mu0|Mux13~38_combout\ & (((\M70|Mem[31][2]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux13~38_combout\ & (\addr[4]~input_o\ & ((\M60|Mem[31][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~38_combout\,
	datab => \addr[4]~input_o\,
	datac => \M70|Mem[31][2]~q\,
	datad => \M60|Mem[31][2]~q\,
	combout => \Mu0|Mux13~39_combout\);

-- Location: FF_X22_Y23_N3
\M60|Mem[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[12][2]~q\);

-- Location: LCCOMB_X23_Y21_N10
\M70|Mem[12][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[12][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M70|Mem[12][2]~feeder_combout\);

-- Location: FF_X23_Y21_N11
\M70|Mem[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[12][2]~feeder_combout\,
	ena => \M70|Mem[12][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[12][2]~q\);

-- Location: LCCOMB_X22_Y23_N2
\Mu0|Mux13~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~35_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M70|Mem[12][2]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M60|Mem[12][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M60|Mem[12][2]~q\,
	datad => \M70|Mem[12][2]~q\,
	combout => \Mu0|Mux13~35_combout\);

-- Location: FF_X24_Y21_N19
\M70|Mem[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[28][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[28][2]~q\);

-- Location: FF_X25_Y24_N17
\M60|Mem[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[28][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[28][2]~q\);

-- Location: LCCOMB_X24_Y21_N18
\Mu0|Mux13~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~36_combout\ = (\Mu0|Mux13~35_combout\ & (((\M70|Mem[28][2]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux13~35_combout\ & (\addr[4]~input_o\ & ((\M60|Mem[28][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~35_combout\,
	datab => \addr[4]~input_o\,
	datac => \M70|Mem[28][2]~q\,
	datad => \M60|Mem[28][2]~q\,
	combout => \Mu0|Mux13~36_combout\);

-- Location: FF_X22_Y23_N9
\M60|Mem[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[14][2]~q\);

-- Location: LCCOMB_X22_Y21_N2
\M70|Mem[14][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[14][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M70|Mem[14][2]~feeder_combout\);

-- Location: FF_X22_Y21_N3
\M70|Mem[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[14][2]~feeder_combout\,
	ena => \M70|Mem[14][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[14][2]~q\);

-- Location: LCCOMB_X22_Y23_N8
\Mu0|Mux13~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~33_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M70|Mem[14][2]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M60|Mem[14][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M60|Mem[14][2]~q\,
	datad => \M70|Mem[14][2]~q\,
	combout => \Mu0|Mux13~33_combout\);

-- Location: FF_X24_Y21_N17
\M70|Mem[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[30][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[30][2]~q\);

-- Location: FF_X24_Y25_N9
\M60|Mem[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[30][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[30][2]~q\);

-- Location: LCCOMB_X24_Y21_N16
\Mu0|Mux13~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~34_combout\ = (\Mu0|Mux13~33_combout\ & (((\M70|Mem[30][2]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux13~33_combout\ & (\addr[4]~input_o\ & ((\M60|Mem[30][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~33_combout\,
	datab => \addr[4]~input_o\,
	datac => \M70|Mem[30][2]~q\,
	datad => \M60|Mem[30][2]~q\,
	combout => \Mu0|Mux13~34_combout\);

-- Location: LCCOMB_X24_Y21_N28
\Mu0|Mux13~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~37_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\) # (\Mu0|Mux13~34_combout\)))) # (!\addr[1]~input_o\ & (\Mu0|Mux13~36_combout\ & (!\addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux13~36_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux13~34_combout\,
	combout => \Mu0|Mux13~37_combout\);

-- Location: LCCOMB_X26_Y22_N28
\M60|Mem[29][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[29][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M60|Mem[29][2]~feeder_combout\);

-- Location: FF_X26_Y22_N29
\M60|Mem[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[29][2]~feeder_combout\,
	ena => \M60|Mem[29][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[29][2]~q\);

-- Location: FF_X32_Y19_N11
\M70|Mem[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[29][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[29][2]~q\);

-- Location: LCCOMB_X21_Y19_N0
\M70|Mem[13][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[13][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M70|Mem[13][2]~feeder_combout\);

-- Location: FF_X21_Y19_N1
\M70|Mem[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[13][2]~feeder_combout\,
	ena => \M70|Mem[13][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[13][2]~q\);

-- Location: FF_X32_Y19_N1
\M60|Mem[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[13][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[13][2]~q\);

-- Location: LCCOMB_X32_Y19_N0
\Mu0|Mux13~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~31_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\M70|Mem[13][2]~q\)) # (!\addr[5]~input_o\ & ((\M60|Mem[13][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[13][2]~q\,
	datab => \addr[4]~input_o\,
	datac => \M60|Mem[13][2]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux13~31_combout\);

-- Location: LCCOMB_X32_Y19_N10
\Mu0|Mux13~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~32_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux13~31_combout\ & ((\M70|Mem[29][2]~q\))) # (!\Mu0|Mux13~31_combout\ & (\M60|Mem[29][2]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux13~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[29][2]~q\,
	datab => \addr[4]~input_o\,
	datac => \M70|Mem[29][2]~q\,
	datad => \Mu0|Mux13~31_combout\,
	combout => \Mu0|Mux13~32_combout\);

-- Location: LCCOMB_X28_Y20_N28
\Mu0|Mux13~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~40_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux13~37_combout\ & (\Mu0|Mux13~39_combout\)) # (!\Mu0|Mux13~37_combout\ & ((\Mu0|Mux13~32_combout\))))) # (!\addr[0]~input_o\ & (((\Mu0|Mux13~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~39_combout\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux13~37_combout\,
	datad => \Mu0|Mux13~32_combout\,
	combout => \Mu0|Mux13~40_combout\);

-- Location: FF_X27_Y20_N17
\M60|Mem[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[26][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[26][2]~q\);

-- Location: FF_X25_Y23_N19
\M60|Mem[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[24][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[24][2]~q\);

-- Location: LCCOMB_X25_Y23_N18
\Mu0|Mux13~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~0_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M60|Mem[26][2]~q\)) # (!\addr[1]~input_o\ & ((\M60|Mem[24][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M60|Mem[26][2]~q\,
	datac => \M60|Mem[24][2]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux13~0_combout\);

-- Location: FF_X26_Y20_N1
\M60|Mem[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[27][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[27][2]~q\);

-- Location: FF_X25_Y23_N9
\M60|Mem[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[25][2]~q\);

-- Location: LCCOMB_X26_Y20_N0
\Mu0|Mux13~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~1_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux13~0_combout\ & (\M60|Mem[27][2]~q\)) # (!\Mu0|Mux13~0_combout\ & ((\M60|Mem[25][2]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux13~0_combout\,
	datac => \M60|Mem[27][2]~q\,
	datad => \M60|Mem[25][2]~q\,
	combout => \Mu0|Mux13~1_combout\);

-- Location: FF_X23_Y23_N13
\M70|Mem[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[24][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[24][2]~q\);

-- Location: FF_X24_Y23_N5
\M70|Mem[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[25][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[25][2]~q\);

-- Location: LCCOMB_X23_Y23_N12
\Mu0|Mux13~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~7_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M70|Mem[25][2]~q\))) # (!\addr[0]~input_o\ & (\M70|Mem[24][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[24][2]~q\,
	datad => \M70|Mem[25][2]~q\,
	combout => \Mu0|Mux13~7_combout\);

-- Location: FF_X24_Y19_N11
\M70|Mem[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[27][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[27][2]~q\);

-- Location: FF_X24_Y19_N17
\M70|Mem[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[26][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[26][2]~q\);

-- Location: LCCOMB_X24_Y19_N10
\Mu0|Mux13~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~8_combout\ = (\Mu0|Mux13~7_combout\ & (((\M70|Mem[27][2]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux13~7_combout\ & (\addr[1]~input_o\ & ((\M70|Mem[26][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~7_combout\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[27][2]~q\,
	datad => \M70|Mem[26][2]~q\,
	combout => \Mu0|Mux13~8_combout\);

-- Location: FF_X31_Y19_N9
\M70|Mem[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[8][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[8][2]~q\);

-- Location: LCCOMB_X31_Y20_N16
\M70|Mem[9][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[9][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M70|Mem[9][2]~feeder_combout\);

-- Location: FF_X31_Y20_N17
\M70|Mem[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[9][2]~feeder_combout\,
	ena => \M70|Mem[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[9][2]~q\);

-- Location: LCCOMB_X31_Y19_N8
\Mu0|Mux13~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~2_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M70|Mem[9][2]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M70|Mem[8][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[8][2]~q\,
	datad => \M70|Mem[9][2]~q\,
	combout => \Mu0|Mux13~2_combout\);

-- Location: FF_X29_Y20_N19
\M70|Mem[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[11][2]~q\);

-- Location: FF_X29_Y20_N1
\M70|Mem[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[10][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[10][2]~q\);

-- Location: LCCOMB_X29_Y20_N18
\Mu0|Mux13~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~3_combout\ = (\Mu0|Mux13~2_combout\ & (((\M70|Mem[11][2]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux13~2_combout\ & (\addr[1]~input_o\ & ((\M70|Mem[10][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~2_combout\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[11][2]~q\,
	datad => \M70|Mem[10][2]~q\,
	combout => \Mu0|Mux13~3_combout\);

-- Location: FF_X30_Y19_N11
\M60|Mem[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[8][2]~q\);

-- Location: FF_X29_Y19_N9
\M60|Mem[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[10][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[10][2]~q\);

-- Location: LCCOMB_X30_Y19_N10
\Mu0|Mux13~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~4_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M60|Mem[10][2]~q\))) # (!\addr[1]~input_o\ & (\M60|Mem[8][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[8][2]~q\,
	datad => \M60|Mem[10][2]~q\,
	combout => \Mu0|Mux13~4_combout\);

-- Location: FF_X28_Y20_N1
\M60|Mem[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[11][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[11][2]~q\);

-- Location: FF_X30_Y19_N1
\M60|Mem[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[9][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[9][2]~q\);

-- Location: LCCOMB_X28_Y20_N0
\Mu0|Mux13~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~5_combout\ = (\Mu0|Mux13~4_combout\ & (((\M60|Mem[11][2]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux13~4_combout\ & (\addr[0]~input_o\ & ((\M60|Mem[9][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~4_combout\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[11][2]~q\,
	datad => \M60|Mem[9][2]~q\,
	combout => \Mu0|Mux13~5_combout\);

-- Location: LCCOMB_X28_Y20_N10
\Mu0|Mux13~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~6_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\Mu0|Mux13~3_combout\)) # (!\addr[5]~input_o\ & ((\Mu0|Mux13~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~3_combout\,
	datab => \Mu0|Mux13~5_combout\,
	datac => \addr[4]~input_o\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux13~6_combout\);

-- Location: LCCOMB_X28_Y20_N4
\Mu0|Mux13~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~9_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux13~6_combout\ & ((\Mu0|Mux13~8_combout\))) # (!\Mu0|Mux13~6_combout\ & (\Mu0|Mux13~1_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~1_combout\,
	datab => \Mu0|Mux13~8_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux13~6_combout\,
	combout => \Mu0|Mux13~9_combout\);

-- Location: FF_X30_Y11_N5
\M60|Mem[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[17][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[17][2]~q\);

-- Location: FF_X29_Y11_N23
\M60|Mem[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[19][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[19][2]~q\);

-- Location: FF_X30_Y11_N7
\M60|Mem[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[16][2]~q\);

-- Location: FF_X29_Y11_N21
\M60|Mem[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[18][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[18][2]~q\);

-- Location: LCCOMB_X30_Y11_N6
\Mu0|Mux13~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~20_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M60|Mem[18][2]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M60|Mem[16][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[16][2]~q\,
	datad => \M60|Mem[18][2]~q\,
	combout => \Mu0|Mux13~20_combout\);

-- Location: LCCOMB_X29_Y11_N22
\Mu0|Mux13~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~21_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux13~20_combout\ & ((\M60|Mem[19][2]~q\))) # (!\Mu0|Mux13~20_combout\ & (\M60|Mem[17][2]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux13~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[17][2]~q\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[19][2]~q\,
	datad => \Mu0|Mux13~20_combout\,
	combout => \Mu0|Mux13~21_combout\);

-- Location: LCCOMB_X23_Y12_N20
\M70|Mem[18][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[18][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M70|Mem[18][2]~feeder_combout\);

-- Location: FF_X23_Y12_N21
\M70|Mem[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[18][2]~feeder_combout\,
	ena => \M70|Mem[18][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[18][2]~q\);

-- Location: FF_X24_Y16_N11
\M70|Mem[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[19][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[19][2]~q\);

-- Location: FF_X25_Y16_N3
\M70|Mem[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[16][2]~q\);

-- Location: FF_X25_Y16_N25
\M70|Mem[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[17][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[17][2]~q\);

-- Location: LCCOMB_X25_Y16_N2
\Mu0|Mux13~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~27_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M70|Mem[17][2]~q\))) # (!\addr[0]~input_o\ & (\M70|Mem[16][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[16][2]~q\,
	datad => \M70|Mem[17][2]~q\,
	combout => \Mu0|Mux13~27_combout\);

-- Location: LCCOMB_X24_Y16_N10
\Mu0|Mux13~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~28_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux13~27_combout\ & ((\M70|Mem[19][2]~q\))) # (!\Mu0|Mux13~27_combout\ & (\M70|Mem[18][2]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux13~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[18][2]~q\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[19][2]~q\,
	datad => \Mu0|Mux13~27_combout\,
	combout => \Mu0|Mux13~28_combout\);

-- Location: FF_X27_Y11_N9
\M60|Mem[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[1][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[1][2]~q\);

-- Location: FF_X27_Y11_N3
\M60|Mem[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[3][2]~q\);

-- Location: LCCOMB_X26_Y11_N0
\M60|Mem[2][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[2][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M60|Mem[2][2]~feeder_combout\);

-- Location: FF_X26_Y11_N1
\M60|Mem[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[2][2]~feeder_combout\,
	ena => \M60|Mem[2][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[2][2]~q\);

-- Location: FF_X26_Y11_N19
\M60|Mem[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[0][2]~q\);

-- Location: LCCOMB_X26_Y11_N18
\Mu0|Mux13~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~24_combout\ = (\addr[1]~input_o\ & ((\M60|Mem[2][2]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M60|Mem[0][2]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M60|Mem[2][2]~q\,
	datac => \M60|Mem[0][2]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux13~24_combout\);

-- Location: LCCOMB_X27_Y11_N2
\Mu0|Mux13~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~25_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux13~24_combout\ & ((\M60|Mem[3][2]~q\))) # (!\Mu0|Mux13~24_combout\ & (\M60|Mem[1][2]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux13~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M60|Mem[1][2]~q\,
	datac => \M60|Mem[3][2]~q\,
	datad => \Mu0|Mux13~24_combout\,
	combout => \Mu0|Mux13~25_combout\);

-- Location: FF_X28_Y18_N19
\M70|Mem[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[2][2]~q\);

-- Location: FF_X27_Y18_N19
\M70|Mem[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[3][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[3][2]~q\);

-- Location: FF_X28_Y18_N29
\M70|Mem[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[0][2]~q\);

-- Location: FF_X27_Y18_N9
\M70|Mem[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[1][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[1][2]~q\);

-- Location: LCCOMB_X28_Y18_N28
\Mu0|Mux13~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~22_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M70|Mem[1][2]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M70|Mem[0][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[0][2]~q\,
	datad => \M70|Mem[1][2]~q\,
	combout => \Mu0|Mux13~22_combout\);

-- Location: LCCOMB_X27_Y18_N18
\Mu0|Mux13~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~23_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux13~22_combout\ & ((\M70|Mem[3][2]~q\))) # (!\Mu0|Mux13~22_combout\ & (\M70|Mem[2][2]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux13~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M70|Mem[2][2]~q\,
	datac => \M70|Mem[3][2]~q\,
	datad => \Mu0|Mux13~22_combout\,
	combout => \Mu0|Mux13~23_combout\);

-- Location: LCCOMB_X27_Y18_N12
\Mu0|Mux13~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~26_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\) # (\Mu0|Mux13~23_combout\)))) # (!\addr[5]~input_o\ & (\Mu0|Mux13~25_combout\ & (!\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~25_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux13~23_combout\,
	combout => \Mu0|Mux13~26_combout\);

-- Location: LCCOMB_X27_Y18_N22
\Mu0|Mux13~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~29_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux13~26_combout\ & ((\Mu0|Mux13~28_combout\))) # (!\Mu0|Mux13~26_combout\ & (\Mu0|Mux13~21_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux13~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~21_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux13~28_combout\,
	datad => \Mu0|Mux13~26_combout\,
	combout => \Mu0|Mux13~29_combout\);

-- Location: FF_X19_Y24_N21
\M60|Mem[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[22][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[22][2]~q\);

-- Location: FF_X22_Y24_N17
\M60|Mem[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[20][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[20][2]~q\);

-- Location: LCCOMB_X22_Y24_N16
\Mu0|Mux13~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~10_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M60|Mem[22][2]~q\)) # (!\addr[1]~input_o\ & ((\M60|Mem[20][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M60|Mem[22][2]~q\,
	datac => \M60|Mem[20][2]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux13~10_combout\);

-- Location: FF_X23_Y24_N11
\M60|Mem[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[23][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[23][2]~q\);

-- Location: LCCOMB_X22_Y24_N14
\M60|Mem[21][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[21][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M60|Mem[21][2]~feeder_combout\);

-- Location: FF_X22_Y24_N15
\M60|Mem[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[21][2]~feeder_combout\,
	ena => \M60|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[21][2]~q\);

-- Location: LCCOMB_X23_Y24_N10
\Mu0|Mux13~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~11_combout\ = (\Mu0|Mux13~10_combout\ & (((\M60|Mem[23][2]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux13~10_combout\ & (\addr[0]~input_o\ & ((\M60|Mem[21][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~10_combout\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[23][2]~q\,
	datad => \M60|Mem[21][2]~q\,
	combout => \Mu0|Mux13~11_combout\);

-- Location: FF_X34_Y17_N11
\M60|Mem[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[4][2]~q\);

-- Location: LCCOMB_X34_Y17_N0
\M60|Mem[6][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[6][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M60|Mem[6][2]~feeder_combout\);

-- Location: FF_X34_Y17_N1
\M60|Mem[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[6][2]~feeder_combout\,
	ena => \M60|Mem[6][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[6][2]~q\);

-- Location: LCCOMB_X34_Y17_N10
\Mu0|Mux13~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~14_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M60|Mem[6][2]~q\))) # (!\addr[1]~input_o\ & (\M60|Mem[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[4][2]~q\,
	datad => \M60|Mem[6][2]~q\,
	combout => \Mu0|Mux13~14_combout\);

-- Location: FF_X31_Y16_N25
\M60|Mem[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[7][2]~q\);

-- Location: FF_X32_Y16_N17
\M60|Mem[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M60|Mem[5][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[5][2]~q\);

-- Location: LCCOMB_X31_Y16_N24
\Mu0|Mux13~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~15_combout\ = (\Mu0|Mux13~14_combout\ & (((\M60|Mem[7][2]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux13~14_combout\ & (\addr[0]~input_o\ & ((\M60|Mem[5][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~14_combout\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[7][2]~q\,
	datad => \M60|Mem[5][2]~q\,
	combout => \Mu0|Mux13~15_combout\);

-- Location: FF_X17_Y25_N3
\M70|Mem[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[5][2]~q\);

-- Location: FF_X16_Y25_N9
\M70|Mem[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[4][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[4][2]~q\);

-- Location: LCCOMB_X16_Y25_N8
\Mu0|Mux13~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~12_combout\ = (\addr[0]~input_o\ & ((\M70|Mem[5][2]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M70|Mem[4][2]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[5][2]~q\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[4][2]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux13~12_combout\);

-- Location: FF_X17_Y25_N5
\M70|Mem[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[7][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[7][2]~q\);

-- Location: FF_X16_Y25_N31
\M70|Mem[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[6][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[6][2]~q\);

-- Location: LCCOMB_X17_Y25_N4
\Mu0|Mux13~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~13_combout\ = (\Mu0|Mux13~12_combout\ & (((\M70|Mem[7][2]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux13~12_combout\ & (\addr[1]~input_o\ & ((\M70|Mem[6][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~12_combout\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[7][2]~q\,
	datad => \M70|Mem[6][2]~q\,
	combout => \Mu0|Mux13~13_combout\);

-- Location: LCCOMB_X28_Y20_N22
\Mu0|Mux13~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~16_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux13~13_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux13~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~15_combout\,
	datab => \Mu0|Mux13~13_combout\,
	datac => \addr[4]~input_o\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux13~16_combout\);

-- Location: FF_X27_Y27_N1
\M70|Mem[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[22][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[22][2]~q\);

-- Location: FF_X26_Y27_N11
\M70|Mem[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[23][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[23][2]~q\);

-- Location: FF_X26_Y27_N1
\M70|Mem[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[21][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[21][2]~q\);

-- Location: FF_X27_Y27_N19
\M70|Mem[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M70|Mem[20][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[20][2]~q\);

-- Location: LCCOMB_X27_Y27_N18
\Mu0|Mux13~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~17_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M70|Mem[21][2]~q\)) # (!\addr[0]~input_o\ & ((\M70|Mem[20][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[21][2]~q\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[20][2]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux13~17_combout\);

-- Location: LCCOMB_X26_Y27_N10
\Mu0|Mux13~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~18_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux13~17_combout\ & ((\M70|Mem[23][2]~q\))) # (!\Mu0|Mux13~17_combout\ & (\M70|Mem[22][2]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux13~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M70|Mem[22][2]~q\,
	datac => \M70|Mem[23][2]~q\,
	datad => \Mu0|Mux13~17_combout\,
	combout => \Mu0|Mux13~18_combout\);

-- Location: LCCOMB_X28_Y20_N16
\Mu0|Mux13~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~19_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux13~16_combout\ & ((\Mu0|Mux13~18_combout\))) # (!\Mu0|Mux13~16_combout\ & (\Mu0|Mux13~11_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~11_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux13~16_combout\,
	datad => \Mu0|Mux13~18_combout\,
	combout => \Mu0|Mux13~19_combout\);

-- Location: LCCOMB_X28_Y20_N2
\Mu0|Mux13~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~30_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux13~19_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux13~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux13~29_combout\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux13~19_combout\,
	combout => \Mu0|Mux13~30_combout\);

-- Location: LCCOMB_X28_Y20_N30
\Mu0|Mux13~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~41_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux13~30_combout\ & (\Mu0|Mux13~40_combout\)) # (!\Mu0|Mux13~30_combout\ & ((\Mu0|Mux13~9_combout\))))) # (!\addr[3]~input_o\ & (((\Mu0|Mux13~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux13~40_combout\,
	datac => \Mu0|Mux13~9_combout\,
	datad => \Mu0|Mux13~30_combout\,
	combout => \Mu0|Mux13~41_combout\);

-- Location: FF_X32_Y25_N9
\M50|Mem[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[19][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[19][2]~q\);

-- Location: FF_X31_Y28_N19
\M50|Mem[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[27][2]~q\);

-- Location: FF_X32_Y25_N27
\M50|Mem[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[3][2]~q\);

-- Location: FF_X31_Y28_N1
\M50|Mem[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[11][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[11][2]~q\);

-- Location: LCCOMB_X32_Y25_N26
\Mu0|Mux13~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~73_combout\ = (\addr[4]~input_o\ & (\addr[3]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & ((\M50|Mem[11][2]~q\))) # (!\addr[3]~input_o\ & (\M50|Mem[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[3][2]~q\,
	datad => \M50|Mem[11][2]~q\,
	combout => \Mu0|Mux13~73_combout\);

-- Location: LCCOMB_X31_Y28_N18
\Mu0|Mux13~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~74_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux13~73_combout\ & ((\M50|Mem[27][2]~q\))) # (!\Mu0|Mux13~73_combout\ & (\M50|Mem[19][2]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux13~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[19][2]~q\,
	datab => \addr[4]~input_o\,
	datac => \M50|Mem[27][2]~q\,
	datad => \Mu0|Mux13~73_combout\,
	combout => \Mu0|Mux13~74_combout\);

-- Location: FF_X28_Y25_N31
\M50|Mem[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[23][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[23][2]~q\);

-- Location: FF_X28_Y26_N11
\M50|Mem[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[31][2]~q\);

-- Location: FF_X28_Y25_N1
\M50|Mem[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[7][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[7][2]~q\);

-- Location: FF_X29_Y26_N19
\M50|Mem[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[15][2]~q\);

-- Location: LCCOMB_X28_Y25_N0
\Mu0|Mux13~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~80_combout\ = (\addr[3]~input_o\ & ((\addr[4]~input_o\) # ((\M50|Mem[15][2]~q\)))) # (!\addr[3]~input_o\ & (!\addr[4]~input_o\ & (\M50|Mem[7][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M50|Mem[7][2]~q\,
	datad => \M50|Mem[15][2]~q\,
	combout => \Mu0|Mux13~80_combout\);

-- Location: LCCOMB_X28_Y26_N10
\Mu0|Mux13~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~81_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux13~80_combout\ & ((\M50|Mem[31][2]~q\))) # (!\Mu0|Mux13~80_combout\ & (\M50|Mem[23][2]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux13~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M50|Mem[23][2]~q\,
	datac => \M50|Mem[31][2]~q\,
	datad => \Mu0|Mux13~80_combout\,
	combout => \Mu0|Mux13~81_combout\);

-- Location: FF_X29_Y28_N17
\M40|Mem[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[19][2]~q\);

-- Location: FF_X29_Y28_N27
\M40|Mem[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[3][2]~q\);

-- Location: FF_X30_Y28_N29
\M40|Mem[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[11][2]~q\);

-- Location: LCCOMB_X29_Y28_N26
\Mu0|Mux13~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~77_combout\ = (\addr[4]~input_o\ & (\addr[3]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & ((\M40|Mem[11][2]~q\))) # (!\addr[3]~input_o\ & (\M40|Mem[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[3][2]~q\,
	datad => \M40|Mem[11][2]~q\,
	combout => \Mu0|Mux13~77_combout\);

-- Location: FF_X30_Y28_N7
\M40|Mem[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[27][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[27][2]~q\);

-- Location: LCCOMB_X30_Y28_N6
\Mu0|Mux13~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~78_combout\ = (\Mu0|Mux13~77_combout\ & (((\M40|Mem[27][2]~q\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux13~77_combout\ & (\M40|Mem[19][2]~q\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M40|Mem[19][2]~q\,
	datab => \Mu0|Mux13~77_combout\,
	datac => \M40|Mem[27][2]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux13~78_combout\);

-- Location: FF_X28_Y27_N21
\M40|Mem[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[15][2]~q\);

-- Location: FF_X27_Y25_N11
\M40|Mem[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[7][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[7][2]~q\);

-- Location: LCCOMB_X27_Y25_N10
\Mu0|Mux13~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~75_combout\ = (\addr[3]~input_o\ & ((\M40|Mem[15][2]~q\) # ((\addr[4]~input_o\)))) # (!\addr[3]~input_o\ & (((\M40|Mem[7][2]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M40|Mem[15][2]~q\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[7][2]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux13~75_combout\);

-- Location: FF_X28_Y26_N25
\M40|Mem[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[31][2]~q\);

-- Location: FF_X27_Y25_N1
\M40|Mem[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[23][2]~q\);

-- Location: LCCOMB_X28_Y26_N24
\Mu0|Mux13~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~76_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux13~75_combout\ & (\M40|Mem[31][2]~q\)) # (!\Mu0|Mux13~75_combout\ & ((\M40|Mem[23][2]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux13~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux13~75_combout\,
	datac => \M40|Mem[31][2]~q\,
	datad => \M40|Mem[23][2]~q\,
	combout => \Mu0|Mux13~76_combout\);

-- Location: LCCOMB_X27_Y26_N24
\Mu0|Mux13~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~79_combout\ = (\addr[5]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux13~76_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux13~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~78_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux13~76_combout\,
	combout => \Mu0|Mux13~79_combout\);

-- Location: LCCOMB_X27_Y26_N18
\Mu0|Mux13~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~82_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux13~79_combout\ & ((\Mu0|Mux13~81_combout\))) # (!\Mu0|Mux13~79_combout\ & (\Mu0|Mux13~74_combout\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux13~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~74_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux13~81_combout\,
	datad => \Mu0|Mux13~79_combout\,
	combout => \Mu0|Mux13~82_combout\);

-- Location: FF_X25_Y26_N1
\M50|Mem[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[24][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[24][2]~q\);

-- Location: FF_X25_Y26_N19
\M50|Mem[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[16][2]~q\);

-- Location: LCCOMB_X25_Y26_N18
\Mu0|Mux13~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~69_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M50|Mem[24][2]~q\)) # (!\addr[3]~input_o\ & ((\M50|Mem[16][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M50|Mem[24][2]~q\,
	datac => \M50|Mem[16][2]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux13~69_combout\);

-- Location: FF_X26_Y26_N27
\M50|Mem[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[28][2]~q\);

-- Location: FF_X26_Y26_N17
\M50|Mem[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[20][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[20][2]~q\);

-- Location: LCCOMB_X26_Y26_N26
\Mu0|Mux13~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~70_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux13~69_combout\ & (\M50|Mem[28][2]~q\)) # (!\Mu0|Mux13~69_combout\ & ((\M50|Mem[20][2]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux13~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux13~69_combout\,
	datac => \M50|Mem[28][2]~q\,
	datad => \M50|Mem[20][2]~q\,
	combout => \Mu0|Mux13~70_combout\);

-- Location: FF_X21_Y25_N11
\M40|Mem[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[16][2]~q\);

-- Location: FF_X21_Y25_N17
\M40|Mem[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[20][2]~q\);

-- Location: LCCOMB_X21_Y25_N10
\Mu0|Mux13~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~62_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M40|Mem[20][2]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M40|Mem[16][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[16][2]~q\,
	datad => \M40|Mem[20][2]~q\,
	combout => \Mu0|Mux13~62_combout\);

-- Location: FF_X22_Y25_N9
\M40|Mem[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[24][2]~q\);

-- Location: FF_X22_Y25_N3
\M40|Mem[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[28][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[28][2]~q\);

-- Location: LCCOMB_X22_Y25_N2
\Mu0|Mux13~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~63_combout\ = (\Mu0|Mux13~62_combout\ & (((\M40|Mem[28][2]~q\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux13~62_combout\ & (\M40|Mem[24][2]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~62_combout\,
	datab => \M40|Mem[24][2]~q\,
	datac => \M40|Mem[28][2]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux13~63_combout\);

-- Location: FF_X28_Y22_N27
\M40|Mem[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[0][2]~q\);

-- Location: FF_X28_Y22_N1
\M40|Mem[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[4][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[4][2]~q\);

-- Location: LCCOMB_X28_Y22_N26
\Mu0|Mux13~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~66_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M40|Mem[4][2]~q\))) # (!\addr[2]~input_o\ & (\M40|Mem[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[0][2]~q\,
	datad => \M40|Mem[4][2]~q\,
	combout => \Mu0|Mux13~66_combout\);

-- Location: FF_X27_Y22_N17
\M40|Mem[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[12][2]~q\);

-- Location: FF_X27_Y22_N7
\M40|Mem[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[8][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[8][2]~q\);

-- Location: LCCOMB_X27_Y22_N16
\Mu0|Mux13~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~67_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux13~66_combout\ & (\M40|Mem[12][2]~q\)) # (!\Mu0|Mux13~66_combout\ & ((\M40|Mem[8][2]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux13~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux13~66_combout\,
	datac => \M40|Mem[12][2]~q\,
	datad => \M40|Mem[8][2]~q\,
	combout => \Mu0|Mux13~67_combout\);

-- Location: FF_X31_Y24_N11
\M50|Mem[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[0][2]~q\);

-- Location: FF_X31_Y24_N17
\M50|Mem[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[8][2]~q\);

-- Location: LCCOMB_X31_Y24_N10
\Mu0|Mux13~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~64_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M50|Mem[8][2]~q\))) # (!\addr[3]~input_o\ & (\M50|Mem[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[0][2]~q\,
	datad => \M50|Mem[8][2]~q\,
	combout => \Mu0|Mux13~64_combout\);

-- Location: FF_X27_Y26_N17
\M50|Mem[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[12][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[12][2]~q\);

-- Location: LCCOMB_X27_Y26_N6
\M50|Mem[4][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[4][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M50|Mem[4][2]~feeder_combout\);

-- Location: FF_X27_Y26_N7
\M50|Mem[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[4][2]~feeder_combout\,
	ena => \M50|Mem[4][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[4][2]~q\);

-- Location: LCCOMB_X27_Y26_N16
\Mu0|Mux13~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~65_combout\ = (\Mu0|Mux13~64_combout\ & (((\M50|Mem[12][2]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux13~64_combout\ & (\addr[2]~input_o\ & ((\M50|Mem[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~64_combout\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[12][2]~q\,
	datad => \M50|Mem[4][2]~q\,
	combout => \Mu0|Mux13~65_combout\);

-- Location: LCCOMB_X27_Y26_N10
\Mu0|Mux13~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~68_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\) # (\Mu0|Mux13~65_combout\)))) # (!\addr[5]~input_o\ & (\Mu0|Mux13~67_combout\ & (!\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~67_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux13~65_combout\,
	combout => \Mu0|Mux13~68_combout\);

-- Location: LCCOMB_X27_Y26_N20
\Mu0|Mux13~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~71_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux13~68_combout\ & (\Mu0|Mux13~70_combout\)) # (!\Mu0|Mux13~68_combout\ & ((\Mu0|Mux13~63_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux13~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~70_combout\,
	datab => \Mu0|Mux13~63_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux13~68_combout\,
	combout => \Mu0|Mux13~71_combout\);

-- Location: FF_X24_Y24_N13
\M40|Mem[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[25][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[25][2]~q\);

-- Location: FF_X24_Y24_N23
\M40|Mem[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[29][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[29][2]~q\);

-- Location: FF_X23_Y20_N19
\M40|Mem[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[17][2]~q\);

-- Location: FF_X23_Y20_N1
\M40|Mem[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[21][2]~q\);

-- Location: LCCOMB_X23_Y20_N18
\Mu0|Mux13~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~52_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M40|Mem[21][2]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M40|Mem[17][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[17][2]~q\,
	datad => \M40|Mem[21][2]~q\,
	combout => \Mu0|Mux13~52_combout\);

-- Location: LCCOMB_X24_Y24_N22
\Mu0|Mux13~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~53_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux13~52_combout\ & ((\M40|Mem[29][2]~q\))) # (!\Mu0|Mux13~52_combout\ & (\M40|Mem[25][2]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux13~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M40|Mem[25][2]~q\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[29][2]~q\,
	datad => \Mu0|Mux13~52_combout\,
	combout => \Mu0|Mux13~53_combout\);

-- Location: FF_X35_Y20_N11
\M50|Mem[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[1][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[1][2]~q\);

-- Location: LCCOMB_X35_Y20_N16
\M50|Mem[9][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[9][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M50|Mem[9][2]~feeder_combout\);

-- Location: FF_X35_Y20_N17
\M50|Mem[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[9][2]~feeder_combout\,
	ena => \M50|Mem[9][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[9][2]~q\);

-- Location: LCCOMB_X35_Y20_N10
\Mu0|Mux13~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~54_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M50|Mem[9][2]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M50|Mem[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[1][2]~q\,
	datad => \M50|Mem[9][2]~q\,
	combout => \Mu0|Mux13~54_combout\);

-- Location: FF_X34_Y20_N3
\M50|Mem[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[13][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[13][2]~q\);

-- Location: FF_X34_Y20_N17
\M50|Mem[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[5][2]~q\);

-- Location: LCCOMB_X34_Y20_N2
\Mu0|Mux13~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~55_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux13~54_combout\ & (\M50|Mem[13][2]~q\)) # (!\Mu0|Mux13~54_combout\ & ((\M50|Mem[5][2]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux13~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux13~54_combout\,
	datac => \M50|Mem[13][2]~q\,
	datad => \M50|Mem[5][2]~q\,
	combout => \Mu0|Mux13~55_combout\);

-- Location: FF_X26_Y29_N9
\M40|Mem[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[9][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[9][2]~q\);

-- Location: FF_X26_Y29_N19
\M40|Mem[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[13][2]~q\);

-- Location: FF_X27_Y29_N27
\M40|Mem[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[1][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[1][2]~q\);

-- Location: FF_X27_Y29_N1
\M40|Mem[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[5][2]~q\);

-- Location: LCCOMB_X27_Y29_N26
\Mu0|Mux13~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~56_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M40|Mem[5][2]~q\))) # (!\addr[2]~input_o\ & (\M40|Mem[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[1][2]~q\,
	datad => \M40|Mem[5][2]~q\,
	combout => \Mu0|Mux13~56_combout\);

-- Location: LCCOMB_X26_Y29_N18
\Mu0|Mux13~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~57_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux13~56_combout\ & ((\M40|Mem[13][2]~q\))) # (!\Mu0|Mux13~56_combout\ & (\M40|Mem[9][2]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux13~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M40|Mem[9][2]~q\,
	datac => \M40|Mem[13][2]~q\,
	datad => \Mu0|Mux13~56_combout\,
	combout => \Mu0|Mux13~57_combout\);

-- Location: LCCOMB_X27_Y26_N26
\Mu0|Mux13~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~58_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux13~55_combout\) # ((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (((!\addr[4]~input_o\ & \Mu0|Mux13~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~55_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux13~57_combout\,
	combout => \Mu0|Mux13~58_combout\);

-- Location: FF_X24_Y28_N27
\M50|Mem[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[17][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[17][2]~q\);

-- Location: FF_X24_Y28_N1
\M50|Mem[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[25][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[25][2]~q\);

-- Location: LCCOMB_X24_Y28_N26
\Mu0|Mux13~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~59_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M50|Mem[25][2]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M50|Mem[17][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[17][2]~q\,
	datad => \M50|Mem[25][2]~q\,
	combout => \Mu0|Mux13~59_combout\);

-- Location: FF_X25_Y28_N27
\M50|Mem[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[29][2]~q\);

-- Location: FF_X25_Y28_N17
\M50|Mem[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[21][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[21][2]~q\);

-- Location: LCCOMB_X25_Y28_N26
\Mu0|Mux13~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~60_combout\ = (\Mu0|Mux13~59_combout\ & (((\M50|Mem[29][2]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux13~59_combout\ & (\addr[2]~input_o\ & ((\M50|Mem[21][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~59_combout\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[29][2]~q\,
	datad => \M50|Mem[21][2]~q\,
	combout => \Mu0|Mux13~60_combout\);

-- Location: LCCOMB_X27_Y26_N12
\Mu0|Mux13~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~61_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux13~58_combout\ & ((\Mu0|Mux13~60_combout\))) # (!\Mu0|Mux13~58_combout\ & (\Mu0|Mux13~53_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux13~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~53_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux13~58_combout\,
	datad => \Mu0|Mux13~60_combout\,
	combout => \Mu0|Mux13~61_combout\);

-- Location: LCCOMB_X27_Y26_N22
\Mu0|Mux13~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~72_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\Mu0|Mux13~61_combout\))) # (!\addr[0]~input_o\ & (\Mu0|Mux13~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux13~71_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux13~61_combout\,
	combout => \Mu0|Mux13~72_combout\);

-- Location: FF_X34_Y18_N19
\M40|Mem[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[26][2]~q\);

-- Location: FF_X34_Y18_N25
\M40|Mem[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[30][2]~q\);

-- Location: LCCOMB_X34_Y18_N18
\Mu0|Mux13~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~49_combout\ = (\addr[2]~input_o\ & ((\addr[5]~input_o\) # ((\M40|Mem[30][2]~q\)))) # (!\addr[2]~input_o\ & (!\addr[5]~input_o\ & (\M40|Mem[26][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M40|Mem[26][2]~q\,
	datad => \M40|Mem[30][2]~q\,
	combout => \Mu0|Mux13~49_combout\);

-- Location: FF_X34_Y23_N31
\M50|Mem[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[30][2]~q\);

-- Location: LCCOMB_X35_Y19_N22
\M50|Mem[26][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[26][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M50|Mem[26][2]~feeder_combout\);

-- Location: FF_X35_Y19_N23
\M50|Mem[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[26][2]~feeder_combout\,
	ena => \M50|Mem[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[26][2]~q\);

-- Location: LCCOMB_X34_Y23_N30
\Mu0|Mux13~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~50_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux13~49_combout\ & (\M50|Mem[30][2]~q\)) # (!\Mu0|Mux13~49_combout\ & ((\M50|Mem[26][2]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux13~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux13~49_combout\,
	datac => \M50|Mem[30][2]~q\,
	datad => \M50|Mem[26][2]~q\,
	combout => \Mu0|Mux13~50_combout\);

-- Location: LCCOMB_X31_Y27_N4
\M50|Mem[10][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[10][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M50|Mem[10][2]~feeder_combout\);

-- Location: FF_X31_Y27_N5
\M50|Mem[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[10][2]~feeder_combout\,
	ena => \M50|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[10][2]~q\);

-- Location: FF_X31_Y26_N19
\M50|Mem[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[14][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[14][2]~q\);

-- Location: FF_X34_Y26_N9
\M40|Mem[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[14][2]~q\);

-- Location: FF_X34_Y26_N11
\M40|Mem[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[10][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[10][2]~q\);

-- Location: LCCOMB_X34_Y26_N10
\Mu0|Mux13~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~44_combout\ = (\addr[2]~input_o\ & ((\M40|Mem[14][2]~q\) # ((\addr[5]~input_o\)))) # (!\addr[2]~input_o\ & (((\M40|Mem[10][2]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M40|Mem[14][2]~q\,
	datac => \M40|Mem[10][2]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux13~44_combout\);

-- Location: LCCOMB_X31_Y26_N18
\Mu0|Mux13~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~45_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux13~44_combout\ & ((\M50|Mem[14][2]~q\))) # (!\Mu0|Mux13~44_combout\ & (\M50|Mem[10][2]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M50|Mem[10][2]~q\,
	datac => \M50|Mem[14][2]~q\,
	datad => \Mu0|Mux13~44_combout\,
	combout => \Mu0|Mux13~45_combout\);

-- Location: FF_X35_Y26_N9
\M40|Mem[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[6][2]~q\);

-- Location: FF_X35_Y26_N19
\M40|Mem[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[2][2]~q\);

-- Location: LCCOMB_X35_Y26_N18
\Mu0|Mux13~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~46_combout\ = (\addr[5]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & (\M40|Mem[6][2]~q\)) # (!\addr[2]~input_o\ & ((\M40|Mem[2][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M40|Mem[6][2]~q\,
	datab => \addr[5]~input_o\,
	datac => \M40|Mem[2][2]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux13~46_combout\);

-- Location: LCCOMB_X31_Y27_N22
\M50|Mem[2][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[2][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M50|Mem[2][2]~feeder_combout\);

-- Location: FF_X31_Y27_N23
\M50|Mem[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[2][2]~feeder_combout\,
	ena => \M50|Mem[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[2][2]~q\);

-- Location: FF_X31_Y26_N5
\M50|Mem[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[6][2]~q\);

-- Location: LCCOMB_X31_Y26_N4
\Mu0|Mux13~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~47_combout\ = (\Mu0|Mux13~46_combout\ & (((\M50|Mem[6][2]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux13~46_combout\ & (\M50|Mem[2][2]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~46_combout\,
	datab => \M50|Mem[2][2]~q\,
	datac => \M50|Mem[6][2]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux13~47_combout\);

-- Location: LCCOMB_X27_Y26_N14
\Mu0|Mux13~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~48_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux13~45_combout\) # ((\addr[4]~input_o\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux13~47_combout\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux13~45_combout\,
	datac => \Mu0|Mux13~47_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux13~48_combout\);

-- Location: FF_X35_Y18_N11
\M40|Mem[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[18][2]~q\);

-- Location: FF_X35_Y18_N17
\M40|Mem[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M40|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[22][2]~q\);

-- Location: LCCOMB_X35_Y18_N10
\Mu0|Mux13~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~42_combout\ = (\addr[2]~input_o\ & ((\addr[5]~input_o\) # ((\M40|Mem[22][2]~q\)))) # (!\addr[2]~input_o\ & (!\addr[5]~input_o\ & (\M40|Mem[18][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M40|Mem[18][2]~q\,
	datad => \M40|Mem[22][2]~q\,
	combout => \Mu0|Mux13~42_combout\);

-- Location: FF_X34_Y23_N5
\M50|Mem[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[2]~input_o\,
	sload => VCC,
	ena => \M50|Mem[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[22][2]~q\);

-- Location: LCCOMB_X35_Y19_N20
\M50|Mem[18][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[18][2]~feeder_combout\ = \Din[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[2]~input_o\,
	combout => \M50|Mem[18][2]~feeder_combout\);

-- Location: FF_X35_Y19_N21
\M50|Mem[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[18][2]~feeder_combout\,
	ena => \M50|Mem[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[18][2]~q\);

-- Location: LCCOMB_X34_Y23_N4
\Mu0|Mux13~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~43_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux13~42_combout\ & (\M50|Mem[22][2]~q\)) # (!\Mu0|Mux13~42_combout\ & ((\M50|Mem[18][2]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux13~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux13~42_combout\,
	datac => \M50|Mem[22][2]~q\,
	datad => \M50|Mem[18][2]~q\,
	combout => \Mu0|Mux13~43_combout\);

-- Location: LCCOMB_X27_Y26_N0
\Mu0|Mux13~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~51_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux13~48_combout\ & (\Mu0|Mux13~50_combout\)) # (!\Mu0|Mux13~48_combout\ & ((\Mu0|Mux13~43_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux13~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux13~50_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux13~48_combout\,
	datad => \Mu0|Mux13~43_combout\,
	combout => \Mu0|Mux13~51_combout\);

-- Location: LCCOMB_X27_Y26_N4
\Mu0|Mux13~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~83_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux13~72_combout\ & (\Mu0|Mux13~82_combout\)) # (!\Mu0|Mux13~72_combout\ & ((\Mu0|Mux13~51_combout\))))) # (!\addr[1]~input_o\ & (((\Mu0|Mux13~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux13~82_combout\,
	datac => \Mu0|Mux13~72_combout\,
	datad => \Mu0|Mux13~51_combout\,
	combout => \Mu0|Mux13~83_combout\);

-- Location: LCCOMB_X27_Y17_N16
\Mu0|Mux13~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~84_combout\ = (\addr[7]~input_o\ & ((\addr[6]~input_o\ & (\Mu0|Mux13~41_combout\)) # (!\addr[6]~input_o\ & ((\Mu0|Mux13~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[6]~input_o\,
	datab => \addr[7]~input_o\,
	datac => \Mu0|Mux13~41_combout\,
	datad => \Mu0|Mux13~83_combout\,
	combout => \Mu0|Mux13~84_combout\);

-- Location: LCCOMB_X27_Y17_N26
\Mu0|Mux13~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux13~149_combout\ = (\Mu0|Mux13~84_combout\) # ((\Mu0|Mux13~148_combout\ & !\addr[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mu0|Mux13~148_combout\,
	datac => \addr[7]~input_o\,
	datad => \Mu0|Mux13~84_combout\,
	combout => \Mu0|Mux13~149_combout\);

-- Location: IOIBUF_X16_Y0_N8
\Din[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Din(3),
	o => \Din[3]~input_o\);

-- Location: FF_X25_Y28_N13
\M50|Mem[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[21][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[21][3]~q\);

-- Location: FF_X25_Y28_N23
\M50|Mem[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[29][3]~q\);

-- Location: FF_X24_Y28_N23
\M50|Mem[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[17][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[17][3]~q\);

-- Location: FF_X24_Y28_N29
\M50|Mem[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[25][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[25][3]~q\);

-- Location: LCCOMB_X24_Y28_N22
\Mu0|Mux12~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~49_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M50|Mem[25][3]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M50|Mem[17][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[17][3]~q\,
	datad => \M50|Mem[25][3]~q\,
	combout => \Mu0|Mux12~49_combout\);

-- Location: LCCOMB_X25_Y28_N22
\Mu0|Mux12~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~50_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux12~49_combout\ & ((\M50|Mem[29][3]~q\))) # (!\Mu0|Mux12~49_combout\ & (\M50|Mem[21][3]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux12~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[21][3]~q\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[29][3]~q\,
	datad => \Mu0|Mux12~49_combout\,
	combout => \Mu0|Mux12~50_combout\);

-- Location: FF_X23_Y20_N15
\M40|Mem[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[17][3]~q\);

-- Location: FF_X23_Y20_N21
\M40|Mem[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[21][3]~q\);

-- Location: LCCOMB_X23_Y20_N14
\Mu0|Mux12~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~42_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M40|Mem[21][3]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M40|Mem[17][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[17][3]~q\,
	datad => \M40|Mem[21][3]~q\,
	combout => \Mu0|Mux12~42_combout\);

-- Location: FF_X24_Y24_N9
\M40|Mem[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[25][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[25][3]~q\);

-- Location: FF_X24_Y24_N19
\M40|Mem[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[29][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[29][3]~q\);

-- Location: LCCOMB_X24_Y24_N18
\Mu0|Mux12~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~43_combout\ = (\Mu0|Mux12~42_combout\ & (((\M40|Mem[29][3]~q\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux12~42_combout\ & (\M40|Mem[25][3]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~42_combout\,
	datab => \M40|Mem[25][3]~q\,
	datac => \M40|Mem[29][3]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux12~43_combout\);

-- Location: FF_X35_Y20_N23
\M50|Mem[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[1][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[1][3]~q\);

-- Location: FF_X35_Y20_N21
\M50|Mem[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[9][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[9][3]~q\);

-- Location: LCCOMB_X35_Y20_N22
\Mu0|Mux12~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~44_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M50|Mem[9][3]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M50|Mem[1][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[1][3]~q\,
	datad => \M50|Mem[9][3]~q\,
	combout => \Mu0|Mux12~44_combout\);

-- Location: FF_X34_Y20_N15
\M50|Mem[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[13][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[13][3]~q\);

-- Location: LCCOMB_X34_Y20_N12
\M50|Mem[5][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[5][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M50|Mem[5][3]~feeder_combout\);

-- Location: FF_X34_Y20_N13
\M50|Mem[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[5][3]~feeder_combout\,
	ena => \M50|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[5][3]~q\);

-- Location: LCCOMB_X34_Y20_N14
\Mu0|Mux12~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~45_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux12~44_combout\ & (\M50|Mem[13][3]~q\)) # (!\Mu0|Mux12~44_combout\ & ((\M50|Mem[5][3]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux12~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux12~44_combout\,
	datac => \M50|Mem[13][3]~q\,
	datad => \M50|Mem[5][3]~q\,
	combout => \Mu0|Mux12~45_combout\);

-- Location: FF_X27_Y29_N31
\M40|Mem[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[1][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[1][3]~q\);

-- Location: FF_X27_Y29_N29
\M40|Mem[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[5][3]~q\);

-- Location: LCCOMB_X27_Y29_N30
\Mu0|Mux12~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~46_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M40|Mem[5][3]~q\))) # (!\addr[2]~input_o\ & (\M40|Mem[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[1][3]~q\,
	datad => \M40|Mem[5][3]~q\,
	combout => \Mu0|Mux12~46_combout\);

-- Location: FF_X26_Y29_N5
\M40|Mem[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[9][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[9][3]~q\);

-- Location: FF_X26_Y29_N7
\M40|Mem[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[13][3]~q\);

-- Location: LCCOMB_X26_Y29_N6
\Mu0|Mux12~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~47_combout\ = (\Mu0|Mux12~46_combout\ & (((\M40|Mem[13][3]~q\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux12~46_combout\ & (\M40|Mem[9][3]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~46_combout\,
	datab => \M40|Mem[9][3]~q\,
	datac => \M40|Mem[13][3]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux12~47_combout\);

-- Location: LCCOMB_X27_Y22_N18
\Mu0|Mux12~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~48_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux12~45_combout\) # ((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (((!\addr[4]~input_o\ & \Mu0|Mux12~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~45_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux12~47_combout\,
	combout => \Mu0|Mux12~48_combout\);

-- Location: LCCOMB_X27_Y22_N12
\Mu0|Mux12~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~51_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux12~48_combout\ & (\Mu0|Mux12~50_combout\)) # (!\Mu0|Mux12~48_combout\ & ((\Mu0|Mux12~43_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux12~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~50_combout\,
	datab => \Mu0|Mux12~43_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux12~48_combout\,
	combout => \Mu0|Mux12~51_combout\);

-- Location: FF_X30_Y27_N21
\M40|Mem[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[27][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[27][3]~q\);

-- Location: FF_X31_Y28_N7
\M50|Mem[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[27][3]~q\);

-- Location: FF_X31_Y28_N13
\M50|Mem[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[11][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[11][3]~q\);

-- Location: FF_X30_Y27_N23
\M40|Mem[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[11][3]~q\);

-- Location: LCCOMB_X30_Y27_N22
\Mu0|Mux12~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~73_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\M50|Mem[11][3]~q\)) # (!\addr[5]~input_o\ & ((\M40|Mem[11][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[11][3]~q\,
	datab => \addr[4]~input_o\,
	datac => \M40|Mem[11][3]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux12~73_combout\);

-- Location: LCCOMB_X31_Y28_N6
\Mu0|Mux12~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~74_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux12~73_combout\ & ((\M50|Mem[27][3]~q\))) # (!\Mu0|Mux12~73_combout\ & (\M40|Mem[27][3]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux12~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M40|Mem[27][3]~q\,
	datab => \addr[4]~input_o\,
	datac => \M50|Mem[27][3]~q\,
	datad => \Mu0|Mux12~73_combout\,
	combout => \Mu0|Mux12~74_combout\);

-- Location: FF_X32_Y23_N3
\M40|Mem[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[3][3]~q\);

-- Location: FF_X32_Y25_N13
\M50|Mem[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[3][3]~q\);

-- Location: LCCOMB_X32_Y23_N2
\Mu0|Mux12~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~77_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M50|Mem[3][3]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M40|Mem[3][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M40|Mem[3][3]~q\,
	datad => \M50|Mem[3][3]~q\,
	combout => \Mu0|Mux12~77_combout\);

-- Location: FF_X32_Y25_N15
\M50|Mem[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[19][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[19][3]~q\);

-- Location: FF_X32_Y23_N17
\M40|Mem[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[19][3]~q\);

-- Location: LCCOMB_X32_Y25_N14
\Mu0|Mux12~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~78_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux12~77_combout\ & (\M50|Mem[19][3]~q\)) # (!\Mu0|Mux12~77_combout\ & ((\M40|Mem[19][3]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux12~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux12~77_combout\,
	datac => \M50|Mem[19][3]~q\,
	datad => \M40|Mem[19][3]~q\,
	combout => \Mu0|Mux12~78_combout\);

-- Location: FF_X27_Y25_N15
\M40|Mem[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[7][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[7][3]~q\);

-- Location: LCCOMB_X28_Y25_N26
\M50|Mem[7][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[7][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M50|Mem[7][3]~feeder_combout\);

-- Location: FF_X28_Y25_N27
\M50|Mem[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[7][3]~feeder_combout\,
	ena => \M50|Mem[7][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[7][3]~q\);

-- Location: LCCOMB_X27_Y25_N14
\Mu0|Mux12~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~75_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M50|Mem[7][3]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M40|Mem[7][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M40|Mem[7][3]~q\,
	datad => \M50|Mem[7][3]~q\,
	combout => \Mu0|Mux12~75_combout\);

-- Location: FF_X28_Y25_N21
\M50|Mem[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[23][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[23][3]~q\);

-- Location: LCCOMB_X27_Y25_N20
\M40|Mem[23][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[23][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M40|Mem[23][3]~feeder_combout\);

-- Location: FF_X27_Y25_N21
\M40|Mem[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[23][3]~feeder_combout\,
	ena => \M40|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[23][3]~q\);

-- Location: LCCOMB_X28_Y25_N20
\Mu0|Mux12~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~76_combout\ = (\Mu0|Mux12~75_combout\ & (((\M50|Mem[23][3]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux12~75_combout\ & (\addr[4]~input_o\ & ((\M40|Mem[23][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~75_combout\,
	datab => \addr[4]~input_o\,
	datac => \M50|Mem[23][3]~q\,
	datad => \M40|Mem[23][3]~q\,
	combout => \Mu0|Mux12~76_combout\);

-- Location: LCCOMB_X27_Y22_N26
\Mu0|Mux12~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~79_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux12~76_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux12~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux12~78_combout\,
	datad => \Mu0|Mux12~76_combout\,
	combout => \Mu0|Mux12~79_combout\);

-- Location: FF_X28_Y26_N29
\M40|Mem[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[31][3]~q\);

-- Location: FF_X28_Y26_N7
\M50|Mem[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[31][3]~q\);

-- Location: FF_X28_Y27_N1
\M40|Mem[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[15][3]~q\);

-- Location: FF_X28_Y27_N7
\M50|Mem[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[15][3]~q\);

-- Location: LCCOMB_X28_Y27_N0
\Mu0|Mux12~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~80_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M50|Mem[15][3]~q\))) # (!\addr[5]~input_o\ & (\M40|Mem[15][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M40|Mem[15][3]~q\,
	datad => \M50|Mem[15][3]~q\,
	combout => \Mu0|Mux12~80_combout\);

-- Location: LCCOMB_X28_Y26_N6
\Mu0|Mux12~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~81_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux12~80_combout\ & ((\M50|Mem[31][3]~q\))) # (!\Mu0|Mux12~80_combout\ & (\M40|Mem[31][3]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux12~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M40|Mem[31][3]~q\,
	datac => \M50|Mem[31][3]~q\,
	datad => \Mu0|Mux12~80_combout\,
	combout => \Mu0|Mux12~81_combout\);

-- Location: LCCOMB_X27_Y22_N28
\Mu0|Mux12~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~82_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux12~79_combout\ & ((\Mu0|Mux12~81_combout\))) # (!\Mu0|Mux12~79_combout\ & (\Mu0|Mux12~74_combout\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux12~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux12~74_combout\,
	datac => \Mu0|Mux12~79_combout\,
	datad => \Mu0|Mux12~81_combout\,
	combout => \Mu0|Mux12~82_combout\);

-- Location: FF_X22_Y25_N13
\M40|Mem[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[24][3]~q\);

-- Location: FF_X22_Y25_N7
\M40|Mem[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[28][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[28][3]~q\);

-- Location: FF_X21_Y25_N23
\M40|Mem[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[16][3]~q\);

-- Location: FF_X21_Y25_N5
\M40|Mem[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[20][3]~q\);

-- Location: LCCOMB_X21_Y25_N22
\Mu0|Mux12~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~62_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M40|Mem[20][3]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M40|Mem[16][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[16][3]~q\,
	datad => \M40|Mem[20][3]~q\,
	combout => \Mu0|Mux12~62_combout\);

-- Location: LCCOMB_X22_Y25_N6
\Mu0|Mux12~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~63_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux12~62_combout\ & ((\M40|Mem[28][3]~q\))) # (!\Mu0|Mux12~62_combout\ & (\M40|Mem[24][3]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux12~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M40|Mem[24][3]~q\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[28][3]~q\,
	datad => \Mu0|Mux12~62_combout\,
	combout => \Mu0|Mux12~63_combout\);

-- Location: FF_X27_Y22_N9
\M40|Mem[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[8][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[8][3]~q\);

-- Location: FF_X27_Y22_N11
\M40|Mem[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[12][3]~q\);

-- Location: FF_X28_Y22_N15
\M40|Mem[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[0][3]~q\);

-- Location: FF_X28_Y22_N29
\M40|Mem[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[4][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[4][3]~q\);

-- Location: LCCOMB_X28_Y22_N14
\Mu0|Mux12~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~66_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M40|Mem[4][3]~q\))) # (!\addr[2]~input_o\ & (\M40|Mem[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[0][3]~q\,
	datad => \M40|Mem[4][3]~q\,
	combout => \Mu0|Mux12~66_combout\);

-- Location: LCCOMB_X27_Y22_N10
\Mu0|Mux12~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~67_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux12~66_combout\ & ((\M40|Mem[12][3]~q\))) # (!\Mu0|Mux12~66_combout\ & (\M40|Mem[8][3]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux12~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M40|Mem[8][3]~q\,
	datac => \M40|Mem[12][3]~q\,
	datad => \Mu0|Mux12~66_combout\,
	combout => \Mu0|Mux12~67_combout\);

-- Location: FF_X31_Y24_N13
\M50|Mem[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[8][3]~q\);

-- Location: FF_X31_Y24_N31
\M50|Mem[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[0][3]~q\);

-- Location: LCCOMB_X31_Y24_N30
\Mu0|Mux12~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~64_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M50|Mem[8][3]~q\)) # (!\addr[3]~input_o\ & ((\M50|Mem[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[8][3]~q\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[0][3]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux12~64_combout\);

-- Location: FF_X31_Y22_N7
\M50|Mem[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[12][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[12][3]~q\);

-- Location: FF_X31_Y22_N21
\M50|Mem[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[4][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[4][3]~q\);

-- Location: LCCOMB_X31_Y22_N6
\Mu0|Mux12~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~65_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux12~64_combout\ & (\M50|Mem[12][3]~q\)) # (!\Mu0|Mux12~64_combout\ & ((\M50|Mem[4][3]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux12~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux12~64_combout\,
	datac => \M50|Mem[12][3]~q\,
	datad => \M50|Mem[4][3]~q\,
	combout => \Mu0|Mux12~65_combout\);

-- Location: LCCOMB_X27_Y22_N4
\Mu0|Mux12~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~68_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\) # (\Mu0|Mux12~65_combout\)))) # (!\addr[5]~input_o\ & (\Mu0|Mux12~67_combout\ & (!\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~67_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux12~65_combout\,
	combout => \Mu0|Mux12~68_combout\);

-- Location: FF_X25_Y26_N5
\M50|Mem[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[24][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[24][3]~q\);

-- Location: FF_X25_Y26_N31
\M50|Mem[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[16][3]~q\);

-- Location: LCCOMB_X25_Y26_N30
\Mu0|Mux12~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~69_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M50|Mem[24][3]~q\)) # (!\addr[3]~input_o\ & ((\M50|Mem[16][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M50|Mem[24][3]~q\,
	datac => \M50|Mem[16][3]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux12~69_combout\);

-- Location: FF_X26_Y26_N31
\M50|Mem[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[28][3]~q\);

-- Location: FF_X26_Y26_N29
\M50|Mem[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[20][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[20][3]~q\);

-- Location: LCCOMB_X26_Y26_N30
\Mu0|Mux12~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~70_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux12~69_combout\ & (\M50|Mem[28][3]~q\)) # (!\Mu0|Mux12~69_combout\ & ((\M50|Mem[20][3]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux12~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux12~69_combout\,
	datac => \M50|Mem[28][3]~q\,
	datad => \M50|Mem[20][3]~q\,
	combout => \Mu0|Mux12~70_combout\);

-- Location: LCCOMB_X27_Y22_N22
\Mu0|Mux12~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~71_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux12~68_combout\ & ((\Mu0|Mux12~70_combout\))) # (!\Mu0|Mux12~68_combout\ & (\Mu0|Mux12~63_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux12~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux12~63_combout\,
	datac => \Mu0|Mux12~68_combout\,
	datad => \Mu0|Mux12~70_combout\,
	combout => \Mu0|Mux12~71_combout\);

-- Location: FF_X34_Y18_N21
\M40|Mem[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[26][3]~q\);

-- Location: FF_X34_Y18_N7
\M40|Mem[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[30][3]~q\);

-- Location: FF_X35_Y18_N7
\M40|Mem[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[18][3]~q\);

-- Location: FF_X35_Y18_N5
\M40|Mem[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[22][3]~q\);

-- Location: LCCOMB_X35_Y18_N6
\Mu0|Mux12~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~52_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M40|Mem[22][3]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M40|Mem[18][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[18][3]~q\,
	datad => \M40|Mem[22][3]~q\,
	combout => \Mu0|Mux12~52_combout\);

-- Location: LCCOMB_X34_Y18_N6
\Mu0|Mux12~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~53_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux12~52_combout\ & ((\M40|Mem[30][3]~q\))) # (!\Mu0|Mux12~52_combout\ & (\M40|Mem[26][3]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux12~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M40|Mem[26][3]~q\,
	datac => \M40|Mem[30][3]~q\,
	datad => \Mu0|Mux12~52_combout\,
	combout => \Mu0|Mux12~53_combout\);

-- Location: FF_X32_Y26_N7
\M50|Mem[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[2][3]~q\);

-- Location: FF_X32_Y26_N21
\M50|Mem[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[10][3]~q\);

-- Location: LCCOMB_X32_Y26_N6
\Mu0|Mux12~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~54_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M50|Mem[10][3]~q\))) # (!\addr[3]~input_o\ & (\M50|Mem[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[2][3]~q\,
	datad => \M50|Mem[10][3]~q\,
	combout => \Mu0|Mux12~54_combout\);

-- Location: FF_X34_Y24_N19
\M50|Mem[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[14][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[14][3]~q\);

-- Location: FF_X34_Y24_N25
\M50|Mem[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[6][3]~q\);

-- Location: LCCOMB_X34_Y24_N18
\Mu0|Mux12~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~55_combout\ = (\Mu0|Mux12~54_combout\ & (((\M50|Mem[14][3]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux12~54_combout\ & (\addr[2]~input_o\ & ((\M50|Mem[6][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~54_combout\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[14][3]~q\,
	datad => \M50|Mem[6][3]~q\,
	combout => \Mu0|Mux12~55_combout\);

-- Location: FF_X34_Y26_N21
\M40|Mem[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[10][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[10][3]~q\);

-- Location: FF_X34_Y26_N15
\M40|Mem[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[14][3]~q\);

-- Location: FF_X35_Y26_N7
\M40|Mem[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[2][3]~q\);

-- Location: FF_X35_Y26_N21
\M40|Mem[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M40|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[6][3]~q\);

-- Location: LCCOMB_X35_Y26_N6
\Mu0|Mux12~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~56_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M40|Mem[6][3]~q\))) # (!\addr[2]~input_o\ & (\M40|Mem[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[2][3]~q\,
	datad => \M40|Mem[6][3]~q\,
	combout => \Mu0|Mux12~56_combout\);

-- Location: LCCOMB_X34_Y26_N14
\Mu0|Mux12~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~57_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux12~56_combout\ & ((\M40|Mem[14][3]~q\))) # (!\Mu0|Mux12~56_combout\ & (\M40|Mem[10][3]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux12~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M40|Mem[10][3]~q\,
	datac => \M40|Mem[14][3]~q\,
	datad => \Mu0|Mux12~56_combout\,
	combout => \Mu0|Mux12~57_combout\);

-- Location: LCCOMB_X34_Y19_N10
\Mu0|Mux12~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~58_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\Mu0|Mux12~55_combout\)) # (!\addr[5]~input_o\ & ((\Mu0|Mux12~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~55_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux12~57_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux12~58_combout\);

-- Location: FF_X35_Y23_N13
\M50|Mem[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[26][3]~q\);

-- Location: FF_X35_Y23_N7
\M50|Mem[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[18][3]~q\);

-- Location: LCCOMB_X35_Y23_N6
\Mu0|Mux12~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~59_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M50|Mem[26][3]~q\)) # (!\addr[3]~input_o\ & ((\M50|Mem[18][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[26][3]~q\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[18][3]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux12~59_combout\);

-- Location: FF_X34_Y23_N9
\M50|Mem[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[22][3]~q\);

-- Location: FF_X34_Y23_N27
\M50|Mem[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M50|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[30][3]~q\);

-- Location: LCCOMB_X34_Y23_N26
\Mu0|Mux12~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~60_combout\ = (\Mu0|Mux12~59_combout\ & (((\M50|Mem[30][3]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux12~59_combout\ & (\M50|Mem[22][3]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~59_combout\,
	datab => \M50|Mem[22][3]~q\,
	datac => \M50|Mem[30][3]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux12~60_combout\);

-- Location: LCCOMB_X27_Y22_N14
\Mu0|Mux12~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~61_combout\ = (\Mu0|Mux12~58_combout\ & (((\Mu0|Mux12~60_combout\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux12~58_combout\ & (\Mu0|Mux12~53_combout\ & (\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~53_combout\,
	datab => \Mu0|Mux12~58_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux12~60_combout\,
	combout => \Mu0|Mux12~61_combout\);

-- Location: LCCOMB_X27_Y22_N24
\Mu0|Mux12~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~72_combout\ = (\addr[1]~input_o\ & (((\Mu0|Mux12~61_combout\) # (\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (\Mu0|Mux12~71_combout\ & ((!\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~71_combout\,
	datab => \addr[1]~input_o\,
	datac => \Mu0|Mux12~61_combout\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux12~72_combout\);

-- Location: LCCOMB_X27_Y22_N30
\Mu0|Mux12~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~83_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux12~72_combout\ & ((\Mu0|Mux12~82_combout\))) # (!\Mu0|Mux12~72_combout\ & (\Mu0|Mux12~51_combout\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux12~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~51_combout\,
	datab => \Mu0|Mux12~82_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux12~72_combout\,
	combout => \Mu0|Mux12~83_combout\);

-- Location: FF_X24_Y27_N17
\M70|Mem[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[21][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[21][3]~q\);

-- Location: FF_X24_Y27_N3
\M70|Mem[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[23][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[23][3]~q\);

-- Location: FF_X27_Y27_N23
\M70|Mem[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[20][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[20][3]~q\);

-- Location: FF_X27_Y27_N21
\M70|Mem[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[22][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[22][3]~q\);

-- Location: LCCOMB_X27_Y27_N22
\Mu0|Mux12~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~7_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M70|Mem[22][3]~q\))) # (!\addr[1]~input_o\ & (\M70|Mem[20][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[20][3]~q\,
	datad => \M70|Mem[22][3]~q\,
	combout => \Mu0|Mux12~7_combout\);

-- Location: LCCOMB_X24_Y27_N2
\Mu0|Mux12~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~8_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux12~7_combout\ & ((\M70|Mem[23][3]~q\))) # (!\Mu0|Mux12~7_combout\ & (\M70|Mem[21][3]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M70|Mem[21][3]~q\,
	datac => \M70|Mem[23][3]~q\,
	datad => \Mu0|Mux12~7_combout\,
	combout => \Mu0|Mux12~8_combout\);

-- Location: LCCOMB_X19_Y23_N16
\M60|Mem[21][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[21][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M60|Mem[21][3]~feeder_combout\);

-- Location: FF_X19_Y23_N17
\M60|Mem[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[21][3]~feeder_combout\,
	ena => \M60|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[21][3]~q\);

-- Location: FF_X22_Y24_N27
\M60|Mem[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[20][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[20][3]~q\);

-- Location: LCCOMB_X22_Y24_N26
\Mu0|Mux12~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~0_combout\ = (\addr[0]~input_o\ & ((\M60|Mem[21][3]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M60|Mem[20][3]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M60|Mem[21][3]~q\,
	datac => \M60|Mem[20][3]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux12~0_combout\);

-- Location: FF_X23_Y24_N7
\M60|Mem[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[23][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[23][3]~q\);

-- Location: FF_X23_Y24_N13
\M60|Mem[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[22][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[22][3]~q\);

-- Location: LCCOMB_X23_Y24_N6
\Mu0|Mux12~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~1_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux12~0_combout\ & (\M60|Mem[23][3]~q\)) # (!\Mu0|Mux12~0_combout\ & ((\M60|Mem[22][3]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux12~0_combout\,
	datac => \M60|Mem[23][3]~q\,
	datad => \M60|Mem[22][3]~q\,
	combout => \Mu0|Mux12~1_combout\);

-- Location: FF_X16_Y25_N11
\M70|Mem[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[6][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[6][3]~q\);

-- Location: FF_X16_Y25_N29
\M70|Mem[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[4][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[4][3]~q\);

-- Location: LCCOMB_X16_Y25_N28
\Mu0|Mux12~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~2_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M70|Mem[6][3]~q\)) # (!\addr[1]~input_o\ & ((\M70|Mem[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[6][3]~q\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[4][3]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux12~2_combout\);

-- Location: FF_X17_Y25_N17
\M70|Mem[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[7][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[7][3]~q\);

-- Location: FF_X17_Y25_N7
\M70|Mem[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[5][3]~q\);

-- Location: LCCOMB_X17_Y25_N16
\Mu0|Mux12~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~3_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux12~2_combout\ & (\M70|Mem[7][3]~q\)) # (!\Mu0|Mux12~2_combout\ & ((\M70|Mem[5][3]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux12~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux12~2_combout\,
	datac => \M70|Mem[7][3]~q\,
	datad => \M70|Mem[5][3]~q\,
	combout => \Mu0|Mux12~3_combout\);

-- Location: FF_X32_Y16_N13
\M60|Mem[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[4][3]~q\);

-- Location: FF_X32_Y16_N11
\M60|Mem[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[5][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[5][3]~q\);

-- Location: LCCOMB_X32_Y16_N12
\Mu0|Mux12~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~4_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M60|Mem[5][3]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M60|Mem[4][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[4][3]~q\,
	datad => \M60|Mem[5][3]~q\,
	combout => \Mu0|Mux12~4_combout\);

-- Location: FF_X32_Y18_N3
\M60|Mem[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[7][3]~q\);

-- Location: LCCOMB_X32_Y18_N0
\M60|Mem[6][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[6][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M60|Mem[6][3]~feeder_combout\);

-- Location: FF_X32_Y18_N1
\M60|Mem[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[6][3]~feeder_combout\,
	ena => \M60|Mem[6][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[6][3]~q\);

-- Location: LCCOMB_X32_Y18_N2
\Mu0|Mux12~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~5_combout\ = (\Mu0|Mux12~4_combout\ & (((\M60|Mem[7][3]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux12~4_combout\ & (\addr[1]~input_o\ & ((\M60|Mem[6][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~4_combout\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[7][3]~q\,
	datad => \M60|Mem[6][3]~q\,
	combout => \Mu0|Mux12~5_combout\);

-- Location: LCCOMB_X26_Y18_N0
\Mu0|Mux12~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~6_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\Mu0|Mux12~3_combout\)) # (!\addr[5]~input_o\ & ((\Mu0|Mux12~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~3_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux12~5_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux12~6_combout\);

-- Location: LCCOMB_X26_Y18_N26
\Mu0|Mux12~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~9_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux12~6_combout\ & (\Mu0|Mux12~8_combout\)) # (!\Mu0|Mux12~6_combout\ & ((\Mu0|Mux12~1_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~8_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux12~1_combout\,
	datad => \Mu0|Mux12~6_combout\,
	combout => \Mu0|Mux12~9_combout\);

-- Location: FF_X22_Y23_N29
\M60|Mem[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[14][3]~q\);

-- Location: FF_X21_Y23_N3
\M60|Mem[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[15][3]~q\);

-- Location: LCCOMB_X22_Y23_N28
\Mu0|Mux12~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~33_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M60|Mem[15][3]~q\))) # (!\addr[0]~input_o\ & (\M60|Mem[14][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[14][3]~q\,
	datad => \M60|Mem[15][3]~q\,
	combout => \Mu0|Mux12~33_combout\);

-- Location: FF_X21_Y22_N29
\M70|Mem[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[15][3]~q\);

-- Location: LCCOMB_X22_Y21_N4
\M70|Mem[14][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[14][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M70|Mem[14][3]~feeder_combout\);

-- Location: FF_X22_Y21_N5
\M70|Mem[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[14][3]~feeder_combout\,
	ena => \M70|Mem[14][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[14][3]~q\);

-- Location: LCCOMB_X21_Y22_N28
\Mu0|Mux12~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~34_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux12~33_combout\ & (\M70|Mem[15][3]~q\)) # (!\Mu0|Mux12~33_combout\ & ((\M70|Mem[14][3]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux12~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux12~33_combout\,
	datac => \M70|Mem[15][3]~q\,
	datad => \M70|Mem[14][3]~q\,
	combout => \Mu0|Mux12~34_combout\);

-- Location: LCCOMB_X23_Y21_N4
\M70|Mem[12][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[12][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M70|Mem[12][3]~feeder_combout\);

-- Location: FF_X23_Y21_N5
\M70|Mem[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[12][3]~feeder_combout\,
	ena => \M70|Mem[12][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[12][3]~q\);

-- Location: FF_X26_Y21_N17
\M70|Mem[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[13][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[13][3]~q\);

-- Location: FF_X22_Y23_N31
\M60|Mem[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[12][3]~q\);

-- Location: FF_X21_Y23_N29
\M60|Mem[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[13][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[13][3]~q\);

-- Location: LCCOMB_X22_Y23_N30
\Mu0|Mux12~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~35_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M60|Mem[13][3]~q\))) # (!\addr[0]~input_o\ & (\M60|Mem[12][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[12][3]~q\,
	datad => \M60|Mem[13][3]~q\,
	combout => \Mu0|Mux12~35_combout\);

-- Location: LCCOMB_X26_Y21_N16
\Mu0|Mux12~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~36_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux12~35_combout\ & ((\M70|Mem[13][3]~q\))) # (!\Mu0|Mux12~35_combout\ & (\M70|Mem[12][3]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux12~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[12][3]~q\,
	datab => \addr[5]~input_o\,
	datac => \M70|Mem[13][3]~q\,
	datad => \Mu0|Mux12~35_combout\,
	combout => \Mu0|Mux12~36_combout\);

-- Location: LCCOMB_X22_Y22_N24
\Mu0|Mux12~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~37_combout\ = (\addr[4]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[1]~input_o\ & (\Mu0|Mux12~34_combout\)) # (!\addr[1]~input_o\ & ((\Mu0|Mux12~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux12~34_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux12~36_combout\,
	combout => \Mu0|Mux12~37_combout\);

-- Location: LCCOMB_X17_Y20_N20
\M70|Mem[28][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[28][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M70|Mem[28][3]~feeder_combout\);

-- Location: FF_X17_Y20_N21
\M70|Mem[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[28][3]~feeder_combout\,
	ena => \M70|Mem[28][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[28][3]~q\);

-- Location: FF_X25_Y21_N25
\M70|Mem[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[29][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[29][3]~q\);

-- Location: FF_X25_Y24_N27
\M60|Mem[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[28][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[28][3]~q\);

-- Location: LCCOMB_X26_Y22_N0
\M60|Mem[29][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[29][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M60|Mem[29][3]~feeder_combout\);

-- Location: FF_X26_Y22_N1
\M60|Mem[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[29][3]~feeder_combout\,
	ena => \M60|Mem[29][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[29][3]~q\);

-- Location: LCCOMB_X25_Y24_N26
\Mu0|Mux12~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~31_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M60|Mem[29][3]~q\))) # (!\addr[0]~input_o\ & (\M60|Mem[28][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[28][3]~q\,
	datad => \M60|Mem[29][3]~q\,
	combout => \Mu0|Mux12~31_combout\);

-- Location: LCCOMB_X25_Y21_N24
\Mu0|Mux12~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~32_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux12~31_combout\ & ((\M70|Mem[29][3]~q\))) # (!\Mu0|Mux12~31_combout\ & (\M70|Mem[28][3]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux12~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[28][3]~q\,
	datab => \addr[5]~input_o\,
	datac => \M70|Mem[29][3]~q\,
	datad => \Mu0|Mux12~31_combout\,
	combout => \Mu0|Mux12~32_combout\);

-- Location: FF_X22_Y22_N19
\M60|Mem[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[30][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[30][3]~q\);

-- Location: LCCOMB_X26_Y22_N26
\M60|Mem[31][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[31][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M60|Mem[31][3]~feeder_combout\);

-- Location: FF_X26_Y22_N27
\M60|Mem[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[31][3]~feeder_combout\,
	ena => \M60|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[31][3]~q\);

-- Location: LCCOMB_X22_Y22_N18
\Mu0|Mux12~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~38_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M60|Mem[31][3]~q\))) # (!\addr[0]~input_o\ & (\M60|Mem[30][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[30][3]~q\,
	datad => \M60|Mem[31][3]~q\,
	combout => \Mu0|Mux12~38_combout\);

-- Location: FF_X22_Y22_N13
\M70|Mem[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[31][3]~q\);

-- Location: FF_X24_Y21_N23
\M70|Mem[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[30][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[30][3]~q\);

-- Location: LCCOMB_X22_Y22_N12
\Mu0|Mux12~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~39_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux12~38_combout\ & (\M70|Mem[31][3]~q\)) # (!\Mu0|Mux12~38_combout\ & ((\M70|Mem[30][3]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux12~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux12~38_combout\,
	datac => \M70|Mem[31][3]~q\,
	datad => \M70|Mem[30][3]~q\,
	combout => \Mu0|Mux12~39_combout\);

-- Location: LCCOMB_X22_Y22_N30
\Mu0|Mux12~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~40_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux12~37_combout\ & ((\Mu0|Mux12~39_combout\))) # (!\Mu0|Mux12~37_combout\ & (\Mu0|Mux12~32_combout\)))) # (!\addr[4]~input_o\ & (\Mu0|Mux12~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux12~37_combout\,
	datac => \Mu0|Mux12~32_combout\,
	datad => \Mu0|Mux12~39_combout\,
	combout => \Mu0|Mux12~40_combout\);

-- Location: FF_X25_Y23_N29
\M60|Mem[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[25][3]~q\);

-- Location: FF_X25_Y23_N15
\M60|Mem[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[24][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[24][3]~q\);

-- Location: LCCOMB_X25_Y23_N14
\Mu0|Mux12~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~10_combout\ = (\addr[0]~input_o\ & ((\M60|Mem[25][3]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M60|Mem[24][3]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M60|Mem[25][3]~q\,
	datac => \M60|Mem[24][3]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux12~10_combout\);

-- Location: FF_X25_Y19_N19
\M60|Mem[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[27][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[27][3]~q\);

-- Location: LCCOMB_X25_Y19_N0
\M60|Mem[26][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[26][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M60|Mem[26][3]~feeder_combout\);

-- Location: FF_X25_Y19_N1
\M60|Mem[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[26][3]~feeder_combout\,
	ena => \M60|Mem[26][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[26][3]~q\);

-- Location: LCCOMB_X25_Y19_N18
\Mu0|Mux12~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~11_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux12~10_combout\ & (\M60|Mem[27][3]~q\)) # (!\Mu0|Mux12~10_combout\ & ((\M60|Mem[26][3]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux12~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux12~10_combout\,
	datac => \M60|Mem[27][3]~q\,
	datad => \M60|Mem[26][3]~q\,
	combout => \Mu0|Mux12~11_combout\);

-- Location: FF_X23_Y23_N9
\M70|Mem[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[24][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[24][3]~q\);

-- Location: LCCOMB_X23_Y23_N22
\M70|Mem[26][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[26][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M70|Mem[26][3]~feeder_combout\);

-- Location: FF_X23_Y23_N23
\M70|Mem[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[26][3]~feeder_combout\,
	ena => \M70|Mem[26][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[26][3]~q\);

-- Location: LCCOMB_X23_Y23_N8
\Mu0|Mux12~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M70|Mem[26][3]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M70|Mem[24][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[24][3]~q\,
	datad => \M70|Mem[26][3]~q\,
	combout => \Mu0|Mux12~17_combout\);

-- Location: FF_X24_Y23_N15
\M70|Mem[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[25][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[25][3]~q\);

-- Location: FF_X24_Y23_N17
\M70|Mem[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[27][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[27][3]~q\);

-- Location: LCCOMB_X24_Y23_N16
\Mu0|Mux12~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~18_combout\ = (\Mu0|Mux12~17_combout\ & (((\M70|Mem[27][3]~q\) # (!\addr[0]~input_o\)))) # (!\Mu0|Mux12~17_combout\ & (\M70|Mem[25][3]~q\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~17_combout\,
	datab => \M70|Mem[25][3]~q\,
	datac => \M70|Mem[27][3]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux12~18_combout\);

-- Location: LCCOMB_X31_Y20_N18
\M70|Mem[9][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[9][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M70|Mem[9][3]~feeder_combout\);

-- Location: FF_X31_Y20_N19
\M70|Mem[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[9][3]~feeder_combout\,
	ena => \M70|Mem[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[9][3]~q\);

-- Location: FF_X29_Y20_N31
\M70|Mem[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[11][3]~q\);

-- Location: FF_X30_Y20_N25
\M70|Mem[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[8][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[8][3]~q\);

-- Location: LCCOMB_X29_Y20_N20
\M70|Mem[10][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[10][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M70|Mem[10][3]~feeder_combout\);

-- Location: FF_X29_Y20_N21
\M70|Mem[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[10][3]~feeder_combout\,
	ena => \M70|Mem[10][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[10][3]~q\);

-- Location: LCCOMB_X30_Y20_N24
\Mu0|Mux12~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~12_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M70|Mem[10][3]~q\))) # (!\addr[1]~input_o\ & (\M70|Mem[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[8][3]~q\,
	datad => \M70|Mem[10][3]~q\,
	combout => \Mu0|Mux12~12_combout\);

-- Location: LCCOMB_X29_Y20_N30
\Mu0|Mux12~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~13_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux12~12_combout\ & ((\M70|Mem[11][3]~q\))) # (!\Mu0|Mux12~12_combout\ & (\M70|Mem[9][3]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[9][3]~q\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[11][3]~q\,
	datad => \Mu0|Mux12~12_combout\,
	combout => \Mu0|Mux12~13_combout\);

-- Location: FF_X30_Y19_N7
\M60|Mem[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[8][3]~q\);

-- Location: LCCOMB_X30_Y19_N20
\M60|Mem[9][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[9][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M60|Mem[9][3]~feeder_combout\);

-- Location: FF_X30_Y19_N21
\M60|Mem[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[9][3]~feeder_combout\,
	ena => \M60|Mem[9][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[9][3]~q\);

-- Location: LCCOMB_X30_Y19_N6
\Mu0|Mux12~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~14_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M60|Mem[9][3]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M60|Mem[8][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[8][3]~q\,
	datad => \M60|Mem[9][3]~q\,
	combout => \Mu0|Mux12~14_combout\);

-- Location: FF_X29_Y19_N21
\M60|Mem[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[11][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[11][3]~q\);

-- Location: FF_X29_Y19_N3
\M60|Mem[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[10][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[10][3]~q\);

-- Location: LCCOMB_X29_Y19_N20
\Mu0|Mux12~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~15_combout\ = (\Mu0|Mux12~14_combout\ & (((\M60|Mem[11][3]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux12~14_combout\ & (\addr[1]~input_o\ & ((\M60|Mem[10][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~14_combout\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[11][3]~q\,
	datad => \M60|Mem[10][3]~q\,
	combout => \Mu0|Mux12~15_combout\);

-- Location: LCCOMB_X26_Y18_N28
\Mu0|Mux12~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~16_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\Mu0|Mux12~13_combout\)) # (!\addr[5]~input_o\ & ((\Mu0|Mux12~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~13_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux12~15_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux12~16_combout\);

-- Location: LCCOMB_X26_Y18_N22
\Mu0|Mux12~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~19_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux12~16_combout\ & ((\Mu0|Mux12~18_combout\))) # (!\Mu0|Mux12~16_combout\ & (\Mu0|Mux12~11_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux12~11_combout\,
	datac => \Mu0|Mux12~18_combout\,
	datad => \Mu0|Mux12~16_combout\,
	combout => \Mu0|Mux12~19_combout\);

-- Location: FF_X23_Y12_N23
\M70|Mem[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[18][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[18][3]~q\);

-- Location: FF_X23_Y12_N1
\M70|Mem[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[16][3]~q\);

-- Location: LCCOMB_X23_Y12_N0
\Mu0|Mux12~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~27_combout\ = (\addr[1]~input_o\ & ((\M70|Mem[18][3]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M70|Mem[16][3]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[18][3]~q\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[16][3]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux12~27_combout\);

-- Location: FF_X24_Y16_N7
\M70|Mem[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[19][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[19][3]~q\);

-- Location: LCCOMB_X24_Y16_N12
\M70|Mem[17][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[17][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M70|Mem[17][3]~feeder_combout\);

-- Location: FF_X24_Y16_N13
\M70|Mem[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[17][3]~feeder_combout\,
	ena => \M70|Mem[17][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[17][3]~q\);

-- Location: LCCOMB_X24_Y16_N6
\Mu0|Mux12~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~28_combout\ = (\Mu0|Mux12~27_combout\ & (((\M70|Mem[19][3]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux12~27_combout\ & (\addr[0]~input_o\ & ((\M70|Mem[17][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~27_combout\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[19][3]~q\,
	datad => \M70|Mem[17][3]~q\,
	combout => \Mu0|Mux12~28_combout\);

-- Location: FF_X29_Y11_N1
\M60|Mem[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[18][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[18][3]~q\);

-- Location: FF_X29_Y11_N3
\M60|Mem[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[19][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[19][3]~q\);

-- Location: FF_X30_Y11_N11
\M60|Mem[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[16][3]~q\);

-- Location: LCCOMB_X30_Y11_N0
\M60|Mem[17][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[17][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M60|Mem[17][3]~feeder_combout\);

-- Location: FF_X30_Y11_N1
\M60|Mem[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[17][3]~feeder_combout\,
	ena => \M60|Mem[17][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[17][3]~q\);

-- Location: LCCOMB_X30_Y11_N10
\Mu0|Mux12~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~20_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M60|Mem[17][3]~q\))) # (!\addr[0]~input_o\ & (\M60|Mem[16][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[16][3]~q\,
	datad => \M60|Mem[17][3]~q\,
	combout => \Mu0|Mux12~20_combout\);

-- Location: LCCOMB_X29_Y11_N2
\Mu0|Mux12~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~21_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux12~20_combout\ & ((\M60|Mem[19][3]~q\))) # (!\Mu0|Mux12~20_combout\ & (\M60|Mem[18][3]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux12~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M60|Mem[18][3]~q\,
	datac => \M60|Mem[19][3]~q\,
	datad => \Mu0|Mux12~20_combout\,
	combout => \Mu0|Mux12~21_combout\);

-- Location: FF_X26_Y11_N31
\M60|Mem[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[0][3]~q\);

-- Location: FF_X27_Y11_N5
\M60|Mem[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[1][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[1][3]~q\);

-- Location: LCCOMB_X26_Y11_N30
\Mu0|Mux12~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~24_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M60|Mem[1][3]~q\))) # (!\addr[0]~input_o\ & (\M60|Mem[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[0][3]~q\,
	datad => \M60|Mem[1][3]~q\,
	combout => \Mu0|Mux12~24_combout\);

-- Location: FF_X27_Y11_N7
\M60|Mem[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[3][3]~q\);

-- Location: FF_X26_Y11_N21
\M60|Mem[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M60|Mem[2][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[2][3]~q\);

-- Location: LCCOMB_X27_Y11_N6
\Mu0|Mux12~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~25_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux12~24_combout\ & (\M60|Mem[3][3]~q\)) # (!\Mu0|Mux12~24_combout\ & ((\M60|Mem[2][3]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux12~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux12~24_combout\,
	datac => \M60|Mem[3][3]~q\,
	datad => \M60|Mem[2][3]~q\,
	combout => \Mu0|Mux12~25_combout\);

-- Location: FF_X27_Y18_N1
\M70|Mem[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[1][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[1][3]~q\);

-- Location: FF_X27_Y18_N3
\M70|Mem[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[3][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[3][3]~q\);

-- Location: FF_X28_Y18_N31
\M70|Mem[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[2][3]~q\);

-- Location: FF_X28_Y18_N25
\M70|Mem[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M70|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[0][3]~q\);

-- Location: LCCOMB_X28_Y18_N24
\Mu0|Mux12~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~22_combout\ = (\addr[1]~input_o\ & ((\M70|Mem[2][3]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M70|Mem[0][3]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[2][3]~q\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[0][3]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux12~22_combout\);

-- Location: LCCOMB_X27_Y18_N2
\Mu0|Mux12~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~23_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux12~22_combout\ & ((\M70|Mem[3][3]~q\))) # (!\Mu0|Mux12~22_combout\ & (\M70|Mem[1][3]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux12~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M70|Mem[1][3]~q\,
	datac => \M70|Mem[3][3]~q\,
	datad => \Mu0|Mux12~22_combout\,
	combout => \Mu0|Mux12~23_combout\);

-- Location: LCCOMB_X26_Y18_N24
\Mu0|Mux12~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~26_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux12~23_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux12~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux12~25_combout\,
	datad => \Mu0|Mux12~23_combout\,
	combout => \Mu0|Mux12~26_combout\);

-- Location: LCCOMB_X26_Y18_N10
\Mu0|Mux12~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~29_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux12~26_combout\ & (\Mu0|Mux12~28_combout\)) # (!\Mu0|Mux12~26_combout\ & ((\Mu0|Mux12~21_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux12~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~28_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux12~21_combout\,
	datad => \Mu0|Mux12~26_combout\,
	combout => \Mu0|Mux12~29_combout\);

-- Location: LCCOMB_X26_Y18_N12
\Mu0|Mux12~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~30_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\Mu0|Mux12~19_combout\)) # (!\addr[3]~input_o\ & ((\Mu0|Mux12~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \Mu0|Mux12~19_combout\,
	datad => \Mu0|Mux12~29_combout\,
	combout => \Mu0|Mux12~30_combout\);

-- Location: LCCOMB_X26_Y18_N6
\Mu0|Mux12~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~41_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux12~30_combout\ & ((\Mu0|Mux12~40_combout\))) # (!\Mu0|Mux12~30_combout\ & (\Mu0|Mux12~9_combout\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux12~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~9_combout\,
	datab => \Mu0|Mux12~40_combout\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux12~30_combout\,
	combout => \Mu0|Mux12~41_combout\);

-- Location: LCCOMB_X24_Y18_N8
\Mu0|Mux12~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~84_combout\ = (\addr[7]~input_o\ & ((\addr[6]~input_o\ & ((\Mu0|Mux12~41_combout\))) # (!\addr[6]~input_o\ & (\Mu0|Mux12~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[7]~input_o\,
	datab => \addr[6]~input_o\,
	datac => \Mu0|Mux12~83_combout\,
	datad => \Mu0|Mux12~41_combout\,
	combout => \Mu0|Mux12~84_combout\);

-- Location: FF_X30_Y14_N15
\M30|Mem[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[16][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[16][3]~q\);

-- Location: FF_X30_Y14_N21
\M30|Mem[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[20][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[20][3]~q\);

-- Location: LCCOMB_X30_Y14_N14
\Mu0|Mux12~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~142_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M30|Mem[20][3]~q\))) # (!\addr[2]~input_o\ & (\M30|Mem[16][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M30|Mem[16][3]~q\,
	datad => \M30|Mem[20][3]~q\,
	combout => \Mu0|Mux12~142_combout\);

-- Location: FF_X34_Y14_N3
\M30|Mem[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[28][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[28][3]~q\);

-- Location: LCCOMB_X34_Y14_N0
\M30|Mem[24][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[24][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M30|Mem[24][3]~feeder_combout\);

-- Location: FF_X34_Y14_N1
\M30|Mem[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[24][3]~feeder_combout\,
	ena => \M30|Mem[24][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[24][3]~q\);

-- Location: LCCOMB_X34_Y14_N2
\Mu0|Mux12~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~143_combout\ = (\Mu0|Mux12~142_combout\ & (((\M30|Mem[28][3]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux12~142_combout\ & (\addr[3]~input_o\ & ((\M30|Mem[24][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~142_combout\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[28][3]~q\,
	datad => \M30|Mem[24][3]~q\,
	combout => \Mu0|Mux12~143_combout\);

-- Location: FF_X30_Y16_N11
\M30|Mem[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[26][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[26][3]~q\);

-- Location: FF_X30_Y16_N5
\M30|Mem[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[30][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[30][3]~q\);

-- Location: FF_X29_Y16_N21
\M30|Mem[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[18][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[18][3]~q\);

-- Location: FF_X29_Y16_N3
\M30|Mem[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[22][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[22][3]~q\);

-- Location: LCCOMB_X29_Y16_N20
\Mu0|Mux12~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~140_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M30|Mem[22][3]~q\))) # (!\addr[2]~input_o\ & (\M30|Mem[18][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M30|Mem[18][3]~q\,
	datad => \M30|Mem[22][3]~q\,
	combout => \Mu0|Mux12~140_combout\);

-- Location: LCCOMB_X30_Y16_N4
\Mu0|Mux12~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~141_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux12~140_combout\ & ((\M30|Mem[30][3]~q\))) # (!\Mu0|Mux12~140_combout\ & (\M30|Mem[26][3]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux12~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[26][3]~q\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[30][3]~q\,
	datad => \Mu0|Mux12~140_combout\,
	combout => \Mu0|Mux12~141_combout\);

-- Location: LCCOMB_X30_Y16_N14
\Mu0|Mux12~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~144_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\Mu0|Mux12~141_combout\))) # (!\addr[1]~input_o\ & (\Mu0|Mux12~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~143_combout\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux12~141_combout\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux12~144_combout\);

-- Location: FF_X30_Y12_N7
\M30|Mem[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[23][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[23][3]~q\);

-- Location: FF_X30_Y12_N1
\M30|Mem[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[31][3]~q\);

-- Location: FF_X34_Y12_N7
\M30|Mem[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[19][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[19][3]~q\);

-- Location: FF_X34_Y12_N29
\M30|Mem[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[27][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[27][3]~q\);

-- Location: LCCOMB_X34_Y12_N6
\Mu0|Mux12~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~145_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M30|Mem[27][3]~q\))) # (!\addr[3]~input_o\ & (\M30|Mem[19][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[19][3]~q\,
	datad => \M30|Mem[27][3]~q\,
	combout => \Mu0|Mux12~145_combout\);

-- Location: LCCOMB_X30_Y12_N0
\Mu0|Mux12~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~146_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux12~145_combout\ & ((\M30|Mem[31][3]~q\))) # (!\Mu0|Mux12~145_combout\ & (\M30|Mem[23][3]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux12~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[23][3]~q\,
	datab => \addr[2]~input_o\,
	datac => \M30|Mem[31][3]~q\,
	datad => \Mu0|Mux12~145_combout\,
	combout => \Mu0|Mux12~146_combout\);

-- Location: FF_X32_Y15_N15
\M30|Mem[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[17][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[17][3]~q\);

-- Location: FF_X32_Y15_N29
\M30|Mem[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[25][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[25][3]~q\);

-- Location: LCCOMB_X32_Y15_N14
\Mu0|Mux12~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~138_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M30|Mem[25][3]~q\))) # (!\addr[3]~input_o\ & (\M30|Mem[17][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[17][3]~q\,
	datad => \M30|Mem[25][3]~q\,
	combout => \Mu0|Mux12~138_combout\);

-- Location: FF_X31_Y15_N19
\M30|Mem[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[21][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[21][3]~q\);

-- Location: FF_X31_Y15_N13
\M30|Mem[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[29][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[29][3]~q\);

-- Location: LCCOMB_X31_Y15_N12
\Mu0|Mux12~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~139_combout\ = (\Mu0|Mux12~138_combout\ & (((\M30|Mem[29][3]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux12~138_combout\ & (\M30|Mem[21][3]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~138_combout\,
	datab => \M30|Mem[21][3]~q\,
	datac => \M30|Mem[29][3]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux12~139_combout\);

-- Location: LCCOMB_X24_Y18_N30
\Mu0|Mux12~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~147_combout\ = (\Mu0|Mux12~144_combout\ & (((\Mu0|Mux12~146_combout\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux12~144_combout\ & (\addr[0]~input_o\ & ((\Mu0|Mux12~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~144_combout\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux12~146_combout\,
	datad => \Mu0|Mux12~139_combout\,
	combout => \Mu0|Mux12~147_combout\);

-- Location: FF_X22_Y32_N27
\M20|Mem[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[23][3]~q\);

-- Location: FF_X22_Y32_N5
\M20|Mem[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[31][3]~q\);

-- Location: FF_X23_Y32_N23
\M20|Mem[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[19][3]~q\);

-- Location: LCCOMB_X23_Y32_N12
\M20|Mem[27][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[27][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M20|Mem[27][3]~feeder_combout\);

-- Location: FF_X23_Y32_N13
\M20|Mem[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[27][3]~feeder_combout\,
	ena => \M20|Mem[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[27][3]~q\);

-- Location: LCCOMB_X23_Y32_N22
\M20|Mux4~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~7_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M20|Mem[27][3]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M20|Mem[19][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[19][3]~q\,
	datad => \M20|Mem[27][3]~q\,
	combout => \M20|Mux4~7_combout\);

-- Location: LCCOMB_X22_Y32_N4
\M20|Mux4~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~8_combout\ = (\addr[2]~input_o\ & ((\M20|Mux4~7_combout\ & ((\M20|Mem[31][3]~q\))) # (!\M20|Mux4~7_combout\ & (\M20|Mem[23][3]~q\)))) # (!\addr[2]~input_o\ & (((\M20|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[23][3]~q\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[31][3]~q\,
	datad => \M20|Mux4~7_combout\,
	combout => \M20|Mux4~8_combout\);

-- Location: FF_X19_Y31_N15
\M20|Mem[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[17][3]~q\);

-- Location: FF_X19_Y31_N29
\M20|Mem[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[25][3]~q\);

-- Location: LCCOMB_X19_Y31_N14
\M20|Mux4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~0_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M20|Mem[25][3]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M20|Mem[17][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[17][3]~q\,
	datad => \M20|Mem[25][3]~q\,
	combout => \M20|Mux4~0_combout\);

-- Location: FF_X18_Y31_N1
\M20|Mem[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[29][3]~q\);

-- Location: FF_X18_Y31_N7
\M20|Mem[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[21][3]~q\);

-- Location: LCCOMB_X18_Y31_N0
\M20|Mux4~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~1_combout\ = (\addr[2]~input_o\ & ((\M20|Mux4~0_combout\ & (\M20|Mem[29][3]~q\)) # (!\M20|Mux4~0_combout\ & ((\M20|Mem[21][3]~q\))))) # (!\addr[2]~input_o\ & (\M20|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M20|Mux4~0_combout\,
	datac => \M20|Mem[29][3]~q\,
	datad => \M20|Mem[21][3]~q\,
	combout => \M20|Mux4~1_combout\);

-- Location: FF_X16_Y30_N29
\M20|Mem[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[22][3]~q\);

-- Location: FF_X16_Y30_N7
\M20|Mem[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[18][3]~q\);

-- Location: LCCOMB_X16_Y30_N6
\M20|Mux4~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~2_combout\ = (\addr[2]~input_o\ & ((\M20|Mem[22][3]~q\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\M20|Mem[18][3]~q\ & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M20|Mem[22][3]~q\,
	datac => \M20|Mem[18][3]~q\,
	datad => \addr[3]~input_o\,
	combout => \M20|Mux4~2_combout\);

-- Location: FF_X17_Y30_N23
\M20|Mem[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[30][3]~q\);

-- Location: FF_X17_Y30_N21
\M20|Mem[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[26][3]~q\);

-- Location: LCCOMB_X17_Y30_N22
\M20|Mux4~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~3_combout\ = (\M20|Mux4~2_combout\ & (((\M20|Mem[30][3]~q\)) # (!\addr[3]~input_o\))) # (!\M20|Mux4~2_combout\ & (\addr[3]~input_o\ & ((\M20|Mem[26][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux4~2_combout\,
	datab => \addr[3]~input_o\,
	datac => \M20|Mem[30][3]~q\,
	datad => \M20|Mem[26][3]~q\,
	combout => \M20|Mux4~3_combout\);

-- Location: LCCOMB_X24_Y30_N4
\M20|Mem[20][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[20][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M20|Mem[20][3]~feeder_combout\);

-- Location: FF_X24_Y30_N5
\M20|Mem[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[20][3]~feeder_combout\,
	ena => \M20|Mem[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[20][3]~q\);

-- Location: FF_X24_Y30_N31
\M20|Mem[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[16][3]~q\);

-- Location: LCCOMB_X24_Y30_N30
\M20|Mux4~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~4_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M20|Mem[20][3]~q\)) # (!\addr[2]~input_o\ & ((\M20|Mem[16][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M20|Mem[20][3]~q\,
	datac => \M20|Mem[16][3]~q\,
	datad => \addr[2]~input_o\,
	combout => \M20|Mux4~4_combout\);

-- Location: FF_X23_Y30_N5
\M20|Mem[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[24][3]~q\);

-- Location: FF_X23_Y30_N31
\M20|Mem[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[28][3]~q\);

-- Location: LCCOMB_X23_Y30_N30
\M20|Mux4~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~5_combout\ = (\M20|Mux4~4_combout\ & (((\M20|Mem[28][3]~q\) # (!\addr[3]~input_o\)))) # (!\M20|Mux4~4_combout\ & (\M20|Mem[24][3]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux4~4_combout\,
	datab => \M20|Mem[24][3]~q\,
	datac => \M20|Mem[28][3]~q\,
	datad => \addr[3]~input_o\,
	combout => \M20|Mux4~5_combout\);

-- Location: LCCOMB_X21_Y32_N24
\M20|Mux4~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~6_combout\ = (\addr[1]~input_o\ & ((\M20|Mux4~3_combout\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((!\addr[0]~input_o\ & \M20|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux4~3_combout\,
	datab => \addr[1]~input_o\,
	datac => \addr[0]~input_o\,
	datad => \M20|Mux4~5_combout\,
	combout => \M20|Mux4~6_combout\);

-- Location: LCCOMB_X21_Y32_N26
\M20|Mux4~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~9_combout\ = (\addr[0]~input_o\ & ((\M20|Mux4~6_combout\ & (\M20|Mux4~8_combout\)) # (!\M20|Mux4~6_combout\ & ((\M20|Mux4~1_combout\))))) # (!\addr[0]~input_o\ & (((\M20|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux4~8_combout\,
	datab => \M20|Mux4~1_combout\,
	datac => \addr[0]~input_o\,
	datad => \M20|Mux4~6_combout\,
	combout => \M20|Mux4~9_combout\);

-- Location: LCCOMB_X19_Y32_N10
\M20|Mem[1][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[1][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M20|Mem[1][3]~feeder_combout\);

-- Location: FF_X19_Y32_N11
\M20|Mem[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[1][3]~feeder_combout\,
	ena => \M20|Mem[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[1][3]~q\);

-- Location: FF_X18_Y32_N19
\M20|Mem[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[0][3]~q\);

-- Location: FF_X18_Y32_N1
\M20|Mem[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[2][3]~q\);

-- Location: LCCOMB_X18_Y32_N18
\M20|Mux4~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~14_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M20|Mem[2][3]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M20|Mem[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M20|Mem[0][3]~q\,
	datad => \M20|Mem[2][3]~q\,
	combout => \M20|Mux4~14_combout\);

-- Location: FF_X21_Y32_N5
\M20|Mem[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[3][3]~q\);

-- Location: LCCOMB_X21_Y32_N4
\M20|Mux4~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~15_combout\ = (\M20|Mux4~14_combout\ & (((\M20|Mem[3][3]~q\) # (!\addr[0]~input_o\)))) # (!\M20|Mux4~14_combout\ & (\M20|Mem[1][3]~q\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[1][3]~q\,
	datab => \M20|Mux4~14_combout\,
	datac => \M20|Mem[3][3]~q\,
	datad => \addr[0]~input_o\,
	combout => \M20|Mux4~15_combout\);

-- Location: FF_X21_Y29_N13
\M20|Mem[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[9][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[9][3]~q\);

-- Location: FF_X22_Y29_N15
\M20|Mem[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[8][3]~q\);

-- Location: LCCOMB_X22_Y29_N4
\M20|Mem[10][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[10][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M20|Mem[10][3]~feeder_combout\);

-- Location: FF_X22_Y29_N5
\M20|Mem[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[10][3]~feeder_combout\,
	ena => \M20|Mem[10][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[10][3]~q\);

-- Location: LCCOMB_X22_Y29_N14
\M20|Mux4~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~12_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M20|Mem[10][3]~q\))) # (!\addr[1]~input_o\ & (\M20|Mem[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M20|Mem[8][3]~q\,
	datad => \M20|Mem[10][3]~q\,
	combout => \M20|Mux4~12_combout\);

-- Location: FF_X21_Y29_N31
\M20|Mem[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[11][3]~q\);

-- Location: LCCOMB_X21_Y29_N30
\M20|Mux4~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~13_combout\ = (\M20|Mux4~12_combout\ & (((\M20|Mem[11][3]~q\) # (!\addr[0]~input_o\)))) # (!\M20|Mux4~12_combout\ & (\M20|Mem[9][3]~q\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[9][3]~q\,
	datab => \M20|Mux4~12_combout\,
	datac => \M20|Mem[11][3]~q\,
	datad => \addr[0]~input_o\,
	combout => \M20|Mux4~13_combout\);

-- Location: LCCOMB_X21_Y32_N22
\M20|Mux4~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~16_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M20|Mux4~13_combout\))) # (!\addr[3]~input_o\ & (\M20|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M20|Mux4~15_combout\,
	datad => \M20|Mux4~13_combout\,
	combout => \M20|Mux4~16_combout\);

-- Location: LCCOMB_X22_Y30_N4
\M20|Mem[5][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[5][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M20|Mem[5][3]~feeder_combout\);

-- Location: FF_X22_Y30_N5
\M20|Mem[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[5][3]~feeder_combout\,
	ena => \M20|Mem[5][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[5][3]~q\);

-- Location: FF_X22_Y30_N31
\M20|Mem[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[4][3]~q\);

-- Location: LCCOMB_X22_Y30_N30
\M20|Mux4~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~10_combout\ = (\addr[0]~input_o\ & ((\M20|Mem[5][3]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M20|Mem[4][3]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mem[5][3]~q\,
	datac => \M20|Mem[4][3]~q\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux4~10_combout\);

-- Location: FF_X21_Y30_N7
\M20|Mem[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[7][3]~q\);

-- Location: FF_X21_Y30_N13
\M20|Mem[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[6][3]~q\);

-- Location: LCCOMB_X21_Y30_N6
\M20|Mux4~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~11_combout\ = (\M20|Mux4~10_combout\ & (((\M20|Mem[7][3]~q\)) # (!\addr[1]~input_o\))) # (!\M20|Mux4~10_combout\ & (\addr[1]~input_o\ & ((\M20|Mem[6][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux4~10_combout\,
	datab => \addr[1]~input_o\,
	datac => \M20|Mem[7][3]~q\,
	datad => \M20|Mem[6][3]~q\,
	combout => \M20|Mux4~11_combout\);

-- Location: FF_X21_Y33_N5
\M20|Mem[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[14][3]~q\);

-- Location: FF_X21_Y33_N31
\M20|Mem[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[15][3]~q\);

-- Location: FF_X22_Y33_N23
\M20|Mem[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[12][3]~q\);

-- Location: FF_X22_Y33_N13
\M20|Mem[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M20|Mem[13][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[13][3]~q\);

-- Location: LCCOMB_X22_Y33_N22
\M20|Mux4~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~17_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M20|Mem[13][3]~q\))) # (!\addr[0]~input_o\ & (\M20|Mem[12][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M20|Mem[12][3]~q\,
	datad => \M20|Mem[13][3]~q\,
	combout => \M20|Mux4~17_combout\);

-- Location: LCCOMB_X21_Y33_N30
\M20|Mux4~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~18_combout\ = (\addr[1]~input_o\ & ((\M20|Mux4~17_combout\ & ((\M20|Mem[15][3]~q\))) # (!\M20|Mux4~17_combout\ & (\M20|Mem[14][3]~q\)))) # (!\addr[1]~input_o\ & (((\M20|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M20|Mem[14][3]~q\,
	datac => \M20|Mem[15][3]~q\,
	datad => \M20|Mux4~17_combout\,
	combout => \M20|Mux4~18_combout\);

-- Location: LCCOMB_X21_Y32_N16
\M20|Mux4~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~19_combout\ = (\M20|Mux4~16_combout\ & (((\M20|Mux4~18_combout\) # (!\addr[2]~input_o\)))) # (!\M20|Mux4~16_combout\ & (\M20|Mux4~11_combout\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux4~16_combout\,
	datab => \M20|Mux4~11_combout\,
	datac => \M20|Mux4~18_combout\,
	datad => \addr[2]~input_o\,
	combout => \M20|Mux4~19_combout\);

-- Location: LCCOMB_X21_Y32_N10
\M20|Mux4~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux4~20_combout\ = (\addr[4]~input_o\ & (\M20|Mux4~9_combout\)) # (!\addr[4]~input_o\ & ((\M20|Mux4~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datac => \M20|Mux4~9_combout\,
	datad => \M20|Mux4~19_combout\,
	combout => \M20|Mux4~20_combout\);

-- Location: LCCOMB_X14_Y17_N22
\M10|Mem[7][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[7][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M10|Mem[7][3]~feeder_combout\);

-- Location: FF_X14_Y17_N23
\M10|Mem[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[7][3]~feeder_combout\,
	ena => \M10|Mem[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[7][3]~q\);

-- Location: FF_X15_Y19_N31
\M10|Mem[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[23][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[23][3]~q\);

-- Location: FF_X15_Y21_N23
\M00|Mem[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[7][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[7][3]~q\);

-- Location: LCCOMB_X16_Y22_N16
\M00|Mem[23][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[23][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M00|Mem[23][3]~feeder_combout\);

-- Location: FF_X16_Y22_N17
\M00|Mem[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[23][3]~feeder_combout\,
	ena => \M00|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[23][3]~q\);

-- Location: LCCOMB_X15_Y21_N22
\Mu0|Mux12~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~102_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M00|Mem[23][3]~q\))) # (!\addr[4]~input_o\ & (\M00|Mem[7][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[7][3]~q\,
	datad => \M00|Mem[23][3]~q\,
	combout => \Mu0|Mux12~102_combout\);

-- Location: LCCOMB_X15_Y19_N30
\Mu0|Mux12~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~103_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux12~102_combout\ & ((\M10|Mem[23][3]~q\))) # (!\Mu0|Mux12~102_combout\ & (\M10|Mem[7][3]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux12~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[7][3]~q\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[23][3]~q\,
	datad => \Mu0|Mux12~102_combout\,
	combout => \Mu0|Mux12~103_combout\);

-- Location: FF_X15_Y22_N27
\M10|Mem[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[5][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[5][3]~q\);

-- Location: FF_X16_Y19_N17
\M10|Mem[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[21][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[21][3]~q\);

-- Location: FF_X15_Y23_N21
\M00|Mem[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[5][3]~q\);

-- Location: LCCOMB_X16_Y23_N4
\M00|Mem[21][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[21][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M00|Mem[21][3]~feeder_combout\);

-- Location: FF_X16_Y23_N5
\M00|Mem[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[21][3]~feeder_combout\,
	ena => \M00|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[21][3]~q\);

-- Location: LCCOMB_X15_Y23_N20
\Mu0|Mux12~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~95_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[21][3]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[5][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[5][3]~q\,
	datad => \M00|Mem[21][3]~q\,
	combout => \Mu0|Mux12~95_combout\);

-- Location: LCCOMB_X16_Y19_N16
\Mu0|Mux12~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~96_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux12~95_combout\ & ((\M10|Mem[21][3]~q\))) # (!\Mu0|Mux12~95_combout\ & (\M10|Mem[5][3]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux12~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M10|Mem[5][3]~q\,
	datac => \M10|Mem[21][3]~q\,
	datad => \Mu0|Mux12~95_combout\,
	combout => \Mu0|Mux12~96_combout\);

-- Location: FF_X15_Y17_N31
\M00|Mem[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[6][3]~q\);

-- Location: LCCOMB_X14_Y13_N22
\M10|Mem[6][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[6][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M10|Mem[6][3]~feeder_combout\);

-- Location: FF_X14_Y13_N23
\M10|Mem[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[6][3]~feeder_combout\,
	ena => \M10|Mem[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[6][3]~q\);

-- Location: LCCOMB_X15_Y17_N30
\Mu0|Mux12~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~97_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M10|Mem[6][3]~q\))) # (!\addr[5]~input_o\ & (\M00|Mem[6][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[6][3]~q\,
	datad => \M10|Mem[6][3]~q\,
	combout => \Mu0|Mux12~97_combout\);

-- Location: FF_X12_Y18_N17
\M10|Mem[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[22][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[22][3]~q\);

-- Location: LCCOMB_X15_Y24_N4
\M00|Mem[22][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[22][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M00|Mem[22][3]~feeder_combout\);

-- Location: FF_X15_Y24_N5
\M00|Mem[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[22][3]~feeder_combout\,
	ena => \M00|Mem[22][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[22][3]~q\);

-- Location: LCCOMB_X12_Y18_N16
\Mu0|Mux12~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~98_combout\ = (\Mu0|Mux12~97_combout\ & (((\M10|Mem[22][3]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux12~97_combout\ & (\addr[4]~input_o\ & ((\M00|Mem[22][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~97_combout\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[22][3]~q\,
	datad => \M00|Mem[22][3]~q\,
	combout => \Mu0|Mux12~98_combout\);

-- Location: FF_X13_Y19_N23
\M10|Mem[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[4][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[4][3]~q\);

-- Location: FF_X14_Y23_N23
\M00|Mem[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[4][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[4][3]~q\);

-- Location: LCCOMB_X14_Y23_N22
\Mu0|Mux12~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~99_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\M10|Mem[4][3]~q\)) # (!\addr[5]~input_o\ & ((\M00|Mem[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M10|Mem[4][3]~q\,
	datac => \M00|Mem[4][3]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux12~99_combout\);

-- Location: FF_X14_Y19_N9
\M10|Mem[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[20][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[20][3]~q\);

-- Location: FF_X14_Y22_N9
\M00|Mem[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[20][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[20][3]~q\);

-- Location: LCCOMB_X14_Y19_N8
\Mu0|Mux12~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~100_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux12~99_combout\ & (\M10|Mem[20][3]~q\)) # (!\Mu0|Mux12~99_combout\ & ((\M00|Mem[20][3]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux12~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux12~99_combout\,
	datac => \M10|Mem[20][3]~q\,
	datad => \M00|Mem[20][3]~q\,
	combout => \Mu0|Mux12~100_combout\);

-- Location: LCCOMB_X18_Y18_N28
\Mu0|Mux12~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~101_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\Mu0|Mux12~98_combout\)) # (!\addr[1]~input_o\ & ((\Mu0|Mux12~100_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \Mu0|Mux12~98_combout\,
	datad => \Mu0|Mux12~100_combout\,
	combout => \Mu0|Mux12~101_combout\);

-- Location: LCCOMB_X18_Y18_N30
\Mu0|Mux12~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~104_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux12~101_combout\ & (\Mu0|Mux12~103_combout\)) # (!\Mu0|Mux12~101_combout\ & ((\Mu0|Mux12~96_combout\))))) # (!\addr[0]~input_o\ & (((\Mu0|Mux12~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~103_combout\,
	datab => \Mu0|Mux12~96_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux12~101_combout\,
	combout => \Mu0|Mux12~104_combout\);

-- Location: FF_X21_Y14_N1
\M00|Mem[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[10][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[10][3]~q\);

-- Location: FF_X21_Y13_N17
\M10|Mem[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[10][3]~q\);

-- Location: LCCOMB_X21_Y14_N0
\Mu0|Mux12~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~105_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[10][3]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[10][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[10][3]~q\,
	datad => \M10|Mem[10][3]~q\,
	combout => \Mu0|Mux12~105_combout\);

-- Location: FF_X22_Y14_N29
\M10|Mem[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[26][3]~q\);

-- Location: LCCOMB_X16_Y14_N28
\M00|Mem[26][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[26][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M00|Mem[26][3]~feeder_combout\);

-- Location: FF_X16_Y14_N29
\M00|Mem[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[26][3]~feeder_combout\,
	ena => \M00|Mem[26][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[26][3]~q\);

-- Location: LCCOMB_X22_Y14_N28
\Mu0|Mux12~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~106_combout\ = (\Mu0|Mux12~105_combout\ & (((\M10|Mem[26][3]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux12~105_combout\ & (\addr[4]~input_o\ & ((\M00|Mem[26][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~105_combout\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[26][3]~q\,
	datad => \M00|Mem[26][3]~q\,
	combout => \Mu0|Mux12~106_combout\);

-- Location: FF_X22_Y13_N31
\M00|Mem[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[8][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[8][3]~q\);

-- Location: FF_X22_Y13_N21
\M10|Mem[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[8][3]~q\);

-- Location: LCCOMB_X22_Y13_N30
\Mu0|Mux12~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~109_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[8][3]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[8][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[8][3]~q\,
	datad => \M10|Mem[8][3]~q\,
	combout => \Mu0|Mux12~109_combout\);

-- Location: FF_X18_Y13_N23
\M10|Mem[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[24][3]~q\);

-- Location: FF_X17_Y13_N23
\M00|Mem[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[24][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[24][3]~q\);

-- Location: LCCOMB_X18_Y13_N22
\Mu0|Mux12~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~110_combout\ = (\Mu0|Mux12~109_combout\ & (((\M10|Mem[24][3]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux12~109_combout\ & (\addr[4]~input_o\ & ((\M00|Mem[24][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~109_combout\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[24][3]~q\,
	datad => \M00|Mem[24][3]~q\,
	combout => \Mu0|Mux12~110_combout\);

-- Location: FF_X19_Y13_N5
\M10|Mem[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[9][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[9][3]~q\);

-- Location: FF_X18_Y13_N13
\M10|Mem[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[25][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[25][3]~q\);

-- Location: FF_X19_Y13_N7
\M00|Mem[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[9][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[9][3]~q\);

-- Location: FF_X18_Y12_N5
\M00|Mem[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[25][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[25][3]~q\);

-- Location: LCCOMB_X19_Y13_N6
\Mu0|Mux12~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~107_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M00|Mem[25][3]~q\))) # (!\addr[4]~input_o\ & (\M00|Mem[9][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[9][3]~q\,
	datad => \M00|Mem[25][3]~q\,
	combout => \Mu0|Mux12~107_combout\);

-- Location: LCCOMB_X18_Y13_N12
\Mu0|Mux12~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~108_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux12~107_combout\ & ((\M10|Mem[25][3]~q\))) # (!\Mu0|Mux12~107_combout\ & (\M10|Mem[9][3]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux12~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[9][3]~q\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[25][3]~q\,
	datad => \Mu0|Mux12~107_combout\,
	combout => \Mu0|Mux12~108_combout\);

-- Location: LCCOMB_X18_Y13_N0
\Mu0|Mux12~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~111_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\) # (\Mu0|Mux12~108_combout\)))) # (!\addr[0]~input_o\ & (\Mu0|Mux12~110_combout\ & (!\addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~110_combout\,
	datab => \addr[0]~input_o\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux12~108_combout\,
	combout => \Mu0|Mux12~111_combout\);

-- Location: FF_X23_Y14_N7
\M00|Mem[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[11][3]~q\);

-- Location: LCCOMB_X18_Y14_N14
\M00|Mem[27][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[27][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M00|Mem[27][3]~feeder_combout\);

-- Location: FF_X18_Y14_N15
\M00|Mem[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[27][3]~feeder_combout\,
	ena => \M00|Mem[27][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[27][3]~q\);

-- Location: LCCOMB_X23_Y14_N6
\Mu0|Mux12~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~112_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[27][3]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[11][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[11][3]~q\,
	datad => \M00|Mem[27][3]~q\,
	combout => \Mu0|Mux12~112_combout\);

-- Location: FF_X21_Y17_N5
\M10|Mem[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[11][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[11][3]~q\);

-- Location: FF_X22_Y14_N7
\M10|Mem[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[27][3]~q\);

-- Location: LCCOMB_X22_Y14_N6
\Mu0|Mux12~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~113_combout\ = (\Mu0|Mux12~112_combout\ & (((\M10|Mem[27][3]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux12~112_combout\ & (\M10|Mem[11][3]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~112_combout\,
	datab => \M10|Mem[11][3]~q\,
	datac => \M10|Mem[27][3]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux12~113_combout\);

-- Location: LCCOMB_X18_Y18_N24
\Mu0|Mux12~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~114_combout\ = (\Mu0|Mux12~111_combout\ & (((\Mu0|Mux12~113_combout\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux12~111_combout\ & (\Mu0|Mux12~106_combout\ & (\addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~106_combout\,
	datab => \Mu0|Mux12~111_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux12~113_combout\,
	combout => \Mu0|Mux12~114_combout\);

-- Location: LCCOMB_X13_Y17_N30
\M10|Mem[3][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[3][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M10|Mem[3][3]~feeder_combout\);

-- Location: FF_X13_Y17_N31
\M10|Mem[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[3][3]~feeder_combout\,
	ena => \M10|Mem[3][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[3][3]~q\);

-- Location: FF_X14_Y16_N11
\M10|Mem[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[19][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[19][3]~q\);

-- Location: FF_X13_Y18_N7
\M00|Mem[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[3][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[3][3]~q\);

-- Location: FF_X14_Y18_N17
\M00|Mem[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[19][3]~q\);

-- Location: LCCOMB_X13_Y18_N6
\Mu0|Mux12~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~122_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M00|Mem[19][3]~q\))) # (!\addr[4]~input_o\ & (\M00|Mem[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[3][3]~q\,
	datad => \M00|Mem[19][3]~q\,
	combout => \Mu0|Mux12~122_combout\);

-- Location: LCCOMB_X14_Y16_N10
\Mu0|Mux12~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~123_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux12~122_combout\ & ((\M10|Mem[19][3]~q\))) # (!\Mu0|Mux12~122_combout\ & (\M10|Mem[3][3]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux12~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M10|Mem[3][3]~q\,
	datac => \M10|Mem[19][3]~q\,
	datad => \Mu0|Mux12~122_combout\,
	combout => \Mu0|Mux12~123_combout\);

-- Location: FF_X13_Y16_N13
\M00|Mem[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[2][3]~q\);

-- Location: FF_X13_Y15_N7
\M10|Mem[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[2][3]~q\);

-- Location: LCCOMB_X13_Y16_N12
\Mu0|Mux12~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~115_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M10|Mem[2][3]~q\))) # (!\addr[5]~input_o\ & (\M00|Mem[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[2][3]~q\,
	datad => \M10|Mem[2][3]~q\,
	combout => \Mu0|Mux12~115_combout\);

-- Location: FF_X14_Y16_N25
\M10|Mem[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[18][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[18][3]~q\);

-- Location: LCCOMB_X14_Y14_N4
\M00|Mem[18][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[18][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M00|Mem[18][3]~feeder_combout\);

-- Location: FF_X14_Y14_N5
\M00|Mem[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[18][3]~feeder_combout\,
	ena => \M00|Mem[18][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[18][3]~q\);

-- Location: LCCOMB_X14_Y16_N24
\Mu0|Mux12~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~116_combout\ = (\Mu0|Mux12~115_combout\ & (((\M10|Mem[18][3]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux12~115_combout\ & (\addr[4]~input_o\ & ((\M00|Mem[18][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~115_combout\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[18][3]~q\,
	datad => \M00|Mem[18][3]~q\,
	combout => \Mu0|Mux12~116_combout\);

-- Location: LCCOMB_X13_Y17_N12
\M10|Mem[1][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[1][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M10|Mem[1][3]~feeder_combout\);

-- Location: FF_X13_Y17_N13
\M10|Mem[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[1][3]~feeder_combout\,
	ena => \M10|Mem[1][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[1][3]~q\);

-- Location: FF_X16_Y20_N3
\M10|Mem[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[17][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[17][3]~q\);

-- Location: FF_X13_Y20_N29
\M00|Mem[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[1][3]~q\);

-- Location: LCCOMB_X17_Y20_N14
\M00|Mem[17][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[17][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M00|Mem[17][3]~feeder_combout\);

-- Location: FF_X17_Y20_N15
\M00|Mem[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[17][3]~feeder_combout\,
	ena => \M00|Mem[17][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[17][3]~q\);

-- Location: LCCOMB_X13_Y20_N28
\Mu0|Mux12~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~117_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[17][3]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[1][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[1][3]~q\,
	datad => \M00|Mem[17][3]~q\,
	combout => \Mu0|Mux12~117_combout\);

-- Location: LCCOMB_X16_Y20_N2
\Mu0|Mux12~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~118_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux12~117_combout\ & ((\M10|Mem[17][3]~q\))) # (!\Mu0|Mux12~117_combout\ & (\M10|Mem[1][3]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux12~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M10|Mem[1][3]~q\,
	datac => \M10|Mem[17][3]~q\,
	datad => \Mu0|Mux12~117_combout\,
	combout => \Mu0|Mux12~118_combout\);

-- Location: FF_X13_Y20_N7
\M00|Mem[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[0][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[0][3]~q\);

-- Location: FF_X14_Y21_N23
\M10|Mem[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[0][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[0][3]~q\);

-- Location: LCCOMB_X13_Y20_N6
\Mu0|Mux12~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~119_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M10|Mem[0][3]~q\))) # (!\addr[5]~input_o\ & (\M00|Mem[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[0][3]~q\,
	datad => \M10|Mem[0][3]~q\,
	combout => \Mu0|Mux12~119_combout\);

-- Location: FF_X15_Y16_N7
\M10|Mem[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[16][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[16][3]~q\);

-- Location: FF_X15_Y18_N17
\M00|Mem[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[16][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[16][3]~q\);

-- Location: LCCOMB_X15_Y16_N6
\Mu0|Mux12~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~120_combout\ = (\Mu0|Mux12~119_combout\ & (((\M10|Mem[16][3]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux12~119_combout\ & (\addr[4]~input_o\ & ((\M00|Mem[16][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~119_combout\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[16][3]~q\,
	datad => \M00|Mem[16][3]~q\,
	combout => \Mu0|Mux12~120_combout\);

-- Location: LCCOMB_X18_Y18_N18
\Mu0|Mux12~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~121_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\Mu0|Mux12~118_combout\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & ((\Mu0|Mux12~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \Mu0|Mux12~118_combout\,
	datad => \Mu0|Mux12~120_combout\,
	combout => \Mu0|Mux12~121_combout\);

-- Location: LCCOMB_X18_Y18_N20
\Mu0|Mux12~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~124_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux12~121_combout\ & (\Mu0|Mux12~123_combout\)) # (!\Mu0|Mux12~121_combout\ & ((\Mu0|Mux12~116_combout\))))) # (!\addr[1]~input_o\ & (((\Mu0|Mux12~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~123_combout\,
	datab => \Mu0|Mux12~116_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux12~121_combout\,
	combout => \Mu0|Mux12~124_combout\);

-- Location: LCCOMB_X18_Y18_N22
\Mu0|Mux12~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~125_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\Mu0|Mux12~114_combout\)) # (!\addr[3]~input_o\ & ((\Mu0|Mux12~124_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux12~114_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux12~124_combout\,
	combout => \Mu0|Mux12~125_combout\);

-- Location: FF_X17_Y12_N15
\M00|Mem[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[12][3]~q\);

-- Location: LCCOMB_X17_Y19_N4
\M10|Mem[12][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[12][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M10|Mem[12][3]~feeder_combout\);

-- Location: FF_X17_Y19_N5
\M10|Mem[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[12][3]~feeder_combout\,
	ena => \M10|Mem[12][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[12][3]~q\);

-- Location: LCCOMB_X17_Y12_N14
\Mu0|Mux12~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~130_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M10|Mem[12][3]~q\))) # (!\addr[5]~input_o\ & (\M00|Mem[12][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[12][3]~q\,
	datad => \M10|Mem[12][3]~q\,
	combout => \Mu0|Mux12~130_combout\);

-- Location: FF_X17_Y16_N3
\M10|Mem[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[28][3]~q\);

-- Location: FF_X17_Y16_N1
\M00|Mem[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[28][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[28][3]~q\);

-- Location: LCCOMB_X17_Y16_N2
\Mu0|Mux12~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~131_combout\ = (\Mu0|Mux12~130_combout\ & (((\M10|Mem[28][3]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux12~130_combout\ & (\addr[4]~input_o\ & ((\M00|Mem[28][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~130_combout\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[28][3]~q\,
	datad => \M00|Mem[28][3]~q\,
	combout => \Mu0|Mux12~131_combout\);

-- Location: FF_X18_Y18_N17
\M00|Mem[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[30][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[30][3]~q\);

-- Location: FF_X18_Y18_N3
\M10|Mem[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[30][3]~q\);

-- Location: FF_X19_Y14_N23
\M00|Mem[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[14][3]~q\);

-- Location: LCCOMB_X16_Y13_N28
\M10|Mem[14][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[14][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M10|Mem[14][3]~feeder_combout\);

-- Location: FF_X16_Y13_N29
\M10|Mem[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[14][3]~feeder_combout\,
	ena => \M10|Mem[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[14][3]~q\);

-- Location: LCCOMB_X19_Y14_N22
\Mu0|Mux12~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~128_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M10|Mem[14][3]~q\))) # (!\addr[5]~input_o\ & (\M00|Mem[14][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[14][3]~q\,
	datad => \M10|Mem[14][3]~q\,
	combout => \Mu0|Mux12~128_combout\);

-- Location: LCCOMB_X18_Y18_N2
\Mu0|Mux12~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~129_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux12~128_combout\ & ((\M10|Mem[30][3]~q\))) # (!\Mu0|Mux12~128_combout\ & (\M00|Mem[30][3]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux12~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Mem[30][3]~q\,
	datac => \M10|Mem[30][3]~q\,
	datad => \Mu0|Mux12~128_combout\,
	combout => \Mu0|Mux12~129_combout\);

-- Location: LCCOMB_X18_Y18_N12
\Mu0|Mux12~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~132_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\) # (\Mu0|Mux12~129_combout\)))) # (!\addr[1]~input_o\ & (\Mu0|Mux12~131_combout\ & (!\addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~131_combout\,
	datab => \addr[1]~input_o\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux12~129_combout\,
	combout => \Mu0|Mux12~132_combout\);

-- Location: FF_X18_Y16_N25
\M00|Mem[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[13][3]~q\);

-- Location: LCCOMB_X17_Y15_N16
\M00|Mem[29][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[29][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M00|Mem[29][3]~feeder_combout\);

-- Location: FF_X17_Y15_N17
\M00|Mem[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[29][3]~feeder_combout\,
	ena => \M00|Mem[29][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[29][3]~q\);

-- Location: LCCOMB_X18_Y16_N24
\Mu0|Mux12~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~126_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M00|Mem[29][3]~q\))) # (!\addr[4]~input_o\ & (\M00|Mem[13][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[13][3]~q\,
	datad => \M00|Mem[29][3]~q\,
	combout => \Mu0|Mux12~126_combout\);

-- Location: FF_X16_Y19_N11
\M10|Mem[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[29][3]~q\);

-- Location: FF_X19_Y19_N23
\M10|Mem[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[13][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[13][3]~q\);

-- Location: LCCOMB_X16_Y19_N10
\Mu0|Mux12~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~127_combout\ = (\Mu0|Mux12~126_combout\ & (((\M10|Mem[29][3]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux12~126_combout\ & (\addr[5]~input_o\ & ((\M10|Mem[13][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~126_combout\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[29][3]~q\,
	datad => \M10|Mem[13][3]~q\,
	combout => \Mu0|Mux12~127_combout\);

-- Location: FF_X19_Y18_N19
\M00|Mem[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M00|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[15][3]~q\);

-- Location: LCCOMB_X19_Y14_N16
\M00|Mem[31][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[31][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M00|Mem[31][3]~feeder_combout\);

-- Location: FF_X19_Y14_N17
\M00|Mem[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[31][3]~feeder_combout\,
	ena => \M00|Mem[31][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[31][3]~q\);

-- Location: LCCOMB_X19_Y18_N18
\Mu0|Mux12~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~133_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[31][3]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[15][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[15][3]~q\,
	datad => \M00|Mem[31][3]~q\,
	combout => \Mu0|Mux12~133_combout\);

-- Location: LCCOMB_X22_Y17_N22
\M10|Mem[15][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[15][3]~feeder_combout\ = \Din[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[3]~input_o\,
	combout => \M10|Mem[15][3]~feeder_combout\);

-- Location: FF_X22_Y17_N23
\M10|Mem[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[15][3]~feeder_combout\,
	ena => \M10|Mem[15][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[15][3]~q\);

-- Location: FF_X19_Y17_N3
\M10|Mem[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M10|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[31][3]~q\);

-- Location: LCCOMB_X19_Y17_N2
\Mu0|Mux12~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~134_combout\ = (\Mu0|Mux12~133_combout\ & (((\M10|Mem[31][3]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux12~133_combout\ & (\M10|Mem[15][3]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~133_combout\,
	datab => \M10|Mem[15][3]~q\,
	datac => \M10|Mem[31][3]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux12~134_combout\);

-- Location: LCCOMB_X18_Y18_N6
\Mu0|Mux12~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~135_combout\ = (\Mu0|Mux12~132_combout\ & (((\Mu0|Mux12~134_combout\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux12~132_combout\ & (\addr[0]~input_o\ & (\Mu0|Mux12~127_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~132_combout\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux12~127_combout\,
	datad => \Mu0|Mux12~134_combout\,
	combout => \Mu0|Mux12~135_combout\);

-- Location: LCCOMB_X18_Y18_N8
\Mu0|Mux12~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~136_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux12~125_combout\ & ((\Mu0|Mux12~135_combout\))) # (!\Mu0|Mux12~125_combout\ & (\Mu0|Mux12~104_combout\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux12~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~104_combout\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux12~125_combout\,
	datad => \Mu0|Mux12~135_combout\,
	combout => \Mu0|Mux12~136_combout\);

-- Location: LCCOMB_X24_Y18_N4
\Mu0|Mux12~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~137_combout\ = (\Mu0|Mux14~0_combout\ & ((\M20|Mux4~20_combout\) # ((\Mu0|Mux14~1_combout\)))) # (!\Mu0|Mux14~0_combout\ & (((!\Mu0|Mux14~1_combout\ & \Mu0|Mux12~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux4~20_combout\,
	datab => \Mu0|Mux14~0_combout\,
	datac => \Mu0|Mux14~1_combout\,
	datad => \Mu0|Mux12~136_combout\,
	combout => \Mu0|Mux12~137_combout\);

-- Location: FF_X23_Y13_N27
\M30|Mem[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[8][3]~q\);

-- Location: FF_X23_Y13_N1
\M30|Mem[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[10][3]~q\);

-- Location: LCCOMB_X23_Y13_N26
\Mu0|Mux12~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~87_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M30|Mem[10][3]~q\))) # (!\addr[1]~input_o\ & (\M30|Mem[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M30|Mem[8][3]~q\,
	datad => \M30|Mem[10][3]~q\,
	combout => \Mu0|Mux12~87_combout\);

-- Location: FF_X24_Y13_N19
\M30|Mem[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[11][3]~q\);

-- Location: FF_X24_Y13_N1
\M30|Mem[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[9][3]~q\);

-- Location: LCCOMB_X24_Y13_N18
\Mu0|Mux12~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~88_combout\ = (\Mu0|Mux12~87_combout\ & (((\M30|Mem[11][3]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux12~87_combout\ & (\addr[0]~input_o\ & ((\M30|Mem[9][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~87_combout\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[11][3]~q\,
	datad => \M30|Mem[9][3]~q\,
	combout => \Mu0|Mux12~88_combout\);

-- Location: FF_X25_Y12_N5
\M30|Mem[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[2][3]~q\);

-- Location: FF_X25_Y12_N31
\M30|Mem[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[0][3]~q\);

-- Location: LCCOMB_X25_Y12_N30
\Mu0|Mux12~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~89_combout\ = (\addr[1]~input_o\ & ((\M30|Mem[2][3]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M30|Mem[0][3]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M30|Mem[2][3]~q\,
	datac => \M30|Mem[0][3]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux12~89_combout\);

-- Location: FF_X24_Y12_N5
\M30|Mem[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[3][3]~q\);

-- Location: FF_X24_Y12_N3
\M30|Mem[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[1][3]~q\);

-- Location: LCCOMB_X24_Y12_N4
\Mu0|Mux12~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~90_combout\ = (\Mu0|Mux12~89_combout\ & (((\M30|Mem[3][3]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux12~89_combout\ & (\addr[0]~input_o\ & ((\M30|Mem[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~89_combout\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[3][3]~q\,
	datad => \M30|Mem[1][3]~q\,
	combout => \Mu0|Mux12~90_combout\);

-- Location: LCCOMB_X24_Y12_N22
\Mu0|Mux12~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~91_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux12~88_combout\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux12~90_combout\ & !\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux12~88_combout\,
	datac => \Mu0|Mux12~90_combout\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux12~91_combout\);

-- Location: FF_X18_Y21_N1
\M30|Mem[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[6][3]~q\);

-- Location: FF_X17_Y21_N5
\M30|Mem[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[5][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[5][3]~q\);

-- Location: FF_X17_Y21_N23
\M30|Mem[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[4][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[4][3]~q\);

-- Location: LCCOMB_X17_Y21_N22
\Mu0|Mux12~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~85_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M30|Mem[5][3]~q\)) # (!\addr[0]~input_o\ & ((\M30|Mem[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M30|Mem[5][3]~q\,
	datac => \M30|Mem[4][3]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux12~85_combout\);

-- Location: FF_X18_Y21_N27
\M30|Mem[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[7][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[7][3]~q\);

-- Location: LCCOMB_X18_Y21_N26
\Mu0|Mux12~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~86_combout\ = (\Mu0|Mux12~85_combout\ & (((\M30|Mem[7][3]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux12~85_combout\ & (\M30|Mem[6][3]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[6][3]~q\,
	datab => \Mu0|Mux12~85_combout\,
	datac => \M30|Mem[7][3]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux12~86_combout\);

-- Location: FF_X28_Y14_N15
\M30|Mem[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[12][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[12][3]~q\);

-- Location: FF_X28_Y14_N13
\M30|Mem[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[13][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[13][3]~q\);

-- Location: LCCOMB_X28_Y14_N14
\Mu0|Mux12~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~92_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M30|Mem[13][3]~q\))) # (!\addr[0]~input_o\ & (\M30|Mem[12][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[12][3]~q\,
	datad => \M30|Mem[13][3]~q\,
	combout => \Mu0|Mux12~92_combout\);

-- Location: FF_X27_Y14_N7
\M30|Mem[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[15][3]~q\);

-- Location: FF_X27_Y14_N29
\M30|Mem[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[3]~input_o\,
	sload => VCC,
	ena => \M30|Mem[14][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[14][3]~q\);

-- Location: LCCOMB_X27_Y14_N6
\Mu0|Mux12~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~93_combout\ = (\Mu0|Mux12~92_combout\ & (((\M30|Mem[15][3]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux12~92_combout\ & (\addr[1]~input_o\ & ((\M30|Mem[14][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~92_combout\,
	datab => \addr[1]~input_o\,
	datac => \M30|Mem[15][3]~q\,
	datad => \M30|Mem[14][3]~q\,
	combout => \Mu0|Mux12~93_combout\);

-- Location: LCCOMB_X24_Y18_N2
\Mu0|Mux12~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~94_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux12~91_combout\ & ((\Mu0|Mux12~93_combout\))) # (!\Mu0|Mux12~91_combout\ & (\Mu0|Mux12~86_combout\)))) # (!\addr[2]~input_o\ & (\Mu0|Mux12~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux12~91_combout\,
	datac => \Mu0|Mux12~86_combout\,
	datad => \Mu0|Mux12~93_combout\,
	combout => \Mu0|Mux12~94_combout\);

-- Location: LCCOMB_X24_Y18_N0
\Mu0|Mux12~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~148_combout\ = (\Mu0|Mux12~137_combout\ & ((\Mu0|Mux12~147_combout\) # ((!\Mu0|Mux14~1_combout\)))) # (!\Mu0|Mux12~137_combout\ & (((\Mu0|Mux14~1_combout\ & \Mu0|Mux12~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux12~147_combout\,
	datab => \Mu0|Mux12~137_combout\,
	datac => \Mu0|Mux14~1_combout\,
	datad => \Mu0|Mux12~94_combout\,
	combout => \Mu0|Mux12~148_combout\);

-- Location: LCCOMB_X24_Y18_N10
\Mu0|Mux12~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux12~149_combout\ = (\Mu0|Mux12~84_combout\) # ((!\addr[7]~input_o\ & \Mu0|Mux12~148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mu0|Mux12~84_combout\,
	datac => \addr[7]~input_o\,
	datad => \Mu0|Mux12~148_combout\,
	combout => \Mu0|Mux12~149_combout\);

-- Location: IOIBUF_X18_Y41_N1
\Din[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Din(4),
	o => \Din[4]~input_o\);

-- Location: FF_X30_Y14_N9
\M30|Mem[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[16][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[16][4]~q\);

-- Location: FF_X34_Y14_N5
\M30|Mem[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[24][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[24][4]~q\);

-- Location: LCCOMB_X30_Y14_N8
\Mu0|Mux11~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~142_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M30|Mem[24][4]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M30|Mem[16][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M30|Mem[16][4]~q\,
	datad => \M30|Mem[24][4]~q\,
	combout => \Mu0|Mux11~142_combout\);

-- Location: FF_X31_Y14_N11
\M30|Mem[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[28][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[28][4]~q\);

-- Location: LCCOMB_X31_Y14_N16
\M30|Mem[20][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[20][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M30|Mem[20][4]~feeder_combout\);

-- Location: FF_X31_Y14_N17
\M30|Mem[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[20][4]~feeder_combout\,
	ena => \M30|Mem[20][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[20][4]~q\);

-- Location: LCCOMB_X31_Y14_N10
\Mu0|Mux11~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~143_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux11~142_combout\ & (\M30|Mem[28][4]~q\)) # (!\Mu0|Mux11~142_combout\ & ((\M30|Mem[20][4]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux11~142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux11~142_combout\,
	datac => \M30|Mem[28][4]~q\,
	datad => \M30|Mem[20][4]~q\,
	combout => \Mu0|Mux11~143_combout\);

-- Location: FF_X32_Y15_N9
\M30|Mem[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[25][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[25][4]~q\);

-- Location: FF_X31_Y15_N15
\M30|Mem[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[29][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[29][4]~q\);

-- Location: FF_X32_Y15_N11
\M30|Mem[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[17][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[17][4]~q\);

-- Location: LCCOMB_X32_Y12_N6
\M30|Mem[21][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[21][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M30|Mem[21][4]~feeder_combout\);

-- Location: FF_X32_Y12_N7
\M30|Mem[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[21][4]~feeder_combout\,
	ena => \M30|Mem[21][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[21][4]~q\);

-- Location: LCCOMB_X32_Y15_N10
\Mu0|Mux11~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~140_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M30|Mem[21][4]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M30|Mem[17][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[17][4]~q\,
	datad => \M30|Mem[21][4]~q\,
	combout => \Mu0|Mux11~140_combout\);

-- Location: LCCOMB_X31_Y15_N14
\Mu0|Mux11~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~141_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux11~140_combout\ & ((\M30|Mem[29][4]~q\))) # (!\Mu0|Mux11~140_combout\ & (\M30|Mem[25][4]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux11~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M30|Mem[25][4]~q\,
	datac => \M30|Mem[29][4]~q\,
	datad => \Mu0|Mux11~140_combout\,
	combout => \Mu0|Mux11~141_combout\);

-- Location: LCCOMB_X30_Y16_N26
\Mu0|Mux11~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~144_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\Mu0|Mux11~141_combout\))) # (!\addr[0]~input_o\ & (\Mu0|Mux11~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~143_combout\,
	datab => \addr[1]~input_o\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux11~141_combout\,
	combout => \Mu0|Mux11~144_combout\);

-- Location: FF_X31_Y12_N3
\M30|Mem[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[19][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[19][4]~q\);

-- Location: LCCOMB_X31_Y12_N24
\M30|Mem[23][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[23][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M30|Mem[23][4]~feeder_combout\);

-- Location: FF_X31_Y12_N25
\M30|Mem[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[23][4]~feeder_combout\,
	ena => \M30|Mem[23][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[23][4]~q\);

-- Location: LCCOMB_X31_Y12_N2
\Mu0|Mux11~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~145_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M30|Mem[23][4]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M30|Mem[19][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[19][4]~q\,
	datad => \M30|Mem[23][4]~q\,
	combout => \Mu0|Mux11~145_combout\);

-- Location: FF_X30_Y12_N11
\M30|Mem[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[31][4]~q\);

-- Location: LCCOMB_X30_Y15_N28
\M30|Mem[27][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[27][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M30|Mem[27][4]~feeder_combout\);

-- Location: FF_X30_Y15_N29
\M30|Mem[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[27][4]~feeder_combout\,
	ena => \M30|Mem[27][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[27][4]~q\);

-- Location: LCCOMB_X30_Y12_N10
\Mu0|Mux11~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~146_combout\ = (\Mu0|Mux11~145_combout\ & (((\M30|Mem[31][4]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux11~145_combout\ & (\addr[3]~input_o\ & ((\M30|Mem[27][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~145_combout\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[31][4]~q\,
	datad => \M30|Mem[27][4]~q\,
	combout => \Mu0|Mux11~146_combout\);

-- Location: FF_X34_Y16_N13
\M30|Mem[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[26][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[26][4]~q\);

-- Location: FF_X34_Y16_N7
\M30|Mem[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[18][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[18][4]~q\);

-- Location: LCCOMB_X34_Y16_N6
\Mu0|Mux11~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~138_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M30|Mem[26][4]~q\)) # (!\addr[3]~input_o\ & ((\M30|Mem[18][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[26][4]~q\,
	datab => \addr[2]~input_o\,
	datac => \M30|Mem[18][4]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux11~138_combout\);

-- Location: FF_X30_Y16_N1
\M30|Mem[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[30][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[30][4]~q\);

-- Location: LCCOMB_X29_Y16_N30
\M30|Mem[22][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[22][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M30|Mem[22][4]~feeder_combout\);

-- Location: FF_X29_Y16_N31
\M30|Mem[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[22][4]~feeder_combout\,
	ena => \M30|Mem[22][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[22][4]~q\);

-- Location: LCCOMB_X30_Y16_N0
\Mu0|Mux11~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~139_combout\ = (\Mu0|Mux11~138_combout\ & (((\M30|Mem[30][4]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux11~138_combout\ & (\addr[2]~input_o\ & ((\M30|Mem[22][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~138_combout\,
	datab => \addr[2]~input_o\,
	datac => \M30|Mem[30][4]~q\,
	datad => \M30|Mem[22][4]~q\,
	combout => \Mu0|Mux11~139_combout\);

-- Location: LCCOMB_X30_Y16_N28
\Mu0|Mux11~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~147_combout\ = (\Mu0|Mux11~144_combout\ & (((\Mu0|Mux11~146_combout\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux11~144_combout\ & (\addr[1]~input_o\ & ((\Mu0|Mux11~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~144_combout\,
	datab => \addr[1]~input_o\,
	datac => \Mu0|Mux11~146_combout\,
	datad => \Mu0|Mux11~139_combout\,
	combout => \Mu0|Mux11~147_combout\);

-- Location: FF_X22_Y30_N9
\M20|Mem[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[5][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[5][4]~q\);

-- Location: FF_X21_Y30_N3
\M20|Mem[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[7][4]~q\);

-- Location: FF_X21_Y30_N17
\M20|Mem[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[6][4]~q\);

-- Location: FF_X22_Y30_N19
\M20|Mem[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[4][4]~q\);

-- Location: LCCOMB_X22_Y30_N18
\M20|Mux3~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~12_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M20|Mem[6][4]~q\)) # (!\addr[1]~input_o\ & ((\M20|Mem[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[6][4]~q\,
	datab => \addr[0]~input_o\,
	datac => \M20|Mem[4][4]~q\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux3~12_combout\);

-- Location: LCCOMB_X21_Y30_N2
\M20|Mux3~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~13_combout\ = (\addr[0]~input_o\ & ((\M20|Mux3~12_combout\ & ((\M20|Mem[7][4]~q\))) # (!\M20|Mux3~12_combout\ & (\M20|Mem[5][4]~q\)))) # (!\addr[0]~input_o\ & (((\M20|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mem[5][4]~q\,
	datac => \M20|Mem[7][4]~q\,
	datad => \M20|Mux3~12_combout\,
	combout => \M20|Mux3~13_combout\);

-- Location: FF_X18_Y32_N17
\M20|Mem[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[2][4]~q\);

-- Location: FF_X21_Y32_N13
\M20|Mem[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[3][4]~q\);

-- Location: FF_X18_Y32_N27
\M20|Mem[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[0][4]~q\);

-- Location: FF_X19_Y32_N7
\M20|Mem[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[1][4]~q\);

-- Location: LCCOMB_X18_Y32_N26
\M20|Mux3~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~14_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M20|Mem[1][4]~q\))) # (!\addr[0]~input_o\ & (\M20|Mem[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M20|Mem[0][4]~q\,
	datad => \M20|Mem[1][4]~q\,
	combout => \M20|Mux3~14_combout\);

-- Location: LCCOMB_X21_Y32_N12
\M20|Mux3~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~15_combout\ = (\addr[1]~input_o\ & ((\M20|Mux3~14_combout\ & ((\M20|Mem[3][4]~q\))) # (!\M20|Mux3~14_combout\ & (\M20|Mem[2][4]~q\)))) # (!\addr[1]~input_o\ & (((\M20|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[2][4]~q\,
	datab => \addr[1]~input_o\,
	datac => \M20|Mem[3][4]~q\,
	datad => \M20|Mux3~14_combout\,
	combout => \M20|Mux3~15_combout\);

-- Location: LCCOMB_X21_Y32_N30
\M20|Mux3~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~16_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M20|Mux3~13_combout\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & ((\M20|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M20|Mux3~13_combout\,
	datad => \M20|Mux3~15_combout\,
	combout => \M20|Mux3~16_combout\);

-- Location: FF_X21_Y29_N1
\M20|Mem[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[9][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[9][4]~q\);

-- Location: FF_X22_Y29_N11
\M20|Mem[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[8][4]~q\);

-- Location: LCCOMB_X22_Y29_N10
\M20|Mux3~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~10_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M20|Mem[9][4]~q\)) # (!\addr[0]~input_o\ & ((\M20|Mem[8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[9][4]~q\,
	datab => \addr[1]~input_o\,
	datac => \M20|Mem[8][4]~q\,
	datad => \addr[0]~input_o\,
	combout => \M20|Mux3~10_combout\);

-- Location: LCCOMB_X22_Y29_N0
\M20|Mem[10][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[10][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M20|Mem[10][4]~feeder_combout\);

-- Location: FF_X22_Y29_N1
\M20|Mem[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[10][4]~feeder_combout\,
	ena => \M20|Mem[10][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[10][4]~q\);

-- Location: FF_X21_Y29_N27
\M20|Mem[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[11][4]~q\);

-- Location: LCCOMB_X21_Y29_N26
\M20|Mux3~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~11_combout\ = (\M20|Mux3~10_combout\ & (((\M20|Mem[11][4]~q\) # (!\addr[1]~input_o\)))) # (!\M20|Mux3~10_combout\ & (\M20|Mem[10][4]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux3~10_combout\,
	datab => \M20|Mem[10][4]~q\,
	datac => \M20|Mem[11][4]~q\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux3~11_combout\);

-- Location: FF_X22_Y33_N17
\M20|Mem[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[13][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[13][4]~q\);

-- Location: FF_X21_Y33_N19
\M20|Mem[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[15][4]~q\);

-- Location: FF_X21_Y33_N1
\M20|Mem[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[14][4]~q\);

-- Location: FF_X22_Y33_N3
\M20|Mem[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[12][4]~q\);

-- Location: LCCOMB_X22_Y33_N2
\M20|Mux3~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~17_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M20|Mem[14][4]~q\)) # (!\addr[1]~input_o\ & ((\M20|Mem[12][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mem[14][4]~q\,
	datac => \M20|Mem[12][4]~q\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux3~17_combout\);

-- Location: LCCOMB_X21_Y33_N18
\M20|Mux3~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~18_combout\ = (\addr[0]~input_o\ & ((\M20|Mux3~17_combout\ & ((\M20|Mem[15][4]~q\))) # (!\M20|Mux3~17_combout\ & (\M20|Mem[13][4]~q\)))) # (!\addr[0]~input_o\ & (((\M20|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mem[13][4]~q\,
	datac => \M20|Mem[15][4]~q\,
	datad => \M20|Mux3~17_combout\,
	combout => \M20|Mux3~18_combout\);

-- Location: LCCOMB_X21_Y32_N8
\M20|Mux3~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~19_combout\ = (\M20|Mux3~16_combout\ & (((\M20|Mux3~18_combout\)) # (!\addr[3]~input_o\))) # (!\M20|Mux3~16_combout\ & (\addr[3]~input_o\ & (\M20|Mux3~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux3~16_combout\,
	datab => \addr[3]~input_o\,
	datac => \M20|Mux3~11_combout\,
	datad => \M20|Mux3~18_combout\,
	combout => \M20|Mux3~19_combout\);

-- Location: FF_X17_Y30_N1
\M20|Mem[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[26][4]~q\);

-- Location: FF_X16_Y30_N27
\M20|Mem[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[18][4]~q\);

-- Location: LCCOMB_X16_Y30_N26
\M20|Mux3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~0_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M20|Mem[26][4]~q\)) # (!\addr[3]~input_o\ & ((\M20|Mem[18][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M20|Mem[26][4]~q\,
	datac => \M20|Mem[18][4]~q\,
	datad => \addr[3]~input_o\,
	combout => \M20|Mux3~0_combout\);

-- Location: FF_X17_Y30_N11
\M20|Mem[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[30][4]~q\);

-- Location: LCCOMB_X16_Y30_N24
\M20|Mem[22][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[22][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M20|Mem[22][4]~feeder_combout\);

-- Location: FF_X16_Y30_N25
\M20|Mem[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[22][4]~feeder_combout\,
	ena => \M20|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[22][4]~q\);

-- Location: LCCOMB_X17_Y30_N10
\M20|Mux3~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~1_combout\ = (\M20|Mux3~0_combout\ & (((\M20|Mem[30][4]~q\)) # (!\addr[2]~input_o\))) # (!\M20|Mux3~0_combout\ & (\addr[2]~input_o\ & ((\M20|Mem[22][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux3~0_combout\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[30][4]~q\,
	datad => \M20|Mem[22][4]~q\,
	combout => \M20|Mux3~1_combout\);

-- Location: FF_X24_Y30_N17
\M20|Mem[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[20][4]~q\);

-- Location: FF_X23_Y30_N11
\M20|Mem[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[28][4]~q\);

-- Location: FF_X24_Y30_N27
\M20|Mem[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[16][4]~q\);

-- Location: FF_X23_Y30_N17
\M20|Mem[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[24][4]~q\);

-- Location: LCCOMB_X24_Y30_N26
\M20|Mux3~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~4_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M20|Mem[24][4]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M20|Mem[16][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[16][4]~q\,
	datad => \M20|Mem[24][4]~q\,
	combout => \M20|Mux3~4_combout\);

-- Location: LCCOMB_X23_Y30_N10
\M20|Mux3~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~5_combout\ = (\addr[2]~input_o\ & ((\M20|Mux3~4_combout\ & ((\M20|Mem[28][4]~q\))) # (!\M20|Mux3~4_combout\ & (\M20|Mem[20][4]~q\)))) # (!\addr[2]~input_o\ & (((\M20|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M20|Mem[20][4]~q\,
	datac => \M20|Mem[28][4]~q\,
	datad => \M20|Mux3~4_combout\,
	combout => \M20|Mux3~5_combout\);

-- Location: FF_X19_Y31_N11
\M20|Mem[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[17][4]~q\);

-- Location: FF_X18_Y31_N3
\M20|Mem[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[21][4]~q\);

-- Location: LCCOMB_X19_Y31_N10
\M20|Mux3~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~2_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M20|Mem[21][4]~q\))) # (!\addr[2]~input_o\ & (\M20|Mem[17][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[17][4]~q\,
	datad => \M20|Mem[21][4]~q\,
	combout => \M20|Mux3~2_combout\);

-- Location: FF_X18_Y31_N5
\M20|Mem[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[29][4]~q\);

-- Location: FF_X19_Y31_N25
\M20|Mem[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[25][4]~q\);

-- Location: LCCOMB_X18_Y31_N4
\M20|Mux3~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~3_combout\ = (\addr[3]~input_o\ & ((\M20|Mux3~2_combout\ & (\M20|Mem[29][4]~q\)) # (!\M20|Mux3~2_combout\ & ((\M20|Mem[25][4]~q\))))) # (!\addr[3]~input_o\ & (\M20|Mux3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M20|Mux3~2_combout\,
	datac => \M20|Mem[29][4]~q\,
	datad => \M20|Mem[25][4]~q\,
	combout => \M20|Mux3~3_combout\);

-- Location: LCCOMB_X18_Y32_N20
\M20|Mux3~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~6_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M20|Mux3~3_combout\))) # (!\addr[0]~input_o\ & (\M20|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M20|Mux3~5_combout\,
	datac => \addr[0]~input_o\,
	datad => \M20|Mux3~3_combout\,
	combout => \M20|Mux3~6_combout\);

-- Location: FF_X23_Y32_N17
\M20|Mem[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[27][4]~q\);

-- Location: FF_X23_Y32_N27
\M20|Mem[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[19][4]~q\);

-- Location: FF_X22_Y32_N15
\M20|Mem[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[23][4]~q\);

-- Location: LCCOMB_X23_Y32_N26
\M20|Mux3~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~7_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M20|Mem[23][4]~q\))) # (!\addr[2]~input_o\ & (\M20|Mem[19][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[19][4]~q\,
	datad => \M20|Mem[23][4]~q\,
	combout => \M20|Mux3~7_combout\);

-- Location: FF_X19_Y32_N21
\M20|Mem[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M20|Mem[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[31][4]~q\);

-- Location: LCCOMB_X19_Y32_N20
\M20|Mux3~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~8_combout\ = (\M20|Mux3~7_combout\ & (((\M20|Mem[31][4]~q\) # (!\addr[3]~input_o\)))) # (!\M20|Mux3~7_combout\ & (\M20|Mem[27][4]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[27][4]~q\,
	datab => \M20|Mux3~7_combout\,
	datac => \M20|Mem[31][4]~q\,
	datad => \addr[3]~input_o\,
	combout => \M20|Mux3~8_combout\);

-- Location: LCCOMB_X18_Y32_N30
\M20|Mux3~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~9_combout\ = (\M20|Mux3~6_combout\ & (((\M20|Mux3~8_combout\) # (!\addr[1]~input_o\)))) # (!\M20|Mux3~6_combout\ & (\M20|Mux3~1_combout\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux3~1_combout\,
	datab => \M20|Mux3~6_combout\,
	datac => \M20|Mux3~8_combout\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux3~9_combout\);

-- Location: LCCOMB_X19_Y32_N8
\M20|Mux3~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux3~20_combout\ = (\addr[4]~input_o\ & ((\M20|Mux3~9_combout\))) # (!\addr[4]~input_o\ & (\M20|Mux3~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[4]~input_o\,
	datac => \M20|Mux3~19_combout\,
	datad => \M20|Mux3~9_combout\,
	combout => \M20|Mux3~20_combout\);

-- Location: FF_X17_Y21_N27
\M30|Mem[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[4][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[4][4]~q\);

-- Location: FF_X18_Y21_N5
\M30|Mem[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[6][4]~q\);

-- Location: LCCOMB_X17_Y21_N26
\Mu0|Mux11~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~87_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M30|Mem[6][4]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M30|Mem[4][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[4][4]~q\,
	datad => \M30|Mem[6][4]~q\,
	combout => \Mu0|Mux11~87_combout\);

-- Location: FF_X17_Y21_N1
\M30|Mem[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[5][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[5][4]~q\);

-- Location: FF_X18_Y21_N15
\M30|Mem[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[7][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[7][4]~q\);

-- Location: LCCOMB_X18_Y21_N14
\Mu0|Mux11~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~88_combout\ = (\Mu0|Mux11~87_combout\ & (((\M30|Mem[7][4]~q\) # (!\addr[0]~input_o\)))) # (!\Mu0|Mux11~87_combout\ & (\M30|Mem[5][4]~q\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~87_combout\,
	datab => \M30|Mem[5][4]~q\,
	datac => \M30|Mem[7][4]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux11~88_combout\);

-- Location: FF_X25_Y12_N17
\M30|Mem[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[2][4]~q\);

-- Location: FF_X24_Y12_N25
\M30|Mem[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[3][4]~q\);

-- Location: FF_X25_Y12_N3
\M30|Mem[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[0][4]~q\);

-- Location: LCCOMB_X32_Y12_N4
\M30|Mem[1][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[1][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M30|Mem[1][4]~feeder_combout\);

-- Location: FF_X32_Y12_N5
\M30|Mem[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[1][4]~feeder_combout\,
	ena => \M30|Mem[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[1][4]~q\);

-- Location: LCCOMB_X25_Y12_N2
\Mu0|Mux11~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~89_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M30|Mem[1][4]~q\))) # (!\addr[0]~input_o\ & (\M30|Mem[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[0][4]~q\,
	datad => \M30|Mem[1][4]~q\,
	combout => \Mu0|Mux11~89_combout\);

-- Location: LCCOMB_X24_Y12_N24
\Mu0|Mux11~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~90_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux11~89_combout\ & ((\M30|Mem[3][4]~q\))) # (!\Mu0|Mux11~89_combout\ & (\M30|Mem[2][4]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux11~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[2][4]~q\,
	datab => \addr[1]~input_o\,
	datac => \M30|Mem[3][4]~q\,
	datad => \Mu0|Mux11~89_combout\,
	combout => \Mu0|Mux11~90_combout\);

-- Location: LCCOMB_X23_Y16_N24
\Mu0|Mux11~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~91_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux11~88_combout\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((!\addr[3]~input_o\ & \Mu0|Mux11~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~88_combout\,
	datab => \addr[2]~input_o\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux11~90_combout\,
	combout => \Mu0|Mux11~91_combout\);

-- Location: FF_X26_Y14_N9
\M30|Mem[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[14][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[14][4]~q\);

-- Location: FF_X26_Y14_N19
\M30|Mem[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[12][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[12][4]~q\);

-- Location: LCCOMB_X26_Y14_N18
\Mu0|Mux11~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~92_combout\ = (\addr[1]~input_o\ & ((\M30|Mem[14][4]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M30|Mem[12][4]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M30|Mem[14][4]~q\,
	datac => \M30|Mem[12][4]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux11~92_combout\);

-- Location: FF_X27_Y14_N17
\M30|Mem[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[15][4]~q\);

-- Location: FF_X26_Y15_N9
\M30|Mem[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[13][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[13][4]~q\);

-- Location: LCCOMB_X27_Y14_N16
\Mu0|Mux11~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~93_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux11~92_combout\ & (\M30|Mem[15][4]~q\)) # (!\Mu0|Mux11~92_combout\ & ((\M30|Mem[13][4]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux11~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux11~92_combout\,
	datac => \M30|Mem[15][4]~q\,
	datad => \M30|Mem[13][4]~q\,
	combout => \Mu0|Mux11~93_combout\);

-- Location: LCCOMB_X23_Y11_N20
\M30|Mem[9][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[9][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M30|Mem[9][4]~feeder_combout\);

-- Location: FF_X23_Y11_N21
\M30|Mem[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[9][4]~feeder_combout\,
	ena => \M30|Mem[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[9][4]~q\);

-- Location: FF_X23_Y13_N7
\M30|Mem[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[8][4]~q\);

-- Location: LCCOMB_X23_Y13_N6
\Mu0|Mux11~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~85_combout\ = (\addr[0]~input_o\ & ((\M30|Mem[9][4]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M30|Mem[8][4]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M30|Mem[9][4]~q\,
	datac => \M30|Mem[8][4]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux11~85_combout\);

-- Location: FF_X24_Y13_N5
\M30|Mem[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[11][4]~q\);

-- Location: FF_X23_Y13_N21
\M30|Mem[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M30|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[10][4]~q\);

-- Location: LCCOMB_X24_Y13_N4
\Mu0|Mux11~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~86_combout\ = (\Mu0|Mux11~85_combout\ & (((\M30|Mem[11][4]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux11~85_combout\ & (\addr[1]~input_o\ & ((\M30|Mem[10][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~85_combout\,
	datab => \addr[1]~input_o\,
	datac => \M30|Mem[11][4]~q\,
	datad => \M30|Mem[10][4]~q\,
	combout => \Mu0|Mux11~86_combout\);

-- Location: LCCOMB_X23_Y16_N10
\Mu0|Mux11~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~94_combout\ = (\Mu0|Mux11~91_combout\ & ((\Mu0|Mux11~93_combout\) # ((!\addr[3]~input_o\)))) # (!\Mu0|Mux11~91_combout\ & (((\addr[3]~input_o\ & \Mu0|Mux11~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~91_combout\,
	datab => \Mu0|Mux11~93_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux11~86_combout\,
	combout => \Mu0|Mux11~94_combout\);

-- Location: FF_X21_Y13_N3
\M10|Mem[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[10][4]~q\);

-- Location: FF_X21_Y14_N27
\M00|Mem[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[10][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[10][4]~q\);

-- Location: LCCOMB_X21_Y14_N26
\Mu0|Mux11~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~95_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\M10|Mem[10][4]~q\)) # (!\addr[5]~input_o\ & ((\M00|Mem[10][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[10][4]~q\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[10][4]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux11~95_combout\);

-- Location: FF_X17_Y14_N17
\M10|Mem[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[26][4]~q\);

-- Location: FF_X16_Y14_N31
\M00|Mem[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[26][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[26][4]~q\);

-- Location: LCCOMB_X17_Y14_N16
\Mu0|Mux11~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~96_combout\ = (\Mu0|Mux11~95_combout\ & (((\M10|Mem[26][4]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux11~95_combout\ & (\addr[4]~input_o\ & ((\M00|Mem[26][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~95_combout\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[26][4]~q\,
	datad => \M00|Mem[26][4]~q\,
	combout => \Mu0|Mux11~96_combout\);

-- Location: FF_X16_Y13_N7
\M10|Mem[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[14][4]~q\);

-- Location: FF_X15_Y14_N25
\M10|Mem[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[30][4]~q\);

-- Location: FF_X19_Y14_N19
\M00|Mem[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[14][4]~q\);

-- Location: FF_X16_Y17_N5
\M00|Mem[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[30][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[30][4]~q\);

-- Location: LCCOMB_X19_Y14_N18
\Mu0|Mux11~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~102_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[30][4]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[14][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[14][4]~q\,
	datad => \M00|Mem[30][4]~q\,
	combout => \Mu0|Mux11~102_combout\);

-- Location: LCCOMB_X15_Y14_N24
\Mu0|Mux11~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~103_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux11~102_combout\ & ((\M10|Mem[30][4]~q\))) # (!\Mu0|Mux11~102_combout\ & (\M10|Mem[14][4]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux11~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[14][4]~q\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[30][4]~q\,
	datad => \Mu0|Mux11~102_combout\,
	combout => \Mu0|Mux11~103_combout\);

-- Location: FF_X15_Y17_N1
\M00|Mem[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[6][4]~q\);

-- Location: FF_X16_Y17_N3
\M00|Mem[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[22][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[22][4]~q\);

-- Location: LCCOMB_X15_Y17_N0
\Mu0|Mux11~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~97_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[22][4]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[6][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[6][4]~q\,
	datad => \M00|Mem[22][4]~q\,
	combout => \Mu0|Mux11~97_combout\);

-- Location: FF_X15_Y14_N7
\M10|Mem[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[22][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[22][4]~q\);

-- Location: LCCOMB_X14_Y13_N0
\M10|Mem[6][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[6][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M10|Mem[6][4]~feeder_combout\);

-- Location: FF_X14_Y13_N1
\M10|Mem[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[6][4]~feeder_combout\,
	ena => \M10|Mem[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[6][4]~q\);

-- Location: LCCOMB_X15_Y14_N6
\Mu0|Mux11~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~98_combout\ = (\Mu0|Mux11~97_combout\ & (((\M10|Mem[22][4]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux11~97_combout\ & (\addr[5]~input_o\ & ((\M10|Mem[6][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~97_combout\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[22][4]~q\,
	datad => \M10|Mem[6][4]~q\,
	combout => \Mu0|Mux11~98_combout\);

-- Location: LCCOMB_X14_Y14_N22
\M00|Mem[18][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[18][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M00|Mem[18][4]~feeder_combout\);

-- Location: FF_X14_Y14_N23
\M00|Mem[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[18][4]~feeder_combout\,
	ena => \M00|Mem[18][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[18][4]~q\);

-- Location: FF_X13_Y16_N23
\M00|Mem[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[2][4]~q\);

-- Location: LCCOMB_X13_Y15_N0
\M10|Mem[2][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[2][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M10|Mem[2][4]~feeder_combout\);

-- Location: FF_X13_Y15_N1
\M10|Mem[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[2][4]~feeder_combout\,
	ena => \M10|Mem[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[2][4]~q\);

-- Location: LCCOMB_X13_Y16_N22
\Mu0|Mux11~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~99_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M10|Mem[2][4]~q\))) # (!\addr[5]~input_o\ & (\M00|Mem[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[2][4]~q\,
	datad => \M10|Mem[2][4]~q\,
	combout => \Mu0|Mux11~99_combout\);

-- Location: FF_X17_Y14_N27
\M10|Mem[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[18][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[18][4]~q\);

-- Location: LCCOMB_X17_Y14_N26
\Mu0|Mux11~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~100_combout\ = (\Mu0|Mux11~99_combout\ & (((\M10|Mem[18][4]~q\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux11~99_combout\ & (\M00|Mem[18][4]~q\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Mem[18][4]~q\,
	datab => \Mu0|Mux11~99_combout\,
	datac => \M10|Mem[18][4]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux11~100_combout\);

-- Location: LCCOMB_X23_Y16_N28
\Mu0|Mux11~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~101_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux11~98_combout\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((!\addr[3]~input_o\ & \Mu0|Mux11~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~98_combout\,
	datab => \addr[2]~input_o\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux11~100_combout\,
	combout => \Mu0|Mux11~101_combout\);

-- Location: LCCOMB_X23_Y16_N6
\Mu0|Mux11~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~104_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux11~101_combout\ & ((\Mu0|Mux11~103_combout\))) # (!\Mu0|Mux11~101_combout\ & (\Mu0|Mux11~96_combout\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux11~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~96_combout\,
	datab => \Mu0|Mux11~103_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux11~101_combout\,
	combout => \Mu0|Mux11~104_combout\);

-- Location: FF_X22_Y17_N1
\M10|Mem[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[15][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[15][4]~q\);

-- Location: FF_X19_Y14_N29
\M00|Mem[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[31][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[31][4]~q\);

-- Location: FF_X19_Y18_N5
\M00|Mem[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[15][4]~q\);

-- Location: LCCOMB_X19_Y18_N4
\Mu0|Mux11~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~133_combout\ = (\addr[4]~input_o\ & ((\M00|Mem[31][4]~q\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((\M00|Mem[15][4]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Mem[31][4]~q\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[15][4]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux11~133_combout\);

-- Location: FF_X22_Y16_N3
\M10|Mem[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[31][4]~q\);

-- Location: LCCOMB_X22_Y16_N2
\Mu0|Mux11~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~134_combout\ = (\Mu0|Mux11~133_combout\ & (((\M10|Mem[31][4]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux11~133_combout\ & (\M10|Mem[15][4]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[15][4]~q\,
	datab => \Mu0|Mux11~133_combout\,
	datac => \M10|Mem[31][4]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux11~134_combout\);

-- Location: FF_X18_Y14_N25
\M00|Mem[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[27][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[27][4]~q\);

-- Location: FF_X22_Y14_N17
\M10|Mem[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[27][4]~q\);

-- Location: FF_X21_Y17_N31
\M10|Mem[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[11][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[11][4]~q\);

-- Location: FF_X23_Y14_N17
\M00|Mem[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[11][4]~q\);

-- Location: LCCOMB_X23_Y14_N16
\Mu0|Mux11~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~128_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\M10|Mem[11][4]~q\)) # (!\addr[5]~input_o\ & ((\M00|Mem[11][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M10|Mem[11][4]~q\,
	datac => \M00|Mem[11][4]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux11~128_combout\);

-- Location: LCCOMB_X22_Y14_N16
\Mu0|Mux11~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~129_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux11~128_combout\ & ((\M10|Mem[27][4]~q\))) # (!\Mu0|Mux11~128_combout\ & (\M00|Mem[27][4]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux11~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Mem[27][4]~q\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[27][4]~q\,
	datad => \Mu0|Mux11~128_combout\,
	combout => \Mu0|Mux11~129_combout\);

-- Location: FF_X13_Y18_N25
\M00|Mem[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[3][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[3][4]~q\);

-- Location: LCCOMB_X13_Y17_N0
\M10|Mem[3][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[3][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M10|Mem[3][4]~feeder_combout\);

-- Location: FF_X13_Y17_N1
\M10|Mem[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[3][4]~feeder_combout\,
	ena => \M10|Mem[3][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[3][4]~q\);

-- Location: LCCOMB_X13_Y18_N24
\Mu0|Mux11~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~130_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[3][4]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[3][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[3][4]~q\,
	datad => \M10|Mem[3][4]~q\,
	combout => \Mu0|Mux11~130_combout\);

-- Location: FF_X14_Y16_N29
\M10|Mem[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[19][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[19][4]~q\);

-- Location: LCCOMB_X14_Y18_N10
\M00|Mem[19][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[19][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M00|Mem[19][4]~feeder_combout\);

-- Location: FF_X14_Y18_N11
\M00|Mem[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[19][4]~feeder_combout\,
	ena => \M00|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[19][4]~q\);

-- Location: LCCOMB_X14_Y16_N28
\Mu0|Mux11~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~131_combout\ = (\Mu0|Mux11~130_combout\ & (((\M10|Mem[19][4]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux11~130_combout\ & (\addr[4]~input_o\ & ((\M00|Mem[19][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~130_combout\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[19][4]~q\,
	datad => \M00|Mem[19][4]~q\,
	combout => \Mu0|Mux11~131_combout\);

-- Location: LCCOMB_X23_Y16_N22
\Mu0|Mux11~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~132_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\Mu0|Mux11~129_combout\)) # (!\addr[3]~input_o\ & ((\Mu0|Mux11~131_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \Mu0|Mux11~129_combout\,
	datad => \Mu0|Mux11~131_combout\,
	combout => \Mu0|Mux11~132_combout\);

-- Location: LCCOMB_X14_Y17_N24
\M10|Mem[7][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[7][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M10|Mem[7][4]~feeder_combout\);

-- Location: FF_X14_Y17_N25
\M10|Mem[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[7][4]~feeder_combout\,
	ena => \M10|Mem[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[7][4]~q\);

-- Location: FF_X15_Y19_N17
\M10|Mem[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[23][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[23][4]~q\);

-- Location: FF_X15_Y21_N9
\M00|Mem[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[7][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[7][4]~q\);

-- Location: FF_X16_Y22_N19
\M00|Mem[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[23][4]~q\);

-- Location: LCCOMB_X15_Y21_N8
\Mu0|Mux11~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~126_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M00|Mem[23][4]~q\))) # (!\addr[4]~input_o\ & (\M00|Mem[7][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[7][4]~q\,
	datad => \M00|Mem[23][4]~q\,
	combout => \Mu0|Mux11~126_combout\);

-- Location: LCCOMB_X15_Y19_N16
\Mu0|Mux11~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~127_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux11~126_combout\ & ((\M10|Mem[23][4]~q\))) # (!\Mu0|Mux11~126_combout\ & (\M10|Mem[7][4]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux11~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M10|Mem[7][4]~q\,
	datac => \M10|Mem[23][4]~q\,
	datad => \Mu0|Mux11~126_combout\,
	combout => \Mu0|Mux11~127_combout\);

-- Location: LCCOMB_X23_Y16_N8
\Mu0|Mux11~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~135_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux11~132_combout\ & (\Mu0|Mux11~134_combout\)) # (!\Mu0|Mux11~132_combout\ & ((\Mu0|Mux11~127_combout\))))) # (!\addr[2]~input_o\ & (((\Mu0|Mux11~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~134_combout\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux11~132_combout\,
	datad => \Mu0|Mux11~127_combout\,
	combout => \Mu0|Mux11~135_combout\);

-- Location: FF_X13_Y21_N11
\M00|Mem[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[1][4]~q\);

-- Location: FF_X13_Y21_N25
\M10|Mem[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[1][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[1][4]~q\);

-- Location: LCCOMB_X13_Y21_N10
\Mu0|Mux11~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~109_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[1][4]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[1][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[1][4]~q\,
	datad => \M10|Mem[1][4]~q\,
	combout => \Mu0|Mux11~109_combout\);

-- Location: FF_X15_Y16_N1
\M10|Mem[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[17][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[17][4]~q\);

-- Location: FF_X17_Y20_N27
\M00|Mem[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[17][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[17][4]~q\);

-- Location: LCCOMB_X15_Y16_N0
\Mu0|Mux11~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~110_combout\ = (\Mu0|Mux11~109_combout\ & (((\M10|Mem[17][4]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux11~109_combout\ & (\addr[4]~input_o\ & ((\M00|Mem[17][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~109_combout\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[17][4]~q\,
	datad => \M00|Mem[17][4]~q\,
	combout => \Mu0|Mux11~110_combout\);

-- Location: FF_X19_Y13_N27
\M00|Mem[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[9][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[9][4]~q\);

-- Location: FF_X19_Y13_N25
\M10|Mem[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[9][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[9][4]~q\);

-- Location: LCCOMB_X19_Y13_N26
\Mu0|Mux11~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~107_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[9][4]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[9][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[9][4]~q\,
	datad => \M10|Mem[9][4]~q\,
	combout => \Mu0|Mux11~107_combout\);

-- Location: FF_X19_Y12_N31
\M10|Mem[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[25][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[25][4]~q\);

-- Location: FF_X18_Y12_N15
\M00|Mem[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[25][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[25][4]~q\);

-- Location: LCCOMB_X19_Y12_N30
\Mu0|Mux11~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~108_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux11~107_combout\ & (\M10|Mem[25][4]~q\)) # (!\Mu0|Mux11~107_combout\ & ((\M00|Mem[25][4]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux11~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux11~107_combout\,
	datac => \M10|Mem[25][4]~q\,
	datad => \M00|Mem[25][4]~q\,
	combout => \Mu0|Mux11~108_combout\);

-- Location: LCCOMB_X23_Y16_N16
\Mu0|Mux11~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~111_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\Mu0|Mux11~108_combout\))) # (!\addr[3]~input_o\ & (\Mu0|Mux11~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~110_combout\,
	datab => \addr[2]~input_o\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux11~108_combout\,
	combout => \Mu0|Mux11~111_combout\);

-- Location: FF_X15_Y23_N31
\M00|Mem[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[5][4]~q\);

-- Location: FF_X16_Y23_N23
\M00|Mem[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[21][4]~q\);

-- Location: LCCOMB_X15_Y23_N30
\Mu0|Mux11~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~105_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[21][4]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[5][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[5][4]~q\,
	datad => \M00|Mem[21][4]~q\,
	combout => \Mu0|Mux11~105_combout\);

-- Location: FF_X15_Y22_N29
\M10|Mem[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[5][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[5][4]~q\);

-- Location: FF_X15_Y22_N31
\M10|Mem[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[21][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[21][4]~q\);

-- Location: LCCOMB_X15_Y22_N30
\Mu0|Mux11~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~106_combout\ = (\Mu0|Mux11~105_combout\ & (((\M10|Mem[21][4]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux11~105_combout\ & (\M10|Mem[5][4]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~105_combout\,
	datab => \M10|Mem[5][4]~q\,
	datac => \M10|Mem[21][4]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux11~106_combout\);

-- Location: FF_X23_Y16_N27
\M10|Mem[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[13][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[13][4]~q\);

-- Location: FF_X23_Y16_N21
\M10|Mem[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[29][4]~q\);

-- Location: FF_X24_Y17_N19
\M00|Mem[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[13][4]~q\);

-- Location: FF_X24_Y17_N1
\M00|Mem[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[29][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[29][4]~q\);

-- Location: LCCOMB_X24_Y17_N18
\Mu0|Mux11~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~112_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M00|Mem[29][4]~q\))) # (!\addr[4]~input_o\ & (\M00|Mem[13][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[13][4]~q\,
	datad => \M00|Mem[29][4]~q\,
	combout => \Mu0|Mux11~112_combout\);

-- Location: LCCOMB_X23_Y16_N20
\Mu0|Mux11~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~113_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux11~112_combout\ & ((\M10|Mem[29][4]~q\))) # (!\Mu0|Mux11~112_combout\ & (\M10|Mem[13][4]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux11~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[13][4]~q\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[29][4]~q\,
	datad => \Mu0|Mux11~112_combout\,
	combout => \Mu0|Mux11~113_combout\);

-- Location: LCCOMB_X23_Y16_N30
\Mu0|Mux11~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~114_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux11~111_combout\ & ((\Mu0|Mux11~113_combout\))) # (!\Mu0|Mux11~111_combout\ & (\Mu0|Mux11~106_combout\)))) # (!\addr[2]~input_o\ & (\Mu0|Mux11~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux11~111_combout\,
	datac => \Mu0|Mux11~106_combout\,
	datad => \Mu0|Mux11~113_combout\,
	combout => \Mu0|Mux11~114_combout\);

-- Location: LCCOMB_X17_Y19_N6
\M10|Mem[12][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[12][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M10|Mem[12][4]~feeder_combout\);

-- Location: FF_X17_Y19_N7
\M10|Mem[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[12][4]~feeder_combout\,
	ena => \M10|Mem[12][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[12][4]~q\);

-- Location: FF_X17_Y16_N21
\M10|Mem[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[28][4]~q\);

-- Location: FF_X17_Y12_N17
\M00|Mem[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[12][4]~q\);

-- Location: LCCOMB_X16_Y12_N8
\M00|Mem[28][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[28][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M00|Mem[28][4]~feeder_combout\);

-- Location: FF_X16_Y12_N9
\M00|Mem[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[28][4]~feeder_combout\,
	ena => \M00|Mem[28][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[28][4]~q\);

-- Location: LCCOMB_X17_Y12_N16
\Mu0|Mux11~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~122_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[28][4]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[12][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[12][4]~q\,
	datad => \M00|Mem[28][4]~q\,
	combout => \Mu0|Mux11~122_combout\);

-- Location: LCCOMB_X17_Y16_N20
\Mu0|Mux11~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~123_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux11~122_combout\ & ((\M10|Mem[28][4]~q\))) # (!\Mu0|Mux11~122_combout\ & (\M10|Mem[12][4]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux11~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[12][4]~q\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[28][4]~q\,
	datad => \Mu0|Mux11~122_combout\,
	combout => \Mu0|Mux11~123_combout\);

-- Location: FF_X22_Y13_N11
\M00|Mem[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[8][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[8][4]~q\);

-- Location: FF_X22_Y13_N25
\M10|Mem[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[8][4]~q\);

-- Location: LCCOMB_X22_Y13_N10
\Mu0|Mux11~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~115_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[8][4]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[8][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[8][4]~q\,
	datad => \M10|Mem[8][4]~q\,
	combout => \Mu0|Mux11~115_combout\);

-- Location: FF_X26_Y17_N11
\M10|Mem[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[24][4]~q\);

-- Location: FF_X26_Y17_N1
\M00|Mem[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[24][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[24][4]~q\);

-- Location: LCCOMB_X26_Y17_N10
\Mu0|Mux11~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~116_combout\ = (\Mu0|Mux11~115_combout\ & (((\M10|Mem[24][4]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux11~115_combout\ & (\addr[4]~input_o\ & ((\M00|Mem[24][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~115_combout\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[24][4]~q\,
	datad => \M00|Mem[24][4]~q\,
	combout => \Mu0|Mux11~116_combout\);

-- Location: FF_X15_Y18_N27
\M00|Mem[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[16][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[16][4]~q\);

-- Location: FF_X15_Y16_N11
\M10|Mem[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[16][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[16][4]~q\);

-- Location: FF_X14_Y20_N17
\M00|Mem[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[0][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[0][4]~q\);

-- Location: LCCOMB_X14_Y21_N8
\M10|Mem[0][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[0][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M10|Mem[0][4]~feeder_combout\);

-- Location: FF_X14_Y21_N9
\M10|Mem[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[0][4]~feeder_combout\,
	ena => \M10|Mem[0][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[0][4]~q\);

-- Location: LCCOMB_X14_Y20_N16
\Mu0|Mux11~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~119_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[0][4]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[0][4]~q\,
	datad => \M10|Mem[0][4]~q\,
	combout => \Mu0|Mux11~119_combout\);

-- Location: LCCOMB_X15_Y16_N10
\Mu0|Mux11~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~120_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux11~119_combout\ & ((\M10|Mem[16][4]~q\))) # (!\Mu0|Mux11~119_combout\ & (\M00|Mem[16][4]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux11~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Mem[16][4]~q\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[16][4]~q\,
	datad => \Mu0|Mux11~119_combout\,
	combout => \Mu0|Mux11~120_combout\);

-- Location: LCCOMB_X14_Y22_N2
\M00|Mem[20][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[20][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M00|Mem[20][4]~feeder_combout\);

-- Location: FF_X14_Y22_N3
\M00|Mem[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[20][4]~feeder_combout\,
	ena => \M00|Mem[20][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[20][4]~q\);

-- Location: FF_X14_Y23_N17
\M00|Mem[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M00|Mem[4][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[4][4]~q\);

-- Location: LCCOMB_X14_Y23_N16
\Mu0|Mux11~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~117_combout\ = (\addr[4]~input_o\ & ((\M00|Mem[20][4]~q\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((\M00|Mem[4][4]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Mem[20][4]~q\,
	datac => \M00|Mem[4][4]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux11~117_combout\);

-- Location: FF_X13_Y19_N9
\M10|Mem[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[4][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[4][4]~q\);

-- Location: FF_X14_Y19_N19
\M10|Mem[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M10|Mem[20][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[20][4]~q\);

-- Location: LCCOMB_X14_Y19_N18
\Mu0|Mux11~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~118_combout\ = (\Mu0|Mux11~117_combout\ & (((\M10|Mem[20][4]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux11~117_combout\ & (\M10|Mem[4][4]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~117_combout\,
	datab => \M10|Mem[4][4]~q\,
	datac => \M10|Mem[20][4]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux11~118_combout\);

-- Location: LCCOMB_X23_Y16_N0
\Mu0|Mux11~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~121_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux11~118_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux11~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~120_combout\,
	datab => \Mu0|Mux11~118_combout\,
	datac => \addr[3]~input_o\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux11~121_combout\);

-- Location: LCCOMB_X23_Y16_N2
\Mu0|Mux11~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~124_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux11~121_combout\ & (\Mu0|Mux11~123_combout\)) # (!\Mu0|Mux11~121_combout\ & ((\Mu0|Mux11~116_combout\))))) # (!\addr[3]~input_o\ & (((\Mu0|Mux11~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~123_combout\,
	datab => \Mu0|Mux11~116_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux11~121_combout\,
	combout => \Mu0|Mux11~124_combout\);

-- Location: LCCOMB_X23_Y16_N12
\Mu0|Mux11~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~125_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\Mu0|Mux11~114_combout\)) # (!\addr[0]~input_o\ & ((\Mu0|Mux11~124_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~114_combout\,
	datab => \addr[1]~input_o\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux11~124_combout\,
	combout => \Mu0|Mux11~125_combout\);

-- Location: LCCOMB_X23_Y16_N18
\Mu0|Mux11~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~136_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux11~125_combout\ & ((\Mu0|Mux11~135_combout\))) # (!\Mu0|Mux11~125_combout\ & (\Mu0|Mux11~104_combout\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux11~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~104_combout\,
	datab => \addr[1]~input_o\,
	datac => \Mu0|Mux11~135_combout\,
	datad => \Mu0|Mux11~125_combout\,
	combout => \Mu0|Mux11~136_combout\);

-- Location: LCCOMB_X23_Y16_N4
\Mu0|Mux11~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~137_combout\ = (\Mu0|Mux14~1_combout\ & ((\Mu0|Mux11~94_combout\) # ((\Mu0|Mux14~0_combout\)))) # (!\Mu0|Mux14~1_combout\ & (((\Mu0|Mux11~136_combout\ & !\Mu0|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~94_combout\,
	datab => \Mu0|Mux11~136_combout\,
	datac => \Mu0|Mux14~1_combout\,
	datad => \Mu0|Mux14~0_combout\,
	combout => \Mu0|Mux11~137_combout\);

-- Location: LCCOMB_X23_Y16_N14
\Mu0|Mux11~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~148_combout\ = (\Mu0|Mux11~137_combout\ & ((\Mu0|Mux11~147_combout\) # ((!\Mu0|Mux14~0_combout\)))) # (!\Mu0|Mux11~137_combout\ & (((\M20|Mux3~20_combout\ & \Mu0|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~147_combout\,
	datab => \M20|Mux3~20_combout\,
	datac => \Mu0|Mux11~137_combout\,
	datad => \Mu0|Mux14~0_combout\,
	combout => \Mu0|Mux11~148_combout\);

-- Location: FF_X28_Y18_N11
\M70|Mem[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[2][4]~q\);

-- Location: FF_X28_Y17_N17
\M70|Mem[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[3][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[3][4]~q\);

-- Location: FF_X28_Y18_N5
\M70|Mem[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[0][4]~q\);

-- Location: LCCOMB_X21_Y26_N26
\M70|Mem[1][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[1][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M70|Mem[1][4]~feeder_combout\);

-- Location: FF_X21_Y26_N27
\M70|Mem[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[1][4]~feeder_combout\,
	ena => \M70|Mem[1][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[1][4]~q\);

-- Location: LCCOMB_X28_Y18_N4
\Mu0|Mux11~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~22_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M70|Mem[1][4]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M70|Mem[0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[0][4]~q\,
	datad => \M70|Mem[1][4]~q\,
	combout => \Mu0|Mux11~22_combout\);

-- Location: LCCOMB_X28_Y17_N16
\Mu0|Mux11~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~23_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux11~22_combout\ & ((\M70|Mem[3][4]~q\))) # (!\Mu0|Mux11~22_combout\ & (\M70|Mem[2][4]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux11~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[2][4]~q\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[3][4]~q\,
	datad => \Mu0|Mux11~22_combout\,
	combout => \Mu0|Mux11~23_combout\);

-- Location: FF_X28_Y13_N11
\M60|Mem[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[0][4]~q\);

-- Location: FF_X28_Y13_N25
\M60|Mem[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[1][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[1][4]~q\);

-- Location: LCCOMB_X28_Y13_N10
\Mu0|Mux11~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~24_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M60|Mem[1][4]~q\))) # (!\addr[0]~input_o\ & (\M60|Mem[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[0][4]~q\,
	datad => \M60|Mem[1][4]~q\,
	combout => \Mu0|Mux11~24_combout\);

-- Location: FF_X28_Y19_N13
\M60|Mem[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[3][4]~q\);

-- Location: LCCOMB_X26_Y11_N24
\M60|Mem[2][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[2][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M60|Mem[2][4]~feeder_combout\);

-- Location: FF_X26_Y11_N25
\M60|Mem[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[2][4]~feeder_combout\,
	ena => \M60|Mem[2][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[2][4]~q\);

-- Location: LCCOMB_X28_Y19_N12
\Mu0|Mux11~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~25_combout\ = (\Mu0|Mux11~24_combout\ & (((\M60|Mem[3][4]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux11~24_combout\ & (\addr[1]~input_o\ & ((\M60|Mem[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~24_combout\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[3][4]~q\,
	datad => \M60|Mem[2][4]~q\,
	combout => \Mu0|Mux11~25_combout\);

-- Location: LCCOMB_X28_Y19_N30
\Mu0|Mux11~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~26_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux11~23_combout\) # ((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (((!\addr[4]~input_o\ & \Mu0|Mux11~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux11~23_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux11~25_combout\,
	combout => \Mu0|Mux11~26_combout\);

-- Location: FF_X30_Y11_N31
\M60|Mem[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[16][4]~q\);

-- Location: LCCOMB_X30_Y11_N12
\M60|Mem[17][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[17][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M60|Mem[17][4]~feeder_combout\);

-- Location: FF_X30_Y11_N13
\M60|Mem[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[17][4]~feeder_combout\,
	ena => \M60|Mem[17][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[17][4]~q\);

-- Location: LCCOMB_X30_Y11_N30
\Mu0|Mux11~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~20_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M60|Mem[17][4]~q\))) # (!\addr[0]~input_o\ & (\M60|Mem[16][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[16][4]~q\,
	datad => \M60|Mem[17][4]~q\,
	combout => \Mu0|Mux11~20_combout\);

-- Location: FF_X29_Y11_N15
\M60|Mem[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[19][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[19][4]~q\);

-- Location: LCCOMB_X29_Y11_N12
\M60|Mem[18][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[18][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M60|Mem[18][4]~feeder_combout\);

-- Location: FF_X29_Y11_N13
\M60|Mem[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[18][4]~feeder_combout\,
	ena => \M60|Mem[18][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[18][4]~q\);

-- Location: LCCOMB_X29_Y11_N14
\Mu0|Mux11~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~21_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux11~20_combout\ & (\M60|Mem[19][4]~q\)) # (!\Mu0|Mux11~20_combout\ & ((\M60|Mem[18][4]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux11~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux11~20_combout\,
	datac => \M60|Mem[19][4]~q\,
	datad => \M60|Mem[18][4]~q\,
	combout => \Mu0|Mux11~21_combout\);

-- Location: FF_X25_Y16_N5
\M70|Mem[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[17][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[17][4]~q\);

-- Location: FF_X24_Y16_N25
\M70|Mem[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[19][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[19][4]~q\);

-- Location: FF_X25_Y16_N7
\M70|Mem[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[16][4]~q\);

-- Location: LCCOMB_X23_Y12_N26
\M70|Mem[18][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[18][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M70|Mem[18][4]~feeder_combout\);

-- Location: FF_X23_Y12_N27
\M70|Mem[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[18][4]~feeder_combout\,
	ena => \M70|Mem[18][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[18][4]~q\);

-- Location: LCCOMB_X25_Y16_N6
\Mu0|Mux11~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~27_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M70|Mem[18][4]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M70|Mem[16][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[16][4]~q\,
	datad => \M70|Mem[18][4]~q\,
	combout => \Mu0|Mux11~27_combout\);

-- Location: LCCOMB_X24_Y16_N24
\Mu0|Mux11~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~28_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux11~27_combout\ & ((\M70|Mem[19][4]~q\))) # (!\Mu0|Mux11~27_combout\ & (\M70|Mem[17][4]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux11~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[17][4]~q\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[19][4]~q\,
	datad => \Mu0|Mux11~27_combout\,
	combout => \Mu0|Mux11~28_combout\);

-- Location: LCCOMB_X28_Y19_N8
\Mu0|Mux11~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~29_combout\ = (\Mu0|Mux11~26_combout\ & (((\Mu0|Mux11~28_combout\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux11~26_combout\ & (\addr[4]~input_o\ & (\Mu0|Mux11~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~26_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux11~21_combout\,
	datad => \Mu0|Mux11~28_combout\,
	combout => \Mu0|Mux11~29_combout\);

-- Location: LCCOMB_X27_Y27_N8
\M70|Mem[22][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[22][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M70|Mem[22][4]~feeder_combout\);

-- Location: FF_X27_Y27_N9
\M70|Mem[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[22][4]~feeder_combout\,
	ena => \M70|Mem[22][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[22][4]~q\);

-- Location: FF_X27_Y27_N11
\M70|Mem[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[20][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[20][4]~q\);

-- Location: LCCOMB_X27_Y27_N10
\Mu0|Mux11~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~17_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M70|Mem[22][4]~q\)) # (!\addr[1]~input_o\ & ((\M70|Mem[20][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M70|Mem[22][4]~q\,
	datac => \M70|Mem[20][4]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux11~17_combout\);

-- Location: FF_X24_Y27_N15
\M70|Mem[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[23][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[23][4]~q\);

-- Location: FF_X24_Y27_N13
\M70|Mem[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[21][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[21][4]~q\);

-- Location: LCCOMB_X24_Y27_N14
\Mu0|Mux11~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~18_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux11~17_combout\ & (\M70|Mem[23][4]~q\)) # (!\Mu0|Mux11~17_combout\ & ((\M70|Mem[21][4]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux11~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux11~17_combout\,
	datac => \M70|Mem[23][4]~q\,
	datad => \M70|Mem[21][4]~q\,
	combout => \Mu0|Mux11~18_combout\);

-- Location: LCCOMB_X22_Y24_N12
\M60|Mem[21][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[21][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M60|Mem[21][4]~feeder_combout\);

-- Location: FF_X22_Y24_N13
\M60|Mem[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[21][4]~feeder_combout\,
	ena => \M60|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[21][4]~q\);

-- Location: FF_X23_Y24_N19
\M60|Mem[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[23][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[23][4]~q\);

-- Location: FF_X23_Y24_N17
\M60|Mem[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[22][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[22][4]~q\);

-- Location: FF_X22_Y24_N23
\M60|Mem[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[20][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[20][4]~q\);

-- Location: LCCOMB_X22_Y24_N22
\Mu0|Mux11~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~10_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M60|Mem[22][4]~q\)) # (!\addr[1]~input_o\ & ((\M60|Mem[20][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M60|Mem[22][4]~q\,
	datac => \M60|Mem[20][4]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux11~10_combout\);

-- Location: LCCOMB_X23_Y24_N18
\Mu0|Mux11~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~11_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux11~10_combout\ & ((\M60|Mem[23][4]~q\))) # (!\Mu0|Mux11~10_combout\ & (\M60|Mem[21][4]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[21][4]~q\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[23][4]~q\,
	datad => \Mu0|Mux11~10_combout\,
	combout => \Mu0|Mux11~11_combout\);

-- Location: LCCOMB_X21_Y26_N8
\M70|Mem[5][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[5][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M70|Mem[5][4]~feeder_combout\);

-- Location: FF_X21_Y26_N9
\M70|Mem[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[5][4]~feeder_combout\,
	ena => \M70|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[5][4]~q\);

-- Location: FF_X16_Y25_N1
\M70|Mem[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[4][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[4][4]~q\);

-- Location: LCCOMB_X16_Y25_N0
\Mu0|Mux11~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~12_combout\ = (\addr[0]~input_o\ & ((\M70|Mem[5][4]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M70|Mem[4][4]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M70|Mem[5][4]~q\,
	datac => \M70|Mem[4][4]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux11~12_combout\);

-- Location: FF_X17_Y25_N19
\M70|Mem[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[7][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[7][4]~q\);

-- Location: FF_X16_Y25_N15
\M70|Mem[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[6][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[6][4]~q\);

-- Location: LCCOMB_X17_Y25_N18
\Mu0|Mux11~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~13_combout\ = (\Mu0|Mux11~12_combout\ & (((\M70|Mem[7][4]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux11~12_combout\ & (\addr[1]~input_o\ & ((\M70|Mem[6][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~12_combout\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[7][4]~q\,
	datad => \M70|Mem[6][4]~q\,
	combout => \Mu0|Mux11~13_combout\);

-- Location: FF_X32_Y18_N13
\M60|Mem[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[6][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[6][4]~q\);

-- Location: FF_X32_Y18_N7
\M60|Mem[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[7][4]~q\);

-- Location: FF_X32_Y16_N23
\M60|Mem[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[5][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[5][4]~q\);

-- Location: FF_X32_Y16_N1
\M60|Mem[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[4][4]~q\);

-- Location: LCCOMB_X32_Y16_N0
\Mu0|Mux11~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~14_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M60|Mem[5][4]~q\)) # (!\addr[0]~input_o\ & ((\M60|Mem[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[5][4]~q\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[4][4]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux11~14_combout\);

-- Location: LCCOMB_X32_Y18_N6
\Mu0|Mux11~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~15_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux11~14_combout\ & ((\M60|Mem[7][4]~q\))) # (!\Mu0|Mux11~14_combout\ & (\M60|Mem[6][4]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[6][4]~q\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[7][4]~q\,
	datad => \Mu0|Mux11~14_combout\,
	combout => \Mu0|Mux11~15_combout\);

-- Location: LCCOMB_X28_Y19_N24
\Mu0|Mux11~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~16_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\Mu0|Mux11~13_combout\)) # (!\addr[5]~input_o\ & ((\Mu0|Mux11~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~13_combout\,
	datab => \addr[4]~input_o\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux11~15_combout\,
	combout => \Mu0|Mux11~16_combout\);

-- Location: LCCOMB_X28_Y19_N2
\Mu0|Mux11~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~19_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux11~16_combout\ & (\Mu0|Mux11~18_combout\)) # (!\Mu0|Mux11~16_combout\ & ((\Mu0|Mux11~11_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~18_combout\,
	datab => \Mu0|Mux11~11_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux11~16_combout\,
	combout => \Mu0|Mux11~19_combout\);

-- Location: LCCOMB_X28_Y19_N10
\Mu0|Mux11~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~30_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\Mu0|Mux11~19_combout\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\Mu0|Mux11~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \Mu0|Mux11~29_combout\,
	datad => \Mu0|Mux11~19_combout\,
	combout => \Mu0|Mux11~30_combout\);

-- Location: LCCOMB_X26_Y22_N14
\M60|Mem[31][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[31][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M60|Mem[31][4]~feeder_combout\);

-- Location: FF_X26_Y22_N15
\M60|Mem[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[31][4]~feeder_combout\,
	ena => \M60|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[31][4]~q\);

-- Location: FF_X22_Y22_N9
\M60|Mem[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[30][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[30][4]~q\);

-- Location: LCCOMB_X22_Y22_N8
\Mu0|Mux11~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~38_combout\ = (\addr[5]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & (\M60|Mem[31][4]~q\)) # (!\addr[0]~input_o\ & ((\M60|Mem[30][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M60|Mem[31][4]~q\,
	datac => \M60|Mem[30][4]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux11~38_combout\);

-- Location: LCCOMB_X19_Y21_N0
\M70|Mem[30][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[30][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M70|Mem[30][4]~feeder_combout\);

-- Location: FF_X19_Y21_N1
\M70|Mem[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[30][4]~feeder_combout\,
	ena => \M70|Mem[30][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[30][4]~q\);

-- Location: FF_X22_Y19_N13
\M70|Mem[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[31][4]~q\);

-- Location: LCCOMB_X22_Y19_N12
\Mu0|Mux11~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~39_combout\ = (\Mu0|Mux11~38_combout\ & (((\M70|Mem[31][4]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux11~38_combout\ & (\M70|Mem[30][4]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~38_combout\,
	datab => \M70|Mem[30][4]~q\,
	datac => \M70|Mem[31][4]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux11~39_combout\);

-- Location: FF_X22_Y23_N19
\M60|Mem[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[12][4]~q\);

-- Location: FF_X21_Y23_N17
\M60|Mem[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[13][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[13][4]~q\);

-- Location: LCCOMB_X22_Y23_N18
\Mu0|Mux11~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~35_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M60|Mem[13][4]~q\))) # (!\addr[0]~input_o\ & (\M60|Mem[12][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[12][4]~q\,
	datad => \M60|Mem[13][4]~q\,
	combout => \Mu0|Mux11~35_combout\);

-- Location: FF_X23_Y21_N15
\M70|Mem[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[12][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[12][4]~q\);

-- Location: FF_X21_Y19_N11
\M70|Mem[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[13][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[13][4]~q\);

-- Location: LCCOMB_X21_Y19_N10
\Mu0|Mux11~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~36_combout\ = (\Mu0|Mux11~35_combout\ & (((\M70|Mem[13][4]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux11~35_combout\ & (\M70|Mem[12][4]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~35_combout\,
	datab => \M70|Mem[12][4]~q\,
	datac => \M70|Mem[13][4]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux11~36_combout\);

-- Location: FF_X22_Y23_N17
\M60|Mem[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[14][4]~q\);

-- Location: FF_X21_Y23_N15
\M60|Mem[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[15][4]~q\);

-- Location: LCCOMB_X22_Y23_N16
\Mu0|Mux11~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~33_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M60|Mem[15][4]~q\))) # (!\addr[0]~input_o\ & (\M60|Mem[14][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[14][4]~q\,
	datad => \M60|Mem[15][4]~q\,
	combout => \Mu0|Mux11~33_combout\);

-- Location: LCCOMB_X22_Y21_N14
\M70|Mem[14][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[14][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M70|Mem[14][4]~feeder_combout\);

-- Location: FF_X22_Y21_N15
\M70|Mem[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[14][4]~feeder_combout\,
	ena => \M70|Mem[14][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[14][4]~q\);

-- Location: FF_X22_Y19_N17
\M70|Mem[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[15][4]~q\);

-- Location: LCCOMB_X22_Y19_N16
\Mu0|Mux11~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~34_combout\ = (\Mu0|Mux11~33_combout\ & (((\M70|Mem[15][4]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux11~33_combout\ & (\M70|Mem[14][4]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~33_combout\,
	datab => \M70|Mem[14][4]~q\,
	datac => \M70|Mem[15][4]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux11~34_combout\);

-- Location: LCCOMB_X22_Y19_N26
\Mu0|Mux11~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~37_combout\ = (\addr[4]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[1]~input_o\ & ((\Mu0|Mux11~34_combout\))) # (!\addr[1]~input_o\ & (\Mu0|Mux11~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~36_combout\,
	datab => \addr[4]~input_o\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux11~34_combout\,
	combout => \Mu0|Mux11~37_combout\);

-- Location: FF_X25_Y24_N21
\M60|Mem[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[28][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[28][4]~q\);

-- Location: LCCOMB_X26_Y22_N20
\M60|Mem[29][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[29][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M60|Mem[29][4]~feeder_combout\);

-- Location: FF_X26_Y22_N21
\M60|Mem[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[29][4]~feeder_combout\,
	ena => \M60|Mem[29][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[29][4]~q\);

-- Location: LCCOMB_X25_Y24_N20
\Mu0|Mux11~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~31_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M60|Mem[29][4]~q\))) # (!\addr[0]~input_o\ & (\M60|Mem[28][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[28][4]~q\,
	datad => \M60|Mem[29][4]~q\,
	combout => \Mu0|Mux11~31_combout\);

-- Location: FF_X25_Y21_N11
\M70|Mem[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[29][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[29][4]~q\);

-- Location: FF_X17_Y20_N1
\M70|Mem[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[28][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[28][4]~q\);

-- Location: LCCOMB_X25_Y21_N10
\Mu0|Mux11~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~32_combout\ = (\Mu0|Mux11~31_combout\ & (((\M70|Mem[29][4]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux11~31_combout\ & (\addr[5]~input_o\ & ((\M70|Mem[28][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~31_combout\,
	datab => \addr[5]~input_o\,
	datac => \M70|Mem[29][4]~q\,
	datad => \M70|Mem[28][4]~q\,
	combout => \Mu0|Mux11~32_combout\);

-- Location: LCCOMB_X22_Y19_N22
\Mu0|Mux11~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~40_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux11~37_combout\ & (\Mu0|Mux11~39_combout\)) # (!\Mu0|Mux11~37_combout\ & ((\Mu0|Mux11~32_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux11~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~39_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux11~37_combout\,
	datad => \Mu0|Mux11~32_combout\,
	combout => \Mu0|Mux11~40_combout\);

-- Location: FF_X31_Y20_N13
\M70|Mem[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[9][4]~q\);

-- Location: LCCOMB_X29_Y20_N26
\M70|Mem[11][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[11][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M70|Mem[11][4]~feeder_combout\);

-- Location: FF_X29_Y20_N27
\M70|Mem[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[11][4]~feeder_combout\,
	ena => \M70|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[11][4]~q\);

-- Location: LCCOMB_X31_Y20_N12
\Mu0|Mux11~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~7_combout\ = (\addr[4]~input_o\ & (\addr[1]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[1]~input_o\ & ((\M70|Mem[11][4]~q\))) # (!\addr[1]~input_o\ & (\M70|Mem[9][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[9][4]~q\,
	datad => \M70|Mem[11][4]~q\,
	combout => \Mu0|Mux11~7_combout\);

-- Location: FF_X24_Y23_N21
\M70|Mem[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[27][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[27][4]~q\);

-- Location: FF_X24_Y23_N3
\M70|Mem[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[25][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[25][4]~q\);

-- Location: LCCOMB_X24_Y23_N20
\Mu0|Mux11~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~8_combout\ = (\Mu0|Mux11~7_combout\ & (((\M70|Mem[27][4]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux11~7_combout\ & (\addr[4]~input_o\ & ((\M70|Mem[25][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~7_combout\,
	datab => \addr[4]~input_o\,
	datac => \M70|Mem[27][4]~q\,
	datad => \M70|Mem[25][4]~q\,
	combout => \Mu0|Mux11~8_combout\);

-- Location: FF_X25_Y23_N17
\M60|Mem[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[25][4]~q\);

-- Location: FF_X26_Y20_N5
\M60|Mem[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[27][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[27][4]~q\);

-- Location: FF_X26_Y20_N11
\M60|Mem[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[9][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[9][4]~q\);

-- Location: LCCOMB_X29_Y19_N22
\M60|Mem[11][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[11][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M60|Mem[11][4]~feeder_combout\);

-- Location: FF_X29_Y19_N23
\M60|Mem[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[11][4]~feeder_combout\,
	ena => \M60|Mem[11][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[11][4]~q\);

-- Location: LCCOMB_X26_Y20_N10
\Mu0|Mux11~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~2_combout\ = (\addr[4]~input_o\ & (\addr[1]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[1]~input_o\ & ((\M60|Mem[11][4]~q\))) # (!\addr[1]~input_o\ & (\M60|Mem[9][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[9][4]~q\,
	datad => \M60|Mem[11][4]~q\,
	combout => \Mu0|Mux11~2_combout\);

-- Location: LCCOMB_X26_Y20_N4
\Mu0|Mux11~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~3_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux11~2_combout\ & ((\M60|Mem[27][4]~q\))) # (!\Mu0|Mux11~2_combout\ & (\M60|Mem[25][4]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[25][4]~q\,
	datab => \addr[4]~input_o\,
	datac => \M60|Mem[27][4]~q\,
	datad => \Mu0|Mux11~2_combout\,
	combout => \Mu0|Mux11~3_combout\);

-- Location: LCCOMB_X29_Y19_N16
\M60|Mem[10][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[10][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M60|Mem[10][4]~feeder_combout\);

-- Location: FF_X29_Y19_N17
\M60|Mem[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[10][4]~feeder_combout\,
	ena => \M60|Mem[10][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[10][4]~q\);

-- Location: FF_X30_Y19_N9
\M60|Mem[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[8][4]~q\);

-- Location: LCCOMB_X30_Y19_N8
\Mu0|Mux11~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~4_combout\ = (\addr[4]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[1]~input_o\ & (\M60|Mem[10][4]~q\)) # (!\addr[1]~input_o\ & ((\M60|Mem[8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[10][4]~q\,
	datab => \addr[4]~input_o\,
	datac => \M60|Mem[8][4]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux11~4_combout\);

-- Location: FF_X25_Y19_N21
\M60|Mem[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[26][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[26][4]~q\);

-- Location: FF_X25_Y20_N27
\M60|Mem[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M60|Mem[24][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[24][4]~q\);

-- Location: LCCOMB_X25_Y19_N20
\Mu0|Mux11~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~5_combout\ = (\Mu0|Mux11~4_combout\ & (((\M60|Mem[26][4]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux11~4_combout\ & (\addr[4]~input_o\ & ((\M60|Mem[24][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~4_combout\,
	datab => \addr[4]~input_o\,
	datac => \M60|Mem[26][4]~q\,
	datad => \M60|Mem[24][4]~q\,
	combout => \Mu0|Mux11~5_combout\);

-- Location: LCCOMB_X25_Y19_N22
\Mu0|Mux11~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~6_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & (\Mu0|Mux11~3_combout\)) # (!\addr[0]~input_o\ & ((\Mu0|Mux11~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux11~3_combout\,
	datad => \Mu0|Mux11~5_combout\,
	combout => \Mu0|Mux11~6_combout\);

-- Location: LCCOMB_X29_Y20_N8
\M70|Mem[10][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[10][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M70|Mem[10][4]~feeder_combout\);

-- Location: FF_X29_Y20_N9
\M70|Mem[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[10][4]~feeder_combout\,
	ena => \M70|Mem[10][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[10][4]~q\);

-- Location: FF_X30_Y20_N11
\M70|Mem[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[8][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[8][4]~q\);

-- Location: LCCOMB_X30_Y20_N10
\Mu0|Mux11~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~0_combout\ = (\addr[4]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[1]~input_o\ & (\M70|Mem[10][4]~q\)) # (!\addr[1]~input_o\ & ((\M70|Mem[8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[10][4]~q\,
	datab => \addr[4]~input_o\,
	datac => \M70|Mem[8][4]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux11~0_combout\);

-- Location: FF_X24_Y19_N13
\M70|Mem[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[26][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[26][4]~q\);

-- Location: FF_X25_Y20_N17
\M70|Mem[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M70|Mem[24][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[24][4]~q\);

-- Location: LCCOMB_X24_Y19_N12
\Mu0|Mux11~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~1_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux11~0_combout\ & (\M70|Mem[26][4]~q\)) # (!\Mu0|Mux11~0_combout\ & ((\M70|Mem[24][4]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux11~0_combout\,
	datac => \M70|Mem[26][4]~q\,
	datad => \M70|Mem[24][4]~q\,
	combout => \Mu0|Mux11~1_combout\);

-- Location: LCCOMB_X25_Y19_N8
\Mu0|Mux11~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~9_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux11~6_combout\ & (\Mu0|Mux11~8_combout\)) # (!\Mu0|Mux11~6_combout\ & ((\Mu0|Mux11~1_combout\))))) # (!\addr[5]~input_o\ & (((\Mu0|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux11~8_combout\,
	datac => \Mu0|Mux11~6_combout\,
	datad => \Mu0|Mux11~1_combout\,
	combout => \Mu0|Mux11~9_combout\);

-- Location: LCCOMB_X22_Y19_N8
\Mu0|Mux11~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~41_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux11~30_combout\ & (\Mu0|Mux11~40_combout\)) # (!\Mu0|Mux11~30_combout\ & ((\Mu0|Mux11~9_combout\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux11~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux11~30_combout\,
	datac => \Mu0|Mux11~40_combout\,
	datad => \Mu0|Mux11~9_combout\,
	combout => \Mu0|Mux11~41_combout\);

-- Location: FF_X27_Y25_N27
\M40|Mem[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[7][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[7][4]~q\);

-- Location: FF_X28_Y25_N7
\M50|Mem[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[7][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[7][4]~q\);

-- Location: LCCOMB_X27_Y25_N26
\Mu0|Mux11~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~73_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M50|Mem[7][4]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M40|Mem[7][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M40|Mem[7][4]~q\,
	datad => \M50|Mem[7][4]~q\,
	combout => \Mu0|Mux11~73_combout\);

-- Location: FF_X28_Y25_N17
\M50|Mem[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[23][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[23][4]~q\);

-- Location: FF_X27_Y25_N9
\M40|Mem[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[23][4]~q\);

-- Location: LCCOMB_X28_Y25_N16
\Mu0|Mux11~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~74_combout\ = (\Mu0|Mux11~73_combout\ & (((\M50|Mem[23][4]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux11~73_combout\ & (\addr[4]~input_o\ & ((\M40|Mem[23][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~73_combout\,
	datab => \addr[4]~input_o\,
	datac => \M50|Mem[23][4]~q\,
	datad => \M40|Mem[23][4]~q\,
	combout => \Mu0|Mux11~74_combout\);

-- Location: LCCOMB_X32_Y23_N20
\M40|Mem[19][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[19][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M40|Mem[19][4]~feeder_combout\);

-- Location: FF_X32_Y23_N21
\M40|Mem[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[19][4]~feeder_combout\,
	ena => \M40|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[19][4]~q\);

-- Location: FF_X31_Y23_N31
\M50|Mem[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[19][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[19][4]~q\);

-- Location: FF_X32_Y23_N7
\M40|Mem[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[3][4]~q\);

-- Location: FF_X32_Y20_N9
\M50|Mem[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[3][4]~q\);

-- Location: LCCOMB_X32_Y23_N6
\Mu0|Mux11~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~77_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M50|Mem[3][4]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M40|Mem[3][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M40|Mem[3][4]~q\,
	datad => \M50|Mem[3][4]~q\,
	combout => \Mu0|Mux11~77_combout\);

-- Location: LCCOMB_X31_Y23_N30
\Mu0|Mux11~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~78_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux11~77_combout\ & ((\M50|Mem[19][4]~q\))) # (!\Mu0|Mux11~77_combout\ & (\M40|Mem[19][4]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux11~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M40|Mem[19][4]~q\,
	datab => \addr[4]~input_o\,
	datac => \M50|Mem[19][4]~q\,
	datad => \Mu0|Mux11~77_combout\,
	combout => \Mu0|Mux11~78_combout\);

-- Location: FF_X30_Y28_N9
\M40|Mem[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[27][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[27][4]~q\);

-- Location: FF_X31_Y28_N11
\M50|Mem[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[27][4]~q\);

-- Location: FF_X30_Y28_N19
\M40|Mem[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[11][4]~q\);

-- Location: FF_X31_Y28_N17
\M50|Mem[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[11][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[11][4]~q\);

-- Location: LCCOMB_X30_Y28_N18
\Mu0|Mux11~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~75_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M50|Mem[11][4]~q\))) # (!\addr[5]~input_o\ & (\M40|Mem[11][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M40|Mem[11][4]~q\,
	datad => \M50|Mem[11][4]~q\,
	combout => \Mu0|Mux11~75_combout\);

-- Location: LCCOMB_X31_Y28_N10
\Mu0|Mux11~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~76_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux11~75_combout\ & ((\M50|Mem[27][4]~q\))) # (!\Mu0|Mux11~75_combout\ & (\M40|Mem[27][4]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux11~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M40|Mem[27][4]~q\,
	datab => \addr[4]~input_o\,
	datac => \M50|Mem[27][4]~q\,
	datad => \Mu0|Mux11~75_combout\,
	combout => \Mu0|Mux11~76_combout\);

-- Location: LCCOMB_X31_Y23_N8
\Mu0|Mux11~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~79_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\) # (\Mu0|Mux11~76_combout\)))) # (!\addr[3]~input_o\ & (\Mu0|Mux11~78_combout\ & (!\addr[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~78_combout\,
	datab => \addr[3]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux11~76_combout\,
	combout => \Mu0|Mux11~79_combout\);

-- Location: FF_X28_Y27_N5
\M40|Mem[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[15][4]~q\);

-- Location: FF_X28_Y27_N3
\M50|Mem[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[15][4]~q\);

-- Location: LCCOMB_X28_Y27_N4
\Mu0|Mux11~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~80_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M50|Mem[15][4]~q\))) # (!\addr[5]~input_o\ & (\M40|Mem[15][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M40|Mem[15][4]~q\,
	datad => \M50|Mem[15][4]~q\,
	combout => \Mu0|Mux11~80_combout\);

-- Location: FF_X28_Y26_N1
\M40|Mem[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[31][4]~q\);

-- Location: FF_X28_Y26_N19
\M50|Mem[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[31][4]~q\);

-- Location: LCCOMB_X28_Y26_N18
\Mu0|Mux11~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~81_combout\ = (\Mu0|Mux11~80_combout\ & (((\M50|Mem[31][4]~q\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux11~80_combout\ & (\M40|Mem[31][4]~q\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~80_combout\,
	datab => \M40|Mem[31][4]~q\,
	datac => \M50|Mem[31][4]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux11~81_combout\);

-- Location: LCCOMB_X31_Y23_N10
\Mu0|Mux11~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~82_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux11~79_combout\ & ((\Mu0|Mux11~81_combout\))) # (!\Mu0|Mux11~79_combout\ & (\Mu0|Mux11~74_combout\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux11~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux11~74_combout\,
	datac => \Mu0|Mux11~79_combout\,
	datad => \Mu0|Mux11~81_combout\,
	combout => \Mu0|Mux11~82_combout\);

-- Location: FF_X23_Y20_N9
\M40|Mem[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[21][4]~q\);

-- Location: FF_X23_Y20_N11
\M40|Mem[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[17][4]~q\);

-- Location: LCCOMB_X23_Y20_N10
\Mu0|Mux11~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~42_combout\ = (\addr[2]~input_o\ & ((\M40|Mem[21][4]~q\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\M40|Mem[17][4]~q\ & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M40|Mem[21][4]~q\,
	datac => \M40|Mem[17][4]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux11~42_combout\);

-- Location: FF_X24_Y24_N5
\M40|Mem[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[25][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[25][4]~q\);

-- Location: FF_X24_Y24_N15
\M40|Mem[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[29][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[29][4]~q\);

-- Location: LCCOMB_X24_Y24_N14
\Mu0|Mux11~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~43_combout\ = (\Mu0|Mux11~42_combout\ & (((\M40|Mem[29][4]~q\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux11~42_combout\ & (\M40|Mem[25][4]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~42_combout\,
	datab => \M40|Mem[25][4]~q\,
	datac => \M40|Mem[29][4]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux11~43_combout\);

-- Location: FF_X24_Y28_N9
\M50|Mem[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[25][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[25][4]~q\);

-- Location: FF_X25_Y28_N19
\M50|Mem[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[29][4]~q\);

-- Location: FF_X24_Y28_N19
\M50|Mem[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[17][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[17][4]~q\);

-- Location: FF_X25_Y28_N25
\M50|Mem[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[21][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[21][4]~q\);

-- Location: LCCOMB_X24_Y28_N18
\Mu0|Mux11~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~49_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M50|Mem[21][4]~q\))) # (!\addr[2]~input_o\ & (\M50|Mem[17][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[17][4]~q\,
	datad => \M50|Mem[21][4]~q\,
	combout => \Mu0|Mux11~49_combout\);

-- Location: LCCOMB_X25_Y28_N18
\Mu0|Mux11~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~50_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux11~49_combout\ & ((\M50|Mem[29][4]~q\))) # (!\Mu0|Mux11~49_combout\ & (\M50|Mem[25][4]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux11~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[25][4]~q\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[29][4]~q\,
	datad => \Mu0|Mux11~49_combout\,
	combout => \Mu0|Mux11~50_combout\);

-- Location: FF_X35_Y20_N19
\M50|Mem[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[1][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[1][4]~q\);

-- Location: LCCOMB_X35_Y20_N0
\M50|Mem[9][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[9][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M50|Mem[9][4]~feeder_combout\);

-- Location: FF_X35_Y20_N1
\M50|Mem[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[9][4]~feeder_combout\,
	ena => \M50|Mem[9][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[9][4]~q\);

-- Location: LCCOMB_X35_Y20_N18
\Mu0|Mux11~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~44_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M50|Mem[9][4]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M50|Mem[1][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[1][4]~q\,
	datad => \M50|Mem[9][4]~q\,
	combout => \Mu0|Mux11~44_combout\);

-- Location: FF_X34_Y20_N27
\M50|Mem[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[13][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[13][4]~q\);

-- Location: FF_X34_Y20_N1
\M50|Mem[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[5][4]~q\);

-- Location: LCCOMB_X34_Y20_N26
\Mu0|Mux11~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~45_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux11~44_combout\ & (\M50|Mem[13][4]~q\)) # (!\Mu0|Mux11~44_combout\ & ((\M50|Mem[5][4]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux11~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux11~44_combout\,
	datac => \M50|Mem[13][4]~q\,
	datad => \M50|Mem[5][4]~q\,
	combout => \Mu0|Mux11~45_combout\);

-- Location: FF_X26_Y28_N11
\M40|Mem[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[1][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[1][4]~q\);

-- Location: FF_X26_Y28_N1
\M40|Mem[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[9][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[9][4]~q\);

-- Location: LCCOMB_X26_Y28_N10
\Mu0|Mux11~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~46_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M40|Mem[9][4]~q\))) # (!\addr[3]~input_o\ & (\M40|Mem[1][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[1][4]~q\,
	datad => \M40|Mem[9][4]~q\,
	combout => \Mu0|Mux11~46_combout\);

-- Location: FF_X26_Y29_N25
\M40|Mem[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[13][4]~q\);

-- Location: LCCOMB_X27_Y29_N24
\M40|Mem[5][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[5][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M40|Mem[5][4]~feeder_combout\);

-- Location: FF_X27_Y29_N25
\M40|Mem[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[5][4]~feeder_combout\,
	ena => \M40|Mem[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[5][4]~q\);

-- Location: LCCOMB_X26_Y29_N24
\Mu0|Mux11~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~47_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux11~46_combout\ & (\M40|Mem[13][4]~q\)) # (!\Mu0|Mux11~46_combout\ & ((\M40|Mem[5][4]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux11~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux11~46_combout\,
	datac => \M40|Mem[13][4]~q\,
	datad => \M40|Mem[5][4]~q\,
	combout => \Mu0|Mux11~47_combout\);

-- Location: LCCOMB_X31_Y23_N16
\Mu0|Mux11~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~48_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\Mu0|Mux11~45_combout\)) # (!\addr[5]~input_o\ & ((\Mu0|Mux11~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux11~45_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux11~47_combout\,
	combout => \Mu0|Mux11~48_combout\);

-- Location: LCCOMB_X31_Y23_N26
\Mu0|Mux11~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~51_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux11~48_combout\ & ((\Mu0|Mux11~50_combout\))) # (!\Mu0|Mux11~48_combout\ & (\Mu0|Mux11~43_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux11~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux11~43_combout\,
	datac => \Mu0|Mux11~50_combout\,
	datad => \Mu0|Mux11~48_combout\,
	combout => \Mu0|Mux11~51_combout\);

-- Location: FF_X25_Y26_N25
\M50|Mem[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[24][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[24][4]~q\);

-- Location: FF_X29_Y24_N25
\M50|Mem[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[28][4]~q\);

-- Location: LCCOMB_X26_Y26_N24
\M50|Mem[20][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[20][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M50|Mem[20][4]~feeder_combout\);

-- Location: FF_X26_Y26_N25
\M50|Mem[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[20][4]~feeder_combout\,
	ena => \M50|Mem[20][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[20][4]~q\);

-- Location: FF_X25_Y26_N27
\M50|Mem[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[16][4]~q\);

-- Location: LCCOMB_X25_Y26_N26
\Mu0|Mux11~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~69_combout\ = (\addr[2]~input_o\ & ((\M50|Mem[20][4]~q\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\M50|Mem[16][4]~q\ & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M50|Mem[20][4]~q\,
	datac => \M50|Mem[16][4]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux11~69_combout\);

-- Location: LCCOMB_X29_Y24_N24
\Mu0|Mux11~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~70_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux11~69_combout\ & ((\M50|Mem[28][4]~q\))) # (!\Mu0|Mux11~69_combout\ & (\M50|Mem[24][4]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux11~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M50|Mem[24][4]~q\,
	datac => \M50|Mem[28][4]~q\,
	datad => \Mu0|Mux11~69_combout\,
	combout => \Mu0|Mux11~70_combout\);

-- Location: FF_X21_Y25_N27
\M40|Mem[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[16][4]~q\);

-- Location: FF_X21_Y25_N1
\M40|Mem[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[20][4]~q\);

-- Location: LCCOMB_X21_Y25_N26
\Mu0|Mux11~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~62_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M40|Mem[20][4]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M40|Mem[16][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[16][4]~q\,
	datad => \M40|Mem[20][4]~q\,
	combout => \Mu0|Mux11~62_combout\);

-- Location: FF_X22_Y25_N19
\M40|Mem[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[28][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[28][4]~q\);

-- Location: FF_X22_Y25_N17
\M40|Mem[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[24][4]~q\);

-- Location: LCCOMB_X22_Y25_N18
\Mu0|Mux11~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~63_combout\ = (\Mu0|Mux11~62_combout\ & (((\M40|Mem[28][4]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux11~62_combout\ & (\addr[3]~input_o\ & ((\M40|Mem[24][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~62_combout\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[28][4]~q\,
	datad => \M40|Mem[24][4]~q\,
	combout => \Mu0|Mux11~63_combout\);

-- Location: FF_X31_Y22_N9
\M50|Mem[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[4][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[4][4]~q\);

-- Location: FF_X31_Y22_N11
\M50|Mem[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[12][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[12][4]~q\);

-- Location: FF_X31_Y24_N19
\M50|Mem[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[0][4]~q\);

-- Location: FF_X31_Y24_N1
\M50|Mem[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[8][4]~q\);

-- Location: LCCOMB_X31_Y24_N18
\Mu0|Mux11~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~64_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M50|Mem[8][4]~q\))) # (!\addr[3]~input_o\ & (\M50|Mem[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[0][4]~q\,
	datad => \M50|Mem[8][4]~q\,
	combout => \Mu0|Mux11~64_combout\);

-- Location: LCCOMB_X31_Y22_N10
\Mu0|Mux11~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~65_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux11~64_combout\ & ((\M50|Mem[12][4]~q\))) # (!\Mu0|Mux11~64_combout\ & (\M50|Mem[4][4]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux11~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M50|Mem[4][4]~q\,
	datac => \M50|Mem[12][4]~q\,
	datad => \Mu0|Mux11~64_combout\,
	combout => \Mu0|Mux11~65_combout\);

-- Location: FF_X28_Y22_N25
\M40|Mem[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[4][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[4][4]~q\);

-- Location: FF_X29_Y22_N3
\M40|Mem[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[12][4]~q\);

-- Location: FF_X28_Y22_N11
\M40|Mem[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[0][4]~q\);

-- Location: LCCOMB_X29_Y22_N24
\M40|Mem[8][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[8][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M40|Mem[8][4]~feeder_combout\);

-- Location: FF_X29_Y22_N25
\M40|Mem[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[8][4]~feeder_combout\,
	ena => \M40|Mem[8][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[8][4]~q\);

-- Location: LCCOMB_X28_Y22_N10
\Mu0|Mux11~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~66_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M40|Mem[8][4]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M40|Mem[0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[0][4]~q\,
	datad => \M40|Mem[8][4]~q\,
	combout => \Mu0|Mux11~66_combout\);

-- Location: LCCOMB_X29_Y22_N2
\Mu0|Mux11~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~67_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux11~66_combout\ & ((\M40|Mem[12][4]~q\))) # (!\Mu0|Mux11~66_combout\ & (\M40|Mem[4][4]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux11~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M40|Mem[4][4]~q\,
	datac => \M40|Mem[12][4]~q\,
	datad => \Mu0|Mux11~66_combout\,
	combout => \Mu0|Mux11~67_combout\);

-- Location: LCCOMB_X29_Y22_N12
\Mu0|Mux11~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~68_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\Mu0|Mux11~65_combout\)) # (!\addr[5]~input_o\ & ((\Mu0|Mux11~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~65_combout\,
	datab => \Mu0|Mux11~67_combout\,
	datac => \addr[4]~input_o\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux11~68_combout\);

-- Location: LCCOMB_X29_Y22_N14
\Mu0|Mux11~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~71_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux11~68_combout\ & (\Mu0|Mux11~70_combout\)) # (!\Mu0|Mux11~68_combout\ & ((\Mu0|Mux11~63_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux11~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~70_combout\,
	datab => \Mu0|Mux11~63_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux11~68_combout\,
	combout => \Mu0|Mux11~71_combout\);

-- Location: FF_X34_Y18_N1
\M40|Mem[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[26][4]~q\);

-- Location: FF_X34_Y18_N27
\M40|Mem[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[30][4]~q\);

-- Location: FF_X35_Y18_N3
\M40|Mem[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[18][4]~q\);

-- Location: LCCOMB_X35_Y18_N0
\M40|Mem[22][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[22][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M40|Mem[22][4]~feeder_combout\);

-- Location: FF_X35_Y18_N1
\M40|Mem[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[22][4]~feeder_combout\,
	ena => \M40|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[22][4]~q\);

-- Location: LCCOMB_X35_Y18_N2
\Mu0|Mux11~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~52_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M40|Mem[22][4]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M40|Mem[18][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[18][4]~q\,
	datad => \M40|Mem[22][4]~q\,
	combout => \Mu0|Mux11~52_combout\);

-- Location: LCCOMB_X34_Y18_N26
\Mu0|Mux11~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~53_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux11~52_combout\ & ((\M40|Mem[30][4]~q\))) # (!\Mu0|Mux11~52_combout\ & (\M40|Mem[26][4]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux11~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M40|Mem[26][4]~q\,
	datac => \M40|Mem[30][4]~q\,
	datad => \Mu0|Mux11~52_combout\,
	combout => \Mu0|Mux11~53_combout\);

-- Location: FF_X34_Y24_N13
\M50|Mem[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[6][4]~q\);

-- Location: FF_X34_Y24_N23
\M50|Mem[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[14][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[14][4]~q\);

-- Location: FF_X32_Y26_N1
\M50|Mem[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[10][4]~q\);

-- Location: FF_X32_Y26_N11
\M50|Mem[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[2][4]~q\);

-- Location: LCCOMB_X32_Y26_N10
\Mu0|Mux11~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~54_combout\ = (\addr[3]~input_o\ & ((\M50|Mem[10][4]~q\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((\M50|Mem[2][4]~q\ & !\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[10][4]~q\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[2][4]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux11~54_combout\);

-- Location: LCCOMB_X34_Y24_N22
\Mu0|Mux11~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~55_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux11~54_combout\ & ((\M50|Mem[14][4]~q\))) # (!\Mu0|Mux11~54_combout\ & (\M50|Mem[6][4]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux11~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[6][4]~q\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[14][4]~q\,
	datad => \Mu0|Mux11~54_combout\,
	combout => \Mu0|Mux11~55_combout\);

-- Location: FF_X34_Y25_N3
\M40|Mem[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[2][4]~q\);

-- Location: LCCOMB_X34_Y25_N16
\M40|Mem[10][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[10][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M40|Mem[10][4]~feeder_combout\);

-- Location: FF_X34_Y25_N17
\M40|Mem[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[10][4]~feeder_combout\,
	ena => \M40|Mem[10][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[10][4]~q\);

-- Location: LCCOMB_X34_Y25_N2
\Mu0|Mux11~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~56_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M40|Mem[10][4]~q\))) # (!\addr[3]~input_o\ & (\M40|Mem[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[2][4]~q\,
	datad => \M40|Mem[10][4]~q\,
	combout => \Mu0|Mux11~56_combout\);

-- Location: LCCOMB_X35_Y26_N0
\M40|Mem[6][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[6][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M40|Mem[6][4]~feeder_combout\);

-- Location: FF_X35_Y26_N1
\M40|Mem[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[6][4]~feeder_combout\,
	ena => \M40|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[6][4]~q\);

-- Location: FF_X34_Y26_N17
\M40|Mem[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M40|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[14][4]~q\);

-- Location: LCCOMB_X34_Y26_N16
\Mu0|Mux11~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~57_combout\ = (\Mu0|Mux11~56_combout\ & (((\M40|Mem[14][4]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux11~56_combout\ & (\M40|Mem[6][4]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~56_combout\,
	datab => \M40|Mem[6][4]~q\,
	datac => \M40|Mem[14][4]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux11~57_combout\);

-- Location: LCCOMB_X31_Y21_N8
\Mu0|Mux11~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~58_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux11~55_combout\) # ((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (((!\addr[4]~input_o\ & \Mu0|Mux11~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~55_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux11~57_combout\,
	combout => \Mu0|Mux11~58_combout\);

-- Location: LCCOMB_X35_Y23_N16
\M50|Mem[26][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[26][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M50|Mem[26][4]~feeder_combout\);

-- Location: FF_X35_Y23_N17
\M50|Mem[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[26][4]~feeder_combout\,
	ena => \M50|Mem[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[26][4]~q\);

-- Location: FF_X32_Y22_N9
\M50|Mem[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[30][4]~q\);

-- Location: FF_X35_Y23_N19
\M50|Mem[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[4]~input_o\,
	sload => VCC,
	ena => \M50|Mem[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[18][4]~q\);

-- Location: LCCOMB_X34_Y23_N20
\M50|Mem[22][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[22][4]~feeder_combout\ = \Din[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[4]~input_o\,
	combout => \M50|Mem[22][4]~feeder_combout\);

-- Location: FF_X34_Y23_N21
\M50|Mem[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[22][4]~feeder_combout\,
	ena => \M50|Mem[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[22][4]~q\);

-- Location: LCCOMB_X35_Y23_N18
\Mu0|Mux11~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~59_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M50|Mem[22][4]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M50|Mem[18][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[18][4]~q\,
	datad => \M50|Mem[22][4]~q\,
	combout => \Mu0|Mux11~59_combout\);

-- Location: LCCOMB_X32_Y22_N8
\Mu0|Mux11~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~60_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux11~59_combout\ & ((\M50|Mem[30][4]~q\))) # (!\Mu0|Mux11~59_combout\ & (\M50|Mem[26][4]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux11~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M50|Mem[26][4]~q\,
	datac => \M50|Mem[30][4]~q\,
	datad => \Mu0|Mux11~59_combout\,
	combout => \Mu0|Mux11~60_combout\);

-- Location: LCCOMB_X31_Y21_N2
\Mu0|Mux11~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~61_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux11~58_combout\ & ((\Mu0|Mux11~60_combout\))) # (!\Mu0|Mux11~58_combout\ & (\Mu0|Mux11~53_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux11~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~53_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux11~58_combout\,
	datad => \Mu0|Mux11~60_combout\,
	combout => \Mu0|Mux11~61_combout\);

-- Location: LCCOMB_X31_Y23_N20
\Mu0|Mux11~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~72_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\) # (\Mu0|Mux11~61_combout\)))) # (!\addr[1]~input_o\ & (\Mu0|Mux11~71_combout\ & (!\addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux11~71_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux11~61_combout\,
	combout => \Mu0|Mux11~72_combout\);

-- Location: LCCOMB_X31_Y23_N28
\Mu0|Mux11~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~83_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux11~72_combout\ & (\Mu0|Mux11~82_combout\)) # (!\Mu0|Mux11~72_combout\ & ((\Mu0|Mux11~51_combout\))))) # (!\addr[0]~input_o\ & (((\Mu0|Mux11~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux11~82_combout\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux11~51_combout\,
	datad => \Mu0|Mux11~72_combout\,
	combout => \Mu0|Mux11~83_combout\);

-- Location: LCCOMB_X24_Y18_N28
\Mu0|Mux11~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~84_combout\ = (\addr[7]~input_o\ & ((\addr[6]~input_o\ & (\Mu0|Mux11~41_combout\)) # (!\addr[6]~input_o\ & ((\Mu0|Mux11~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[7]~input_o\,
	datab => \Mu0|Mux11~41_combout\,
	datac => \Mu0|Mux11~83_combout\,
	datad => \addr[6]~input_o\,
	combout => \Mu0|Mux11~84_combout\);

-- Location: LCCOMB_X24_Y18_N14
\Mu0|Mux11~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux11~149_combout\ = (\Mu0|Mux11~84_combout\) # ((\Mu0|Mux11~148_combout\ & !\addr[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mu0|Mux11~148_combout\,
	datac => \addr[7]~input_o\,
	datad => \Mu0|Mux11~84_combout\,
	combout => \Mu0|Mux11~149_combout\);

-- Location: IOIBUF_X14_Y0_N8
\Din[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Din(5),
	o => \Din[5]~input_o\);

-- Location: FF_X21_Y19_N5
\M70|Mem[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[29][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[29][5]~q\);

-- Location: FF_X22_Y19_N5
\M70|Mem[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[31][5]~q\);

-- Location: FF_X22_Y19_N11
\M70|Mem[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[15][5]~q\);

-- Location: FF_X21_Y19_N31
\M70|Mem[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[13][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[13][5]~q\);

-- Location: LCCOMB_X21_Y19_N30
\Mu0|Mux10~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~38_combout\ = (\addr[1]~input_o\ & ((\M70|Mem[15][5]~q\) # ((\addr[4]~input_o\)))) # (!\addr[1]~input_o\ & (((\M70|Mem[13][5]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M70|Mem[15][5]~q\,
	datac => \M70|Mem[13][5]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux10~38_combout\);

-- Location: LCCOMB_X22_Y19_N4
\Mu0|Mux10~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~39_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux10~38_combout\ & ((\M70|Mem[31][5]~q\))) # (!\Mu0|Mux10~38_combout\ & (\M70|Mem[29][5]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux10~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M70|Mem[29][5]~q\,
	datac => \M70|Mem[31][5]~q\,
	datad => \Mu0|Mux10~38_combout\,
	combout => \Mu0|Mux10~39_combout\);

-- Location: FF_X26_Y22_N9
\M60|Mem[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[29][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[29][5]~q\);

-- Location: FF_X26_Y22_N3
\M60|Mem[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[31][5]~q\);

-- Location: FF_X25_Y22_N23
\M60|Mem[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[15][5]~q\);

-- Location: FF_X25_Y22_N9
\M60|Mem[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[13][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[13][5]~q\);

-- Location: LCCOMB_X25_Y22_N8
\Mu0|Mux10~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~33_combout\ = (\addr[1]~input_o\ & ((\M60|Mem[15][5]~q\) # ((\addr[4]~input_o\)))) # (!\addr[1]~input_o\ & (((\M60|Mem[13][5]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[15][5]~q\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[13][5]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux10~33_combout\);

-- Location: LCCOMB_X26_Y22_N2
\Mu0|Mux10~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~34_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux10~33_combout\ & ((\M60|Mem[31][5]~q\))) # (!\Mu0|Mux10~33_combout\ & (\M60|Mem[29][5]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux10~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M60|Mem[29][5]~q\,
	datac => \M60|Mem[31][5]~q\,
	datad => \Mu0|Mux10~33_combout\,
	combout => \Mu0|Mux10~34_combout\);

-- Location: FF_X23_Y25_N27
\M60|Mem[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[12][5]~q\);

-- Location: FF_X23_Y25_N1
\M60|Mem[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[14][5]~q\);

-- Location: LCCOMB_X23_Y25_N26
\Mu0|Mux10~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~35_combout\ = (\addr[1]~input_o\ & ((\addr[4]~input_o\) # ((\M60|Mem[14][5]~q\)))) # (!\addr[1]~input_o\ & (!\addr[4]~input_o\ & (\M60|Mem[12][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M60|Mem[12][5]~q\,
	datad => \M60|Mem[14][5]~q\,
	combout => \Mu0|Mux10~35_combout\);

-- Location: FF_X24_Y25_N29
\M60|Mem[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[30][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[30][5]~q\);

-- Location: FF_X24_Y25_N3
\M60|Mem[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[28][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[28][5]~q\);

-- Location: LCCOMB_X24_Y25_N28
\Mu0|Mux10~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~36_combout\ = (\Mu0|Mux10~35_combout\ & (((\M60|Mem[30][5]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux10~35_combout\ & (\addr[4]~input_o\ & ((\M60|Mem[28][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~35_combout\,
	datab => \addr[4]~input_o\,
	datac => \M60|Mem[30][5]~q\,
	datad => \M60|Mem[28][5]~q\,
	combout => \Mu0|Mux10~36_combout\);

-- Location: LCCOMB_X24_Y21_N8
\Mu0|Mux10~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~37_combout\ = (\addr[5]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & (\Mu0|Mux10~34_combout\)) # (!\addr[0]~input_o\ & ((\Mu0|Mux10~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~34_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux10~36_combout\,
	combout => \Mu0|Mux10~37_combout\);

-- Location: FF_X22_Y21_N1
\M70|Mem[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[14][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[14][5]~q\);

-- Location: FF_X23_Y21_N1
\M70|Mem[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[12][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[12][5]~q\);

-- Location: LCCOMB_X23_Y21_N0
\Mu0|Mux10~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~31_combout\ = (\addr[1]~input_o\ & ((\M70|Mem[14][5]~q\) # ((\addr[4]~input_o\)))) # (!\addr[1]~input_o\ & (((\M70|Mem[12][5]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[14][5]~q\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[12][5]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux10~31_combout\);

-- Location: FF_X24_Y21_N7
\M70|Mem[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[30][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[30][5]~q\);

-- Location: FF_X24_Y21_N21
\M70|Mem[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[28][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[28][5]~q\);

-- Location: LCCOMB_X24_Y21_N6
\Mu0|Mux10~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~32_combout\ = (\Mu0|Mux10~31_combout\ & (((\M70|Mem[30][5]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux10~31_combout\ & (\addr[4]~input_o\ & ((\M70|Mem[28][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~31_combout\,
	datab => \addr[4]~input_o\,
	datac => \M70|Mem[30][5]~q\,
	datad => \M70|Mem[28][5]~q\,
	combout => \Mu0|Mux10~32_combout\);

-- Location: LCCOMB_X24_Y21_N10
\Mu0|Mux10~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~40_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux10~37_combout\ & (\Mu0|Mux10~39_combout\)) # (!\Mu0|Mux10~37_combout\ & ((\Mu0|Mux10~32_combout\))))) # (!\addr[5]~input_o\ & (((\Mu0|Mux10~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~39_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux10~37_combout\,
	datad => \Mu0|Mux10~32_combout\,
	combout => \Mu0|Mux10~40_combout\);

-- Location: FF_X25_Y20_N13
\M60|Mem[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[24][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[24][5]~q\);

-- Location: LCCOMB_X27_Y20_N18
\M60|Mem[26][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[26][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M60|Mem[26][5]~feeder_combout\);

-- Location: FF_X27_Y20_N19
\M60|Mem[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[26][5]~feeder_combout\,
	ena => \M60|Mem[26][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[26][5]~q\);

-- Location: LCCOMB_X25_Y20_N12
\Mu0|Mux10~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~10_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M60|Mem[26][5]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M60|Mem[24][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[24][5]~q\,
	datad => \M60|Mem[26][5]~q\,
	combout => \Mu0|Mux10~10_combout\);

-- Location: FF_X26_Y20_N23
\M60|Mem[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[27][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[27][5]~q\);

-- Location: LCCOMB_X25_Y23_N26
\M60|Mem[25][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[25][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M60|Mem[25][5]~feeder_combout\);

-- Location: FF_X25_Y23_N27
\M60|Mem[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[25][5]~feeder_combout\,
	ena => \M60|Mem[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[25][5]~q\);

-- Location: LCCOMB_X26_Y20_N22
\Mu0|Mux10~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~11_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux10~10_combout\ & (\M60|Mem[27][5]~q\)) # (!\Mu0|Mux10~10_combout\ & ((\M60|Mem[25][5]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux10~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux10~10_combout\,
	datac => \M60|Mem[27][5]~q\,
	datad => \M60|Mem[25][5]~q\,
	combout => \Mu0|Mux10~11_combout\);

-- Location: FF_X23_Y23_N3
\M70|Mem[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[24][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[24][5]~q\);

-- Location: FF_X24_Y19_N23
\M70|Mem[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[26][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[26][5]~q\);

-- Location: LCCOMB_X23_Y23_N2
\Mu0|Mux10~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M70|Mem[26][5]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M70|Mem[24][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[24][5]~q\,
	datad => \M70|Mem[26][5]~q\,
	combout => \Mu0|Mux10~17_combout\);

-- Location: FF_X24_Y23_N25
\M70|Mem[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[27][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[27][5]~q\);

-- Location: FF_X24_Y23_N7
\M70|Mem[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[25][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[25][5]~q\);

-- Location: LCCOMB_X24_Y23_N24
\Mu0|Mux10~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~18_combout\ = (\Mu0|Mux10~17_combout\ & (((\M70|Mem[27][5]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux10~17_combout\ & (\addr[0]~input_o\ & ((\M70|Mem[25][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~17_combout\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[27][5]~q\,
	datad => \M70|Mem[25][5]~q\,
	combout => \Mu0|Mux10~18_combout\);

-- Location: FF_X30_Y19_N27
\M60|Mem[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[9][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[9][5]~q\);

-- Location: FF_X30_Y19_N5
\M60|Mem[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[8][5]~q\);

-- Location: LCCOMB_X30_Y19_N4
\Mu0|Mux10~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~14_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M60|Mem[9][5]~q\)) # (!\addr[0]~input_o\ & ((\M60|Mem[8][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[9][5]~q\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[8][5]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux10~14_combout\);

-- Location: FF_X29_Y19_N5
\M60|Mem[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[11][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[11][5]~q\);

-- Location: LCCOMB_X29_Y19_N18
\M60|Mem[10][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[10][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M60|Mem[10][5]~feeder_combout\);

-- Location: FF_X29_Y19_N19
\M60|Mem[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[10][5]~feeder_combout\,
	ena => \M60|Mem[10][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[10][5]~q\);

-- Location: LCCOMB_X29_Y19_N4
\Mu0|Mux10~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~15_combout\ = (\Mu0|Mux10~14_combout\ & (((\M60|Mem[11][5]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux10~14_combout\ & (\addr[1]~input_o\ & ((\M60|Mem[10][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~14_combout\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[11][5]~q\,
	datad => \M60|Mem[10][5]~q\,
	combout => \Mu0|Mux10~15_combout\);

-- Location: FF_X29_Y20_N13
\M70|Mem[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[10][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[10][5]~q\);

-- Location: FF_X29_Y20_N23
\M70|Mem[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[11][5]~q\);

-- Location: FF_X31_Y20_N7
\M70|Mem[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[9][5]~q\);

-- Location: FF_X30_Y20_N5
\M70|Mem[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[8][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[8][5]~q\);

-- Location: LCCOMB_X30_Y20_N4
\Mu0|Mux10~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~12_combout\ = (\addr[0]~input_o\ & ((\M70|Mem[9][5]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M70|Mem[8][5]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[9][5]~q\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[8][5]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux10~12_combout\);

-- Location: LCCOMB_X29_Y20_N22
\Mu0|Mux10~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~13_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux10~12_combout\ & ((\M70|Mem[11][5]~q\))) # (!\Mu0|Mux10~12_combout\ & (\M70|Mem[10][5]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[10][5]~q\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[11][5]~q\,
	datad => \Mu0|Mux10~12_combout\,
	combout => \Mu0|Mux10~13_combout\);

-- Location: LCCOMB_X28_Y20_N24
\Mu0|Mux10~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~16_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\) # (\Mu0|Mux10~13_combout\)))) # (!\addr[5]~input_o\ & (\Mu0|Mux10~15_combout\ & (!\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~15_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux10~13_combout\,
	combout => \Mu0|Mux10~16_combout\);

-- Location: LCCOMB_X28_Y20_N26
\Mu0|Mux10~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~19_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux10~16_combout\ & ((\Mu0|Mux10~18_combout\))) # (!\Mu0|Mux10~16_combout\ & (\Mu0|Mux10~11_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~11_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux10~18_combout\,
	datad => \Mu0|Mux10~16_combout\,
	combout => \Mu0|Mux10~19_combout\);

-- Location: LCCOMB_X28_Y11_N24
\M60|Mem[2][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[2][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M60|Mem[2][5]~feeder_combout\);

-- Location: FF_X28_Y11_N25
\M60|Mem[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[2][5]~feeder_combout\,
	ena => \M60|Mem[2][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[2][5]~q\);

-- Location: FF_X27_Y11_N17
\M60|Mem[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[3][5]~q\);

-- Location: FF_X28_Y13_N23
\M60|Mem[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[0][5]~q\);

-- Location: FF_X28_Y13_N21
\M60|Mem[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[1][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[1][5]~q\);

-- Location: LCCOMB_X28_Y13_N22
\Mu0|Mux10~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~24_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M60|Mem[1][5]~q\))) # (!\addr[0]~input_o\ & (\M60|Mem[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[0][5]~q\,
	datad => \M60|Mem[1][5]~q\,
	combout => \Mu0|Mux10~24_combout\);

-- Location: LCCOMB_X27_Y11_N16
\Mu0|Mux10~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~25_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux10~24_combout\ & ((\M60|Mem[3][5]~q\))) # (!\Mu0|Mux10~24_combout\ & (\M60|Mem[2][5]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux10~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M60|Mem[2][5]~q\,
	datac => \M60|Mem[3][5]~q\,
	datad => \Mu0|Mux10~24_combout\,
	combout => \Mu0|Mux10~25_combout\);

-- Location: FF_X28_Y18_N23
\M70|Mem[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[2][5]~q\);

-- Location: FF_X28_Y18_N9
\M70|Mem[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[0][5]~q\);

-- Location: LCCOMB_X21_Y26_N6
\M70|Mem[1][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[1][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M70|Mem[1][5]~feeder_combout\);

-- Location: FF_X21_Y26_N7
\M70|Mem[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[1][5]~feeder_combout\,
	ena => \M70|Mem[1][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[1][5]~q\);

-- Location: LCCOMB_X28_Y18_N8
\Mu0|Mux10~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~22_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M70|Mem[1][5]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M70|Mem[0][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[0][5]~q\,
	datad => \M70|Mem[1][5]~q\,
	combout => \Mu0|Mux10~22_combout\);

-- Location: FF_X27_Y18_N21
\M70|Mem[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[3][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[3][5]~q\);

-- Location: LCCOMB_X27_Y18_N20
\Mu0|Mux10~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~23_combout\ = (\Mu0|Mux10~22_combout\ & (((\M70|Mem[3][5]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux10~22_combout\ & (\M70|Mem[2][5]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[2][5]~q\,
	datab => \Mu0|Mux10~22_combout\,
	datac => \M70|Mem[3][5]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux10~23_combout\);

-- Location: LCCOMB_X27_Y18_N30
\Mu0|Mux10~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~26_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\) # (\Mu0|Mux10~23_combout\)))) # (!\addr[5]~input_o\ & (\Mu0|Mux10~25_combout\ & (!\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~25_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux10~23_combout\,
	combout => \Mu0|Mux10~26_combout\);

-- Location: FF_X23_Y12_N15
\M70|Mem[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[16][5]~q\);

-- Location: FF_X23_Y12_N13
\M70|Mem[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[18][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[18][5]~q\);

-- Location: LCCOMB_X23_Y12_N14
\Mu0|Mux10~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~27_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M70|Mem[18][5]~q\))) # (!\addr[1]~input_o\ & (\M70|Mem[16][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[16][5]~q\,
	datad => \M70|Mem[18][5]~q\,
	combout => \Mu0|Mux10~27_combout\);

-- Location: FF_X24_Y16_N29
\M70|Mem[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[19][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[19][5]~q\);

-- Location: FF_X24_Y16_N19
\M70|Mem[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[17][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[17][5]~q\);

-- Location: LCCOMB_X24_Y16_N28
\Mu0|Mux10~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~28_combout\ = (\Mu0|Mux10~27_combout\ & (((\M70|Mem[19][5]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux10~27_combout\ & (\addr[0]~input_o\ & ((\M70|Mem[17][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~27_combout\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[19][5]~q\,
	datad => \M70|Mem[17][5]~q\,
	combout => \Mu0|Mux10~28_combout\);

-- Location: LCCOMB_X30_Y11_N16
\M60|Mem[17][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[17][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M60|Mem[17][5]~feeder_combout\);

-- Location: FF_X30_Y11_N17
\M60|Mem[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[17][5]~feeder_combout\,
	ena => \M60|Mem[17][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[17][5]~q\);

-- Location: FF_X29_Y11_N11
\M60|Mem[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[19][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[19][5]~q\);

-- Location: FF_X30_Y11_N27
\M60|Mem[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[16][5]~q\);

-- Location: FF_X29_Y11_N25
\M60|Mem[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[18][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[18][5]~q\);

-- Location: LCCOMB_X30_Y11_N26
\Mu0|Mux10~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~20_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M60|Mem[18][5]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M60|Mem[16][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[16][5]~q\,
	datad => \M60|Mem[18][5]~q\,
	combout => \Mu0|Mux10~20_combout\);

-- Location: LCCOMB_X29_Y11_N10
\Mu0|Mux10~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~21_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux10~20_combout\ & ((\M60|Mem[19][5]~q\))) # (!\Mu0|Mux10~20_combout\ & (\M60|Mem[17][5]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux10~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M60|Mem[17][5]~q\,
	datac => \M60|Mem[19][5]~q\,
	datad => \Mu0|Mux10~20_combout\,
	combout => \Mu0|Mux10~21_combout\);

-- Location: LCCOMB_X27_Y18_N24
\Mu0|Mux10~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~29_combout\ = (\Mu0|Mux10~26_combout\ & ((\Mu0|Mux10~28_combout\) # ((!\addr[4]~input_o\)))) # (!\Mu0|Mux10~26_combout\ & (((\addr[4]~input_o\ & \Mu0|Mux10~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~26_combout\,
	datab => \Mu0|Mux10~28_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux10~21_combout\,
	combout => \Mu0|Mux10~29_combout\);

-- Location: LCCOMB_X28_Y20_N20
\Mu0|Mux10~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~30_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\Mu0|Mux10~19_combout\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & ((\Mu0|Mux10~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux10~19_combout\,
	datad => \Mu0|Mux10~29_combout\,
	combout => \Mu0|Mux10~30_combout\);

-- Location: LCCOMB_X21_Y26_N4
\M70|Mem[5][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[5][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M70|Mem[5][5]~feeder_combout\);

-- Location: FF_X21_Y26_N5
\M70|Mem[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[5][5]~feeder_combout\,
	ena => \M70|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[5][5]~q\);

-- Location: FF_X16_Y25_N13
\M70|Mem[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[4][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[4][5]~q\);

-- Location: LCCOMB_X16_Y25_N12
\Mu0|Mux10~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~0_combout\ = (\addr[0]~input_o\ & ((\M70|Mem[5][5]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M70|Mem[4][5]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[5][5]~q\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[4][5]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux10~0_combout\);

-- Location: FF_X17_Y25_N21
\M70|Mem[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[7][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[7][5]~q\);

-- Location: FF_X16_Y25_N3
\M70|Mem[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[6][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[6][5]~q\);

-- Location: LCCOMB_X17_Y25_N20
\Mu0|Mux10~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~1_combout\ = (\Mu0|Mux10~0_combout\ & (((\M70|Mem[7][5]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux10~0_combout\ & (\addr[1]~input_o\ & ((\M70|Mem[6][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~0_combout\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[7][5]~q\,
	datad => \M70|Mem[6][5]~q\,
	combout => \Mu0|Mux10~1_combout\);

-- Location: FF_X24_Y27_N9
\M70|Mem[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[21][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[21][5]~q\);

-- Location: FF_X24_Y27_N19
\M70|Mem[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[23][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[23][5]~q\);

-- Location: FF_X27_Y27_N31
\M70|Mem[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[20][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[20][5]~q\);

-- Location: FF_X27_Y27_N13
\M70|Mem[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M70|Mem[22][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[22][5]~q\);

-- Location: LCCOMB_X27_Y27_N30
\Mu0|Mux10~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~7_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M70|Mem[22][5]~q\))) # (!\addr[1]~input_o\ & (\M70|Mem[20][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[20][5]~q\,
	datad => \M70|Mem[22][5]~q\,
	combout => \Mu0|Mux10~7_combout\);

-- Location: LCCOMB_X24_Y27_N18
\Mu0|Mux10~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~8_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux10~7_combout\ & ((\M70|Mem[23][5]~q\))) # (!\Mu0|Mux10~7_combout\ & (\M70|Mem[21][5]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M70|Mem[21][5]~q\,
	datac => \M70|Mem[23][5]~q\,
	datad => \Mu0|Mux10~7_combout\,
	combout => \Mu0|Mux10~8_combout\);

-- Location: FF_X32_Y16_N27
\M60|Mem[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[5][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[5][5]~q\);

-- Location: FF_X32_Y16_N21
\M60|Mem[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[4][5]~q\);

-- Location: LCCOMB_X32_Y16_N20
\Mu0|Mux10~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~4_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M60|Mem[5][5]~q\)) # (!\addr[0]~input_o\ & ((\M60|Mem[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[5][5]~q\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[4][5]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux10~4_combout\);

-- Location: FF_X32_Y18_N11
\M60|Mem[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[7][5]~q\);

-- Location: FF_X32_Y18_N9
\M60|Mem[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[6][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[6][5]~q\);

-- Location: LCCOMB_X32_Y18_N10
\Mu0|Mux10~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~5_combout\ = (\Mu0|Mux10~4_combout\ & (((\M60|Mem[7][5]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux10~4_combout\ & (\addr[1]~input_o\ & ((\M60|Mem[6][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~4_combout\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[7][5]~q\,
	datad => \M60|Mem[6][5]~q\,
	combout => \Mu0|Mux10~5_combout\);

-- Location: FF_X22_Y24_N11
\M60|Mem[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[20][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[20][5]~q\);

-- Location: LCCOMB_X23_Y24_N4
\M60|Mem[22][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[22][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M60|Mem[22][5]~feeder_combout\);

-- Location: FF_X23_Y24_N5
\M60|Mem[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[22][5]~feeder_combout\,
	ena => \M60|Mem[22][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[22][5]~q\);

-- Location: LCCOMB_X22_Y24_N10
\Mu0|Mux10~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~2_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M60|Mem[22][5]~q\))) # (!\addr[1]~input_o\ & (\M60|Mem[20][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[20][5]~q\,
	datad => \M60|Mem[22][5]~q\,
	combout => \Mu0|Mux10~2_combout\);

-- Location: FF_X23_Y24_N15
\M60|Mem[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M60|Mem[23][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[23][5]~q\);

-- Location: LCCOMB_X22_Y24_N8
\M60|Mem[21][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[21][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M60|Mem[21][5]~feeder_combout\);

-- Location: FF_X22_Y24_N9
\M60|Mem[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[21][5]~feeder_combout\,
	ena => \M60|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[21][5]~q\);

-- Location: LCCOMB_X23_Y24_N14
\Mu0|Mux10~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~3_combout\ = (\Mu0|Mux10~2_combout\ & (((\M60|Mem[23][5]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux10~2_combout\ & (\addr[0]~input_o\ & ((\M60|Mem[21][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~2_combout\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[23][5]~q\,
	datad => \M60|Mem[21][5]~q\,
	combout => \Mu0|Mux10~3_combout\);

-- Location: LCCOMB_X24_Y21_N24
\Mu0|Mux10~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~6_combout\ = (\addr[4]~input_o\ & (((\Mu0|Mux10~3_combout\) # (\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (\Mu0|Mux10~5_combout\ & ((!\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~5_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux10~3_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux10~6_combout\);

-- Location: LCCOMB_X24_Y21_N2
\Mu0|Mux10~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~9_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux10~6_combout\ & ((\Mu0|Mux10~8_combout\))) # (!\Mu0|Mux10~6_combout\ & (\Mu0|Mux10~1_combout\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~1_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux10~8_combout\,
	datad => \Mu0|Mux10~6_combout\,
	combout => \Mu0|Mux10~9_combout\);

-- Location: LCCOMB_X24_Y21_N4
\Mu0|Mux10~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~41_combout\ = (\Mu0|Mux10~30_combout\ & ((\Mu0|Mux10~40_combout\) # ((!\addr[2]~input_o\)))) # (!\Mu0|Mux10~30_combout\ & (((\addr[2]~input_o\ & \Mu0|Mux10~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~40_combout\,
	datab => \Mu0|Mux10~30_combout\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux10~9_combout\,
	combout => \Mu0|Mux10~41_combout\);

-- Location: FF_X34_Y23_N7
\M50|Mem[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[22][5]~q\);

-- Location: FF_X34_Y23_N17
\M50|Mem[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[30][5]~q\);

-- Location: FF_X35_Y23_N5
\M50|Mem[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[26][5]~q\);

-- Location: FF_X35_Y23_N23
\M50|Mem[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[18][5]~q\);

-- Location: LCCOMB_X35_Y23_N22
\Mu0|Mux10~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~49_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M50|Mem[26][5]~q\)) # (!\addr[3]~input_o\ & ((\M50|Mem[18][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M50|Mem[26][5]~q\,
	datac => \M50|Mem[18][5]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux10~49_combout\);

-- Location: LCCOMB_X34_Y23_N16
\Mu0|Mux10~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~50_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux10~49_combout\ & ((\M50|Mem[30][5]~q\))) # (!\Mu0|Mux10~49_combout\ & (\M50|Mem[22][5]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux10~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[22][5]~q\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[30][5]~q\,
	datad => \Mu0|Mux10~49_combout\,
	combout => \Mu0|Mux10~50_combout\);

-- Location: FF_X35_Y18_N31
\M40|Mem[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[18][5]~q\);

-- Location: FF_X35_Y22_N17
\M40|Mem[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[26][5]~q\);

-- Location: LCCOMB_X35_Y18_N30
\Mu0|Mux10~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~44_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M40|Mem[26][5]~q\))) # (!\addr[3]~input_o\ & (\M40|Mem[18][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[18][5]~q\,
	datad => \M40|Mem[26][5]~q\,
	combout => \Mu0|Mux10~44_combout\);

-- Location: LCCOMB_X35_Y18_N28
\M40|Mem[22][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[22][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M40|Mem[22][5]~feeder_combout\);

-- Location: FF_X35_Y18_N29
\M40|Mem[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[22][5]~feeder_combout\,
	ena => \M40|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[22][5]~q\);

-- Location: FF_X34_Y18_N5
\M40|Mem[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[30][5]~q\);

-- Location: LCCOMB_X34_Y18_N4
\Mu0|Mux10~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~45_combout\ = (\Mu0|Mux10~44_combout\ & (((\M40|Mem[30][5]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux10~44_combout\ & (\M40|Mem[22][5]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~44_combout\,
	datab => \M40|Mem[22][5]~q\,
	datac => \M40|Mem[30][5]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux10~45_combout\);

-- Location: LCCOMB_X34_Y26_N2
\M40|Mem[10][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[10][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M40|Mem[10][5]~feeder_combout\);

-- Location: FF_X34_Y26_N3
\M40|Mem[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[10][5]~feeder_combout\,
	ena => \M40|Mem[10][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[10][5]~q\);

-- Location: FF_X34_Y26_N29
\M40|Mem[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[14][5]~q\);

-- Location: FF_X35_Y26_N5
\M40|Mem[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[2][5]~q\);

-- Location: LCCOMB_X35_Y26_N10
\M40|Mem[6][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[6][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M40|Mem[6][5]~feeder_combout\);

-- Location: FF_X35_Y26_N11
\M40|Mem[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[6][5]~feeder_combout\,
	ena => \M40|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[6][5]~q\);

-- Location: LCCOMB_X35_Y26_N4
\Mu0|Mux10~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~46_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M40|Mem[6][5]~q\))) # (!\addr[2]~input_o\ & (\M40|Mem[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[2][5]~q\,
	datad => \M40|Mem[6][5]~q\,
	combout => \Mu0|Mux10~46_combout\);

-- Location: LCCOMB_X34_Y26_N28
\Mu0|Mux10~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~47_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux10~46_combout\ & ((\M40|Mem[14][5]~q\))) # (!\Mu0|Mux10~46_combout\ & (\M40|Mem[10][5]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux10~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M40|Mem[10][5]~q\,
	datac => \M40|Mem[14][5]~q\,
	datad => \Mu0|Mux10~46_combout\,
	combout => \Mu0|Mux10~47_combout\);

-- Location: LCCOMB_X34_Y26_N6
\Mu0|Mux10~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~48_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & (\Mu0|Mux10~45_combout\)) # (!\addr[4]~input_o\ & ((\Mu0|Mux10~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~45_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux10~47_combout\,
	combout => \Mu0|Mux10~48_combout\);

-- Location: LCCOMB_X31_Y26_N14
\M50|Mem[6][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[6][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M50|Mem[6][5]~feeder_combout\);

-- Location: FF_X31_Y26_N15
\M50|Mem[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[6][5]~feeder_combout\,
	ena => \M50|Mem[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[6][5]~q\);

-- Location: FF_X32_Y26_N15
\M50|Mem[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[2][5]~q\);

-- Location: LCCOMB_X32_Y26_N14
\Mu0|Mux10~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~42_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M50|Mem[6][5]~q\)) # (!\addr[2]~input_o\ & ((\M50|Mem[2][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[6][5]~q\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[2][5]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux10~42_combout\);

-- Location: FF_X31_Y26_N1
\M50|Mem[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[14][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[14][5]~q\);

-- Location: LCCOMB_X32_Y26_N4
\M50|Mem[10][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[10][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M50|Mem[10][5]~feeder_combout\);

-- Location: FF_X32_Y26_N5
\M50|Mem[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[10][5]~feeder_combout\,
	ena => \M50|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[10][5]~q\);

-- Location: LCCOMB_X31_Y26_N0
\Mu0|Mux10~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~43_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux10~42_combout\ & (\M50|Mem[14][5]~q\)) # (!\Mu0|Mux10~42_combout\ & ((\M50|Mem[10][5]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux10~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux10~42_combout\,
	datac => \M50|Mem[14][5]~q\,
	datad => \M50|Mem[10][5]~q\,
	combout => \Mu0|Mux10~43_combout\);

-- Location: LCCOMB_X34_Y23_N18
\Mu0|Mux10~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~51_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux10~48_combout\ & (\Mu0|Mux10~50_combout\)) # (!\Mu0|Mux10~48_combout\ & ((\Mu0|Mux10~43_combout\))))) # (!\addr[5]~input_o\ & (((\Mu0|Mux10~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux10~50_combout\,
	datac => \Mu0|Mux10~48_combout\,
	datad => \Mu0|Mux10~43_combout\,
	combout => \Mu0|Mux10~51_combout\);

-- Location: FF_X30_Y28_N31
\M40|Mem[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[11][5]~q\);

-- Location: FF_X31_Y28_N5
\M50|Mem[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[11][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[11][5]~q\);

-- Location: LCCOMB_X30_Y28_N30
\Mu0|Mux10~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~73_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M50|Mem[11][5]~q\))) # (!\addr[5]~input_o\ & (\M40|Mem[11][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M40|Mem[11][5]~q\,
	datad => \M50|Mem[11][5]~q\,
	combout => \Mu0|Mux10~73_combout\);

-- Location: FF_X31_Y28_N15
\M50|Mem[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[27][5]~q\);

-- Location: LCCOMB_X30_Y28_N20
\M40|Mem[27][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[27][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M40|Mem[27][5]~feeder_combout\);

-- Location: FF_X30_Y28_N21
\M40|Mem[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[27][5]~feeder_combout\,
	ena => \M40|Mem[27][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[27][5]~q\);

-- Location: LCCOMB_X31_Y28_N14
\Mu0|Mux10~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~74_combout\ = (\Mu0|Mux10~73_combout\ & (((\M50|Mem[27][5]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux10~73_combout\ & (\addr[4]~input_o\ & ((\M40|Mem[27][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~73_combout\,
	datab => \addr[4]~input_o\,
	datac => \M50|Mem[27][5]~q\,
	datad => \M40|Mem[27][5]~q\,
	combout => \Mu0|Mux10~74_combout\);

-- Location: LCCOMB_X29_Y26_N20
\M50|Mem[15][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[15][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M50|Mem[15][5]~feeder_combout\);

-- Location: FF_X29_Y26_N21
\M50|Mem[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[15][5]~feeder_combout\,
	ena => \M50|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[15][5]~q\);

-- Location: FF_X29_Y27_N19
\M50|Mem[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[31][5]~q\);

-- Location: FF_X28_Y27_N15
\M40|Mem[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[15][5]~q\);

-- Location: FF_X29_Y27_N25
\M40|Mem[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[31][5]~q\);

-- Location: LCCOMB_X28_Y27_N14
\Mu0|Mux10~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~80_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M40|Mem[31][5]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M40|Mem[15][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M40|Mem[15][5]~q\,
	datad => \M40|Mem[31][5]~q\,
	combout => \Mu0|Mux10~80_combout\);

-- Location: LCCOMB_X29_Y27_N18
\Mu0|Mux10~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~81_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux10~80_combout\ & ((\M50|Mem[31][5]~q\))) # (!\Mu0|Mux10~80_combout\ & (\M50|Mem[15][5]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux10~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M50|Mem[15][5]~q\,
	datac => \M50|Mem[31][5]~q\,
	datad => \Mu0|Mux10~80_combout\,
	combout => \Mu0|Mux10~81_combout\);

-- Location: FF_X27_Y25_N31
\M40|Mem[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[7][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[7][5]~q\);

-- Location: FF_X27_Y25_N29
\M40|Mem[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[23][5]~q\);

-- Location: LCCOMB_X27_Y25_N30
\Mu0|Mux10~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~75_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M40|Mem[23][5]~q\))) # (!\addr[4]~input_o\ & (\M40|Mem[7][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M40|Mem[7][5]~q\,
	datad => \M40|Mem[23][5]~q\,
	combout => \Mu0|Mux10~75_combout\);

-- Location: FF_X28_Y25_N13
\M50|Mem[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[23][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[23][5]~q\);

-- Location: FF_X28_Y25_N11
\M50|Mem[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[7][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[7][5]~q\);

-- Location: LCCOMB_X28_Y25_N12
\Mu0|Mux10~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~76_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux10~75_combout\ & (\M50|Mem[23][5]~q\)) # (!\Mu0|Mux10~75_combout\ & ((\M50|Mem[7][5]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux10~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux10~75_combout\,
	datac => \M50|Mem[23][5]~q\,
	datad => \M50|Mem[7][5]~q\,
	combout => \Mu0|Mux10~76_combout\);

-- Location: LCCOMB_X32_Y23_N8
\M40|Mem[19][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[19][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M40|Mem[19][5]~feeder_combout\);

-- Location: FF_X32_Y23_N9
\M40|Mem[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[19][5]~feeder_combout\,
	ena => \M40|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[19][5]~q\);

-- Location: FF_X30_Y17_N3
\M50|Mem[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[19][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[19][5]~q\);

-- Location: FF_X30_Y17_N1
\M40|Mem[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[3][5]~q\);

-- Location: FF_X32_Y20_N11
\M50|Mem[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[3][5]~q\);

-- Location: LCCOMB_X30_Y17_N0
\Mu0|Mux10~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~77_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M50|Mem[3][5]~q\))) # (!\addr[5]~input_o\ & (\M40|Mem[3][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M40|Mem[3][5]~q\,
	datad => \M50|Mem[3][5]~q\,
	combout => \Mu0|Mux10~77_combout\);

-- Location: LCCOMB_X30_Y17_N2
\Mu0|Mux10~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~78_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux10~77_combout\ & ((\M50|Mem[19][5]~q\))) # (!\Mu0|Mux10~77_combout\ & (\M40|Mem[19][5]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux10~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M40|Mem[19][5]~q\,
	datac => \M50|Mem[19][5]~q\,
	datad => \Mu0|Mux10~77_combout\,
	combout => \Mu0|Mux10~78_combout\);

-- Location: LCCOMB_X30_Y17_N12
\Mu0|Mux10~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~79_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\Mu0|Mux10~76_combout\)) # (!\addr[2]~input_o\ & ((\Mu0|Mux10~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux10~76_combout\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux10~78_combout\,
	combout => \Mu0|Mux10~79_combout\);

-- Location: LCCOMB_X30_Y17_N22
\Mu0|Mux10~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~82_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux10~79_combout\ & ((\Mu0|Mux10~81_combout\))) # (!\Mu0|Mux10~79_combout\ & (\Mu0|Mux10~74_combout\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux10~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~74_combout\,
	datab => \Mu0|Mux10~81_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux10~79_combout\,
	combout => \Mu0|Mux10~82_combout\);

-- Location: FF_X23_Y20_N5
\M40|Mem[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[21][5]~q\);

-- Location: FF_X22_Y20_N23
\M40|Mem[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[29][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[29][5]~q\);

-- Location: FF_X22_Y20_N21
\M40|Mem[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[25][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[25][5]~q\);

-- Location: FF_X23_Y20_N7
\M40|Mem[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[17][5]~q\);

-- Location: LCCOMB_X23_Y20_N6
\Mu0|Mux10~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~52_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M40|Mem[25][5]~q\)) # (!\addr[3]~input_o\ & ((\M40|Mem[17][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M40|Mem[25][5]~q\,
	datac => \M40|Mem[17][5]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux10~52_combout\);

-- Location: LCCOMB_X22_Y20_N22
\Mu0|Mux10~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~53_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux10~52_combout\ & ((\M40|Mem[29][5]~q\))) # (!\Mu0|Mux10~52_combout\ & (\M40|Mem[21][5]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux10~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M40|Mem[21][5]~q\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[29][5]~q\,
	datad => \Mu0|Mux10~52_combout\,
	combout => \Mu0|Mux10~53_combout\);

-- Location: FF_X24_Y28_N7
\M50|Mem[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[17][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[17][5]~q\);

-- Location: FF_X24_Y28_N21
\M50|Mem[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[25][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[25][5]~q\);

-- Location: LCCOMB_X24_Y28_N6
\Mu0|Mux10~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~59_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M50|Mem[25][5]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M50|Mem[17][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[17][5]~q\,
	datad => \M50|Mem[25][5]~q\,
	combout => \Mu0|Mux10~59_combout\);

-- Location: FF_X25_Y28_N7
\M50|Mem[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[29][5]~q\);

-- Location: FF_X25_Y28_N21
\M50|Mem[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[21][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[21][5]~q\);

-- Location: LCCOMB_X25_Y28_N6
\Mu0|Mux10~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~60_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux10~59_combout\ & (\M50|Mem[29][5]~q\)) # (!\Mu0|Mux10~59_combout\ & ((\M50|Mem[21][5]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux10~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux10~59_combout\,
	datac => \M50|Mem[29][5]~q\,
	datad => \M50|Mem[21][5]~q\,
	combout => \Mu0|Mux10~60_combout\);

-- Location: FF_X35_Y20_N5
\M50|Mem[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[9][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[9][5]~q\);

-- Location: FF_X34_Y20_N29
\M50|Mem[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[13][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[13][5]~q\);

-- Location: FF_X32_Y21_N3
\M50|Mem[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[5][5]~q\);

-- Location: FF_X35_Y20_N31
\M50|Mem[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[1][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[1][5]~q\);

-- Location: LCCOMB_X35_Y20_N30
\Mu0|Mux10~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~54_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M50|Mem[5][5]~q\)) # (!\addr[2]~input_o\ & ((\M50|Mem[1][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M50|Mem[5][5]~q\,
	datac => \M50|Mem[1][5]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux10~54_combout\);

-- Location: LCCOMB_X34_Y20_N28
\Mu0|Mux10~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~55_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux10~54_combout\ & ((\M50|Mem[13][5]~q\))) # (!\Mu0|Mux10~54_combout\ & (\M50|Mem[9][5]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux10~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[9][5]~q\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[13][5]~q\,
	datad => \Mu0|Mux10~54_combout\,
	combout => \Mu0|Mux10~55_combout\);

-- Location: FF_X26_Y29_N11
\M40|Mem[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[9][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[9][5]~q\);

-- Location: FF_X26_Y29_N29
\M40|Mem[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[13][5]~q\);

-- Location: FF_X27_Y29_N5
\M40|Mem[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[1][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[1][5]~q\);

-- Location: FF_X27_Y29_N11
\M40|Mem[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[5][5]~q\);

-- Location: LCCOMB_X27_Y29_N4
\Mu0|Mux10~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~56_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M40|Mem[5][5]~q\))) # (!\addr[2]~input_o\ & (\M40|Mem[1][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[1][5]~q\,
	datad => \M40|Mem[5][5]~q\,
	combout => \Mu0|Mux10~56_combout\);

-- Location: LCCOMB_X26_Y29_N28
\Mu0|Mux10~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~57_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux10~56_combout\ & ((\M40|Mem[13][5]~q\))) # (!\Mu0|Mux10~56_combout\ & (\M40|Mem[9][5]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux10~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M40|Mem[9][5]~q\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[13][5]~q\,
	datad => \Mu0|Mux10~56_combout\,
	combout => \Mu0|Mux10~57_combout\);

-- Location: LCCOMB_X29_Y22_N0
\Mu0|Mux10~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~58_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\Mu0|Mux10~55_combout\)) # (!\addr[5]~input_o\ & ((\Mu0|Mux10~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~55_combout\,
	datab => \Mu0|Mux10~57_combout\,
	datac => \addr[4]~input_o\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux10~58_combout\);

-- Location: LCCOMB_X29_Y22_N18
\Mu0|Mux10~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~61_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux10~58_combout\ & ((\Mu0|Mux10~60_combout\))) # (!\Mu0|Mux10~58_combout\ & (\Mu0|Mux10~53_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux10~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~53_combout\,
	datab => \Mu0|Mux10~60_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux10~58_combout\,
	combout => \Mu0|Mux10~61_combout\);

-- Location: FF_X25_Y26_N29
\M50|Mem[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[24][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[24][5]~q\);

-- Location: FF_X25_Y26_N7
\M50|Mem[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[16][5]~q\);

-- Location: LCCOMB_X25_Y26_N6
\Mu0|Mux10~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~69_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M50|Mem[24][5]~q\)) # (!\addr[3]~input_o\ & ((\M50|Mem[16][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M50|Mem[24][5]~q\,
	datac => \M50|Mem[16][5]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux10~69_combout\);

-- Location: FF_X26_Y26_N13
\M50|Mem[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[28][5]~q\);

-- Location: FF_X26_Y26_N11
\M50|Mem[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[20][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[20][5]~q\);

-- Location: LCCOMB_X26_Y26_N12
\Mu0|Mux10~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~70_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux10~69_combout\ & (\M50|Mem[28][5]~q\)) # (!\Mu0|Mux10~69_combout\ & ((\M50|Mem[20][5]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux10~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux10~69_combout\,
	datac => \M50|Mem[28][5]~q\,
	datad => \M50|Mem[20][5]~q\,
	combout => \Mu0|Mux10~70_combout\);

-- Location: FF_X31_Y24_N29
\M50|Mem[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[8][5]~q\);

-- Location: FF_X31_Y22_N13
\M50|Mem[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[12][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[12][5]~q\);

-- Location: FF_X32_Y21_N5
\M50|Mem[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[4][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[4][5]~q\);

-- Location: FF_X31_Y24_N15
\M50|Mem[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M50|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[0][5]~q\);

-- Location: LCCOMB_X31_Y24_N14
\Mu0|Mux10~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~62_combout\ = (\addr[2]~input_o\ & ((\M50|Mem[4][5]~q\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\M50|Mem[0][5]~q\ & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[4][5]~q\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[0][5]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux10~62_combout\);

-- Location: LCCOMB_X31_Y22_N12
\Mu0|Mux10~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~63_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux10~62_combout\ & ((\M50|Mem[12][5]~q\))) # (!\Mu0|Mux10~62_combout\ & (\M50|Mem[8][5]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux10~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[8][5]~q\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[12][5]~q\,
	datad => \Mu0|Mux10~62_combout\,
	combout => \Mu0|Mux10~63_combout\);

-- Location: FF_X21_Y25_N29
\M40|Mem[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[20][5]~q\);

-- Location: FF_X22_Y25_N5
\M40|Mem[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[28][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[28][5]~q\);

-- Location: FF_X30_Y25_N25
\M40|Mem[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[24][5]~q\);

-- Location: FF_X21_Y25_N7
\M40|Mem[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[16][5]~q\);

-- Location: LCCOMB_X21_Y25_N6
\Mu0|Mux10~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~64_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M40|Mem[24][5]~q\)) # (!\addr[3]~input_o\ & ((\M40|Mem[16][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M40|Mem[24][5]~q\,
	datac => \M40|Mem[16][5]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux10~64_combout\);

-- Location: LCCOMB_X22_Y25_N4
\Mu0|Mux10~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~65_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux10~64_combout\ & ((\M40|Mem[28][5]~q\))) # (!\Mu0|Mux10~64_combout\ & (\M40|Mem[20][5]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux10~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M40|Mem[20][5]~q\,
	datac => \M40|Mem[28][5]~q\,
	datad => \Mu0|Mux10~64_combout\,
	combout => \Mu0|Mux10~65_combout\);

-- Location: FF_X28_Y22_N31
\M40|Mem[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[0][5]~q\);

-- Location: FF_X28_Y22_N21
\M40|Mem[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[4][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[4][5]~q\);

-- Location: LCCOMB_X28_Y22_N30
\Mu0|Mux10~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~66_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M40|Mem[4][5]~q\))) # (!\addr[2]~input_o\ & (\M40|Mem[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[0][5]~q\,
	datad => \M40|Mem[4][5]~q\,
	combout => \Mu0|Mux10~66_combout\);

-- Location: FF_X31_Y21_N31
\M40|Mem[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[12][5]~q\);

-- Location: FF_X31_Y21_N13
\M40|Mem[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M40|Mem[8][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[8][5]~q\);

-- Location: LCCOMB_X31_Y21_N30
\Mu0|Mux10~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~67_combout\ = (\Mu0|Mux10~66_combout\ & (((\M40|Mem[12][5]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux10~66_combout\ & (\addr[3]~input_o\ & ((\M40|Mem[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~66_combout\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[12][5]~q\,
	datad => \M40|Mem[8][5]~q\,
	combout => \Mu0|Mux10~67_combout\);

-- Location: LCCOMB_X31_Y21_N16
\Mu0|Mux10~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~68_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux10~65_combout\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux10~67_combout\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~65_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux10~67_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux10~68_combout\);

-- Location: LCCOMB_X31_Y21_N18
\Mu0|Mux10~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~71_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux10~68_combout\ & (\Mu0|Mux10~70_combout\)) # (!\Mu0|Mux10~68_combout\ & ((\Mu0|Mux10~63_combout\))))) # (!\addr[5]~input_o\ & (((\Mu0|Mux10~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux10~70_combout\,
	datac => \Mu0|Mux10~63_combout\,
	datad => \Mu0|Mux10~68_combout\,
	combout => \Mu0|Mux10~71_combout\);

-- Location: LCCOMB_X31_Y21_N20
\Mu0|Mux10~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~72_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux10~61_combout\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((!\addr[1]~input_o\ & \Mu0|Mux10~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux10~61_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux10~71_combout\,
	combout => \Mu0|Mux10~72_combout\);

-- Location: LCCOMB_X30_Y17_N24
\Mu0|Mux10~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~83_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux10~72_combout\ & ((\Mu0|Mux10~82_combout\))) # (!\Mu0|Mux10~72_combout\ & (\Mu0|Mux10~51_combout\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux10~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~51_combout\,
	datab => \addr[1]~input_o\,
	datac => \Mu0|Mux10~82_combout\,
	datad => \Mu0|Mux10~72_combout\,
	combout => \Mu0|Mux10~83_combout\);

-- Location: LCCOMB_X30_Y17_N10
\Mu0|Mux10~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~84_combout\ = (\addr[7]~input_o\ & ((\addr[6]~input_o\ & (\Mu0|Mux10~41_combout\)) # (!\addr[6]~input_o\ & ((\Mu0|Mux10~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[6]~input_o\,
	datab => \Mu0|Mux10~41_combout\,
	datac => \addr[7]~input_o\,
	datad => \Mu0|Mux10~83_combout\,
	combout => \Mu0|Mux10~84_combout\);

-- Location: FF_X22_Y29_N23
\M20|Mem[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[8][5]~q\);

-- Location: FF_X22_Y29_N21
\M20|Mem[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[10][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[10][5]~q\);

-- Location: LCCOMB_X22_Y29_N22
\M20|Mux2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~12_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M20|Mem[10][5]~q\))) # (!\addr[1]~input_o\ & (\M20|Mem[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M20|Mem[8][5]~q\,
	datad => \M20|Mem[10][5]~q\,
	combout => \M20|Mux2~12_combout\);

-- Location: FF_X21_Y29_N21
\M20|Mem[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[9][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[9][5]~q\);

-- Location: FF_X21_Y29_N7
\M20|Mem[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[11][5]~q\);

-- Location: LCCOMB_X21_Y29_N6
\M20|Mux2~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~13_combout\ = (\M20|Mux2~12_combout\ & (((\M20|Mem[11][5]~q\) # (!\addr[0]~input_o\)))) # (!\M20|Mux2~12_combout\ & (\M20|Mem[9][5]~q\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux2~12_combout\,
	datab => \M20|Mem[9][5]~q\,
	datac => \M20|Mem[11][5]~q\,
	datad => \addr[0]~input_o\,
	combout => \M20|Mux2~13_combout\);

-- Location: FF_X18_Y32_N23
\M20|Mem[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[0][5]~q\);

-- Location: FF_X18_Y32_N29
\M20|Mem[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[2][5]~q\);

-- Location: LCCOMB_X18_Y32_N22
\M20|Mux2~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~14_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M20|Mem[2][5]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M20|Mem[0][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M20|Mem[0][5]~q\,
	datad => \M20|Mem[2][5]~q\,
	combout => \M20|Mux2~14_combout\);

-- Location: FF_X21_Y32_N29
\M20|Mem[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[3][5]~q\);

-- Location: FF_X21_Y32_N3
\M20|Mem[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[1][5]~q\);

-- Location: LCCOMB_X21_Y32_N28
\M20|Mux2~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~15_combout\ = (\addr[0]~input_o\ & ((\M20|Mux2~14_combout\ & (\M20|Mem[3][5]~q\)) # (!\M20|Mux2~14_combout\ & ((\M20|Mem[1][5]~q\))))) # (!\addr[0]~input_o\ & (\M20|Mux2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mux2~14_combout\,
	datac => \M20|Mem[3][5]~q\,
	datad => \M20|Mem[1][5]~q\,
	combout => \M20|Mux2~15_combout\);

-- Location: LCCOMB_X21_Y32_N14
\M20|Mux2~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~16_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M20|Mux2~13_combout\)) # (!\addr[3]~input_o\ & ((\M20|Mux2~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M20|Mux2~13_combout\,
	datad => \M20|Mux2~15_combout\,
	combout => \M20|Mux2~16_combout\);

-- Location: FF_X22_Y30_N21
\M20|Mem[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[5][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[5][5]~q\);

-- Location: FF_X22_Y30_N15
\M20|Mem[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[4][5]~q\);

-- Location: LCCOMB_X22_Y30_N14
\M20|Mux2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~10_combout\ = (\addr[0]~input_o\ & ((\M20|Mem[5][5]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M20|Mem[4][5]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mem[5][5]~q\,
	datac => \M20|Mem[4][5]~q\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux2~10_combout\);

-- Location: FF_X21_Y30_N23
\M20|Mem[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[7][5]~q\);

-- Location: FF_X21_Y30_N21
\M20|Mem[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[6][5]~q\);

-- Location: LCCOMB_X21_Y30_N22
\M20|Mux2~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~11_combout\ = (\addr[1]~input_o\ & ((\M20|Mux2~10_combout\ & (\M20|Mem[7][5]~q\)) # (!\M20|Mux2~10_combout\ & ((\M20|Mem[6][5]~q\))))) # (!\addr[1]~input_o\ & (\M20|Mux2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M20|Mux2~10_combout\,
	datac => \M20|Mem[7][5]~q\,
	datad => \M20|Mem[6][5]~q\,
	combout => \M20|Mux2~11_combout\);

-- Location: FF_X22_Y33_N5
\M20|Mem[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[13][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[13][5]~q\);

-- Location: FF_X22_Y33_N31
\M20|Mem[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[12][5]~q\);

-- Location: LCCOMB_X22_Y33_N30
\M20|Mux2~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~17_combout\ = (\addr[0]~input_o\ & ((\M20|Mem[13][5]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M20|Mem[12][5]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mem[13][5]~q\,
	datac => \M20|Mem[12][5]~q\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux2~17_combout\);

-- Location: FF_X21_Y33_N21
\M20|Mem[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[14][5]~q\);

-- Location: FF_X21_Y33_N15
\M20|Mem[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[15][5]~q\);

-- Location: LCCOMB_X21_Y33_N14
\M20|Mux2~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~18_combout\ = (\M20|Mux2~17_combout\ & (((\M20|Mem[15][5]~q\) # (!\addr[1]~input_o\)))) # (!\M20|Mux2~17_combout\ & (\M20|Mem[14][5]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux2~17_combout\,
	datab => \M20|Mem[14][5]~q\,
	datac => \M20|Mem[15][5]~q\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux2~18_combout\);

-- Location: LCCOMB_X22_Y32_N0
\M20|Mux2~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~19_combout\ = (\M20|Mux2~16_combout\ & (((\M20|Mux2~18_combout\) # (!\addr[2]~input_o\)))) # (!\M20|Mux2~16_combout\ & (\M20|Mux2~11_combout\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux2~16_combout\,
	datab => \M20|Mux2~11_combout\,
	datac => \M20|Mux2~18_combout\,
	datad => \addr[2]~input_o\,
	combout => \M20|Mux2~19_combout\);

-- Location: FF_X22_Y32_N11
\M20|Mem[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[23][5]~q\);

-- Location: FF_X23_Y32_N15
\M20|Mem[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[19][5]~q\);

-- Location: LCCOMB_X23_Y32_N20
\M20|Mem[27][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[27][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M20|Mem[27][5]~feeder_combout\);

-- Location: FF_X23_Y32_N21
\M20|Mem[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[27][5]~feeder_combout\,
	ena => \M20|Mem[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[27][5]~q\);

-- Location: LCCOMB_X23_Y32_N14
\M20|Mux2~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~7_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M20|Mem[27][5]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M20|Mem[19][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[19][5]~q\,
	datad => \M20|Mem[27][5]~q\,
	combout => \M20|Mux2~7_combout\);

-- Location: FF_X22_Y32_N29
\M20|Mem[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[31][5]~q\);

-- Location: LCCOMB_X22_Y32_N28
\M20|Mux2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~8_combout\ = (\M20|Mux2~7_combout\ & (((\M20|Mem[31][5]~q\) # (!\addr[2]~input_o\)))) # (!\M20|Mux2~7_combout\ & (\M20|Mem[23][5]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[23][5]~q\,
	datab => \M20|Mux2~7_combout\,
	datac => \M20|Mem[31][5]~q\,
	datad => \addr[2]~input_o\,
	combout => \M20|Mux2~8_combout\);

-- Location: LCCOMB_X18_Y31_N14
\M20|Mem[21][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[21][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M20|Mem[21][5]~feeder_combout\);

-- Location: FF_X18_Y31_N15
\M20|Mem[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[21][5]~feeder_combout\,
	ena => \M20|Mem[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[21][5]~q\);

-- Location: FF_X18_Y31_N25
\M20|Mem[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[29][5]~q\);

-- Location: FF_X19_Y31_N7
\M20|Mem[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[17][5]~q\);

-- Location: FF_X19_Y31_N5
\M20|Mem[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[25][5]~q\);

-- Location: LCCOMB_X19_Y31_N6
\M20|Mux2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~0_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M20|Mem[25][5]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M20|Mem[17][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[17][5]~q\,
	datad => \M20|Mem[25][5]~q\,
	combout => \M20|Mux2~0_combout\);

-- Location: LCCOMB_X18_Y31_N24
\M20|Mux2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~1_combout\ = (\addr[2]~input_o\ & ((\M20|Mux2~0_combout\ & ((\M20|Mem[29][5]~q\))) # (!\M20|Mux2~0_combout\ & (\M20|Mem[21][5]~q\)))) # (!\addr[2]~input_o\ & (((\M20|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M20|Mem[21][5]~q\,
	datac => \M20|Mem[29][5]~q\,
	datad => \M20|Mux2~0_combout\,
	combout => \M20|Mux2~1_combout\);

-- Location: FF_X16_Y30_N5
\M20|Mem[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[22][5]~q\);

-- Location: FF_X16_Y30_N15
\M20|Mem[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[18][5]~q\);

-- Location: LCCOMB_X16_Y30_N14
\M20|Mux2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~2_combout\ = (\addr[2]~input_o\ & ((\M20|Mem[22][5]~q\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\M20|Mem[18][5]~q\ & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M20|Mem[22][5]~q\,
	datac => \M20|Mem[18][5]~q\,
	datad => \addr[3]~input_o\,
	combout => \M20|Mux2~2_combout\);

-- Location: FF_X17_Y30_N7
\M20|Mem[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[30][5]~q\);

-- Location: FF_X17_Y30_N13
\M20|Mem[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[26][5]~q\);

-- Location: LCCOMB_X17_Y30_N6
\M20|Mux2~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~3_combout\ = (\M20|Mux2~2_combout\ & (((\M20|Mem[30][5]~q\)) # (!\addr[3]~input_o\))) # (!\M20|Mux2~2_combout\ & (\addr[3]~input_o\ & ((\M20|Mem[26][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux2~2_combout\,
	datab => \addr[3]~input_o\,
	datac => \M20|Mem[30][5]~q\,
	datad => \M20|Mem[26][5]~q\,
	combout => \M20|Mux2~3_combout\);

-- Location: FF_X24_Y30_N15
\M20|Mem[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[16][5]~q\);

-- Location: FF_X24_Y30_N21
\M20|Mem[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[20][5]~q\);

-- Location: LCCOMB_X24_Y30_N14
\M20|Mux2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~4_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M20|Mem[20][5]~q\))) # (!\addr[2]~input_o\ & (\M20|Mem[16][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[16][5]~q\,
	datad => \M20|Mem[20][5]~q\,
	combout => \M20|Mux2~4_combout\);

-- Location: FF_X23_Y30_N15
\M20|Mem[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M20|Mem[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[28][5]~q\);

-- Location: LCCOMB_X23_Y30_N20
\M20|Mem[24][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[24][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M20|Mem[24][5]~feeder_combout\);

-- Location: FF_X23_Y30_N21
\M20|Mem[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[24][5]~feeder_combout\,
	ena => \M20|Mem[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[24][5]~q\);

-- Location: LCCOMB_X23_Y30_N14
\M20|Mux2~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~5_combout\ = (\addr[3]~input_o\ & ((\M20|Mux2~4_combout\ & (\M20|Mem[28][5]~q\)) # (!\M20|Mux2~4_combout\ & ((\M20|Mem[24][5]~q\))))) # (!\addr[3]~input_o\ & (\M20|Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M20|Mux2~4_combout\,
	datac => \M20|Mem[28][5]~q\,
	datad => \M20|Mem[24][5]~q\,
	combout => \M20|Mux2~5_combout\);

-- Location: LCCOMB_X22_Y32_N24
\M20|Mux2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~6_combout\ = (\addr[1]~input_o\ & ((\M20|Mux2~3_combout\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M20|Mux2~5_combout\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M20|Mux2~3_combout\,
	datac => \M20|Mux2~5_combout\,
	datad => \addr[0]~input_o\,
	combout => \M20|Mux2~6_combout\);

-- Location: LCCOMB_X22_Y32_N30
\M20|Mux2~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~9_combout\ = (\addr[0]~input_o\ & ((\M20|Mux2~6_combout\ & (\M20|Mux2~8_combout\)) # (!\M20|Mux2~6_combout\ & ((\M20|Mux2~1_combout\))))) # (!\addr[0]~input_o\ & (((\M20|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mux2~8_combout\,
	datac => \M20|Mux2~1_combout\,
	datad => \M20|Mux2~6_combout\,
	combout => \M20|Mux2~9_combout\);

-- Location: LCCOMB_X22_Y32_N2
\M20|Mux2~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux2~20_combout\ = (\addr[4]~input_o\ & ((\M20|Mux2~9_combout\))) # (!\addr[4]~input_o\ & (\M20|Mux2~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M20|Mux2~19_combout\,
	datac => \M20|Mux2~9_combout\,
	combout => \M20|Mux2~20_combout\);

-- Location: LCCOMB_X14_Y21_N26
\M10|Mem[0][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[0][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M10|Mem[0][5]~feeder_combout\);

-- Location: FF_X14_Y21_N27
\M10|Mem[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[0][5]~feeder_combout\,
	ena => \M10|Mem[0][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[0][5]~q\);

-- Location: FF_X13_Y21_N21
\M10|Mem[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[1][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[1][5]~q\);

-- Location: FF_X13_Y20_N11
\M00|Mem[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[0][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[0][5]~q\);

-- Location: FF_X13_Y20_N25
\M00|Mem[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[1][5]~q\);

-- Location: LCCOMB_X13_Y20_N10
\Mu0|Mux10~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~119_combout\ = (\addr[0]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[1][5]~q\)))) # (!\addr[0]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[0][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[0][5]~q\,
	datad => \M00|Mem[1][5]~q\,
	combout => \Mu0|Mux10~119_combout\);

-- Location: LCCOMB_X13_Y21_N20
\Mu0|Mux10~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~120_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux10~119_combout\ & ((\M10|Mem[1][5]~q\))) # (!\Mu0|Mux10~119_combout\ & (\M10|Mem[0][5]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux10~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M10|Mem[0][5]~q\,
	datac => \M10|Mem[1][5]~q\,
	datad => \Mu0|Mux10~119_combout\,
	combout => \Mu0|Mux10~120_combout\);

-- Location: FF_X13_Y16_N1
\M00|Mem[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[2][5]~q\);

-- Location: FF_X13_Y18_N27
\M00|Mem[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[3][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[3][5]~q\);

-- Location: LCCOMB_X13_Y16_N0
\Mu0|Mux10~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~117_combout\ = (\addr[0]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[3][5]~q\)))) # (!\addr[0]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[2][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[2][5]~q\,
	datad => \M00|Mem[3][5]~q\,
	combout => \Mu0|Mux10~117_combout\);

-- Location: FF_X13_Y15_N3
\M10|Mem[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[2][5]~q\);

-- Location: FF_X13_Y17_N27
\M10|Mem[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[3][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[3][5]~q\);

-- Location: LCCOMB_X13_Y17_N26
\Mu0|Mux10~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~118_combout\ = (\Mu0|Mux10~117_combout\ & (((\M10|Mem[3][5]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux10~117_combout\ & (\M10|Mem[2][5]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~117_combout\,
	datab => \M10|Mem[2][5]~q\,
	datac => \M10|Mem[3][5]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux10~118_combout\);

-- Location: LCCOMB_X14_Y16_N6
\Mu0|Mux10~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~121_combout\ = (\addr[1]~input_o\ & (((\Mu0|Mux10~118_combout\) # (\addr[4]~input_o\)))) # (!\addr[1]~input_o\ & (\Mu0|Mux10~120_combout\ & ((!\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~120_combout\,
	datab => \addr[1]~input_o\,
	datac => \Mu0|Mux10~118_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux10~121_combout\);

-- Location: FF_X14_Y16_N9
\M10|Mem[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[18][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[18][5]~q\);

-- Location: FF_X14_Y16_N19
\M10|Mem[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[19][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[19][5]~q\);

-- Location: FF_X14_Y18_N15
\M00|Mem[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[18][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[18][5]~q\);

-- Location: FF_X14_Y18_N21
\M00|Mem[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[19][5]~q\);

-- Location: LCCOMB_X14_Y18_N14
\Mu0|Mux10~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~122_combout\ = (\addr[0]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[19][5]~q\)))) # (!\addr[0]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[18][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[18][5]~q\,
	datad => \M00|Mem[19][5]~q\,
	combout => \Mu0|Mux10~122_combout\);

-- Location: LCCOMB_X14_Y16_N18
\Mu0|Mux10~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~123_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux10~122_combout\ & ((\M10|Mem[19][5]~q\))) # (!\Mu0|Mux10~122_combout\ & (\M10|Mem[18][5]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux10~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M10|Mem[18][5]~q\,
	datac => \M10|Mem[19][5]~q\,
	datad => \Mu0|Mux10~122_combout\,
	combout => \Mu0|Mux10~123_combout\);

-- Location: FF_X15_Y18_N23
\M00|Mem[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[16][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[16][5]~q\);

-- Location: FF_X15_Y18_N13
\M00|Mem[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[17][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[17][5]~q\);

-- Location: LCCOMB_X15_Y18_N22
\Mu0|Mux10~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~115_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M00|Mem[17][5]~q\))) # (!\addr[0]~input_o\ & (\M00|Mem[16][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M00|Mem[16][5]~q\,
	datad => \M00|Mem[17][5]~q\,
	combout => \Mu0|Mux10~115_combout\);

-- Location: FF_X15_Y16_N5
\M10|Mem[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[16][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[16][5]~q\);

-- Location: FF_X15_Y16_N23
\M10|Mem[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[17][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[17][5]~q\);

-- Location: LCCOMB_X15_Y16_N22
\Mu0|Mux10~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~116_combout\ = (\Mu0|Mux10~115_combout\ & (((\M10|Mem[17][5]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux10~115_combout\ & (\M10|Mem[16][5]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~115_combout\,
	datab => \M10|Mem[16][5]~q\,
	datac => \M10|Mem[17][5]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux10~116_combout\);

-- Location: LCCOMB_X14_Y16_N20
\Mu0|Mux10~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~124_combout\ = (\Mu0|Mux10~121_combout\ & ((\Mu0|Mux10~123_combout\) # ((!\addr[4]~input_o\)))) # (!\Mu0|Mux10~121_combout\ & (((\Mu0|Mux10~116_combout\ & \addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~121_combout\,
	datab => \Mu0|Mux10~123_combout\,
	datac => \Mu0|Mux10~116_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux10~124_combout\);

-- Location: FF_X14_Y13_N27
\M10|Mem[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[4][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[4][5]~q\);

-- Location: FF_X14_Y13_N29
\M10|Mem[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[6][5]~q\);

-- Location: FF_X14_Y23_N3
\M00|Mem[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[6][5]~q\);

-- Location: FF_X14_Y23_N29
\M00|Mem[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[4][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[4][5]~q\);

-- Location: LCCOMB_X14_Y23_N28
\Mu0|Mux10~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~109_combout\ = (\addr[1]~input_o\ & ((\M00|Mem[6][5]~q\) # ((\addr[5]~input_o\)))) # (!\addr[1]~input_o\ & (((\M00|Mem[4][5]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M00|Mem[6][5]~q\,
	datac => \M00|Mem[4][5]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux10~109_combout\);

-- Location: LCCOMB_X14_Y13_N28
\Mu0|Mux10~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~110_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux10~109_combout\ & ((\M10|Mem[6][5]~q\))) # (!\Mu0|Mux10~109_combout\ & (\M10|Mem[4][5]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux10~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[4][5]~q\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[6][5]~q\,
	datad => \Mu0|Mux10~109_combout\,
	combout => \Mu0|Mux10~110_combout\);

-- Location: FF_X15_Y21_N19
\M00|Mem[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[7][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[7][5]~q\);

-- Location: FF_X15_Y21_N21
\M00|Mem[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[5][5]~q\);

-- Location: LCCOMB_X15_Y21_N20
\Mu0|Mux10~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~107_combout\ = (\addr[5]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[1]~input_o\ & (\M00|Mem[7][5]~q\)) # (!\addr[1]~input_o\ & ((\M00|Mem[5][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M00|Mem[7][5]~q\,
	datac => \M00|Mem[5][5]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux10~107_combout\);

-- Location: FF_X14_Y17_N19
\M10|Mem[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[5][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[5][5]~q\);

-- Location: FF_X14_Y17_N29
\M10|Mem[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[7][5]~q\);

-- Location: LCCOMB_X14_Y17_N28
\Mu0|Mux10~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~108_combout\ = (\Mu0|Mux10~107_combout\ & (((\M10|Mem[7][5]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux10~107_combout\ & (\M10|Mem[5][5]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~107_combout\,
	datab => \M10|Mem[5][5]~q\,
	datac => \M10|Mem[7][5]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux10~108_combout\);

-- Location: LCCOMB_X14_Y17_N14
\Mu0|Mux10~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~111_combout\ = (\addr[4]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[0]~input_o\ & ((\Mu0|Mux10~108_combout\))) # (!\addr[0]~input_o\ & (\Mu0|Mux10~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~110_combout\,
	datab => \addr[4]~input_o\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux10~108_combout\,
	combout => \Mu0|Mux10~111_combout\);

-- Location: LCCOMB_X14_Y19_N12
\M10|Mem[20][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[20][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M10|Mem[20][5]~feeder_combout\);

-- Location: FF_X14_Y19_N13
\M10|Mem[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[20][5]~feeder_combout\,
	ena => \M10|Mem[20][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[20][5]~q\);

-- Location: FF_X15_Y19_N19
\M10|Mem[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[22][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[22][5]~q\);

-- Location: FF_X14_Y22_N21
\M00|Mem[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[20][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[20][5]~q\);

-- Location: LCCOMB_X15_Y24_N22
\M00|Mem[22][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[22][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M00|Mem[22][5]~feeder_combout\);

-- Location: FF_X15_Y24_N23
\M00|Mem[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[22][5]~feeder_combout\,
	ena => \M00|Mem[22][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[22][5]~q\);

-- Location: LCCOMB_X14_Y22_N20
\Mu0|Mux10~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~105_combout\ = (\addr[1]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[22][5]~q\)))) # (!\addr[1]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[20][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[20][5]~q\,
	datad => \M00|Mem[22][5]~q\,
	combout => \Mu0|Mux10~105_combout\);

-- Location: LCCOMB_X15_Y19_N18
\Mu0|Mux10~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~106_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux10~105_combout\ & ((\M10|Mem[22][5]~q\))) # (!\Mu0|Mux10~105_combout\ & (\M10|Mem[20][5]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux10~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[20][5]~q\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[22][5]~q\,
	datad => \Mu0|Mux10~105_combout\,
	combout => \Mu0|Mux10~106_combout\);

-- Location: LCCOMB_X14_Y19_N14
\M10|Mem[21][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[21][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M10|Mem[21][5]~feeder_combout\);

-- Location: FF_X14_Y19_N15
\M10|Mem[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[21][5]~feeder_combout\,
	ena => \M10|Mem[21][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[21][5]~q\);

-- Location: FF_X15_Y19_N13
\M10|Mem[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[23][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[23][5]~q\);

-- Location: FF_X16_Y23_N17
\M00|Mem[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[21][5]~q\);

-- Location: FF_X16_Y22_N5
\M00|Mem[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[23][5]~q\);

-- Location: LCCOMB_X16_Y23_N16
\Mu0|Mux10~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~112_combout\ = (\addr[5]~input_o\ & (\addr[1]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[1]~input_o\ & ((\M00|Mem[23][5]~q\))) # (!\addr[1]~input_o\ & (\M00|Mem[21][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M00|Mem[21][5]~q\,
	datad => \M00|Mem[23][5]~q\,
	combout => \Mu0|Mux10~112_combout\);

-- Location: LCCOMB_X15_Y19_N12
\Mu0|Mux10~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~113_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux10~112_combout\ & ((\M10|Mem[23][5]~q\))) # (!\Mu0|Mux10~112_combout\ & (\M10|Mem[21][5]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux10~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[21][5]~q\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[23][5]~q\,
	datad => \Mu0|Mux10~112_combout\,
	combout => \Mu0|Mux10~113_combout\);

-- Location: LCCOMB_X15_Y19_N22
\Mu0|Mux10~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~114_combout\ = (\Mu0|Mux10~111_combout\ & (((\Mu0|Mux10~113_combout\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux10~111_combout\ & (\Mu0|Mux10~106_combout\ & (\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~111_combout\,
	datab => \Mu0|Mux10~106_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux10~113_combout\,
	combout => \Mu0|Mux10~114_combout\);

-- Location: LCCOMB_X19_Y19_N12
\Mu0|Mux10~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~125_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\) # (\Mu0|Mux10~114_combout\)))) # (!\addr[2]~input_o\ & (\Mu0|Mux10~124_combout\ & (!\addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux10~124_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux10~114_combout\,
	combout => \Mu0|Mux10~125_combout\);

-- Location: FF_X16_Y12_N3
\M00|Mem[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[28][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[28][5]~q\);

-- Location: FF_X17_Y15_N19
\M00|Mem[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[29][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[29][5]~q\);

-- Location: LCCOMB_X16_Y12_N2
\Mu0|Mux10~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~126_combout\ = (\addr[0]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[29][5]~q\)))) # (!\addr[0]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[28][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[28][5]~q\,
	datad => \M00|Mem[29][5]~q\,
	combout => \Mu0|Mux10~126_combout\);

-- Location: FF_X16_Y19_N13
\M10|Mem[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[29][5]~q\);

-- Location: LCCOMB_X21_Y12_N24
\M10|Mem[28][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[28][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M10|Mem[28][5]~feeder_combout\);

-- Location: FF_X21_Y12_N25
\M10|Mem[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[28][5]~feeder_combout\,
	ena => \M10|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[28][5]~q\);

-- Location: LCCOMB_X16_Y19_N12
\Mu0|Mux10~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~127_combout\ = (\Mu0|Mux10~126_combout\ & (((\M10|Mem[29][5]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux10~126_combout\ & (\addr[5]~input_o\ & ((\M10|Mem[28][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~126_combout\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[29][5]~q\,
	datad => \M10|Mem[28][5]~q\,
	combout => \Mu0|Mux10~127_combout\);

-- Location: FF_X19_Y14_N31
\M00|Mem[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[14][5]~q\);

-- Location: LCCOMB_X19_Y18_N6
\M00|Mem[15][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[15][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M00|Mem[15][5]~feeder_combout\);

-- Location: FF_X19_Y18_N7
\M00|Mem[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[15][5]~feeder_combout\,
	ena => \M00|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[15][5]~q\);

-- Location: LCCOMB_X19_Y14_N30
\Mu0|Mux10~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~128_combout\ = (\addr[0]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[15][5]~q\)))) # (!\addr[0]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[14][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[14][5]~q\,
	datad => \M00|Mem[15][5]~q\,
	combout => \Mu0|Mux10~128_combout\);

-- Location: FF_X16_Y13_N9
\M10|Mem[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[14][5]~q\);

-- Location: FF_X22_Y17_N3
\M10|Mem[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[15][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[15][5]~q\);

-- Location: LCCOMB_X22_Y17_N2
\Mu0|Mux10~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~129_combout\ = (\Mu0|Mux10~128_combout\ & (((\M10|Mem[15][5]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux10~128_combout\ & (\M10|Mem[14][5]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~128_combout\,
	datab => \M10|Mem[14][5]~q\,
	datac => \M10|Mem[15][5]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux10~129_combout\);

-- Location: FF_X17_Y12_N11
\M00|Mem[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[12][5]~q\);

-- Location: FF_X18_Y16_N11
\M00|Mem[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[13][5]~q\);

-- Location: LCCOMB_X17_Y12_N10
\Mu0|Mux10~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~130_combout\ = (\addr[0]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[13][5]~q\)))) # (!\addr[0]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[12][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[12][5]~q\,
	datad => \M00|Mem[13][5]~q\,
	combout => \Mu0|Mux10~130_combout\);

-- Location: FF_X19_Y19_N25
\M10|Mem[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[13][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[13][5]~q\);

-- Location: FF_X19_Y19_N7
\M10|Mem[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[12][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[12][5]~q\);

-- Location: LCCOMB_X19_Y19_N24
\Mu0|Mux10~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~131_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux10~130_combout\ & (\M10|Mem[13][5]~q\)) # (!\Mu0|Mux10~130_combout\ & ((\M10|Mem[12][5]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux10~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux10~130_combout\,
	datac => \M10|Mem[13][5]~q\,
	datad => \M10|Mem[12][5]~q\,
	combout => \Mu0|Mux10~131_combout\);

-- Location: LCCOMB_X19_Y19_N2
\Mu0|Mux10~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~132_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux10~129_combout\) # ((\addr[4]~input_o\)))) # (!\addr[1]~input_o\ & (((!\addr[4]~input_o\ & \Mu0|Mux10~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~129_combout\,
	datab => \addr[1]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux10~131_combout\,
	combout => \Mu0|Mux10~132_combout\);

-- Location: FF_X22_Y12_N29
\M00|Mem[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[30][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[30][5]~q\);

-- Location: LCCOMB_X22_Y12_N2
\M00|Mem[31][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[31][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M00|Mem[31][5]~feeder_combout\);

-- Location: FF_X22_Y12_N3
\M00|Mem[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[31][5]~feeder_combout\,
	ena => \M00|Mem[31][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[31][5]~q\);

-- Location: LCCOMB_X22_Y12_N28
\Mu0|Mux10~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~133_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M00|Mem[31][5]~q\))) # (!\addr[0]~input_o\ & (\M00|Mem[30][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M00|Mem[30][5]~q\,
	datad => \M00|Mem[31][5]~q\,
	combout => \Mu0|Mux10~133_combout\);

-- Location: FF_X19_Y17_N29
\M10|Mem[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[31][5]~q\);

-- Location: FF_X15_Y14_N11
\M10|Mem[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[30][5]~q\);

-- Location: LCCOMB_X19_Y17_N28
\Mu0|Mux10~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~134_combout\ = (\Mu0|Mux10~133_combout\ & (((\M10|Mem[31][5]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux10~133_combout\ & (\addr[5]~input_o\ & ((\M10|Mem[30][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~133_combout\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[31][5]~q\,
	datad => \M10|Mem[30][5]~q\,
	combout => \Mu0|Mux10~134_combout\);

-- Location: LCCOMB_X19_Y19_N20
\Mu0|Mux10~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~135_combout\ = (\Mu0|Mux10~132_combout\ & (((\Mu0|Mux10~134_combout\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux10~132_combout\ & (\Mu0|Mux10~127_combout\ & (\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~127_combout\,
	datab => \Mu0|Mux10~132_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux10~134_combout\,
	combout => \Mu0|Mux10~135_combout\);

-- Location: FF_X19_Y22_N1
\M00|Mem[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[27][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[27][5]~q\);

-- Location: FF_X19_Y22_N27
\M10|Mem[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[27][5]~q\);

-- Location: FF_X21_Y17_N25
\M10|Mem[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[11][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[11][5]~q\);

-- Location: FF_X23_Y14_N11
\M00|Mem[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[11][5]~q\);

-- Location: LCCOMB_X23_Y14_N10
\Mu0|Mux10~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~102_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\M10|Mem[11][5]~q\)) # (!\addr[5]~input_o\ & ((\M00|Mem[11][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M10|Mem[11][5]~q\,
	datac => \M00|Mem[11][5]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux10~102_combout\);

-- Location: LCCOMB_X19_Y22_N26
\Mu0|Mux10~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~103_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux10~102_combout\ & ((\M10|Mem[27][5]~q\))) # (!\Mu0|Mux10~102_combout\ & (\M00|Mem[27][5]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux10~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Mem[27][5]~q\,
	datac => \M10|Mem[27][5]~q\,
	datad => \Mu0|Mux10~102_combout\,
	combout => \Mu0|Mux10~103_combout\);

-- Location: FF_X16_Y14_N17
\M00|Mem[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[26][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[26][5]~q\);

-- Location: FF_X21_Y14_N5
\M00|Mem[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[10][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[10][5]~q\);

-- Location: FF_X21_Y13_N21
\M10|Mem[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[10][5]~q\);

-- Location: LCCOMB_X21_Y14_N4
\Mu0|Mux10~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~95_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[10][5]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[10][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[10][5]~q\,
	datad => \M10|Mem[10][5]~q\,
	combout => \Mu0|Mux10~95_combout\);

-- Location: FF_X17_Y14_N21
\M10|Mem[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[26][5]~q\);

-- Location: LCCOMB_X17_Y14_N20
\Mu0|Mux10~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~96_combout\ = (\Mu0|Mux10~95_combout\ & (((\M10|Mem[26][5]~q\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux10~95_combout\ & (\M00|Mem[26][5]~q\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Mem[26][5]~q\,
	datab => \Mu0|Mux10~95_combout\,
	datac => \M10|Mem[26][5]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux10~96_combout\);

-- Location: FF_X19_Y13_N31
\M00|Mem[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[9][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[9][5]~q\);

-- Location: FF_X19_Y13_N13
\M10|Mem[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[9][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[9][5]~q\);

-- Location: LCCOMB_X19_Y13_N30
\Mu0|Mux10~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~97_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[9][5]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[9][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[9][5]~q\,
	datad => \M10|Mem[9][5]~q\,
	combout => \Mu0|Mux10~97_combout\);

-- Location: FF_X14_Y12_N17
\M10|Mem[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[25][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[25][5]~q\);

-- Location: FF_X18_Y12_N9
\M00|Mem[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[25][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[25][5]~q\);

-- Location: LCCOMB_X14_Y12_N16
\Mu0|Mux10~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~98_combout\ = (\Mu0|Mux10~97_combout\ & (((\M10|Mem[25][5]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux10~97_combout\ & (\addr[4]~input_o\ & ((\M00|Mem[25][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~97_combout\,
	datab => \addr[4]~input_o\,
	datac => \M10|Mem[25][5]~q\,
	datad => \M00|Mem[25][5]~q\,
	combout => \Mu0|Mux10~98_combout\);

-- Location: FF_X22_Y13_N15
\M00|Mem[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M00|Mem[8][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[8][5]~q\);

-- Location: FF_X22_Y13_N29
\M10|Mem[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[8][5]~q\);

-- Location: LCCOMB_X22_Y13_N14
\Mu0|Mux10~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~99_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M10|Mem[8][5]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M00|Mem[8][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[8][5]~q\,
	datad => \M10|Mem[8][5]~q\,
	combout => \Mu0|Mux10~99_combout\);

-- Location: LCCOMB_X19_Y11_N16
\M00|Mem[24][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[24][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M00|Mem[24][5]~feeder_combout\);

-- Location: FF_X19_Y11_N17
\M00|Mem[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[24][5]~feeder_combout\,
	ena => \M00|Mem[24][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[24][5]~q\);

-- Location: FF_X18_Y15_N3
\M10|Mem[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M10|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[24][5]~q\);

-- Location: LCCOMB_X18_Y15_N2
\Mu0|Mux10~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~100_combout\ = (\Mu0|Mux10~99_combout\ & (((\M10|Mem[24][5]~q\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux10~99_combout\ & (\M00|Mem[24][5]~q\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~99_combout\,
	datab => \M00|Mem[24][5]~q\,
	datac => \M10|Mem[24][5]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux10~100_combout\);

-- Location: LCCOMB_X19_Y19_N0
\Mu0|Mux10~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~101_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\Mu0|Mux10~98_combout\)) # (!\addr[0]~input_o\ & ((\Mu0|Mux10~100_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~98_combout\,
	datab => \addr[1]~input_o\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux10~100_combout\,
	combout => \Mu0|Mux10~101_combout\);

-- Location: LCCOMB_X19_Y19_N10
\Mu0|Mux10~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~104_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux10~101_combout\ & (\Mu0|Mux10~103_combout\)) # (!\Mu0|Mux10~101_combout\ & ((\Mu0|Mux10~96_combout\))))) # (!\addr[1]~input_o\ & (((\Mu0|Mux10~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~103_combout\,
	datab => \Mu0|Mux10~96_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux10~101_combout\,
	combout => \Mu0|Mux10~104_combout\);

-- Location: LCCOMB_X19_Y19_N30
\Mu0|Mux10~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~136_combout\ = (\Mu0|Mux10~125_combout\ & ((\Mu0|Mux10~135_combout\) # ((!\addr[3]~input_o\)))) # (!\Mu0|Mux10~125_combout\ & (((\addr[3]~input_o\ & \Mu0|Mux10~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~125_combout\,
	datab => \Mu0|Mux10~135_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux10~104_combout\,
	combout => \Mu0|Mux10~136_combout\);

-- Location: LCCOMB_X21_Y18_N8
\Mu0|Mux10~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~137_combout\ = (\Mu0|Mux14~1_combout\ & (\Mu0|Mux14~0_combout\)) # (!\Mu0|Mux14~1_combout\ & ((\Mu0|Mux14~0_combout\ & (\M20|Mux2~20_combout\)) # (!\Mu0|Mux14~0_combout\ & ((\Mu0|Mux10~136_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~1_combout\,
	datab => \Mu0|Mux14~0_combout\,
	datac => \M20|Mux2~20_combout\,
	datad => \Mu0|Mux10~136_combout\,
	combout => \Mu0|Mux10~137_combout\);

-- Location: FF_X17_Y21_N15
\M30|Mem[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[4][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[4][5]~q\);

-- Location: FF_X17_Y21_N29
\M30|Mem[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[5][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[5][5]~q\);

-- Location: LCCOMB_X17_Y21_N14
\Mu0|Mux10~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~85_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M30|Mem[5][5]~q\))) # (!\addr[0]~input_o\ & (\M30|Mem[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[4][5]~q\,
	datad => \M30|Mem[5][5]~q\,
	combout => \Mu0|Mux10~85_combout\);

-- Location: FF_X18_Y21_N25
\M30|Mem[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[7][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[7][5]~q\);

-- Location: LCCOMB_X17_Y23_N4
\M30|Mem[6][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[6][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M30|Mem[6][5]~feeder_combout\);

-- Location: FF_X17_Y23_N5
\M30|Mem[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[6][5]~feeder_combout\,
	ena => \M30|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[6][5]~q\);

-- Location: LCCOMB_X18_Y21_N24
\Mu0|Mux10~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~86_combout\ = (\Mu0|Mux10~85_combout\ & (((\M30|Mem[7][5]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux10~85_combout\ & (\addr[1]~input_o\ & ((\M30|Mem[6][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~85_combout\,
	datab => \addr[1]~input_o\,
	datac => \M30|Mem[7][5]~q\,
	datad => \M30|Mem[6][5]~q\,
	combout => \Mu0|Mux10~86_combout\);

-- Location: FF_X25_Y12_N15
\M30|Mem[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[0][5]~q\);

-- Location: FF_X25_Y12_N21
\M30|Mem[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[2][5]~q\);

-- Location: LCCOMB_X25_Y12_N14
\Mu0|Mux10~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~89_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M30|Mem[2][5]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M30|Mem[0][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[0][5]~q\,
	datad => \M30|Mem[2][5]~q\,
	combout => \Mu0|Mux10~89_combout\);

-- Location: FF_X24_Y12_N21
\M30|Mem[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[3][5]~q\);

-- Location: LCCOMB_X24_Y12_N18
\M30|Mem[1][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[1][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M30|Mem[1][5]~feeder_combout\);

-- Location: FF_X24_Y12_N19
\M30|Mem[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[1][5]~feeder_combout\,
	ena => \M30|Mem[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[1][5]~q\);

-- Location: LCCOMB_X24_Y12_N20
\Mu0|Mux10~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~90_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux10~89_combout\ & (\M30|Mem[3][5]~q\)) # (!\Mu0|Mux10~89_combout\ & ((\M30|Mem[1][5]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux10~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux10~89_combout\,
	datac => \M30|Mem[3][5]~q\,
	datad => \M30|Mem[1][5]~q\,
	combout => \Mu0|Mux10~90_combout\);

-- Location: FF_X23_Y13_N11
\M30|Mem[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[8][5]~q\);

-- Location: FF_X23_Y13_N17
\M30|Mem[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[10][5]~q\);

-- Location: LCCOMB_X23_Y13_N10
\Mu0|Mux10~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~87_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M30|Mem[10][5]~q\))) # (!\addr[1]~input_o\ & (\M30|Mem[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M30|Mem[8][5]~q\,
	datad => \M30|Mem[10][5]~q\,
	combout => \Mu0|Mux10~87_combout\);

-- Location: FF_X24_Y13_N9
\M30|Mem[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[11][5]~q\);

-- Location: FF_X24_Y13_N7
\M30|Mem[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[9][5]~q\);

-- Location: LCCOMB_X24_Y13_N8
\Mu0|Mux10~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~88_combout\ = (\Mu0|Mux10~87_combout\ & (((\M30|Mem[11][5]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux10~87_combout\ & (\addr[0]~input_o\ & ((\M30|Mem[9][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~87_combout\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[11][5]~q\,
	datad => \M30|Mem[9][5]~q\,
	combout => \Mu0|Mux10~88_combout\);

-- Location: LCCOMB_X24_Y12_N14
\Mu0|Mux10~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~91_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\Mu0|Mux10~88_combout\))) # (!\addr[3]~input_o\ & (\Mu0|Mux10~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux10~90_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux10~88_combout\,
	combout => \Mu0|Mux10~91_combout\);

-- Location: FF_X27_Y14_N11
\M30|Mem[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[14][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[14][5]~q\);

-- Location: FF_X27_Y14_N5
\M30|Mem[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[15][5]~q\);

-- Location: FF_X28_Y14_N3
\M30|Mem[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[12][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[12][5]~q\);

-- Location: FF_X28_Y14_N1
\M30|Mem[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[13][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[13][5]~q\);

-- Location: LCCOMB_X28_Y14_N2
\Mu0|Mux10~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~92_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M30|Mem[13][5]~q\))) # (!\addr[0]~input_o\ & (\M30|Mem[12][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[12][5]~q\,
	datad => \M30|Mem[13][5]~q\,
	combout => \Mu0|Mux10~92_combout\);

-- Location: LCCOMB_X27_Y14_N4
\Mu0|Mux10~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~93_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux10~92_combout\ & ((\M30|Mem[15][5]~q\))) # (!\Mu0|Mux10~92_combout\ & (\M30|Mem[14][5]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux10~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[14][5]~q\,
	datab => \addr[1]~input_o\,
	datac => \M30|Mem[15][5]~q\,
	datad => \Mu0|Mux10~92_combout\,
	combout => \Mu0|Mux10~93_combout\);

-- Location: LCCOMB_X24_Y12_N0
\Mu0|Mux10~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~94_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux10~91_combout\ & ((\Mu0|Mux10~93_combout\))) # (!\Mu0|Mux10~91_combout\ & (\Mu0|Mux10~86_combout\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux10~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~86_combout\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux10~91_combout\,
	datad => \Mu0|Mux10~93_combout\,
	combout => \Mu0|Mux10~94_combout\);

-- Location: FF_X34_Y12_N27
\M30|Mem[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[19][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[19][5]~q\);

-- Location: LCCOMB_X34_Y12_N16
\M30|Mem[27][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[27][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M30|Mem[27][5]~feeder_combout\);

-- Location: FF_X34_Y12_N17
\M30|Mem[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[27][5]~feeder_combout\,
	ena => \M30|Mem[27][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[27][5]~q\);

-- Location: LCCOMB_X34_Y12_N26
\Mu0|Mux10~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~145_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M30|Mem[27][5]~q\))) # (!\addr[3]~input_o\ & (\M30|Mem[19][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[19][5]~q\,
	datad => \M30|Mem[27][5]~q\,
	combout => \Mu0|Mux10~145_combout\);

-- Location: FF_X30_Y12_N5
\M30|Mem[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[23][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[23][5]~q\);

-- Location: FF_X30_Y12_N23
\M30|Mem[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[31][5]~q\);

-- Location: LCCOMB_X30_Y12_N22
\Mu0|Mux10~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~146_combout\ = (\Mu0|Mux10~145_combout\ & (((\M30|Mem[31][5]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux10~145_combout\ & (\M30|Mem[23][5]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~145_combout\,
	datab => \M30|Mem[23][5]~q\,
	datac => \M30|Mem[31][5]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux10~146_combout\);

-- Location: FF_X30_Y14_N13
\M30|Mem[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[16][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[16][5]~q\);

-- Location: FF_X30_Y14_N11
\M30|Mem[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[20][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[20][5]~q\);

-- Location: LCCOMB_X30_Y14_N12
\Mu0|Mux10~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~142_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M30|Mem[20][5]~q\))) # (!\addr[2]~input_o\ & (\M30|Mem[16][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M30|Mem[16][5]~q\,
	datad => \M30|Mem[20][5]~q\,
	combout => \Mu0|Mux10~142_combout\);

-- Location: FF_X31_Y14_N29
\M30|Mem[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[28][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[28][5]~q\);

-- Location: FF_X34_Y14_N7
\M30|Mem[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[24][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[24][5]~q\);

-- Location: LCCOMB_X31_Y14_N28
\Mu0|Mux10~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~143_combout\ = (\Mu0|Mux10~142_combout\ & (((\M30|Mem[28][5]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux10~142_combout\ & (\addr[3]~input_o\ & ((\M30|Mem[24][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~142_combout\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[28][5]~q\,
	datad => \M30|Mem[24][5]~q\,
	combout => \Mu0|Mux10~143_combout\);

-- Location: LCCOMB_X30_Y16_N30
\M30|Mem[26][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[26][5]~feeder_combout\ = \Din[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[5]~input_o\,
	combout => \M30|Mem[26][5]~feeder_combout\);

-- Location: FF_X30_Y16_N31
\M30|Mem[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[26][5]~feeder_combout\,
	ena => \M30|Mem[26][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[26][5]~q\);

-- Location: FF_X29_Y16_N19
\M30|Mem[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[18][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[18][5]~q\);

-- Location: FF_X29_Y16_N25
\M30|Mem[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[22][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[22][5]~q\);

-- Location: LCCOMB_X29_Y16_N18
\Mu0|Mux10~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~140_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M30|Mem[22][5]~q\))) # (!\addr[2]~input_o\ & (\M30|Mem[18][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M30|Mem[18][5]~q\,
	datad => \M30|Mem[22][5]~q\,
	combout => \Mu0|Mux10~140_combout\);

-- Location: FF_X30_Y16_N17
\M30|Mem[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[30][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[30][5]~q\);

-- Location: LCCOMB_X30_Y16_N16
\Mu0|Mux10~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~141_combout\ = (\Mu0|Mux10~140_combout\ & (((\M30|Mem[30][5]~q\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux10~140_combout\ & (\M30|Mem[26][5]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[26][5]~q\,
	datab => \Mu0|Mux10~140_combout\,
	datac => \M30|Mem[30][5]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux10~141_combout\);

-- Location: LCCOMB_X30_Y16_N18
\Mu0|Mux10~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~144_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\) # (\Mu0|Mux10~141_combout\)))) # (!\addr[1]~input_o\ & (\Mu0|Mux10~143_combout\ & (!\addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~143_combout\,
	datab => \addr[1]~input_o\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux10~141_combout\,
	combout => \Mu0|Mux10~144_combout\);

-- Location: FF_X31_Y15_N25
\M30|Mem[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[21][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[21][5]~q\);

-- Location: FF_X31_Y15_N11
\M30|Mem[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[29][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[29][5]~q\);

-- Location: FF_X32_Y15_N5
\M30|Mem[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[25][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[25][5]~q\);

-- Location: FF_X32_Y15_N23
\M30|Mem[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[5]~input_o\,
	sload => VCC,
	ena => \M30|Mem[17][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[17][5]~q\);

-- Location: LCCOMB_X32_Y15_N22
\Mu0|Mux10~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~138_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M30|Mem[25][5]~q\)) # (!\addr[3]~input_o\ & ((\M30|Mem[17][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M30|Mem[25][5]~q\,
	datac => \M30|Mem[17][5]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux10~138_combout\);

-- Location: LCCOMB_X31_Y15_N10
\Mu0|Mux10~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~139_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux10~138_combout\ & ((\M30|Mem[29][5]~q\))) # (!\Mu0|Mux10~138_combout\ & (\M30|Mem[21][5]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux10~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M30|Mem[21][5]~q\,
	datac => \M30|Mem[29][5]~q\,
	datad => \Mu0|Mux10~138_combout\,
	combout => \Mu0|Mux10~139_combout\);

-- Location: LCCOMB_X30_Y17_N28
\Mu0|Mux10~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~147_combout\ = (\Mu0|Mux10~144_combout\ & ((\Mu0|Mux10~146_combout\) # ((!\addr[0]~input_o\)))) # (!\Mu0|Mux10~144_combout\ & (((\addr[0]~input_o\ & \Mu0|Mux10~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~146_combout\,
	datab => \Mu0|Mux10~144_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux10~139_combout\,
	combout => \Mu0|Mux10~147_combout\);

-- Location: LCCOMB_X30_Y17_N6
\Mu0|Mux10~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~148_combout\ = (\Mu0|Mux10~137_combout\ & (((\Mu0|Mux10~147_combout\) # (!\Mu0|Mux14~1_combout\)))) # (!\Mu0|Mux10~137_combout\ & (\Mu0|Mux10~94_combout\ & (\Mu0|Mux14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~137_combout\,
	datab => \Mu0|Mux10~94_combout\,
	datac => \Mu0|Mux14~1_combout\,
	datad => \Mu0|Mux10~147_combout\,
	combout => \Mu0|Mux10~148_combout\);

-- Location: LCCOMB_X30_Y17_N8
\Mu0|Mux10~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux10~149_combout\ = (\Mu0|Mux10~84_combout\) # ((!\addr[7]~input_o\ & \Mu0|Mux10~148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux10~84_combout\,
	datac => \addr[7]~input_o\,
	datad => \Mu0|Mux10~148_combout\,
	combout => \Mu0|Mux10~149_combout\);

-- Location: IOIBUF_X34_Y41_N8
\Din[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Din(6),
	o => \Din[6]~input_o\);

-- Location: FF_X25_Y19_N5
\M60|Mem[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[26][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[26][6]~q\);

-- Location: LCCOMB_X25_Y19_N10
\M60|Mem[27][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[27][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M60|Mem[27][6]~feeder_combout\);

-- Location: FF_X25_Y19_N11
\M60|Mem[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[27][6]~feeder_combout\,
	ena => \M60|Mem[27][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[27][6]~q\);

-- Location: LCCOMB_X25_Y19_N4
\Mu0|Mux9~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~7_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M60|Mem[27][6]~q\))) # (!\addr[0]~input_o\ & (\M60|Mem[26][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[26][6]~q\,
	datad => \M60|Mem[27][6]~q\,
	combout => \Mu0|Mux9~7_combout\);

-- Location: FF_X24_Y19_N27
\M70|Mem[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[27][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[27][6]~q\);

-- Location: FF_X24_Y19_N25
\M70|Mem[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[26][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[26][6]~q\);

-- Location: LCCOMB_X24_Y19_N26
\Mu0|Mux9~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~8_combout\ = (\Mu0|Mux9~7_combout\ & (((\M70|Mem[27][6]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux9~7_combout\ & (\addr[5]~input_o\ & ((\M70|Mem[26][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~7_combout\,
	datab => \addr[5]~input_o\,
	datac => \M70|Mem[27][6]~q\,
	datad => \M70|Mem[26][6]~q\,
	combout => \Mu0|Mux9~8_combout\);

-- Location: FF_X30_Y18_N25
\M70|Mem[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[10][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[10][6]~q\);

-- Location: FF_X30_Y18_N3
\M70|Mem[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[11][6]~q\);

-- Location: FF_X29_Y18_N11
\M60|Mem[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[10][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[10][6]~q\);

-- Location: FF_X29_Y18_N1
\M60|Mem[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[11][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[11][6]~q\);

-- Location: LCCOMB_X29_Y18_N10
\Mu0|Mux9~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~2_combout\ = (\addr[0]~input_o\ & ((\addr[5]~input_o\) # ((\M60|Mem[11][6]~q\)))) # (!\addr[0]~input_o\ & (!\addr[5]~input_o\ & (\M60|Mem[10][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M60|Mem[10][6]~q\,
	datad => \M60|Mem[11][6]~q\,
	combout => \Mu0|Mux9~2_combout\);

-- Location: LCCOMB_X30_Y18_N2
\Mu0|Mux9~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~3_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux9~2_combout\ & ((\M70|Mem[11][6]~q\))) # (!\Mu0|Mux9~2_combout\ & (\M70|Mem[10][6]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M70|Mem[10][6]~q\,
	datac => \M70|Mem[11][6]~q\,
	datad => \Mu0|Mux9~2_combout\,
	combout => \Mu0|Mux9~3_combout\);

-- Location: FF_X30_Y19_N23
\M60|Mem[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[9][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[9][6]~q\);

-- Location: FF_X30_Y19_N17
\M60|Mem[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[8][6]~q\);

-- Location: LCCOMB_X30_Y19_N16
\Mu0|Mux9~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~4_combout\ = (\addr[5]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & (\M60|Mem[9][6]~q\)) # (!\addr[0]~input_o\ & ((\M60|Mem[8][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[9][6]~q\,
	datab => \addr[5]~input_o\,
	datac => \M60|Mem[8][6]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux9~4_combout\);

-- Location: FF_X31_Y19_N29
\M70|Mem[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[9][6]~q\);

-- Location: FF_X31_Y19_N11
\M70|Mem[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[8][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[8][6]~q\);

-- Location: LCCOMB_X31_Y19_N28
\Mu0|Mux9~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~5_combout\ = (\Mu0|Mux9~4_combout\ & (((\M70|Mem[9][6]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux9~4_combout\ & (\addr[5]~input_o\ & ((\M70|Mem[8][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~4_combout\,
	datab => \addr[5]~input_o\,
	datac => \M70|Mem[9][6]~q\,
	datad => \M70|Mem[8][6]~q\,
	combout => \Mu0|Mux9~5_combout\);

-- Location: LCCOMB_X31_Y19_N22
\Mu0|Mux9~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~6_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux9~3_combout\) # ((\addr[4]~input_o\)))) # (!\addr[1]~input_o\ & (((!\addr[4]~input_o\ & \Mu0|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~3_combout\,
	datab => \addr[1]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux9~5_combout\,
	combout => \Mu0|Mux9~6_combout\);

-- Location: LCCOMB_X23_Y23_N20
\M70|Mem[24][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[24][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M70|Mem[24][6]~feeder_combout\);

-- Location: FF_X23_Y23_N21
\M70|Mem[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[24][6]~feeder_combout\,
	ena => \M70|Mem[24][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[24][6]~q\);

-- Location: FF_X24_Y23_N19
\M70|Mem[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[25][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[25][6]~q\);

-- Location: LCCOMB_X25_Y23_N4
\M60|Mem[25][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[25][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M60|Mem[25][6]~feeder_combout\);

-- Location: FF_X25_Y23_N5
\M60|Mem[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[25][6]~feeder_combout\,
	ena => \M60|Mem[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[25][6]~q\);

-- Location: FF_X25_Y23_N23
\M60|Mem[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[24][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[24][6]~q\);

-- Location: LCCOMB_X25_Y23_N22
\Mu0|Mux9~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~0_combout\ = (\addr[0]~input_o\ & ((\M60|Mem[25][6]~q\) # ((\addr[5]~input_o\)))) # (!\addr[0]~input_o\ & (((\M60|Mem[24][6]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M60|Mem[25][6]~q\,
	datac => \M60|Mem[24][6]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux9~0_combout\);

-- Location: LCCOMB_X24_Y23_N18
\Mu0|Mux9~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~1_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux9~0_combout\ & ((\M70|Mem[25][6]~q\))) # (!\Mu0|Mux9~0_combout\ & (\M70|Mem[24][6]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M70|Mem[24][6]~q\,
	datac => \M70|Mem[25][6]~q\,
	datad => \Mu0|Mux9~0_combout\,
	combout => \Mu0|Mux9~1_combout\);

-- Location: LCCOMB_X23_Y18_N24
\Mu0|Mux9~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~9_combout\ = (\Mu0|Mux9~6_combout\ & ((\Mu0|Mux9~8_combout\) # ((!\addr[4]~input_o\)))) # (!\Mu0|Mux9~6_combout\ & (((\addr[4]~input_o\ & \Mu0|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~8_combout\,
	datab => \Mu0|Mux9~6_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux9~1_combout\,
	combout => \Mu0|Mux9~9_combout\);

-- Location: FF_X23_Y21_N27
\M70|Mem[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[28][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[28][6]~q\);

-- Location: FF_X23_Y18_N7
\M70|Mem[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[30][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[30][6]~q\);

-- Location: FF_X23_Y21_N29
\M70|Mem[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[12][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[12][6]~q\);

-- Location: FF_X23_Y18_N21
\M70|Mem[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[14][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[14][6]~q\);

-- Location: LCCOMB_X23_Y21_N28
\Mu0|Mux9~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~31_combout\ = (\addr[4]~input_o\ & (\addr[1]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[1]~input_o\ & ((\M70|Mem[14][6]~q\))) # (!\addr[1]~input_o\ & (\M70|Mem[12][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[12][6]~q\,
	datad => \M70|Mem[14][6]~q\,
	combout => \Mu0|Mux9~31_combout\);

-- Location: LCCOMB_X23_Y18_N6
\Mu0|Mux9~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~32_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux9~31_combout\ & ((\M70|Mem[30][6]~q\))) # (!\Mu0|Mux9~31_combout\ & (\M70|Mem[28][6]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux9~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M70|Mem[28][6]~q\,
	datac => \M70|Mem[30][6]~q\,
	datad => \Mu0|Mux9~31_combout\,
	combout => \Mu0|Mux9~32_combout\);

-- Location: FF_X21_Y19_N17
\M70|Mem[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[13][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[13][6]~q\);

-- Location: LCCOMB_X21_Y22_N6
\M70|Mem[15][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[15][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M70|Mem[15][6]~feeder_combout\);

-- Location: FF_X21_Y22_N7
\M70|Mem[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[15][6]~feeder_combout\,
	ena => \M70|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[15][6]~q\);

-- Location: LCCOMB_X21_Y19_N16
\Mu0|Mux9~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~38_combout\ = (\addr[1]~input_o\ & ((\addr[4]~input_o\) # ((\M70|Mem[15][6]~q\)))) # (!\addr[1]~input_o\ & (!\addr[4]~input_o\ & (\M70|Mem[13][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M70|Mem[13][6]~q\,
	datad => \M70|Mem[15][6]~q\,
	combout => \Mu0|Mux9~38_combout\);

-- Location: FF_X21_Y24_N19
\M70|Mem[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[31][6]~q\);

-- Location: LCCOMB_X21_Y24_N0
\M70|Mem[29][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[29][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M70|Mem[29][6]~feeder_combout\);

-- Location: FF_X21_Y24_N1
\M70|Mem[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[29][6]~feeder_combout\,
	ena => \M70|Mem[29][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[29][6]~q\);

-- Location: LCCOMB_X21_Y24_N18
\Mu0|Mux9~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~39_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux9~38_combout\ & (\M70|Mem[31][6]~q\)) # (!\Mu0|Mux9~38_combout\ & ((\M70|Mem[29][6]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux9~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux9~38_combout\,
	datac => \M70|Mem[31][6]~q\,
	datad => \M70|Mem[29][6]~q\,
	combout => \Mu0|Mux9~39_combout\);

-- Location: FF_X21_Y23_N21
\M60|Mem[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[13][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[13][6]~q\);

-- Location: LCCOMB_X21_Y23_N26
\M60|Mem[15][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[15][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M60|Mem[15][6]~feeder_combout\);

-- Location: FF_X21_Y23_N27
\M60|Mem[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[15][6]~feeder_combout\,
	ena => \M60|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[15][6]~q\);

-- Location: LCCOMB_X21_Y23_N20
\Mu0|Mux9~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~33_combout\ = (\addr[1]~input_o\ & ((\addr[4]~input_o\) # ((\M60|Mem[15][6]~q\)))) # (!\addr[1]~input_o\ & (!\addr[4]~input_o\ & (\M60|Mem[13][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M60|Mem[13][6]~q\,
	datad => \M60|Mem[15][6]~q\,
	combout => \Mu0|Mux9~33_combout\);

-- Location: FF_X24_Y22_N5
\M60|Mem[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[31][6]~q\);

-- Location: FF_X24_Y22_N11
\M60|Mem[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[29][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[29][6]~q\);

-- Location: LCCOMB_X24_Y22_N4
\Mu0|Mux9~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~34_combout\ = (\Mu0|Mux9~33_combout\ & (((\M60|Mem[31][6]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux9~33_combout\ & (\addr[4]~input_o\ & ((\M60|Mem[29][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~33_combout\,
	datab => \addr[4]~input_o\,
	datac => \M60|Mem[31][6]~q\,
	datad => \M60|Mem[29][6]~q\,
	combout => \Mu0|Mux9~34_combout\);

-- Location: FF_X24_Y25_N15
\M60|Mem[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[28][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[28][6]~q\);

-- Location: FF_X24_Y25_N25
\M60|Mem[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[30][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[30][6]~q\);

-- Location: FF_X23_Y25_N5
\M60|Mem[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[14][6]~q\);

-- Location: FF_X23_Y25_N23
\M60|Mem[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[12][6]~q\);

-- Location: LCCOMB_X23_Y25_N22
\Mu0|Mux9~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~35_combout\ = (\addr[1]~input_o\ & ((\M60|Mem[14][6]~q\) # ((\addr[4]~input_o\)))) # (!\addr[1]~input_o\ & (((\M60|Mem[12][6]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M60|Mem[14][6]~q\,
	datac => \M60|Mem[12][6]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux9~35_combout\);

-- Location: LCCOMB_X24_Y25_N24
\Mu0|Mux9~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~36_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux9~35_combout\ & ((\M60|Mem[30][6]~q\))) # (!\Mu0|Mux9~35_combout\ & (\M60|Mem[28][6]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux9~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M60|Mem[28][6]~q\,
	datac => \M60|Mem[30][6]~q\,
	datad => \Mu0|Mux9~35_combout\,
	combout => \Mu0|Mux9~36_combout\);

-- Location: LCCOMB_X23_Y18_N16
\Mu0|Mux9~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~37_combout\ = (\addr[5]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & (\Mu0|Mux9~34_combout\)) # (!\addr[0]~input_o\ & ((\Mu0|Mux9~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux9~34_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux9~36_combout\,
	combout => \Mu0|Mux9~37_combout\);

-- Location: LCCOMB_X23_Y18_N26
\Mu0|Mux9~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~40_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux9~37_combout\ & ((\Mu0|Mux9~39_combout\))) # (!\Mu0|Mux9~37_combout\ & (\Mu0|Mux9~32_combout\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux9~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~32_combout\,
	datab => \Mu0|Mux9~39_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux9~37_combout\,
	combout => \Mu0|Mux9~40_combout\);

-- Location: FF_X26_Y11_N29
\M60|Mem[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[0][6]~q\);

-- Location: LCCOMB_X26_Y11_N10
\M60|Mem[2][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[2][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M60|Mem[2][6]~feeder_combout\);

-- Location: FF_X26_Y11_N11
\M60|Mem[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[2][6]~feeder_combout\,
	ena => \M60|Mem[2][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[2][6]~q\);

-- Location: LCCOMB_X26_Y11_N28
\Mu0|Mux9~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~24_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M60|Mem[2][6]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M60|Mem[0][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[0][6]~q\,
	datad => \M60|Mem[2][6]~q\,
	combout => \Mu0|Mux9~24_combout\);

-- Location: FF_X27_Y11_N29
\M60|Mem[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[3][6]~q\);

-- Location: FF_X27_Y11_N11
\M60|Mem[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[1][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[1][6]~q\);

-- Location: LCCOMB_X27_Y11_N28
\Mu0|Mux9~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~25_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux9~24_combout\ & (\M60|Mem[3][6]~q\)) # (!\Mu0|Mux9~24_combout\ & ((\M60|Mem[1][6]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux9~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux9~24_combout\,
	datac => \M60|Mem[3][6]~q\,
	datad => \M60|Mem[1][6]~q\,
	combout => \Mu0|Mux9~25_combout\);

-- Location: FF_X27_Y18_N11
\M70|Mem[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[1][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[1][6]~q\);

-- Location: FF_X27_Y18_N5
\M70|Mem[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[3][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[3][6]~q\);

-- Location: FF_X28_Y18_N13
\M70|Mem[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[0][6]~q\);

-- Location: FF_X28_Y18_N3
\M70|Mem[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[2][6]~q\);

-- Location: LCCOMB_X28_Y18_N12
\Mu0|Mux9~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~22_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M70|Mem[2][6]~q\))) # (!\addr[1]~input_o\ & (\M70|Mem[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[0][6]~q\,
	datad => \M70|Mem[2][6]~q\,
	combout => \Mu0|Mux9~22_combout\);

-- Location: LCCOMB_X27_Y18_N4
\Mu0|Mux9~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~23_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux9~22_combout\ & ((\M70|Mem[3][6]~q\))) # (!\Mu0|Mux9~22_combout\ & (\M70|Mem[1][6]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux9~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[1][6]~q\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[3][6]~q\,
	datad => \Mu0|Mux9~22_combout\,
	combout => \Mu0|Mux9~23_combout\);

-- Location: LCCOMB_X23_Y18_N14
\Mu0|Mux9~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~26_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\) # (\Mu0|Mux9~23_combout\)))) # (!\addr[5]~input_o\ & (\Mu0|Mux9~25_combout\ & (!\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux9~25_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux9~23_combout\,
	combout => \Mu0|Mux9~26_combout\);

-- Location: FF_X29_Y11_N5
\M60|Mem[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[18][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[18][6]~q\);

-- Location: FF_X29_Y11_N31
\M60|Mem[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[19][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[19][6]~q\);

-- Location: FF_X30_Y11_N15
\M60|Mem[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[16][6]~q\);

-- Location: FF_X30_Y11_N21
\M60|Mem[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[17][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[17][6]~q\);

-- Location: LCCOMB_X30_Y11_N14
\Mu0|Mux9~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~20_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M60|Mem[17][6]~q\))) # (!\addr[0]~input_o\ & (\M60|Mem[16][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[16][6]~q\,
	datad => \M60|Mem[17][6]~q\,
	combout => \Mu0|Mux9~20_combout\);

-- Location: LCCOMB_X29_Y11_N30
\Mu0|Mux9~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~21_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux9~20_combout\ & ((\M60|Mem[19][6]~q\))) # (!\Mu0|Mux9~20_combout\ & (\M60|Mem[18][6]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux9~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M60|Mem[18][6]~q\,
	datac => \M60|Mem[19][6]~q\,
	datad => \Mu0|Mux9~20_combout\,
	combout => \Mu0|Mux9~21_combout\);

-- Location: FF_X24_Y16_N31
\M70|Mem[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[17][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[17][6]~q\);

-- Location: FF_X24_Y16_N9
\M70|Mem[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[19][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[19][6]~q\);

-- Location: FF_X23_Y12_N19
\M70|Mem[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[16][6]~q\);

-- Location: LCCOMB_X23_Y12_N24
\M70|Mem[18][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[18][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M70|Mem[18][6]~feeder_combout\);

-- Location: FF_X23_Y12_N25
\M70|Mem[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[18][6]~feeder_combout\,
	ena => \M70|Mem[18][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[18][6]~q\);

-- Location: LCCOMB_X23_Y12_N18
\Mu0|Mux9~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~27_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M70|Mem[18][6]~q\))) # (!\addr[1]~input_o\ & (\M70|Mem[16][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[16][6]~q\,
	datad => \M70|Mem[18][6]~q\,
	combout => \Mu0|Mux9~27_combout\);

-- Location: LCCOMB_X24_Y16_N8
\Mu0|Mux9~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~28_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux9~27_combout\ & ((\M70|Mem[19][6]~q\))) # (!\Mu0|Mux9~27_combout\ & (\M70|Mem[17][6]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux9~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[17][6]~q\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[19][6]~q\,
	datad => \Mu0|Mux9~27_combout\,
	combout => \Mu0|Mux9~28_combout\);

-- Location: LCCOMB_X23_Y18_N8
\Mu0|Mux9~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~29_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux9~26_combout\ & ((\Mu0|Mux9~28_combout\))) # (!\Mu0|Mux9~26_combout\ & (\Mu0|Mux9~21_combout\)))) # (!\addr[4]~input_o\ & (\Mu0|Mux9~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux9~26_combout\,
	datac => \Mu0|Mux9~21_combout\,
	datad => \Mu0|Mux9~28_combout\,
	combout => \Mu0|Mux9~29_combout\);

-- Location: FF_X16_Y25_N7
\M70|Mem[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[6][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[6][6]~q\);

-- Location: FF_X16_Y25_N17
\M70|Mem[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[4][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[4][6]~q\);

-- Location: LCCOMB_X16_Y25_N16
\Mu0|Mux9~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~10_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M70|Mem[6][6]~q\)) # (!\addr[1]~input_o\ & ((\M70|Mem[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[6][6]~q\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[4][6]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux9~10_combout\);

-- Location: FF_X17_Y25_N15
\M70|Mem[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[5][6]~q\);

-- Location: FF_X17_Y25_N9
\M70|Mem[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[7][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[7][6]~q\);

-- Location: LCCOMB_X17_Y25_N8
\Mu0|Mux9~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~11_combout\ = (\Mu0|Mux9~10_combout\ & (((\M70|Mem[7][6]~q\) # (!\addr[0]~input_o\)))) # (!\Mu0|Mux9~10_combout\ & (\M70|Mem[5][6]~q\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~10_combout\,
	datab => \M70|Mem[5][6]~q\,
	datac => \M70|Mem[7][6]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux9~11_combout\);

-- Location: FF_X24_Y27_N5
\M70|Mem[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[21][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[21][6]~q\);

-- Location: FF_X24_Y27_N23
\M70|Mem[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[23][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[23][6]~q\);

-- Location: FF_X27_Y27_N27
\M70|Mem[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[20][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[20][6]~q\);

-- Location: FF_X27_Y27_N17
\M70|Mem[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M70|Mem[22][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[22][6]~q\);

-- Location: LCCOMB_X27_Y27_N26
\Mu0|Mux9~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~17_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M70|Mem[22][6]~q\))) # (!\addr[1]~input_o\ & (\M70|Mem[20][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[20][6]~q\,
	datad => \M70|Mem[22][6]~q\,
	combout => \Mu0|Mux9~17_combout\);

-- Location: LCCOMB_X24_Y27_N22
\Mu0|Mux9~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~18_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux9~17_combout\ & ((\M70|Mem[23][6]~q\))) # (!\Mu0|Mux9~17_combout\ & (\M70|Mem[21][6]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M70|Mem[21][6]~q\,
	datac => \M70|Mem[23][6]~q\,
	datad => \Mu0|Mux9~17_combout\,
	combout => \Mu0|Mux9~18_combout\);

-- Location: FF_X32_Y16_N31
\M60|Mem[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[5][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[5][6]~q\);

-- Location: FF_X32_Y16_N9
\M60|Mem[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[4][6]~q\);

-- Location: LCCOMB_X32_Y16_N8
\Mu0|Mux9~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~14_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M60|Mem[5][6]~q\)) # (!\addr[0]~input_o\ & ((\M60|Mem[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[5][6]~q\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[4][6]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux9~14_combout\);

-- Location: FF_X32_Y18_N5
\M60|Mem[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[6][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[6][6]~q\);

-- Location: FF_X32_Y18_N23
\M60|Mem[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[7][6]~q\);

-- Location: LCCOMB_X32_Y18_N22
\Mu0|Mux9~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~15_combout\ = (\Mu0|Mux9~14_combout\ & (((\M60|Mem[7][6]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux9~14_combout\ & (\M60|Mem[6][6]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~14_combout\,
	datab => \M60|Mem[6][6]~q\,
	datac => \M60|Mem[7][6]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux9~15_combout\);

-- Location: LCCOMB_X22_Y24_N4
\M60|Mem[21][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[21][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M60|Mem[21][6]~feeder_combout\);

-- Location: FF_X22_Y24_N5
\M60|Mem[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[21][6]~feeder_combout\,
	ena => \M60|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[21][6]~q\);

-- Location: FF_X22_Y24_N31
\M60|Mem[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[20][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[20][6]~q\);

-- Location: LCCOMB_X22_Y24_N30
\Mu0|Mux9~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~12_combout\ = (\addr[0]~input_o\ & ((\M60|Mem[21][6]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M60|Mem[20][6]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M60|Mem[21][6]~q\,
	datac => \M60|Mem[20][6]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux9~12_combout\);

-- Location: FF_X23_Y24_N27
\M60|Mem[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[23][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[23][6]~q\);

-- Location: FF_X23_Y24_N1
\M60|Mem[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M60|Mem[22][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[22][6]~q\);

-- Location: LCCOMB_X23_Y24_N26
\Mu0|Mux9~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~13_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux9~12_combout\ & (\M60|Mem[23][6]~q\)) # (!\Mu0|Mux9~12_combout\ & ((\M60|Mem[22][6]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux9~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux9~12_combout\,
	datac => \M60|Mem[23][6]~q\,
	datad => \M60|Mem[22][6]~q\,
	combout => \Mu0|Mux9~13_combout\);

-- Location: LCCOMB_X23_Y18_N18
\Mu0|Mux9~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~16_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\Mu0|Mux9~13_combout\))) # (!\addr[4]~input_o\ & (\Mu0|Mux9~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux9~15_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux9~13_combout\,
	combout => \Mu0|Mux9~16_combout\);

-- Location: LCCOMB_X23_Y18_N28
\Mu0|Mux9~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~19_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux9~16_combout\ & ((\Mu0|Mux9~18_combout\))) # (!\Mu0|Mux9~16_combout\ & (\Mu0|Mux9~11_combout\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~11_combout\,
	datab => \Mu0|Mux9~18_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux9~16_combout\,
	combout => \Mu0|Mux9~19_combout\);

-- Location: LCCOMB_X23_Y18_N10
\Mu0|Mux9~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~30_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux9~19_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux9~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux9~29_combout\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux9~19_combout\,
	combout => \Mu0|Mux9~30_combout\);

-- Location: LCCOMB_X23_Y18_N12
\Mu0|Mux9~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~41_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux9~30_combout\ & ((\Mu0|Mux9~40_combout\))) # (!\Mu0|Mux9~30_combout\ & (\Mu0|Mux9~9_combout\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux9~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux9~9_combout\,
	datac => \Mu0|Mux9~40_combout\,
	datad => \Mu0|Mux9~30_combout\,
	combout => \Mu0|Mux9~41_combout\);

-- Location: FF_X28_Y25_N15
\M50|Mem[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[7][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[7][6]~q\);

-- Location: FF_X28_Y25_N25
\M50|Mem[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[23][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[23][6]~q\);

-- Location: FF_X27_Y25_N19
\M40|Mem[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[7][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[7][6]~q\);

-- Location: FF_X27_Y25_N25
\M40|Mem[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[23][6]~q\);

-- Location: LCCOMB_X27_Y25_N18
\Mu0|Mux9~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~73_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M40|Mem[23][6]~q\))) # (!\addr[4]~input_o\ & (\M40|Mem[7][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M40|Mem[7][6]~q\,
	datad => \M40|Mem[23][6]~q\,
	combout => \Mu0|Mux9~73_combout\);

-- Location: LCCOMB_X28_Y25_N24
\Mu0|Mux9~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~74_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux9~73_combout\ & ((\M50|Mem[23][6]~q\))) # (!\Mu0|Mux9~73_combout\ & (\M50|Mem[7][6]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux9~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M50|Mem[7][6]~q\,
	datac => \M50|Mem[23][6]~q\,
	datad => \Mu0|Mux9~73_combout\,
	combout => \Mu0|Mux9~74_combout\);

-- Location: FF_X28_Y27_N25
\M40|Mem[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[15][6]~q\);

-- Location: FF_X29_Y27_N29
\M40|Mem[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[31][6]~q\);

-- Location: LCCOMB_X28_Y27_N24
\Mu0|Mux9~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~80_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M40|Mem[31][6]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M40|Mem[15][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M40|Mem[15][6]~q\,
	datad => \M40|Mem[31][6]~q\,
	combout => \Mu0|Mux9~80_combout\);

-- Location: FF_X29_Y27_N31
\M50|Mem[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[31][6]~q\);

-- Location: LCCOMB_X29_Y26_N0
\M50|Mem[15][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[15][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M50|Mem[15][6]~feeder_combout\);

-- Location: FF_X29_Y26_N1
\M50|Mem[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[15][6]~feeder_combout\,
	ena => \M50|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[15][6]~q\);

-- Location: LCCOMB_X29_Y27_N30
\Mu0|Mux9~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~81_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux9~80_combout\ & (\M50|Mem[31][6]~q\)) # (!\Mu0|Mux9~80_combout\ & ((\M50|Mem[15][6]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux9~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux9~80_combout\,
	datac => \M50|Mem[31][6]~q\,
	datad => \M50|Mem[15][6]~q\,
	combout => \Mu0|Mux9~81_combout\);

-- Location: FF_X30_Y26_N1
\M50|Mem[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[11][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[11][6]~q\);

-- Location: FF_X30_Y26_N19
\M50|Mem[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[27][6]~q\);

-- Location: FF_X30_Y28_N11
\M40|Mem[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[11][6]~q\);

-- Location: FF_X30_Y28_N17
\M40|Mem[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[27][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[27][6]~q\);

-- Location: LCCOMB_X30_Y28_N10
\Mu0|Mux9~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~75_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M40|Mem[27][6]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M40|Mem[11][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M40|Mem[11][6]~q\,
	datad => \M40|Mem[27][6]~q\,
	combout => \Mu0|Mux9~75_combout\);

-- Location: LCCOMB_X30_Y26_N18
\Mu0|Mux9~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~76_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux9~75_combout\ & ((\M50|Mem[27][6]~q\))) # (!\Mu0|Mux9~75_combout\ & (\M50|Mem[11][6]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux9~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M50|Mem[11][6]~q\,
	datac => \M50|Mem[27][6]~q\,
	datad => \Mu0|Mux9~75_combout\,
	combout => \Mu0|Mux9~76_combout\);

-- Location: FF_X31_Y23_N15
\M50|Mem[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[3][6]~q\);

-- Location: FF_X31_Y23_N25
\M50|Mem[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[19][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[19][6]~q\);

-- Location: FF_X32_Y23_N5
\M40|Mem[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[3][6]~q\);

-- Location: FF_X32_Y23_N19
\M40|Mem[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[19][6]~q\);

-- Location: LCCOMB_X32_Y23_N4
\Mu0|Mux9~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~77_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M40|Mem[19][6]~q\))) # (!\addr[4]~input_o\ & (\M40|Mem[3][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M40|Mem[3][6]~q\,
	datad => \M40|Mem[19][6]~q\,
	combout => \Mu0|Mux9~77_combout\);

-- Location: LCCOMB_X31_Y23_N24
\Mu0|Mux9~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~78_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux9~77_combout\ & ((\M50|Mem[19][6]~q\))) # (!\Mu0|Mux9~77_combout\ & (\M50|Mem[3][6]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux9~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M50|Mem[3][6]~q\,
	datac => \M50|Mem[19][6]~q\,
	datad => \Mu0|Mux9~77_combout\,
	combout => \Mu0|Mux9~78_combout\);

-- Location: LCCOMB_X31_Y23_N18
\Mu0|Mux9~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~79_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\Mu0|Mux9~76_combout\)) # (!\addr[3]~input_o\ & ((\Mu0|Mux9~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~76_combout\,
	datab => \Mu0|Mux9~78_combout\,
	datac => \addr[2]~input_o\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux9~79_combout\);

-- Location: LCCOMB_X31_Y22_N22
\Mu0|Mux9~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~82_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux9~79_combout\ & ((\Mu0|Mux9~81_combout\))) # (!\Mu0|Mux9~79_combout\ & (\Mu0|Mux9~74_combout\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux9~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux9~74_combout\,
	datac => \Mu0|Mux9~81_combout\,
	datad => \Mu0|Mux9~79_combout\,
	combout => \Mu0|Mux9~82_combout\);

-- Location: LCCOMB_X26_Y26_N22
\M50|Mem[20][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[20][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M50|Mem[20][6]~feeder_combout\);

-- Location: FF_X26_Y26_N23
\M50|Mem[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[20][6]~feeder_combout\,
	ena => \M50|Mem[20][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[20][6]~q\);

-- Location: FF_X25_Y26_N17
\M50|Mem[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[16][6]~q\);

-- Location: LCCOMB_X25_Y26_N16
\Mu0|Mux9~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~69_combout\ = (\addr[2]~input_o\ & ((\M50|Mem[20][6]~q\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\M50|Mem[16][6]~q\ & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M50|Mem[20][6]~q\,
	datac => \M50|Mem[16][6]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux9~69_combout\);

-- Location: FF_X29_Y24_N5
\M50|Mem[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[28][6]~q\);

-- Location: FF_X29_Y24_N3
\M50|Mem[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[24][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[24][6]~q\);

-- Location: LCCOMB_X29_Y24_N4
\Mu0|Mux9~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~70_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux9~69_combout\ & (\M50|Mem[28][6]~q\)) # (!\Mu0|Mux9~69_combout\ & ((\M50|Mem[24][6]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux9~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux9~69_combout\,
	datac => \M50|Mem[28][6]~q\,
	datad => \M50|Mem[24][6]~q\,
	combout => \Mu0|Mux9~70_combout\);

-- Location: FF_X21_Y25_N25
\M40|Mem[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[20][6]~q\);

-- Location: FF_X22_Y25_N15
\M40|Mem[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[28][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[28][6]~q\);

-- Location: FF_X30_Y25_N27
\M40|Mem[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[24][6]~q\);

-- Location: FF_X21_Y25_N3
\M40|Mem[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[16][6]~q\);

-- Location: LCCOMB_X21_Y25_N2
\Mu0|Mux9~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~64_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M40|Mem[24][6]~q\)) # (!\addr[3]~input_o\ & ((\M40|Mem[16][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M40|Mem[24][6]~q\,
	datac => \M40|Mem[16][6]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux9~64_combout\);

-- Location: LCCOMB_X22_Y25_N14
\Mu0|Mux9~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~65_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux9~64_combout\ & ((\M40|Mem[28][6]~q\))) # (!\Mu0|Mux9~64_combout\ & (\M40|Mem[20][6]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux9~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M40|Mem[20][6]~q\,
	datac => \M40|Mem[28][6]~q\,
	datad => \Mu0|Mux9~64_combout\,
	combout => \Mu0|Mux9~65_combout\);

-- Location: FF_X28_Y22_N17
\M40|Mem[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[0][6]~q\);

-- Location: FF_X29_Y22_N29
\M40|Mem[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[8][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[8][6]~q\);

-- Location: LCCOMB_X28_Y22_N16
\Mu0|Mux9~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~66_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M40|Mem[8][6]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M40|Mem[0][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[0][6]~q\,
	datad => \M40|Mem[8][6]~q\,
	combout => \Mu0|Mux9~66_combout\);

-- Location: FF_X31_Y17_N3
\M40|Mem[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[12][6]~q\);

-- Location: FF_X31_Y17_N1
\M40|Mem[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[4][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[4][6]~q\);

-- Location: LCCOMB_X31_Y17_N2
\Mu0|Mux9~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~67_combout\ = (\Mu0|Mux9~66_combout\ & (((\M40|Mem[12][6]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux9~66_combout\ & (\addr[2]~input_o\ & ((\M40|Mem[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~66_combout\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[12][6]~q\,
	datad => \M40|Mem[4][6]~q\,
	combout => \Mu0|Mux9~67_combout\);

-- Location: LCCOMB_X31_Y22_N16
\Mu0|Mux9~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~68_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux9~65_combout\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((!\addr[5]~input_o\ & \Mu0|Mux9~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~65_combout\,
	datab => \addr[4]~input_o\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux9~67_combout\,
	combout => \Mu0|Mux9~68_combout\);

-- Location: FF_X32_Y21_N7
\M50|Mem[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[4][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[4][6]~q\);

-- Location: FF_X31_Y24_N3
\M50|Mem[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[0][6]~q\);

-- Location: LCCOMB_X31_Y24_N2
\Mu0|Mux9~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~62_combout\ = (\addr[2]~input_o\ & ((\M50|Mem[4][6]~q\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\M50|Mem[0][6]~q\ & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[4][6]~q\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[0][6]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux9~62_combout\);

-- Location: FF_X31_Y22_N15
\M50|Mem[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[12][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[12][6]~q\);

-- Location: FF_X31_Y24_N9
\M50|Mem[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[8][6]~q\);

-- Location: LCCOMB_X31_Y22_N14
\Mu0|Mux9~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~63_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux9~62_combout\ & (\M50|Mem[12][6]~q\)) # (!\Mu0|Mux9~62_combout\ & ((\M50|Mem[8][6]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux9~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux9~62_combout\,
	datac => \M50|Mem[12][6]~q\,
	datad => \M50|Mem[8][6]~q\,
	combout => \Mu0|Mux9~63_combout\);

-- Location: LCCOMB_X31_Y22_N26
\Mu0|Mux9~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~71_combout\ = (\Mu0|Mux9~68_combout\ & ((\Mu0|Mux9~70_combout\) # ((!\addr[5]~input_o\)))) # (!\Mu0|Mux9~68_combout\ & (((\Mu0|Mux9~63_combout\ & \addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~70_combout\,
	datab => \Mu0|Mux9~68_combout\,
	datac => \Mu0|Mux9~63_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux9~71_combout\);

-- Location: FF_X24_Y28_N17
\M50|Mem[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[25][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[25][6]~q\);

-- Location: FF_X25_Y28_N11
\M50|Mem[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[29][6]~q\);

-- Location: FF_X25_Y28_N9
\M50|Mem[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[21][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[21][6]~q\);

-- Location: FF_X24_Y28_N11
\M50|Mem[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[17][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[17][6]~q\);

-- Location: LCCOMB_X24_Y28_N10
\Mu0|Mux9~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~59_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M50|Mem[21][6]~q\)) # (!\addr[2]~input_o\ & ((\M50|Mem[17][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M50|Mem[21][6]~q\,
	datac => \M50|Mem[17][6]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux9~59_combout\);

-- Location: LCCOMB_X25_Y28_N10
\Mu0|Mux9~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~60_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux9~59_combout\ & ((\M50|Mem[29][6]~q\))) # (!\Mu0|Mux9~59_combout\ & (\M50|Mem[25][6]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux9~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[25][6]~q\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[29][6]~q\,
	datad => \Mu0|Mux9~59_combout\,
	combout => \Mu0|Mux9~60_combout\);

-- Location: FF_X35_Y20_N27
\M50|Mem[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[1][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[1][6]~q\);

-- Location: FF_X32_Y20_N29
\M50|Mem[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[5][6]~q\);

-- Location: LCCOMB_X35_Y20_N26
\Mu0|Mux9~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~52_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M50|Mem[5][6]~q\))) # (!\addr[2]~input_o\ & (\M50|Mem[1][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[1][6]~q\,
	datad => \M50|Mem[5][6]~q\,
	combout => \Mu0|Mux9~52_combout\);

-- Location: LCCOMB_X35_Y20_N8
\M50|Mem[9][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[9][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M50|Mem[9][6]~feeder_combout\);

-- Location: FF_X35_Y20_N9
\M50|Mem[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[9][6]~feeder_combout\,
	ena => \M50|Mem[9][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[9][6]~q\);

-- Location: FF_X34_Y20_N31
\M50|Mem[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[13][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[13][6]~q\);

-- Location: LCCOMB_X34_Y20_N30
\Mu0|Mux9~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~53_combout\ = (\Mu0|Mux9~52_combout\ & (((\M50|Mem[13][6]~q\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux9~52_combout\ & (\M50|Mem[9][6]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~52_combout\,
	datab => \M50|Mem[9][6]~q\,
	datac => \M50|Mem[13][6]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux9~53_combout\);

-- Location: FF_X27_Y29_N17
\M40|Mem[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[1][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[1][6]~q\);

-- Location: LCCOMB_X34_Y28_N2
\M40|Mem[9][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[9][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M40|Mem[9][6]~feeder_combout\);

-- Location: FF_X34_Y28_N3
\M40|Mem[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[9][6]~feeder_combout\,
	ena => \M40|Mem[9][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[9][6]~q\);

-- Location: LCCOMB_X27_Y29_N16
\Mu0|Mux9~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~56_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M40|Mem[9][6]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M40|Mem[1][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[1][6]~q\,
	datad => \M40|Mem[9][6]~q\,
	combout => \Mu0|Mux9~56_combout\);

-- Location: FF_X26_Y29_N15
\M40|Mem[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[13][6]~q\);

-- Location: LCCOMB_X27_Y29_N6
\M40|Mem[5][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[5][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M40|Mem[5][6]~feeder_combout\);

-- Location: FF_X27_Y29_N7
\M40|Mem[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[5][6]~feeder_combout\,
	ena => \M40|Mem[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[5][6]~q\);

-- Location: LCCOMB_X26_Y29_N14
\Mu0|Mux9~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~57_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux9~56_combout\ & (\M40|Mem[13][6]~q\)) # (!\Mu0|Mux9~56_combout\ & ((\M40|Mem[5][6]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux9~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux9~56_combout\,
	datac => \M40|Mem[13][6]~q\,
	datad => \M40|Mem[5][6]~q\,
	combout => \Mu0|Mux9~57_combout\);

-- Location: FF_X23_Y20_N3
\M40|Mem[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[17][6]~q\);

-- Location: FF_X22_Y20_N9
\M40|Mem[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[25][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[25][6]~q\);

-- Location: LCCOMB_X23_Y20_N2
\Mu0|Mux9~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~54_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M40|Mem[25][6]~q\))) # (!\addr[3]~input_o\ & (\M40|Mem[17][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[17][6]~q\,
	datad => \M40|Mem[25][6]~q\,
	combout => \Mu0|Mux9~54_combout\);

-- Location: FF_X22_Y20_N27
\M40|Mem[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[29][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[29][6]~q\);

-- Location: FF_X23_Y20_N25
\M40|Mem[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[21][6]~q\);

-- Location: LCCOMB_X22_Y20_N26
\Mu0|Mux9~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~55_combout\ = (\Mu0|Mux9~54_combout\ & (((\M40|Mem[29][6]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux9~54_combout\ & (\addr[2]~input_o\ & ((\M40|Mem[21][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~54_combout\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[29][6]~q\,
	datad => \M40|Mem[21][6]~q\,
	combout => \Mu0|Mux9~55_combout\);

-- Location: LCCOMB_X29_Y18_N28
\Mu0|Mux9~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~58_combout\ = (\addr[4]~input_o\ & (((\Mu0|Mux9~55_combout\) # (\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (\Mu0|Mux9~57_combout\ & ((!\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~57_combout\,
	datab => \Mu0|Mux9~55_combout\,
	datac => \addr[4]~input_o\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux9~58_combout\);

-- Location: LCCOMB_X29_Y18_N22
\Mu0|Mux9~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~61_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux9~58_combout\ & (\Mu0|Mux9~60_combout\)) # (!\Mu0|Mux9~58_combout\ & ((\Mu0|Mux9~53_combout\))))) # (!\addr[5]~input_o\ & (((\Mu0|Mux9~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~60_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux9~53_combout\,
	datad => \Mu0|Mux9~58_combout\,
	combout => \Mu0|Mux9~61_combout\);

-- Location: LCCOMB_X31_Y22_N28
\Mu0|Mux9~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~72_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\) # (\Mu0|Mux9~61_combout\)))) # (!\addr[0]~input_o\ & (\Mu0|Mux9~71_combout\ & (!\addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~71_combout\,
	datab => \addr[0]~input_o\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux9~61_combout\,
	combout => \Mu0|Mux9~72_combout\);

-- Location: FF_X35_Y18_N9
\M40|Mem[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[22][6]~q\);

-- Location: FF_X34_Y18_N31
\M40|Mem[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[30][6]~q\);

-- Location: LCCOMB_X34_Y28_N8
\M40|Mem[26][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[26][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M40|Mem[26][6]~feeder_combout\);

-- Location: FF_X34_Y28_N9
\M40|Mem[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[26][6]~feeder_combout\,
	ena => \M40|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[26][6]~q\);

-- Location: FF_X35_Y18_N27
\M40|Mem[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[18][6]~q\);

-- Location: LCCOMB_X35_Y18_N26
\Mu0|Mux9~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~44_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M40|Mem[26][6]~q\)) # (!\addr[3]~input_o\ & ((\M40|Mem[18][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M40|Mem[26][6]~q\,
	datac => \M40|Mem[18][6]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux9~44_combout\);

-- Location: LCCOMB_X34_Y18_N30
\Mu0|Mux9~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~45_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux9~44_combout\ & ((\M40|Mem[30][6]~q\))) # (!\Mu0|Mux9~44_combout\ & (\M40|Mem[22][6]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux9~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M40|Mem[22][6]~q\,
	datac => \M40|Mem[30][6]~q\,
	datad => \Mu0|Mux9~44_combout\,
	combout => \Mu0|Mux9~45_combout\);

-- Location: FF_X34_Y25_N7
\M40|Mem[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[2][6]~q\);

-- Location: FF_X34_Y25_N13
\M40|Mem[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[10][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[10][6]~q\);

-- Location: LCCOMB_X34_Y25_N6
\Mu0|Mux9~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~46_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M40|Mem[10][6]~q\))) # (!\addr[3]~input_o\ & (\M40|Mem[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[2][6]~q\,
	datad => \M40|Mem[10][6]~q\,
	combout => \Mu0|Mux9~46_combout\);

-- Location: LCCOMB_X35_Y24_N8
\M40|Mem[6][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[6][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M40|Mem[6][6]~feeder_combout\);

-- Location: FF_X35_Y24_N9
\M40|Mem[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[6][6]~feeder_combout\,
	ena => \M40|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[6][6]~q\);

-- Location: FF_X34_Y26_N1
\M40|Mem[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M40|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[14][6]~q\);

-- Location: LCCOMB_X34_Y26_N0
\Mu0|Mux9~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~47_combout\ = (\Mu0|Mux9~46_combout\ & (((\M40|Mem[14][6]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux9~46_combout\ & (\M40|Mem[6][6]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~46_combout\,
	datab => \M40|Mem[6][6]~q\,
	datac => \M40|Mem[14][6]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux9~47_combout\);

-- Location: LCCOMB_X29_Y26_N14
\Mu0|Mux9~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~48_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux9~45_combout\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((!\addr[5]~input_o\ & \Mu0|Mux9~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux9~45_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux9~47_combout\,
	combout => \Mu0|Mux9~48_combout\);

-- Location: FF_X31_Y27_N9
\M50|Mem[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[10][6]~q\);

-- Location: FF_X34_Y24_N11
\M50|Mem[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[14][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[14][6]~q\);

-- Location: FF_X31_Y27_N11
\M50|Mem[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[2][6]~q\);

-- Location: FF_X34_Y24_N1
\M50|Mem[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[6][6]~q\);

-- Location: LCCOMB_X31_Y27_N10
\Mu0|Mux9~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~42_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M50|Mem[6][6]~q\))) # (!\addr[2]~input_o\ & (\M50|Mem[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[2][6]~q\,
	datad => \M50|Mem[6][6]~q\,
	combout => \Mu0|Mux9~42_combout\);

-- Location: LCCOMB_X34_Y24_N10
\Mu0|Mux9~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~43_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux9~42_combout\ & ((\M50|Mem[14][6]~q\))) # (!\Mu0|Mux9~42_combout\ & (\M50|Mem[10][6]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux9~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M50|Mem[10][6]~q\,
	datac => \M50|Mem[14][6]~q\,
	datad => \Mu0|Mux9~42_combout\,
	combout => \Mu0|Mux9~43_combout\);

-- Location: FF_X34_Y22_N1
\M50|Mem[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[22][6]~q\);

-- Location: FF_X35_Y23_N11
\M50|Mem[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[18][6]~q\);

-- Location: LCCOMB_X35_Y23_N10
\Mu0|Mux9~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~49_combout\ = (\addr[2]~input_o\ & ((\M50|Mem[22][6]~q\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\M50|Mem[18][6]~q\ & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[22][6]~q\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[18][6]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux9~49_combout\);

-- Location: FF_X35_Y23_N9
\M50|Mem[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[26][6]~q\);

-- Location: FF_X32_Y22_N19
\M50|Mem[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M50|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[30][6]~q\);

-- Location: LCCOMB_X32_Y22_N18
\Mu0|Mux9~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~50_combout\ = (\Mu0|Mux9~49_combout\ & (((\M50|Mem[30][6]~q\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux9~49_combout\ & (\M50|Mem[26][6]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~49_combout\,
	datab => \M50|Mem[26][6]~q\,
	datac => \M50|Mem[30][6]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux9~50_combout\);

-- Location: LCCOMB_X32_Y22_N4
\Mu0|Mux9~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~51_combout\ = (\Mu0|Mux9~48_combout\ & (((\Mu0|Mux9~50_combout\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux9~48_combout\ & (\Mu0|Mux9~43_combout\ & (\addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~48_combout\,
	datab => \Mu0|Mux9~43_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux9~50_combout\,
	combout => \Mu0|Mux9~51_combout\);

-- Location: LCCOMB_X31_Y22_N24
\Mu0|Mux9~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~83_combout\ = (\Mu0|Mux9~72_combout\ & ((\Mu0|Mux9~82_combout\) # ((!\addr[1]~input_o\)))) # (!\Mu0|Mux9~72_combout\ & (((\addr[1]~input_o\ & \Mu0|Mux9~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~82_combout\,
	datab => \Mu0|Mux9~72_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux9~51_combout\,
	combout => \Mu0|Mux9~83_combout\);

-- Location: LCCOMB_X27_Y17_N12
\Mu0|Mux9~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~84_combout\ = (\addr[7]~input_o\ & ((\addr[6]~input_o\ & (\Mu0|Mux9~41_combout\)) # (!\addr[6]~input_o\ & ((\Mu0|Mux9~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[6]~input_o\,
	datab => \addr[7]~input_o\,
	datac => \Mu0|Mux9~41_combout\,
	datad => \Mu0|Mux9~83_combout\,
	combout => \Mu0|Mux9~84_combout\);

-- Location: FF_X30_Y14_N23
\M30|Mem[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[20][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[20][6]~q\);

-- Location: FF_X31_Y14_N7
\M30|Mem[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[28][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[28][6]~q\);

-- Location: FF_X30_Y14_N25
\M30|Mem[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[16][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[16][6]~q\);

-- Location: LCCOMB_X34_Y14_N24
\M30|Mem[24][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[24][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M30|Mem[24][6]~feeder_combout\);

-- Location: FF_X34_Y14_N25
\M30|Mem[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[24][6]~feeder_combout\,
	ena => \M30|Mem[24][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[24][6]~q\);

-- Location: LCCOMB_X30_Y14_N24
\Mu0|Mux9~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~142_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M30|Mem[24][6]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M30|Mem[16][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M30|Mem[16][6]~q\,
	datad => \M30|Mem[24][6]~q\,
	combout => \Mu0|Mux9~142_combout\);

-- Location: LCCOMB_X31_Y14_N6
\Mu0|Mux9~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~143_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux9~142_combout\ & ((\M30|Mem[28][6]~q\))) # (!\Mu0|Mux9~142_combout\ & (\M30|Mem[20][6]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux9~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M30|Mem[20][6]~q\,
	datac => \M30|Mem[28][6]~q\,
	datad => \Mu0|Mux9~142_combout\,
	combout => \Mu0|Mux9~143_combout\);

-- Location: FF_X32_Y15_N17
\M30|Mem[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[25][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[25][6]~q\);

-- Location: FF_X31_Y15_N5
\M30|Mem[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[29][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[29][6]~q\);

-- Location: FF_X32_Y15_N27
\M30|Mem[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[17][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[17][6]~q\);

-- Location: LCCOMB_X32_Y12_N10
\M30|Mem[21][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[21][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M30|Mem[21][6]~feeder_combout\);

-- Location: FF_X32_Y12_N11
\M30|Mem[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[21][6]~feeder_combout\,
	ena => \M30|Mem[21][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[21][6]~q\);

-- Location: LCCOMB_X32_Y15_N26
\Mu0|Mux9~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~140_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M30|Mem[21][6]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M30|Mem[17][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[17][6]~q\,
	datad => \M30|Mem[21][6]~q\,
	combout => \Mu0|Mux9~140_combout\);

-- Location: LCCOMB_X31_Y15_N4
\Mu0|Mux9~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~141_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux9~140_combout\ & ((\M30|Mem[29][6]~q\))) # (!\Mu0|Mux9~140_combout\ & (\M30|Mem[25][6]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux9~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M30|Mem[25][6]~q\,
	datac => \M30|Mem[29][6]~q\,
	datad => \Mu0|Mux9~140_combout\,
	combout => \Mu0|Mux9~141_combout\);

-- Location: LCCOMB_X29_Y15_N6
\Mu0|Mux9~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~144_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\Mu0|Mux9~141_combout\))) # (!\addr[0]~input_o\ & (\Mu0|Mux9~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~143_combout\,
	datab => \addr[1]~input_o\,
	datac => \Mu0|Mux9~141_combout\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux9~144_combout\);

-- Location: LCCOMB_X34_Y12_N12
\M30|Mem[27][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[27][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M30|Mem[27][6]~feeder_combout\);

-- Location: FF_X34_Y12_N13
\M30|Mem[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[27][6]~feeder_combout\,
	ena => \M30|Mem[27][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[27][6]~q\);

-- Location: FF_X29_Y15_N17
\M30|Mem[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[31][6]~q\);

-- Location: FF_X28_Y16_N19
\M30|Mem[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[19][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[19][6]~q\);

-- Location: LCCOMB_X28_Y16_N0
\M30|Mem[23][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[23][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M30|Mem[23][6]~feeder_combout\);

-- Location: FF_X28_Y16_N1
\M30|Mem[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[23][6]~feeder_combout\,
	ena => \M30|Mem[23][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[23][6]~q\);

-- Location: LCCOMB_X28_Y16_N18
\Mu0|Mux9~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~145_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M30|Mem[23][6]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M30|Mem[19][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[19][6]~q\,
	datad => \M30|Mem[23][6]~q\,
	combout => \Mu0|Mux9~145_combout\);

-- Location: LCCOMB_X29_Y15_N16
\Mu0|Mux9~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~146_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux9~145_combout\ & ((\M30|Mem[31][6]~q\))) # (!\Mu0|Mux9~145_combout\ & (\M30|Mem[27][6]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux9~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M30|Mem[27][6]~q\,
	datac => \M30|Mem[31][6]~q\,
	datad => \Mu0|Mux9~145_combout\,
	combout => \Mu0|Mux9~146_combout\);

-- Location: LCCOMB_X29_Y16_N28
\M30|Mem[22][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[22][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M30|Mem[22][6]~feeder_combout\);

-- Location: FF_X29_Y16_N29
\M30|Mem[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[22][6]~feeder_combout\,
	ena => \M30|Mem[22][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[22][6]~q\);

-- Location: FF_X29_Y15_N13
\M30|Mem[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[30][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[30][6]~q\);

-- Location: FF_X34_Y16_N19
\M30|Mem[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[18][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[18][6]~q\);

-- Location: FF_X34_Y16_N25
\M30|Mem[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[26][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[26][6]~q\);

-- Location: LCCOMB_X34_Y16_N18
\Mu0|Mux9~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~138_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M30|Mem[26][6]~q\))) # (!\addr[3]~input_o\ & (\M30|Mem[18][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[18][6]~q\,
	datad => \M30|Mem[26][6]~q\,
	combout => \Mu0|Mux9~138_combout\);

-- Location: LCCOMB_X29_Y15_N12
\Mu0|Mux9~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~139_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux9~138_combout\ & ((\M30|Mem[30][6]~q\))) # (!\Mu0|Mux9~138_combout\ & (\M30|Mem[22][6]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux9~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M30|Mem[22][6]~q\,
	datac => \M30|Mem[30][6]~q\,
	datad => \Mu0|Mux9~138_combout\,
	combout => \Mu0|Mux9~139_combout\);

-- Location: LCCOMB_X29_Y15_N26
\Mu0|Mux9~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~147_combout\ = (\Mu0|Mux9~144_combout\ & ((\Mu0|Mux9~146_combout\) # ((!\addr[1]~input_o\)))) # (!\Mu0|Mux9~144_combout\ & (((\addr[1]~input_o\ & \Mu0|Mux9~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~144_combout\,
	datab => \Mu0|Mux9~146_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux9~139_combout\,
	combout => \Mu0|Mux9~147_combout\);

-- Location: FF_X22_Y30_N1
\M20|Mem[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[5][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[5][6]~q\);

-- Location: FF_X21_Y30_N27
\M20|Mem[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[7][6]~q\);

-- Location: FF_X21_Y30_N1
\M20|Mem[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[6][6]~q\);

-- Location: FF_X22_Y30_N27
\M20|Mem[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[4][6]~q\);

-- Location: LCCOMB_X22_Y30_N26
\M20|Mux1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~12_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M20|Mem[6][6]~q\)) # (!\addr[1]~input_o\ & ((\M20|Mem[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[6][6]~q\,
	datab => \addr[0]~input_o\,
	datac => \M20|Mem[4][6]~q\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux1~12_combout\);

-- Location: LCCOMB_X21_Y30_N26
\M20|Mux1~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~13_combout\ = (\addr[0]~input_o\ & ((\M20|Mux1~12_combout\ & ((\M20|Mem[7][6]~q\))) # (!\M20|Mux1~12_combout\ & (\M20|Mem[5][6]~q\)))) # (!\addr[0]~input_o\ & (((\M20|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mem[5][6]~q\,
	datac => \M20|Mem[7][6]~q\,
	datad => \M20|Mux1~12_combout\,
	combout => \M20|Mux1~13_combout\);

-- Location: FF_X18_Y32_N25
\M20|Mem[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[2][6]~q\);

-- Location: FF_X21_Y32_N1
\M20|Mem[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[3][6]~q\);

-- Location: FF_X18_Y32_N11
\M20|Mem[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[0][6]~q\);

-- Location: FF_X19_Y32_N29
\M20|Mem[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[1][6]~q\);

-- Location: LCCOMB_X18_Y32_N10
\M20|Mux1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~14_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M20|Mem[1][6]~q\))) # (!\addr[0]~input_o\ & (\M20|Mem[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M20|Mem[0][6]~q\,
	datad => \M20|Mem[1][6]~q\,
	combout => \M20|Mux1~14_combout\);

-- Location: LCCOMB_X21_Y32_N0
\M20|Mux1~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~15_combout\ = (\addr[1]~input_o\ & ((\M20|Mux1~14_combout\ & ((\M20|Mem[3][6]~q\))) # (!\M20|Mux1~14_combout\ & (\M20|Mem[2][6]~q\)))) # (!\addr[1]~input_o\ & (((\M20|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[2][6]~q\,
	datab => \addr[1]~input_o\,
	datac => \M20|Mem[3][6]~q\,
	datad => \M20|Mux1~14_combout\,
	combout => \M20|Mux1~15_combout\);

-- Location: LCCOMB_X21_Y32_N18
\M20|Mux1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~16_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M20|Mux1~13_combout\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & ((\M20|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M20|Mux1~13_combout\,
	datad => \M20|Mux1~15_combout\,
	combout => \M20|Mux1~16_combout\);

-- Location: FF_X22_Y29_N17
\M20|Mem[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[10][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[10][6]~q\);

-- Location: FF_X21_Y29_N3
\M20|Mem[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[11][6]~q\);

-- Location: FF_X22_Y29_N19
\M20|Mem[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[8][6]~q\);

-- Location: FF_X21_Y29_N25
\M20|Mem[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[9][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[9][6]~q\);

-- Location: LCCOMB_X22_Y29_N18
\M20|Mux1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~10_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M20|Mem[9][6]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M20|Mem[8][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M20|Mem[8][6]~q\,
	datad => \M20|Mem[9][6]~q\,
	combout => \M20|Mux1~10_combout\);

-- Location: LCCOMB_X21_Y29_N2
\M20|Mux1~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~11_combout\ = (\addr[1]~input_o\ & ((\M20|Mux1~10_combout\ & ((\M20|Mem[11][6]~q\))) # (!\M20|Mux1~10_combout\ & (\M20|Mem[10][6]~q\)))) # (!\addr[1]~input_o\ & (((\M20|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M20|Mem[10][6]~q\,
	datac => \M20|Mem[11][6]~q\,
	datad => \M20|Mux1~10_combout\,
	combout => \M20|Mux1~11_combout\);

-- Location: FF_X21_Y33_N25
\M20|Mem[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[14][6]~q\);

-- Location: FF_X22_Y33_N19
\M20|Mem[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[12][6]~q\);

-- Location: LCCOMB_X22_Y33_N18
\M20|Mux1~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~17_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M20|Mem[14][6]~q\)) # (!\addr[1]~input_o\ & ((\M20|Mem[12][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mem[14][6]~q\,
	datac => \M20|Mem[12][6]~q\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux1~17_combout\);

-- Location: FF_X21_Y33_N3
\M20|Mem[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[15][6]~q\);

-- Location: FF_X22_Y33_N25
\M20|Mem[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[13][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[13][6]~q\);

-- Location: LCCOMB_X21_Y33_N2
\M20|Mux1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~18_combout\ = (\addr[0]~input_o\ & ((\M20|Mux1~17_combout\ & (\M20|Mem[15][6]~q\)) # (!\M20|Mux1~17_combout\ & ((\M20|Mem[13][6]~q\))))) # (!\addr[0]~input_o\ & (\M20|Mux1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mux1~17_combout\,
	datac => \M20|Mem[15][6]~q\,
	datad => \M20|Mem[13][6]~q\,
	combout => \M20|Mux1~18_combout\);

-- Location: LCCOMB_X18_Y31_N26
\M20|Mux1~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~19_combout\ = (\M20|Mux1~16_combout\ & (((\M20|Mux1~18_combout\) # (!\addr[3]~input_o\)))) # (!\M20|Mux1~16_combout\ & (\M20|Mux1~11_combout\ & (\addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux1~16_combout\,
	datab => \M20|Mux1~11_combout\,
	datac => \addr[3]~input_o\,
	datad => \M20|Mux1~18_combout\,
	combout => \M20|Mux1~19_combout\);

-- Location: FF_X24_Y30_N1
\M20|Mem[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[20][6]~q\);

-- Location: FF_X23_Y30_N3
\M20|Mem[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[28][6]~q\);

-- Location: FF_X24_Y30_N19
\M20|Mem[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[16][6]~q\);

-- Location: FF_X23_Y30_N25
\M20|Mem[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[24][6]~q\);

-- Location: LCCOMB_X24_Y30_N18
\M20|Mux1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~4_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M20|Mem[24][6]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M20|Mem[16][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[16][6]~q\,
	datad => \M20|Mem[24][6]~q\,
	combout => \M20|Mux1~4_combout\);

-- Location: LCCOMB_X23_Y30_N2
\M20|Mux1~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~5_combout\ = (\addr[2]~input_o\ & ((\M20|Mux1~4_combout\ & ((\M20|Mem[28][6]~q\))) # (!\M20|Mux1~4_combout\ & (\M20|Mem[20][6]~q\)))) # (!\addr[2]~input_o\ & (((\M20|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M20|Mem[20][6]~q\,
	datac => \M20|Mem[28][6]~q\,
	datad => \M20|Mux1~4_combout\,
	combout => \M20|Mux1~5_combout\);

-- Location: FF_X19_Y31_N17
\M20|Mem[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[25][6]~q\);

-- Location: FF_X18_Y31_N13
\M20|Mem[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[29][6]~q\);

-- Location: FF_X19_Y31_N3
\M20|Mem[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[17][6]~q\);

-- Location: FF_X18_Y31_N19
\M20|Mem[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[21][6]~q\);

-- Location: LCCOMB_X19_Y31_N2
\M20|Mux1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~2_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M20|Mem[21][6]~q\))) # (!\addr[2]~input_o\ & (\M20|Mem[17][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[17][6]~q\,
	datad => \M20|Mem[21][6]~q\,
	combout => \M20|Mux1~2_combout\);

-- Location: LCCOMB_X18_Y31_N12
\M20|Mux1~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~3_combout\ = (\addr[3]~input_o\ & ((\M20|Mux1~2_combout\ & ((\M20|Mem[29][6]~q\))) # (!\M20|Mux1~2_combout\ & (\M20|Mem[25][6]~q\)))) # (!\addr[3]~input_o\ & (((\M20|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M20|Mem[25][6]~q\,
	datac => \M20|Mem[29][6]~q\,
	datad => \M20|Mux1~2_combout\,
	combout => \M20|Mux1~3_combout\);

-- Location: LCCOMB_X18_Y31_N22
\M20|Mux1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~6_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M20|Mux1~3_combout\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M20|Mux1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M20|Mux1~5_combout\,
	datad => \M20|Mux1~3_combout\,
	combout => \M20|Mux1~6_combout\);

-- Location: FF_X16_Y30_N17
\M20|Mem[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[22][6]~q\);

-- Location: FF_X17_Y30_N3
\M20|Mem[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[30][6]~q\);

-- Location: FF_X17_Y30_N17
\M20|Mem[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[26][6]~q\);

-- Location: FF_X16_Y30_N3
\M20|Mem[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[18][6]~q\);

-- Location: LCCOMB_X16_Y30_N2
\M20|Mux1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~0_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M20|Mem[26][6]~q\)) # (!\addr[3]~input_o\ & ((\M20|Mem[18][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M20|Mem[26][6]~q\,
	datac => \M20|Mem[18][6]~q\,
	datad => \addr[3]~input_o\,
	combout => \M20|Mux1~0_combout\);

-- Location: LCCOMB_X17_Y30_N2
\M20|Mux1~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~1_combout\ = (\addr[2]~input_o\ & ((\M20|Mux1~0_combout\ & ((\M20|Mem[30][6]~q\))) # (!\M20|Mux1~0_combout\ & (\M20|Mem[22][6]~q\)))) # (!\addr[2]~input_o\ & (((\M20|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[22][6]~q\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[30][6]~q\,
	datad => \M20|Mux1~0_combout\,
	combout => \M20|Mux1~1_combout\);

-- Location: FF_X23_Y32_N9
\M20|Mem[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[27][6]~q\);

-- Location: FF_X23_Y32_N11
\M20|Mem[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[19][6]~q\);

-- Location: LCCOMB_X22_Y32_N12
\M20|Mem[23][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[23][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M20|Mem[23][6]~feeder_combout\);

-- Location: FF_X22_Y32_N13
\M20|Mem[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[23][6]~feeder_combout\,
	ena => \M20|Mem[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[23][6]~q\);

-- Location: LCCOMB_X23_Y32_N10
\M20|Mux1~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~7_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M20|Mem[23][6]~q\))) # (!\addr[2]~input_o\ & (\M20|Mem[19][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[19][6]~q\,
	datad => \M20|Mem[23][6]~q\,
	combout => \M20|Mux1~7_combout\);

-- Location: FF_X19_Y32_N19
\M20|Mem[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M20|Mem[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[31][6]~q\);

-- Location: LCCOMB_X19_Y32_N18
\M20|Mux1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~8_combout\ = (\M20|Mux1~7_combout\ & (((\M20|Mem[31][6]~q\) # (!\addr[3]~input_o\)))) # (!\M20|Mux1~7_combout\ & (\M20|Mem[27][6]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[27][6]~q\,
	datab => \M20|Mux1~7_combout\,
	datac => \M20|Mem[31][6]~q\,
	datad => \addr[3]~input_o\,
	combout => \M20|Mux1~8_combout\);

-- Location: LCCOMB_X18_Y31_N16
\M20|Mux1~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~9_combout\ = (\M20|Mux1~6_combout\ & (((\M20|Mux1~8_combout\)) # (!\addr[1]~input_o\))) # (!\M20|Mux1~6_combout\ & (\addr[1]~input_o\ & (\M20|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux1~6_combout\,
	datab => \addr[1]~input_o\,
	datac => \M20|Mux1~1_combout\,
	datad => \M20|Mux1~8_combout\,
	combout => \M20|Mux1~9_combout\);

-- Location: LCCOMB_X18_Y31_N28
\M20|Mux1~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux1~20_combout\ = (\addr[4]~input_o\ & ((\M20|Mux1~9_combout\))) # (!\addr[4]~input_o\ & (\M20|Mux1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux1~19_combout\,
	datac => \addr[4]~input_o\,
	datad => \M20|Mux1~9_combout\,
	combout => \M20|Mux1~20_combout\);

-- Location: FF_X17_Y13_N1
\M00|Mem[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[24][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[24][6]~q\);

-- Location: LCCOMB_X16_Y15_N30
\M00|Mem[28][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[28][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M00|Mem[28][6]~feeder_combout\);

-- Location: FF_X16_Y15_N31
\M00|Mem[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[28][6]~feeder_combout\,
	ena => \M00|Mem[28][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[28][6]~q\);

-- Location: LCCOMB_X17_Y13_N0
\Mu0|Mux9~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~122_combout\ = (\addr[2]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[28][6]~q\)))) # (!\addr[2]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[24][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[24][6]~q\,
	datad => \M00|Mem[28][6]~q\,
	combout => \Mu0|Mux9~122_combout\);

-- Location: FF_X17_Y16_N31
\M10|Mem[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[28][6]~q\);

-- Location: FF_X18_Y15_N5
\M10|Mem[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[24][6]~q\);

-- Location: LCCOMB_X17_Y16_N30
\Mu0|Mux9~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~123_combout\ = (\Mu0|Mux9~122_combout\ & (((\M10|Mem[28][6]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux9~122_combout\ & (\addr[5]~input_o\ & ((\M10|Mem[24][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~122_combout\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[28][6]~q\,
	datad => \M10|Mem[24][6]~q\,
	combout => \Mu0|Mux9~123_combout\);

-- Location: FF_X14_Y22_N7
\M00|Mem[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[20][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[20][6]~q\);

-- Location: FF_X15_Y18_N9
\M00|Mem[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[16][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[16][6]~q\);

-- Location: LCCOMB_X15_Y18_N8
\Mu0|Mux9~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~115_combout\ = (\addr[5]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & (\M00|Mem[20][6]~q\)) # (!\addr[2]~input_o\ & ((\M00|Mem[16][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M00|Mem[20][6]~q\,
	datac => \M00|Mem[16][6]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux9~115_combout\);

-- Location: FF_X14_Y19_N11
\M10|Mem[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[20][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[20][6]~q\);

-- Location: FF_X15_Y16_N3
\M10|Mem[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[16][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[16][6]~q\);

-- Location: LCCOMB_X14_Y19_N10
\Mu0|Mux9~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~116_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux9~115_combout\ & (\M10|Mem[20][6]~q\)) # (!\Mu0|Mux9~115_combout\ & ((\M10|Mem[16][6]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux9~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux9~115_combout\,
	datac => \M10|Mem[20][6]~q\,
	datad => \M10|Mem[16][6]~q\,
	combout => \Mu0|Mux9~116_combout\);

-- Location: LCCOMB_X17_Y19_N8
\M10|Mem[0][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[0][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M10|Mem[0][6]~feeder_combout\);

-- Location: FF_X17_Y19_N9
\M10|Mem[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[0][6]~feeder_combout\,
	ena => \M10|Mem[0][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[0][6]~q\);

-- Location: FF_X13_Y19_N27
\M10|Mem[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[4][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[4][6]~q\);

-- Location: LCCOMB_X14_Y23_N30
\M00|Mem[4][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[4][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M00|Mem[4][6]~feeder_combout\);

-- Location: FF_X14_Y23_N31
\M00|Mem[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[4][6]~feeder_combout\,
	ena => \M00|Mem[4][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[4][6]~q\);

-- Location: FF_X14_Y20_N27
\M00|Mem[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[0][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[0][6]~q\);

-- Location: LCCOMB_X14_Y20_N26
\Mu0|Mux9~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~119_combout\ = (\addr[5]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & (\M00|Mem[4][6]~q\)) # (!\addr[2]~input_o\ & ((\M00|Mem[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M00|Mem[4][6]~q\,
	datac => \M00|Mem[0][6]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux9~119_combout\);

-- Location: LCCOMB_X13_Y19_N26
\Mu0|Mux9~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~120_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux9~119_combout\ & ((\M10|Mem[4][6]~q\))) # (!\Mu0|Mux9~119_combout\ & (\M10|Mem[0][6]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux9~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[0][6]~q\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[4][6]~q\,
	datad => \Mu0|Mux9~119_combout\,
	combout => \Mu0|Mux9~120_combout\);

-- Location: FF_X22_Y13_N1
\M10|Mem[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[8][6]~q\);

-- Location: LCCOMB_X18_Y24_N24
\M00|Mem[12][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[12][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M00|Mem[12][6]~feeder_combout\);

-- Location: FF_X18_Y24_N25
\M00|Mem[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[12][6]~feeder_combout\,
	ena => \M00|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[12][6]~q\);

-- Location: FF_X22_Y13_N27
\M00|Mem[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[8][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[8][6]~q\);

-- Location: LCCOMB_X22_Y13_N26
\Mu0|Mux9~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~117_combout\ = (\addr[2]~input_o\ & ((\M00|Mem[12][6]~q\) # ((\addr[5]~input_o\)))) # (!\addr[2]~input_o\ & (((\M00|Mem[8][6]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M00|Mem[12][6]~q\,
	datac => \M00|Mem[8][6]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux9~117_combout\);

-- Location: FF_X16_Y13_N5
\M10|Mem[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[12][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[12][6]~q\);

-- Location: LCCOMB_X16_Y13_N4
\Mu0|Mux9~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~118_combout\ = (\Mu0|Mux9~117_combout\ & (((\M10|Mem[12][6]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux9~117_combout\ & (\M10|Mem[8][6]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[8][6]~q\,
	datab => \Mu0|Mux9~117_combout\,
	datac => \M10|Mem[12][6]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux9~118_combout\);

-- Location: LCCOMB_X17_Y16_N12
\Mu0|Mux9~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~121_combout\ = (\addr[4]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & ((\Mu0|Mux9~118_combout\))) # (!\addr[3]~input_o\ & (\Mu0|Mux9~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~120_combout\,
	datab => \addr[4]~input_o\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux9~118_combout\,
	combout => \Mu0|Mux9~121_combout\);

-- Location: LCCOMB_X17_Y16_N24
\Mu0|Mux9~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~124_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux9~121_combout\ & (\Mu0|Mux9~123_combout\)) # (!\Mu0|Mux9~121_combout\ & ((\Mu0|Mux9~116_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux9~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~123_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux9~116_combout\,
	datad => \Mu0|Mux9~121_combout\,
	combout => \Mu0|Mux9~124_combout\);

-- Location: FF_X14_Y14_N9
\M00|Mem[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[18][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[18][6]~q\);

-- Location: FF_X15_Y24_N25
\M00|Mem[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[22][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[22][6]~q\);

-- Location: LCCOMB_X14_Y14_N8
\Mu0|Mux9~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~105_combout\ = (\addr[2]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[22][6]~q\)))) # (!\addr[2]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[18][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[18][6]~q\,
	datad => \M00|Mem[22][6]~q\,
	combout => \Mu0|Mux9~105_combout\);

-- Location: LCCOMB_X14_Y16_N30
\M10|Mem[18][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[18][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M10|Mem[18][6]~feeder_combout\);

-- Location: FF_X14_Y16_N31
\M10|Mem[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[18][6]~feeder_combout\,
	ena => \M10|Mem[18][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[18][6]~q\);

-- Location: FF_X15_Y14_N29
\M10|Mem[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[22][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[22][6]~q\);

-- Location: LCCOMB_X15_Y14_N28
\Mu0|Mux9~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~106_combout\ = (\Mu0|Mux9~105_combout\ & (((\M10|Mem[22][6]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux9~105_combout\ & (\M10|Mem[18][6]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~105_combout\,
	datab => \M10|Mem[18][6]~q\,
	datac => \M10|Mem[22][6]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux9~106_combout\);

-- Location: FF_X16_Y14_N3
\M00|Mem[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[26][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[26][6]~q\);

-- Location: LCCOMB_X16_Y17_N22
\M00|Mem[30][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[30][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M00|Mem[30][6]~feeder_combout\);

-- Location: FF_X16_Y17_N23
\M00|Mem[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[30][6]~feeder_combout\,
	ena => \M00|Mem[30][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[30][6]~q\);

-- Location: LCCOMB_X16_Y14_N2
\Mu0|Mux9~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~112_combout\ = (\addr[5]~input_o\ & (\addr[2]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & ((\M00|Mem[30][6]~q\))) # (!\addr[2]~input_o\ & (\M00|Mem[26][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M00|Mem[26][6]~q\,
	datad => \M00|Mem[30][6]~q\,
	combout => \Mu0|Mux9~112_combout\);

-- Location: FF_X15_Y14_N23
\M10|Mem[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[30][6]~q\);

-- Location: FF_X17_Y14_N23
\M10|Mem[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[26][6]~q\);

-- Location: LCCOMB_X15_Y14_N22
\Mu0|Mux9~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~113_combout\ = (\Mu0|Mux9~112_combout\ & (((\M10|Mem[30][6]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux9~112_combout\ & (\addr[5]~input_o\ & ((\M10|Mem[26][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~112_combout\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[30][6]~q\,
	datad => \M10|Mem[26][6]~q\,
	combout => \Mu0|Mux9~113_combout\);

-- Location: FF_X13_Y15_N21
\M10|Mem[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[2][6]~q\);

-- Location: FF_X14_Y13_N7
\M10|Mem[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[6][6]~q\);

-- Location: FF_X13_Y16_N27
\M00|Mem[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[2][6]~q\);

-- Location: LCCOMB_X15_Y17_N10
\M00|Mem[6][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[6][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M00|Mem[6][6]~feeder_combout\);

-- Location: FF_X15_Y17_N11
\M00|Mem[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[6][6]~feeder_combout\,
	ena => \M00|Mem[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[6][6]~q\);

-- Location: LCCOMB_X13_Y16_N26
\Mu0|Mux9~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~109_combout\ = (\addr[2]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[6][6]~q\)))) # (!\addr[2]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[2][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[2][6]~q\,
	datad => \M00|Mem[6][6]~q\,
	combout => \Mu0|Mux9~109_combout\);

-- Location: LCCOMB_X14_Y13_N6
\Mu0|Mux9~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~110_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux9~109_combout\ & ((\M10|Mem[6][6]~q\))) # (!\Mu0|Mux9~109_combout\ & (\M10|Mem[2][6]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux9~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[2][6]~q\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[6][6]~q\,
	datad => \Mu0|Mux9~109_combout\,
	combout => \Mu0|Mux9~110_combout\);

-- Location: LCCOMB_X16_Y11_N26
\M10|Mem[10][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[10][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M10|Mem[10][6]~feeder_combout\);

-- Location: FF_X16_Y11_N27
\M10|Mem[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[10][6]~feeder_combout\,
	ena => \M10|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[10][6]~q\);

-- Location: FF_X16_Y13_N27
\M10|Mem[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[14][6]~q\);

-- Location: FF_X19_Y14_N1
\M00|Mem[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[14][6]~q\);

-- Location: FF_X21_Y14_N23
\M00|Mem[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[10][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[10][6]~q\);

-- Location: LCCOMB_X21_Y14_N22
\Mu0|Mux9~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~107_combout\ = (\addr[5]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & (\M00|Mem[14][6]~q\)) # (!\addr[2]~input_o\ & ((\M00|Mem[10][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M00|Mem[14][6]~q\,
	datac => \M00|Mem[10][6]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux9~107_combout\);

-- Location: LCCOMB_X16_Y13_N26
\Mu0|Mux9~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~108_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux9~107_combout\ & ((\M10|Mem[14][6]~q\))) # (!\Mu0|Mux9~107_combout\ & (\M10|Mem[10][6]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux9~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[10][6]~q\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[14][6]~q\,
	datad => \Mu0|Mux9~107_combout\,
	combout => \Mu0|Mux9~108_combout\);

-- Location: LCCOMB_X17_Y16_N16
\Mu0|Mux9~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~111_combout\ = (\addr[3]~input_o\ & (((\Mu0|Mux9~108_combout\) # (\addr[4]~input_o\)))) # (!\addr[3]~input_o\ & (\Mu0|Mux9~110_combout\ & ((!\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~110_combout\,
	datab => \addr[3]~input_o\,
	datac => \Mu0|Mux9~108_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux9~111_combout\);

-- Location: LCCOMB_X17_Y16_N18
\Mu0|Mux9~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~114_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux9~111_combout\ & ((\Mu0|Mux9~113_combout\))) # (!\Mu0|Mux9~111_combout\ & (\Mu0|Mux9~106_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux9~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~106_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux9~113_combout\,
	datad => \Mu0|Mux9~111_combout\,
	combout => \Mu0|Mux9~114_combout\);

-- Location: LCCOMB_X17_Y16_N10
\Mu0|Mux9~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~125_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\Mu0|Mux9~114_combout\))) # (!\addr[1]~input_o\ & (\Mu0|Mux9~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux9~124_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux9~114_combout\,
	combout => \Mu0|Mux9~125_combout\);

-- Location: FF_X13_Y17_N29
\M10|Mem[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[3][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[3][6]~q\);

-- Location: FF_X21_Y17_N3
\M10|Mem[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[11][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[11][6]~q\);

-- Location: LCCOMB_X23_Y14_N28
\M00|Mem[11][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[11][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M00|Mem[11][6]~feeder_combout\);

-- Location: FF_X23_Y14_N29
\M00|Mem[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[11][6]~feeder_combout\,
	ena => \M00|Mem[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[11][6]~q\);

-- Location: FF_X13_Y18_N21
\M00|Mem[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[3][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[3][6]~q\);

-- Location: LCCOMB_X13_Y18_N20
\Mu0|Mux9~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~130_combout\ = (\addr[3]~input_o\ & ((\M00|Mem[11][6]~q\) # ((\addr[5]~input_o\)))) # (!\addr[3]~input_o\ & (((\M00|Mem[3][6]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Mem[11][6]~q\,
	datab => \addr[3]~input_o\,
	datac => \M00|Mem[3][6]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux9~130_combout\);

-- Location: LCCOMB_X21_Y17_N2
\Mu0|Mux9~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~131_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux9~130_combout\ & ((\M10|Mem[11][6]~q\))) # (!\Mu0|Mux9~130_combout\ & (\M10|Mem[3][6]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux9~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M10|Mem[3][6]~q\,
	datac => \M10|Mem[11][6]~q\,
	datad => \Mu0|Mux9~130_combout\,
	combout => \Mu0|Mux9~131_combout\);

-- Location: LCCOMB_X14_Y17_N0
\M10|Mem[7][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[7][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M10|Mem[7][6]~feeder_combout\);

-- Location: FF_X14_Y17_N1
\M10|Mem[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[7][6]~feeder_combout\,
	ena => \M10|Mem[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[7][6]~q\);

-- Location: FF_X19_Y18_N9
\M00|Mem[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[15][6]~q\);

-- Location: FF_X15_Y21_N7
\M00|Mem[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[7][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[7][6]~q\);

-- Location: LCCOMB_X15_Y21_N6
\Mu0|Mux9~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~128_combout\ = (\addr[5]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[3]~input_o\ & (\M00|Mem[15][6]~q\)) # (!\addr[3]~input_o\ & ((\M00|Mem[7][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M00|Mem[15][6]~q\,
	datac => \M00|Mem[7][6]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux9~128_combout\);

-- Location: FF_X22_Y17_N13
\M10|Mem[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[15][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[15][6]~q\);

-- Location: LCCOMB_X22_Y17_N12
\Mu0|Mux9~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~129_combout\ = (\Mu0|Mux9~128_combout\ & (((\M10|Mem[15][6]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux9~128_combout\ & (\M10|Mem[7][6]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[7][6]~q\,
	datab => \Mu0|Mux9~128_combout\,
	datac => \M10|Mem[15][6]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux9~129_combout\);

-- Location: LCCOMB_X17_Y18_N10
\Mu0|Mux9~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~132_combout\ = (\addr[4]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux9~129_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux9~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~131_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux9~129_combout\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux9~132_combout\);

-- Location: FF_X16_Y22_N23
\M00|Mem[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[23][6]~q\);

-- Location: FF_X19_Y14_N27
\M00|Mem[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[31][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[31][6]~q\);

-- Location: LCCOMB_X16_Y22_N22
\Mu0|Mux9~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~133_combout\ = (\addr[3]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[31][6]~q\)))) # (!\addr[3]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[23][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[23][6]~q\,
	datad => \M00|Mem[31][6]~q\,
	combout => \Mu0|Mux9~133_combout\);

-- Location: FF_X15_Y19_N9
\M10|Mem[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[23][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[23][6]~q\);

-- Location: FF_X17_Y18_N21
\M10|Mem[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[31][6]~q\);

-- Location: LCCOMB_X17_Y18_N20
\Mu0|Mux9~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~134_combout\ = (\Mu0|Mux9~133_combout\ & (((\M10|Mem[31][6]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux9~133_combout\ & (\M10|Mem[23][6]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~133_combout\,
	datab => \M10|Mem[23][6]~q\,
	datac => \M10|Mem[31][6]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux9~134_combout\);

-- Location: LCCOMB_X14_Y16_N0
\M10|Mem[19][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[19][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M10|Mem[19][6]~feeder_combout\);

-- Location: FF_X14_Y16_N1
\M10|Mem[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[19][6]~feeder_combout\,
	ena => \M10|Mem[19][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[19][6]~q\);

-- Location: FF_X17_Y18_N25
\M10|Mem[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[27][6]~q\);

-- Location: FF_X14_Y18_N25
\M00|Mem[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[19][6]~q\);

-- Location: LCCOMB_X18_Y14_N18
\M00|Mem[27][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[27][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M00|Mem[27][6]~feeder_combout\);

-- Location: FF_X18_Y14_N19
\M00|Mem[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[27][6]~feeder_combout\,
	ena => \M00|Mem[27][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[27][6]~q\);

-- Location: LCCOMB_X14_Y18_N24
\Mu0|Mux9~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~126_combout\ = (\addr[3]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[27][6]~q\)))) # (!\addr[3]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[19][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[19][6]~q\,
	datad => \M00|Mem[27][6]~q\,
	combout => \Mu0|Mux9~126_combout\);

-- Location: LCCOMB_X17_Y18_N24
\Mu0|Mux9~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~127_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux9~126_combout\ & ((\M10|Mem[27][6]~q\))) # (!\Mu0|Mux9~126_combout\ & (\M10|Mem[19][6]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux9~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M10|Mem[19][6]~q\,
	datac => \M10|Mem[27][6]~q\,
	datad => \Mu0|Mux9~126_combout\,
	combout => \Mu0|Mux9~127_combout\);

-- Location: LCCOMB_X17_Y18_N6
\Mu0|Mux9~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~135_combout\ = (\Mu0|Mux9~132_combout\ & ((\Mu0|Mux9~134_combout\) # ((!\addr[4]~input_o\)))) # (!\Mu0|Mux9~132_combout\ & (((\addr[4]~input_o\ & \Mu0|Mux9~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~132_combout\,
	datab => \Mu0|Mux9~134_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux9~127_combout\,
	combout => \Mu0|Mux9~135_combout\);

-- Location: LCCOMB_X14_Y19_N24
\M10|Mem[21][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[21][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M10|Mem[21][6]~feeder_combout\);

-- Location: FF_X14_Y19_N25
\M10|Mem[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[21][6]~feeder_combout\,
	ena => \M10|Mem[21][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[21][6]~q\);

-- Location: FF_X16_Y19_N15
\M10|Mem[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[29][6]~q\);

-- Location: FF_X16_Y23_N19
\M00|Mem[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[29][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[29][6]~q\);

-- Location: FF_X16_Y23_N29
\M00|Mem[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[21][6]~q\);

-- Location: LCCOMB_X16_Y23_N28
\Mu0|Mux9~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~102_combout\ = (\addr[5]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[3]~input_o\ & (\M00|Mem[29][6]~q\)) # (!\addr[3]~input_o\ & ((\M00|Mem[21][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M00|Mem[29][6]~q\,
	datac => \M00|Mem[21][6]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux9~102_combout\);

-- Location: LCCOMB_X16_Y19_N14
\Mu0|Mux9~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~103_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux9~102_combout\ & ((\M10|Mem[29][6]~q\))) # (!\Mu0|Mux9~102_combout\ & (\M10|Mem[21][6]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux9~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[21][6]~q\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[29][6]~q\,
	datad => \Mu0|Mux9~102_combout\,
	combout => \Mu0|Mux9~103_combout\);

-- Location: FF_X13_Y21_N23
\M10|Mem[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[1][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[1][6]~q\);

-- Location: FF_X19_Y13_N11
\M10|Mem[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[9][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[9][6]~q\);

-- Location: FF_X19_Y20_N1
\M00|Mem[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[1][6]~q\);

-- Location: FF_X19_Y13_N17
\M00|Mem[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[9][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[9][6]~q\);

-- Location: LCCOMB_X19_Y20_N0
\Mu0|Mux9~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~99_combout\ = (\addr[3]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[9][6]~q\)))) # (!\addr[3]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[1][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[1][6]~q\,
	datad => \M00|Mem[9][6]~q\,
	combout => \Mu0|Mux9~99_combout\);

-- Location: LCCOMB_X19_Y13_N10
\Mu0|Mux9~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~100_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux9~99_combout\ & ((\M10|Mem[9][6]~q\))) # (!\Mu0|Mux9~99_combout\ & (\M10|Mem[1][6]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux9~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M10|Mem[1][6]~q\,
	datac => \M10|Mem[9][6]~q\,
	datad => \Mu0|Mux9~99_combout\,
	combout => \Mu0|Mux9~100_combout\);

-- Location: FF_X15_Y23_N9
\M00|Mem[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[5][6]~q\);

-- Location: LCCOMB_X18_Y16_N4
\M00|Mem[13][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[13][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M00|Mem[13][6]~feeder_combout\);

-- Location: FF_X18_Y16_N5
\M00|Mem[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[13][6]~feeder_combout\,
	ena => \M00|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[13][6]~q\);

-- Location: LCCOMB_X15_Y23_N8
\Mu0|Mux9~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~97_combout\ = (\addr[3]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[13][6]~q\)))) # (!\addr[3]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[5][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[5][6]~q\,
	datad => \M00|Mem[13][6]~q\,
	combout => \Mu0|Mux9~97_combout\);

-- Location: FF_X18_Y19_N27
\M10|Mem[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[13][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[13][6]~q\);

-- Location: LCCOMB_X16_Y11_N24
\M10|Mem[5][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[5][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M10|Mem[5][6]~feeder_combout\);

-- Location: FF_X16_Y11_N25
\M10|Mem[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[5][6]~feeder_combout\,
	ena => \M10|Mem[5][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[5][6]~q\);

-- Location: LCCOMB_X18_Y19_N26
\Mu0|Mux9~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~98_combout\ = (\Mu0|Mux9~97_combout\ & (((\M10|Mem[13][6]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux9~97_combout\ & (\addr[5]~input_o\ & ((\M10|Mem[5][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~97_combout\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[13][6]~q\,
	datad => \M10|Mem[5][6]~q\,
	combout => \Mu0|Mux9~98_combout\);

-- Location: LCCOMB_X18_Y19_N12
\Mu0|Mux9~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~101_combout\ = (\addr[4]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux9~98_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux9~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~100_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux9~98_combout\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux9~101_combout\);

-- Location: FF_X15_Y16_N9
\M10|Mem[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[17][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[17][6]~q\);

-- Location: FF_X16_Y20_N13
\M10|Mem[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M10|Mem[25][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[25][6]~q\);

-- Location: FF_X17_Y20_N5
\M00|Mem[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M00|Mem[17][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[17][6]~q\);

-- Location: LCCOMB_X18_Y12_N18
\M00|Mem[25][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[25][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M00|Mem[25][6]~feeder_combout\);

-- Location: FF_X18_Y12_N19
\M00|Mem[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[25][6]~feeder_combout\,
	ena => \M00|Mem[25][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[25][6]~q\);

-- Location: LCCOMB_X17_Y20_N4
\Mu0|Mux9~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~95_combout\ = (\addr[3]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[25][6]~q\)))) # (!\addr[3]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[17][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[17][6]~q\,
	datad => \M00|Mem[25][6]~q\,
	combout => \Mu0|Mux9~95_combout\);

-- Location: LCCOMB_X16_Y20_N12
\Mu0|Mux9~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~96_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux9~95_combout\ & ((\M10|Mem[25][6]~q\))) # (!\Mu0|Mux9~95_combout\ & (\M10|Mem[17][6]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux9~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M10|Mem[17][6]~q\,
	datac => \M10|Mem[25][6]~q\,
	datad => \Mu0|Mux9~95_combout\,
	combout => \Mu0|Mux9~96_combout\);

-- Location: LCCOMB_X17_Y16_N6
\Mu0|Mux9~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~104_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux9~101_combout\ & (\Mu0|Mux9~103_combout\)) # (!\Mu0|Mux9~101_combout\ & ((\Mu0|Mux9~96_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux9~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~103_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux9~101_combout\,
	datad => \Mu0|Mux9~96_combout\,
	combout => \Mu0|Mux9~104_combout\);

-- Location: LCCOMB_X17_Y16_N28
\Mu0|Mux9~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~136_combout\ = (\Mu0|Mux9~125_combout\ & ((\Mu0|Mux9~135_combout\) # ((!\addr[0]~input_o\)))) # (!\Mu0|Mux9~125_combout\ & (((\addr[0]~input_o\ & \Mu0|Mux9~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~125_combout\,
	datab => \Mu0|Mux9~135_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux9~104_combout\,
	combout => \Mu0|Mux9~136_combout\);

-- Location: LCCOMB_X32_Y12_N24
\M30|Mem[1][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[1][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M30|Mem[1][6]~feeder_combout\);

-- Location: FF_X32_Y12_N25
\M30|Mem[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[1][6]~feeder_combout\,
	ena => \M30|Mem[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[1][6]~q\);

-- Location: FF_X25_Y12_N1
\M30|Mem[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[0][6]~q\);

-- Location: LCCOMB_X25_Y12_N0
\Mu0|Mux9~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~89_combout\ = (\addr[0]~input_o\ & ((\M30|Mem[1][6]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M30|Mem[0][6]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[1][6]~q\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[0][6]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux9~89_combout\);

-- Location: FF_X26_Y12_N9
\M30|Mem[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[2][6]~q\);

-- Location: FF_X26_Y12_N27
\M30|Mem[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[3][6]~q\);

-- Location: LCCOMB_X26_Y12_N26
\Mu0|Mux9~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~90_combout\ = (\Mu0|Mux9~89_combout\ & (((\M30|Mem[3][6]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux9~89_combout\ & (\M30|Mem[2][6]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~89_combout\,
	datab => \M30|Mem[2][6]~q\,
	datac => \M30|Mem[3][6]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux9~90_combout\);

-- Location: FF_X17_Y23_N31
\M30|Mem[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[6][6]~q\);

-- Location: FF_X17_Y21_N17
\M30|Mem[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[4][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[4][6]~q\);

-- Location: LCCOMB_X17_Y21_N16
\Mu0|Mux9~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~87_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M30|Mem[6][6]~q\)) # (!\addr[1]~input_o\ & ((\M30|Mem[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[6][6]~q\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[4][6]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux9~87_combout\);

-- Location: FF_X17_Y24_N3
\M30|Mem[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[7][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[7][6]~q\);

-- Location: FF_X17_Y24_N1
\M30|Mem[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[5][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[5][6]~q\);

-- Location: LCCOMB_X17_Y24_N2
\Mu0|Mux9~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~88_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux9~87_combout\ & (\M30|Mem[7][6]~q\)) # (!\Mu0|Mux9~87_combout\ & ((\M30|Mem[5][6]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux9~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux9~87_combout\,
	datac => \M30|Mem[7][6]~q\,
	datad => \M30|Mem[5][6]~q\,
	combout => \Mu0|Mux9~88_combout\);

-- Location: LCCOMB_X17_Y24_N4
\Mu0|Mux9~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~91_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux9~88_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux9~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux9~90_combout\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux9~88_combout\,
	combout => \Mu0|Mux9~91_combout\);

-- Location: LCCOMB_X22_Y11_N0
\M30|Mem[9][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[9][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M30|Mem[9][6]~feeder_combout\);

-- Location: FF_X22_Y11_N1
\M30|Mem[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[9][6]~feeder_combout\,
	ena => \M30|Mem[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[9][6]~q\);

-- Location: FF_X23_Y13_N31
\M30|Mem[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[8][6]~q\);

-- Location: LCCOMB_X23_Y13_N30
\Mu0|Mux9~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~85_combout\ = (\addr[0]~input_o\ & ((\M30|Mem[9][6]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M30|Mem[8][6]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M30|Mem[9][6]~q\,
	datac => \M30|Mem[8][6]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux9~85_combout\);

-- Location: FF_X23_Y13_N5
\M30|Mem[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[10][6]~q\);

-- Location: FF_X24_Y13_N27
\M30|Mem[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[11][6]~q\);

-- Location: LCCOMB_X24_Y13_N26
\Mu0|Mux9~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~86_combout\ = (\Mu0|Mux9~85_combout\ & (((\M30|Mem[11][6]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux9~85_combout\ & (\M30|Mem[10][6]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~85_combout\,
	datab => \M30|Mem[10][6]~q\,
	datac => \M30|Mem[11][6]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux9~86_combout\);

-- Location: FF_X28_Y14_N31
\M30|Mem[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[12][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[12][6]~q\);

-- Location: LCCOMB_X28_Y15_N0
\M30|Mem[14][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[14][6]~feeder_combout\ = \Din[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[6]~input_o\,
	combout => \M30|Mem[14][6]~feeder_combout\);

-- Location: FF_X28_Y15_N1
\M30|Mem[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[14][6]~feeder_combout\,
	ena => \M30|Mem[14][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[14][6]~q\);

-- Location: LCCOMB_X28_Y14_N30
\Mu0|Mux9~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~92_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M30|Mem[14][6]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M30|Mem[12][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[12][6]~q\,
	datad => \M30|Mem[14][6]~q\,
	combout => \Mu0|Mux9~92_combout\);

-- Location: FF_X28_Y15_N11
\M30|Mem[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[15][6]~q\);

-- Location: FF_X28_Y14_N5
\M30|Mem[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[6]~input_o\,
	sload => VCC,
	ena => \M30|Mem[13][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[13][6]~q\);

-- Location: LCCOMB_X28_Y15_N10
\Mu0|Mux9~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~93_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux9~92_combout\ & (\M30|Mem[15][6]~q\)) # (!\Mu0|Mux9~92_combout\ & ((\M30|Mem[13][6]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux9~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux9~92_combout\,
	datac => \M30|Mem[15][6]~q\,
	datad => \M30|Mem[13][6]~q\,
	combout => \Mu0|Mux9~93_combout\);

-- Location: LCCOMB_X29_Y15_N0
\Mu0|Mux9~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~94_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux9~91_combout\ & ((\Mu0|Mux9~93_combout\))) # (!\Mu0|Mux9~91_combout\ & (\Mu0|Mux9~86_combout\)))) # (!\addr[3]~input_o\ & (\Mu0|Mux9~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux9~91_combout\,
	datac => \Mu0|Mux9~86_combout\,
	datad => \Mu0|Mux9~93_combout\,
	combout => \Mu0|Mux9~94_combout\);

-- Location: LCCOMB_X29_Y15_N2
\Mu0|Mux9~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~137_combout\ = (\Mu0|Mux14~1_combout\ & ((\Mu0|Mux14~0_combout\) # ((\Mu0|Mux9~94_combout\)))) # (!\Mu0|Mux14~1_combout\ & (!\Mu0|Mux14~0_combout\ & (\Mu0|Mux9~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~1_combout\,
	datab => \Mu0|Mux14~0_combout\,
	datac => \Mu0|Mux9~136_combout\,
	datad => \Mu0|Mux9~94_combout\,
	combout => \Mu0|Mux9~137_combout\);

-- Location: LCCOMB_X29_Y15_N4
\Mu0|Mux9~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~148_combout\ = (\Mu0|Mux14~0_combout\ & ((\Mu0|Mux9~137_combout\ & (\Mu0|Mux9~147_combout\)) # (!\Mu0|Mux9~137_combout\ & ((\M20|Mux1~20_combout\))))) # (!\Mu0|Mux14~0_combout\ & (((\Mu0|Mux9~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~147_combout\,
	datab => \M20|Mux1~20_combout\,
	datac => \Mu0|Mux14~0_combout\,
	datad => \Mu0|Mux9~137_combout\,
	combout => \Mu0|Mux9~148_combout\);

-- Location: LCCOMB_X27_Y17_N6
\Mu0|Mux9~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux9~149_combout\ = (\Mu0|Mux9~84_combout\) # ((!\addr[7]~input_o\ & \Mu0|Mux9~148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux9~84_combout\,
	datac => \addr[7]~input_o\,
	datad => \Mu0|Mux9~148_combout\,
	combout => \Mu0|Mux9~149_combout\);

-- Location: IOIBUF_X31_Y41_N8
\Din[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Din(7),
	o => \Din[7]~input_o\);

-- Location: FF_X27_Y12_N27
\M30|Mem[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[0][7]~q\);

-- Location: FF_X26_Y12_N21
\M30|Mem[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[2][7]~q\);

-- Location: LCCOMB_X27_Y12_N26
\Mu0|Mux8~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~89_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M30|Mem[2][7]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M30|Mem[0][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[0][7]~q\,
	datad => \M30|Mem[2][7]~q\,
	combout => \Mu0|Mux8~89_combout\);

-- Location: FF_X26_Y12_N23
\M30|Mem[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[3][7]~q\);

-- Location: LCCOMB_X27_Y12_N24
\M30|Mem[1][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[1][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M30|Mem[1][7]~feeder_combout\);

-- Location: FF_X27_Y12_N25
\M30|Mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[1][7]~feeder_combout\,
	ena => \M30|Mem[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[1][7]~q\);

-- Location: LCCOMB_X26_Y12_N22
\Mu0|Mux8~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~90_combout\ = (\Mu0|Mux8~89_combout\ & (((\M30|Mem[3][7]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux8~89_combout\ & (\addr[0]~input_o\ & ((\M30|Mem[1][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~89_combout\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[3][7]~q\,
	datad => \M30|Mem[1][7]~q\,
	combout => \Mu0|Mux8~90_combout\);

-- Location: FF_X23_Y11_N31
\M30|Mem[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[8][7]~q\);

-- Location: FF_X24_Y11_N29
\M30|Mem[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[10][7]~q\);

-- Location: LCCOMB_X23_Y11_N30
\Mu0|Mux8~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~87_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M30|Mem[10][7]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M30|Mem[8][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[8][7]~q\,
	datad => \M30|Mem[10][7]~q\,
	combout => \Mu0|Mux8~87_combout\);

-- Location: FF_X24_Y13_N15
\M30|Mem[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[11][7]~q\);

-- Location: FF_X24_Y13_N21
\M30|Mem[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[9][7]~q\);

-- Location: LCCOMB_X24_Y13_N14
\Mu0|Mux8~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~88_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux8~87_combout\ & (\M30|Mem[11][7]~q\)) # (!\Mu0|Mux8~87_combout\ & ((\M30|Mem[9][7]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux8~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux8~87_combout\,
	datac => \M30|Mem[11][7]~q\,
	datad => \M30|Mem[9][7]~q\,
	combout => \Mu0|Mux8~88_combout\);

-- Location: LCCOMB_X16_Y16_N24
\Mu0|Mux8~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~91_combout\ = (\addr[3]~input_o\ & (((\Mu0|Mux8~88_combout\) # (\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (\Mu0|Mux8~90_combout\ & ((!\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~90_combout\,
	datab => \Mu0|Mux8~88_combout\,
	datac => \addr[3]~input_o\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux8~91_combout\);

-- Location: LCCOMB_X17_Y23_N24
\M30|Mem[6][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[6][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M30|Mem[6][7]~feeder_combout\);

-- Location: FF_X17_Y23_N25
\M30|Mem[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[6][7]~feeder_combout\,
	ena => \M30|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[6][7]~q\);

-- Location: FF_X26_Y16_N23
\M30|Mem[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[7][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[7][7]~q\);

-- Location: FF_X26_Y16_N29
\M30|Mem[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[4][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[4][7]~q\);

-- Location: LCCOMB_X18_Y23_N4
\M30|Mem[5][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[5][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M30|Mem[5][7]~feeder_combout\);

-- Location: FF_X18_Y23_N5
\M30|Mem[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[5][7]~feeder_combout\,
	ena => \M30|Mem[5][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[5][7]~q\);

-- Location: LCCOMB_X26_Y16_N28
\Mu0|Mux8~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~85_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M30|Mem[5][7]~q\))) # (!\addr[0]~input_o\ & (\M30|Mem[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[4][7]~q\,
	datad => \M30|Mem[5][7]~q\,
	combout => \Mu0|Mux8~85_combout\);

-- Location: LCCOMB_X26_Y16_N22
\Mu0|Mux8~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~86_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux8~85_combout\ & ((\M30|Mem[7][7]~q\))) # (!\Mu0|Mux8~85_combout\ & (\M30|Mem[6][7]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux8~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M30|Mem[6][7]~q\,
	datac => \M30|Mem[7][7]~q\,
	datad => \Mu0|Mux8~85_combout\,
	combout => \Mu0|Mux8~86_combout\);

-- Location: FF_X27_Y14_N23
\M30|Mem[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[14][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[14][7]~q\);

-- Location: FF_X27_Y14_N1
\M30|Mem[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[15][7]~q\);

-- Location: LCCOMB_X29_Y13_N0
\M30|Mem[13][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[13][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M30|Mem[13][7]~feeder_combout\);

-- Location: FF_X29_Y13_N1
\M30|Mem[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[13][7]~feeder_combout\,
	ena => \M30|Mem[13][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[13][7]~q\);

-- Location: FF_X26_Y14_N13
\M30|Mem[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[12][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[12][7]~q\);

-- Location: LCCOMB_X26_Y14_N12
\Mu0|Mux8~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~92_combout\ = (\addr[0]~input_o\ & ((\M30|Mem[13][7]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M30|Mem[12][7]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[13][7]~q\,
	datab => \addr[0]~input_o\,
	datac => \M30|Mem[12][7]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux8~92_combout\);

-- Location: LCCOMB_X27_Y14_N0
\Mu0|Mux8~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~93_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux8~92_combout\ & ((\M30|Mem[15][7]~q\))) # (!\Mu0|Mux8~92_combout\ & (\M30|Mem[14][7]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux8~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[14][7]~q\,
	datab => \addr[1]~input_o\,
	datac => \M30|Mem[15][7]~q\,
	datad => \Mu0|Mux8~92_combout\,
	combout => \Mu0|Mux8~93_combout\);

-- Location: LCCOMB_X26_Y16_N16
\Mu0|Mux8~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~94_combout\ = (\Mu0|Mux8~91_combout\ & (((\Mu0|Mux8~93_combout\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux8~91_combout\ & (\addr[2]~input_o\ & (\Mu0|Mux8~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~91_combout\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux8~86_combout\,
	datad => \Mu0|Mux8~93_combout\,
	combout => \Mu0|Mux8~94_combout\);

-- Location: FF_X22_Y33_N21
\M20|Mem[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[13][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[13][7]~q\);

-- Location: FF_X22_Y33_N15
\M20|Mem[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[12][7]~q\);

-- Location: LCCOMB_X22_Y33_N14
\M20|Mux0~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~17_combout\ = (\addr[0]~input_o\ & ((\M20|Mem[13][7]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M20|Mem[12][7]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mem[13][7]~q\,
	datac => \M20|Mem[12][7]~q\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux0~17_combout\);

-- Location: FF_X21_Y33_N7
\M20|Mem[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[15][7]~q\);

-- Location: FF_X21_Y33_N29
\M20|Mem[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[14][7]~q\);

-- Location: LCCOMB_X21_Y33_N6
\M20|Mux0~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~18_combout\ = (\addr[1]~input_o\ & ((\M20|Mux0~17_combout\ & (\M20|Mem[15][7]~q\)) # (!\M20|Mux0~17_combout\ & ((\M20|Mem[14][7]~q\))))) # (!\addr[1]~input_o\ & (\M20|Mux0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M20|Mux0~17_combout\,
	datac => \M20|Mem[15][7]~q\,
	datad => \M20|Mem[14][7]~q\,
	combout => \M20|Mux0~18_combout\);

-- Location: FF_X18_Y32_N5
\M20|Mem[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[2][7]~q\);

-- Location: FF_X18_Y32_N7
\M20|Mem[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[0][7]~q\);

-- Location: LCCOMB_X18_Y32_N6
\M20|Mux0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~14_combout\ = (\addr[1]~input_o\ & ((\M20|Mem[2][7]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M20|Mem[0][7]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M20|Mem[2][7]~q\,
	datac => \M20|Mem[0][7]~q\,
	datad => \addr[0]~input_o\,
	combout => \M20|Mux0~14_combout\);

-- Location: FF_X21_Y32_N7
\M20|Mem[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[3][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[3][7]~q\);

-- Location: FF_X21_Y32_N21
\M20|Mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[1][7]~q\);

-- Location: LCCOMB_X21_Y32_N6
\M20|Mux0~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~15_combout\ = (\addr[0]~input_o\ & ((\M20|Mux0~14_combout\ & (\M20|Mem[3][7]~q\)) # (!\M20|Mux0~14_combout\ & ((\M20|Mem[1][7]~q\))))) # (!\addr[0]~input_o\ & (\M20|Mux0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mux0~14_combout\,
	datac => \M20|Mem[3][7]~q\,
	datad => \M20|Mem[1][7]~q\,
	combout => \M20|Mux0~15_combout\);

-- Location: FF_X22_Y29_N31
\M20|Mem[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[8][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[8][7]~q\);

-- Location: FF_X22_Y29_N29
\M20|Mem[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[10][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[10][7]~q\);

-- Location: LCCOMB_X22_Y29_N30
\M20|Mux0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~12_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M20|Mem[10][7]~q\))) # (!\addr[1]~input_o\ & (\M20|Mem[8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M20|Mem[8][7]~q\,
	datad => \M20|Mem[10][7]~q\,
	combout => \M20|Mux0~12_combout\);

-- Location: FF_X21_Y29_N23
\M20|Mem[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[11][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[11][7]~q\);

-- Location: FF_X21_Y29_N29
\M20|Mem[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[9][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[9][7]~q\);

-- Location: LCCOMB_X21_Y29_N22
\M20|Mux0~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~13_combout\ = (\M20|Mux0~12_combout\ & (((\M20|Mem[11][7]~q\)) # (!\addr[0]~input_o\))) # (!\M20|Mux0~12_combout\ & (\addr[0]~input_o\ & ((\M20|Mem[9][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux0~12_combout\,
	datab => \addr[0]~input_o\,
	datac => \M20|Mem[11][7]~q\,
	datad => \M20|Mem[9][7]~q\,
	combout => \M20|Mux0~13_combout\);

-- Location: LCCOMB_X19_Y30_N20
\M20|Mux0~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~16_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M20|Mux0~13_combout\))) # (!\addr[3]~input_o\ & (\M20|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M20|Mux0~15_combout\,
	datac => \addr[3]~input_o\,
	datad => \M20|Mux0~13_combout\,
	combout => \M20|Mux0~16_combout\);

-- Location: FF_X22_Y30_N29
\M20|Mem[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[5][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[5][7]~q\);

-- Location: FF_X22_Y30_N23
\M20|Mem[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[4][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[4][7]~q\);

-- Location: LCCOMB_X22_Y30_N22
\M20|Mux0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~10_combout\ = (\addr[0]~input_o\ & ((\M20|Mem[5][7]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M20|Mem[4][7]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mem[5][7]~q\,
	datac => \M20|Mem[4][7]~q\,
	datad => \addr[1]~input_o\,
	combout => \M20|Mux0~10_combout\);

-- Location: FF_X21_Y30_N31
\M20|Mem[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[7][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[7][7]~q\);

-- Location: FF_X21_Y30_N29
\M20|Mem[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[6][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[6][7]~q\);

-- Location: LCCOMB_X21_Y30_N30
\M20|Mux0~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~11_combout\ = (\addr[1]~input_o\ & ((\M20|Mux0~10_combout\ & (\M20|Mem[7][7]~q\)) # (!\M20|Mux0~10_combout\ & ((\M20|Mem[6][7]~q\))))) # (!\addr[1]~input_o\ & (\M20|Mux0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M20|Mux0~10_combout\,
	datac => \M20|Mem[7][7]~q\,
	datad => \M20|Mem[6][7]~q\,
	combout => \M20|Mux0~11_combout\);

-- Location: LCCOMB_X19_Y30_N22
\M20|Mux0~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~19_combout\ = (\M20|Mux0~16_combout\ & ((\M20|Mux0~18_combout\) # ((!\addr[2]~input_o\)))) # (!\M20|Mux0~16_combout\ & (((\M20|Mux0~11_combout\ & \addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux0~18_combout\,
	datab => \M20|Mux0~16_combout\,
	datac => \M20|Mux0~11_combout\,
	datad => \addr[2]~input_o\,
	combout => \M20|Mux0~19_combout\);

-- Location: LCCOMB_X18_Y31_N30
\M20|Mem[21][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[21][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M20|Mem[21][7]~feeder_combout\);

-- Location: FF_X18_Y31_N31
\M20|Mem[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[21][7]~feeder_combout\,
	ena => \M20|Mem[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[21][7]~q\);

-- Location: FF_X19_Y31_N23
\M20|Mem[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[17][7]~q\);

-- Location: FF_X19_Y31_N21
\M20|Mem[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[25][7]~q\);

-- Location: LCCOMB_X19_Y31_N22
\M20|Mux0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~0_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M20|Mem[25][7]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M20|Mem[17][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[17][7]~q\,
	datad => \M20|Mem[25][7]~q\,
	combout => \M20|Mux0~0_combout\);

-- Location: FF_X19_Y30_N29
\M20|Mem[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[29][7]~q\);

-- Location: LCCOMB_X19_Y30_N28
\M20|Mux0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~1_combout\ = (\M20|Mux0~0_combout\ & (((\M20|Mem[29][7]~q\) # (!\addr[2]~input_o\)))) # (!\M20|Mux0~0_combout\ & (\M20|Mem[21][7]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[21][7]~q\,
	datab => \M20|Mux0~0_combout\,
	datac => \M20|Mem[29][7]~q\,
	datad => \addr[2]~input_o\,
	combout => \M20|Mux0~1_combout\);

-- Location: LCCOMB_X22_Y32_N6
\M20|Mem[23][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[23][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M20|Mem[23][7]~feeder_combout\);

-- Location: FF_X22_Y32_N7
\M20|Mem[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[23][7]~feeder_combout\,
	ena => \M20|Mem[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[23][7]~q\);

-- Location: FF_X23_Y32_N31
\M20|Mem[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[19][7]~q\);

-- Location: FF_X23_Y32_N29
\M20|Mem[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[27][7]~q\);

-- Location: LCCOMB_X23_Y32_N30
\M20|Mux0~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~7_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M20|Mem[27][7]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M20|Mem[19][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[19][7]~q\,
	datad => \M20|Mem[27][7]~q\,
	combout => \M20|Mux0~7_combout\);

-- Location: FF_X19_Y30_N9
\M20|Mem[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[31][7]~q\);

-- Location: LCCOMB_X19_Y30_N8
\M20|Mux0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~8_combout\ = (\M20|Mux0~7_combout\ & (((\M20|Mem[31][7]~q\) # (!\addr[2]~input_o\)))) # (!\M20|Mux0~7_combout\ & (\M20|Mem[23][7]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[23][7]~q\,
	datab => \M20|Mux0~7_combout\,
	datac => \M20|Mem[31][7]~q\,
	datad => \addr[2]~input_o\,
	combout => \M20|Mux0~8_combout\);

-- Location: FF_X23_Y30_N29
\M20|Mem[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[24][7]~q\);

-- Location: FF_X23_Y30_N23
\M20|Mem[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[28][7]~q\);

-- Location: FF_X24_Y30_N23
\M20|Mem[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[16][7]~q\);

-- Location: FF_X24_Y30_N29
\M20|Mem[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[20][7]~q\);

-- Location: LCCOMB_X24_Y30_N22
\M20|Mux0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~4_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M20|Mem[20][7]~q\))) # (!\addr[2]~input_o\ & (\M20|Mem[16][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M20|Mem[16][7]~q\,
	datad => \M20|Mem[20][7]~q\,
	combout => \M20|Mux0~4_combout\);

-- Location: LCCOMB_X23_Y30_N22
\M20|Mux0~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~5_combout\ = (\addr[3]~input_o\ & ((\M20|Mux0~4_combout\ & ((\M20|Mem[28][7]~q\))) # (!\M20|Mux0~4_combout\ & (\M20|Mem[24][7]~q\)))) # (!\addr[3]~input_o\ & (((\M20|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M20|Mem[24][7]~q\,
	datac => \M20|Mem[28][7]~q\,
	datad => \M20|Mux0~4_combout\,
	combout => \M20|Mux0~5_combout\);

-- Location: FF_X17_Y30_N5
\M20|Mem[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[26][7]~q\);

-- Location: FF_X17_Y30_N31
\M20|Mem[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[30][7]~q\);

-- Location: LCCOMB_X16_Y30_N20
\M20|Mem[22][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mem[22][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M20|Mem[22][7]~feeder_combout\);

-- Location: FF_X16_Y30_N21
\M20|Mem[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M20|Mem[22][7]~feeder_combout\,
	ena => \M20|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[22][7]~q\);

-- Location: FF_X16_Y30_N31
\M20|Mem[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M20|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M20|Mem[18][7]~q\);

-- Location: LCCOMB_X16_Y30_N30
\M20|Mux0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~2_combout\ = (\addr[2]~input_o\ & ((\M20|Mem[22][7]~q\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\M20|Mem[18][7]~q\ & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M20|Mem[22][7]~q\,
	datac => \M20|Mem[18][7]~q\,
	datad => \addr[3]~input_o\,
	combout => \M20|Mux0~2_combout\);

-- Location: LCCOMB_X17_Y30_N30
\M20|Mux0~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~3_combout\ = (\addr[3]~input_o\ & ((\M20|Mux0~2_combout\ & ((\M20|Mem[30][7]~q\))) # (!\M20|Mux0~2_combout\ & (\M20|Mem[26][7]~q\)))) # (!\addr[3]~input_o\ & (((\M20|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mem[26][7]~q\,
	datab => \addr[3]~input_o\,
	datac => \M20|Mem[30][7]~q\,
	datad => \M20|Mux0~2_combout\,
	combout => \M20|Mux0~3_combout\);

-- Location: LCCOMB_X19_Y30_N6
\M20|Mux0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~6_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M20|Mux0~3_combout\))) # (!\addr[1]~input_o\ & (\M20|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mux0~5_combout\,
	datac => \addr[1]~input_o\,
	datad => \M20|Mux0~3_combout\,
	combout => \M20|Mux0~6_combout\);

-- Location: LCCOMB_X19_Y30_N18
\M20|Mux0~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~9_combout\ = (\addr[0]~input_o\ & ((\M20|Mux0~6_combout\ & ((\M20|Mux0~8_combout\))) # (!\M20|Mux0~6_combout\ & (\M20|Mux0~1_combout\)))) # (!\addr[0]~input_o\ & (((\M20|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M20|Mux0~1_combout\,
	datac => \M20|Mux0~8_combout\,
	datad => \M20|Mux0~6_combout\,
	combout => \M20|Mux0~9_combout\);

-- Location: LCCOMB_X19_Y30_N16
\M20|Mux0~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M20|Mux0~20_combout\ = (\addr[4]~input_o\ & ((\M20|Mux0~9_combout\))) # (!\addr[4]~input_o\ & (\M20|Mux0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux0~19_combout\,
	datac => \addr[4]~input_o\,
	datad => \M20|Mux0~9_combout\,
	combout => \M20|Mux0~20_combout\);

-- Location: FF_X15_Y17_N5
\M00|Mem[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[6][7]~q\);

-- Location: LCCOMB_X15_Y21_N24
\M00|Mem[7][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[7][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M00|Mem[7][7]~feeder_combout\);

-- Location: FF_X15_Y21_N25
\M00|Mem[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[7][7]~feeder_combout\,
	ena => \M00|Mem[7][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[7][7]~q\);

-- Location: LCCOMB_X15_Y17_N4
\Mu0|Mux8~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~97_combout\ = (\addr[0]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[7][7]~q\)))) # (!\addr[0]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[6][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[6][7]~q\,
	datad => \M00|Mem[7][7]~q\,
	combout => \Mu0|Mux8~97_combout\);

-- Location: FF_X14_Y17_N11
\M10|Mem[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[7][7]~q\);

-- Location: LCCOMB_X14_Y13_N24
\M10|Mem[6][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[6][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M10|Mem[6][7]~feeder_combout\);

-- Location: FF_X14_Y13_N25
\M10|Mem[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[6][7]~feeder_combout\,
	ena => \M10|Mem[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[6][7]~q\);

-- Location: LCCOMB_X14_Y17_N10
\Mu0|Mux8~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~98_combout\ = (\Mu0|Mux8~97_combout\ & (((\M10|Mem[7][7]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux8~97_combout\ & (\addr[5]~input_o\ & ((\M10|Mem[6][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~97_combout\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[7][7]~q\,
	datad => \M10|Mem[6][7]~q\,
	combout => \Mu0|Mux8~98_combout\);

-- Location: LCCOMB_X13_Y19_N28
\M10|Mem[4][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[4][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M10|Mem[4][7]~feeder_combout\);

-- Location: FF_X13_Y19_N29
\M10|Mem[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[4][7]~feeder_combout\,
	ena => \M10|Mem[4][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[4][7]~q\);

-- Location: FF_X15_Y22_N17
\M10|Mem[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[5][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[5][7]~q\);

-- Location: FF_X14_Y23_N1
\M00|Mem[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[4][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[4][7]~q\);

-- Location: LCCOMB_X15_Y23_N26
\M00|Mem[5][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[5][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M00|Mem[5][7]~feeder_combout\);

-- Location: FF_X15_Y23_N27
\M00|Mem[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[5][7]~feeder_combout\,
	ena => \M00|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[5][7]~q\);

-- Location: LCCOMB_X14_Y23_N0
\Mu0|Mux8~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~99_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M00|Mem[5][7]~q\))) # (!\addr[0]~input_o\ & (\M00|Mem[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M00|Mem[4][7]~q\,
	datad => \M00|Mem[5][7]~q\,
	combout => \Mu0|Mux8~99_combout\);

-- Location: LCCOMB_X15_Y22_N16
\Mu0|Mux8~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~100_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux8~99_combout\ & ((\M10|Mem[5][7]~q\))) # (!\Mu0|Mux8~99_combout\ & (\M10|Mem[4][7]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux8~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M10|Mem[4][7]~q\,
	datac => \M10|Mem[5][7]~q\,
	datad => \Mu0|Mux8~99_combout\,
	combout => \Mu0|Mux8~100_combout\);

-- Location: LCCOMB_X14_Y15_N0
\Mu0|Mux8~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~101_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux8~98_combout\) # ((\addr[4]~input_o\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux8~100_combout\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~98_combout\,
	datab => \Mu0|Mux8~100_combout\,
	datac => \addr[1]~input_o\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux8~101_combout\);

-- Location: FF_X15_Y19_N11
\M10|Mem[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[22][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[22][7]~q\);

-- Location: FF_X15_Y19_N21
\M10|Mem[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[23][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[23][7]~q\);

-- Location: FF_X16_Y22_N3
\M00|Mem[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[22][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[22][7]~q\);

-- Location: FF_X16_Y22_N1
\M00|Mem[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[23][7]~q\);

-- Location: LCCOMB_X16_Y22_N2
\Mu0|Mux8~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~102_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M00|Mem[23][7]~q\))) # (!\addr[0]~input_o\ & (\M00|Mem[22][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M00|Mem[22][7]~q\,
	datad => \M00|Mem[23][7]~q\,
	combout => \Mu0|Mux8~102_combout\);

-- Location: LCCOMB_X15_Y19_N20
\Mu0|Mux8~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~103_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux8~102_combout\ & ((\M10|Mem[23][7]~q\))) # (!\Mu0|Mux8~102_combout\ & (\M10|Mem[22][7]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux8~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[22][7]~q\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[23][7]~q\,
	datad => \Mu0|Mux8~102_combout\,
	combout => \Mu0|Mux8~103_combout\);

-- Location: FF_X14_Y19_N5
\M10|Mem[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[20][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[20][7]~q\);

-- Location: FF_X14_Y19_N23
\M10|Mem[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[21][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[21][7]~q\);

-- Location: FF_X14_Y22_N17
\M00|Mem[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[21][7]~q\);

-- Location: FF_X14_Y22_N27
\M00|Mem[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[20][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[20][7]~q\);

-- Location: LCCOMB_X14_Y22_N26
\Mu0|Mux8~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~95_combout\ = (\addr[5]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & (\M00|Mem[21][7]~q\)) # (!\addr[0]~input_o\ & ((\M00|Mem[20][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M00|Mem[21][7]~q\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[20][7]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux8~95_combout\);

-- Location: LCCOMB_X14_Y19_N22
\Mu0|Mux8~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~96_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux8~95_combout\ & ((\M10|Mem[21][7]~q\))) # (!\Mu0|Mux8~95_combout\ & (\M10|Mem[20][7]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux8~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M10|Mem[20][7]~q\,
	datac => \M10|Mem[21][7]~q\,
	datad => \Mu0|Mux8~95_combout\,
	combout => \Mu0|Mux8~96_combout\);

-- Location: LCCOMB_X14_Y15_N10
\Mu0|Mux8~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~104_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux8~101_combout\ & (\Mu0|Mux8~103_combout\)) # (!\Mu0|Mux8~101_combout\ & ((\Mu0|Mux8~96_combout\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux8~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux8~101_combout\,
	datac => \Mu0|Mux8~103_combout\,
	datad => \Mu0|Mux8~96_combout\,
	combout => \Mu0|Mux8~104_combout\);

-- Location: FF_X17_Y15_N29
\M00|Mem[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[29][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[29][7]~q\);

-- Location: FF_X24_Y15_N3
\M10|Mem[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[29][7]~q\);

-- Location: FF_X18_Y19_N15
\M10|Mem[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[13][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[13][7]~q\);

-- Location: FF_X24_Y15_N1
\M00|Mem[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[13][7]~q\);

-- Location: LCCOMB_X24_Y15_N0
\Mu0|Mux8~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~126_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\M10|Mem[13][7]~q\)) # (!\addr[5]~input_o\ & ((\M00|Mem[13][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M10|Mem[13][7]~q\,
	datac => \M00|Mem[13][7]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux8~126_combout\);

-- Location: LCCOMB_X24_Y15_N2
\Mu0|Mux8~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~127_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux8~126_combout\ & ((\M10|Mem[29][7]~q\))) # (!\Mu0|Mux8~126_combout\ & (\M00|Mem[29][7]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux8~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Mem[29][7]~q\,
	datac => \M10|Mem[29][7]~q\,
	datad => \Mu0|Mux8~126_combout\,
	combout => \Mu0|Mux8~127_combout\);

-- Location: LCCOMB_X19_Y14_N12
\M00|Mem[31][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[31][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M00|Mem[31][7]~feeder_combout\);

-- Location: FF_X19_Y14_N13
\M00|Mem[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[31][7]~feeder_combout\,
	ena => \M00|Mem[31][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[31][7]~q\);

-- Location: FF_X19_Y17_N7
\M10|Mem[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[31][7]~q\);

-- Location: FF_X19_Y18_N27
\M10|Mem[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[15][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[15][7]~q\);

-- Location: FF_X19_Y18_N13
\M00|Mem[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[15][7]~q\);

-- Location: LCCOMB_X19_Y18_N12
\Mu0|Mux8~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~133_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\M10|Mem[15][7]~q\)) # (!\addr[5]~input_o\ & ((\M00|Mem[15][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[15][7]~q\,
	datab => \addr[4]~input_o\,
	datac => \M00|Mem[15][7]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux8~133_combout\);

-- Location: LCCOMB_X19_Y17_N6
\Mu0|Mux8~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~134_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux8~133_combout\ & ((\M10|Mem[31][7]~q\))) # (!\Mu0|Mux8~133_combout\ & (\M00|Mem[31][7]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux8~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Mem[31][7]~q\,
	datac => \M10|Mem[31][7]~q\,
	datad => \Mu0|Mux8~133_combout\,
	combout => \Mu0|Mux8~134_combout\);

-- Location: FF_X23_Y17_N7
\M00|Mem[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[14][7]~q\);

-- Location: FF_X23_Y17_N29
\M10|Mem[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[14][7]~q\);

-- Location: LCCOMB_X23_Y17_N6
\Mu0|Mux8~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~128_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M10|Mem[14][7]~q\))) # (!\addr[5]~input_o\ & (\M00|Mem[14][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[14][7]~q\,
	datad => \M10|Mem[14][7]~q\,
	combout => \Mu0|Mux8~128_combout\);

-- Location: FF_X15_Y13_N19
\M10|Mem[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[30][7]~q\);

-- Location: LCCOMB_X16_Y17_N8
\M00|Mem[30][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[30][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M00|Mem[30][7]~feeder_combout\);

-- Location: FF_X16_Y17_N9
\M00|Mem[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[30][7]~feeder_combout\,
	ena => \M00|Mem[30][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[30][7]~q\);

-- Location: LCCOMB_X15_Y13_N18
\Mu0|Mux8~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~129_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux8~128_combout\ & (\M10|Mem[30][7]~q\)) # (!\Mu0|Mux8~128_combout\ & ((\M00|Mem[30][7]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux8~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux8~128_combout\,
	datac => \M10|Mem[30][7]~q\,
	datad => \M00|Mem[30][7]~q\,
	combout => \Mu0|Mux8~129_combout\);

-- Location: FF_X16_Y15_N1
\M00|Mem[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[28][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[28][7]~q\);

-- Location: FF_X15_Y15_N25
\M10|Mem[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[28][7]~q\);

-- Location: FF_X17_Y12_N29
\M00|Mem[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[12][7]~q\);

-- Location: LCCOMB_X17_Y19_N26
\M10|Mem[12][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[12][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M10|Mem[12][7]~feeder_combout\);

-- Location: FF_X17_Y19_N27
\M10|Mem[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[12][7]~feeder_combout\,
	ena => \M10|Mem[12][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[12][7]~q\);

-- Location: LCCOMB_X17_Y12_N28
\Mu0|Mux8~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~130_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M10|Mem[12][7]~q\))) # (!\addr[5]~input_o\ & (\M00|Mem[12][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[12][7]~q\,
	datad => \M10|Mem[12][7]~q\,
	combout => \Mu0|Mux8~130_combout\);

-- Location: LCCOMB_X15_Y15_N24
\Mu0|Mux8~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~131_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux8~130_combout\ & ((\M10|Mem[28][7]~q\))) # (!\Mu0|Mux8~130_combout\ & (\M00|Mem[28][7]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux8~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M00|Mem[28][7]~q\,
	datac => \M10|Mem[28][7]~q\,
	datad => \Mu0|Mux8~130_combout\,
	combout => \Mu0|Mux8~131_combout\);

-- Location: LCCOMB_X14_Y15_N22
\Mu0|Mux8~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~132_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\Mu0|Mux8~129_combout\)) # (!\addr[1]~input_o\ & ((\Mu0|Mux8~131_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux8~129_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux8~131_combout\,
	combout => \Mu0|Mux8~132_combout\);

-- Location: LCCOMB_X14_Y15_N16
\Mu0|Mux8~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~135_combout\ = (\Mu0|Mux8~132_combout\ & (((\Mu0|Mux8~134_combout\) # (!\addr[0]~input_o\)))) # (!\Mu0|Mux8~132_combout\ & (\Mu0|Mux8~127_combout\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~127_combout\,
	datab => \Mu0|Mux8~134_combout\,
	datac => \Mu0|Mux8~132_combout\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux8~135_combout\);

-- Location: FF_X16_Y20_N15
\M10|Mem[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[25][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[25][7]~q\);

-- Location: FF_X17_Y18_N1
\M10|Mem[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[27][7]~q\);

-- Location: LCCOMB_X18_Y14_N20
\M00|Mem[27][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[27][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M00|Mem[27][7]~feeder_combout\);

-- Location: FF_X18_Y14_N21
\M00|Mem[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[27][7]~feeder_combout\,
	ena => \M00|Mem[27][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[27][7]~q\);

-- Location: FF_X18_Y12_N13
\M00|Mem[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[25][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[25][7]~q\);

-- Location: LCCOMB_X18_Y12_N12
\Mu0|Mux8~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~112_combout\ = (\addr[5]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[1]~input_o\ & (\M00|Mem[27][7]~q\)) # (!\addr[1]~input_o\ & ((\M00|Mem[25][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M00|Mem[27][7]~q\,
	datac => \M00|Mem[25][7]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux8~112_combout\);

-- Location: LCCOMB_X17_Y18_N0
\Mu0|Mux8~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~113_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux8~112_combout\ & ((\M10|Mem[27][7]~q\))) # (!\Mu0|Mux8~112_combout\ & (\M10|Mem[25][7]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux8~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M10|Mem[25][7]~q\,
	datac => \M10|Mem[27][7]~q\,
	datad => \Mu0|Mux8~112_combout\,
	combout => \Mu0|Mux8~113_combout\);

-- Location: FF_X22_Y13_N5
\M10|Mem[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[8][7]~q\);

-- Location: FF_X21_Y13_N9
\M10|Mem[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[10][7]~q\);

-- Location: LCCOMB_X21_Y14_N8
\M00|Mem[10][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[10][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M00|Mem[10][7]~feeder_combout\);

-- Location: FF_X21_Y14_N9
\M00|Mem[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[10][7]~feeder_combout\,
	ena => \M00|Mem[10][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[10][7]~q\);

-- Location: FF_X22_Y13_N23
\M00|Mem[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[8][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[8][7]~q\);

-- Location: LCCOMB_X22_Y13_N22
\Mu0|Mux8~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~109_combout\ = (\addr[5]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[1]~input_o\ & (\M00|Mem[10][7]~q\)) # (!\addr[1]~input_o\ & ((\M00|Mem[8][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M00|Mem[10][7]~q\,
	datac => \M00|Mem[8][7]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux8~109_combout\);

-- Location: LCCOMB_X21_Y13_N8
\Mu0|Mux8~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~110_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux8~109_combout\ & ((\M10|Mem[10][7]~q\))) # (!\Mu0|Mux8~109_combout\ & (\M10|Mem[8][7]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux8~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[8][7]~q\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[10][7]~q\,
	datad => \Mu0|Mux8~109_combout\,
	combout => \Mu0|Mux8~110_combout\);

-- Location: LCCOMB_X23_Y14_N30
\M00|Mem[11][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[11][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M00|Mem[11][7]~feeder_combout\);

-- Location: FF_X23_Y14_N31
\M00|Mem[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[11][7]~feeder_combout\,
	ena => \M00|Mem[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[11][7]~q\);

-- Location: FF_X19_Y13_N15
\M00|Mem[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[9][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[9][7]~q\);

-- Location: LCCOMB_X19_Y13_N14
\Mu0|Mux8~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~107_combout\ = (\addr[1]~input_o\ & ((\M00|Mem[11][7]~q\) # ((\addr[5]~input_o\)))) # (!\addr[1]~input_o\ & (((\M00|Mem[9][7]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M00|Mem[11][7]~q\,
	datac => \M00|Mem[9][7]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux8~107_combout\);

-- Location: FF_X21_Y13_N23
\M10|Mem[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[11][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[11][7]~q\);

-- Location: LCCOMB_X19_Y13_N20
\M10|Mem[9][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[9][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M10|Mem[9][7]~feeder_combout\);

-- Location: FF_X19_Y13_N21
\M10|Mem[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[9][7]~feeder_combout\,
	ena => \M10|Mem[9][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[9][7]~q\);

-- Location: LCCOMB_X21_Y13_N22
\Mu0|Mux8~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~108_combout\ = (\Mu0|Mux8~107_combout\ & (((\M10|Mem[11][7]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux8~107_combout\ & (\addr[5]~input_o\ & ((\M10|Mem[9][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~107_combout\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[11][7]~q\,
	datad => \M10|Mem[9][7]~q\,
	combout => \Mu0|Mux8~108_combout\);

-- Location: LCCOMB_X21_Y13_N10
\Mu0|Mux8~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~111_combout\ = (\addr[4]~input_o\ & (\addr[0]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[0]~input_o\ & ((\Mu0|Mux8~108_combout\))) # (!\addr[0]~input_o\ & (\Mu0|Mux8~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux8~110_combout\,
	datad => \Mu0|Mux8~108_combout\,
	combout => \Mu0|Mux8~111_combout\);

-- Location: LCCOMB_X18_Y15_N22
\M10|Mem[24][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M10|Mem[24][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M10|Mem[24][7]~feeder_combout\);

-- Location: FF_X18_Y15_N23
\M10|Mem[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M10|Mem[24][7]~feeder_combout\,
	ena => \M10|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[24][7]~q\);

-- Location: FF_X17_Y13_N19
\M00|Mem[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[24][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[24][7]~q\);

-- Location: LCCOMB_X16_Y14_N4
\M00|Mem[26][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[26][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M00|Mem[26][7]~feeder_combout\);

-- Location: FF_X16_Y14_N5
\M00|Mem[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[26][7]~feeder_combout\,
	ena => \M00|Mem[26][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[26][7]~q\);

-- Location: LCCOMB_X17_Y13_N18
\Mu0|Mux8~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~105_combout\ = (\addr[1]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[26][7]~q\)))) # (!\addr[1]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[24][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[24][7]~q\,
	datad => \M00|Mem[26][7]~q\,
	combout => \Mu0|Mux8~105_combout\);

-- Location: FF_X17_Y14_N1
\M10|Mem[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[26][7]~q\);

-- Location: LCCOMB_X17_Y14_N0
\Mu0|Mux8~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~106_combout\ = (\Mu0|Mux8~105_combout\ & (((\M10|Mem[26][7]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux8~105_combout\ & (\M10|Mem[24][7]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[24][7]~q\,
	datab => \Mu0|Mux8~105_combout\,
	datac => \M10|Mem[26][7]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux8~106_combout\);

-- Location: LCCOMB_X14_Y15_N12
\Mu0|Mux8~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~114_combout\ = (\Mu0|Mux8~111_combout\ & ((\Mu0|Mux8~113_combout\) # ((!\addr[4]~input_o\)))) # (!\Mu0|Mux8~111_combout\ & (((\Mu0|Mux8~106_combout\ & \addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~113_combout\,
	datab => \Mu0|Mux8~111_combout\,
	datac => \Mu0|Mux8~106_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux8~114_combout\);

-- Location: FF_X13_Y17_N7
\M10|Mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[1][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[1][7]~q\);

-- Location: FF_X13_Y17_N25
\M10|Mem[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[3][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[3][7]~q\);

-- Location: FF_X13_Y18_N15
\M00|Mem[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[3][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[3][7]~q\);

-- Location: FF_X13_Y18_N9
\M00|Mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[1][7]~q\);

-- Location: LCCOMB_X13_Y18_N8
\Mu0|Mux8~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~117_combout\ = (\addr[1]~input_o\ & ((\M00|Mem[3][7]~q\) # ((\addr[5]~input_o\)))) # (!\addr[1]~input_o\ & (((\M00|Mem[1][7]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M00|Mem[3][7]~q\,
	datac => \M00|Mem[1][7]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux8~117_combout\);

-- Location: LCCOMB_X13_Y17_N24
\Mu0|Mux8~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~118_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux8~117_combout\ & ((\M10|Mem[3][7]~q\))) # (!\Mu0|Mux8~117_combout\ & (\M10|Mem[1][7]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux8~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M10|Mem[1][7]~q\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[3][7]~q\,
	datad => \Mu0|Mux8~117_combout\,
	combout => \Mu0|Mux8~118_combout\);

-- Location: FF_X14_Y20_N15
\M00|Mem[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[0][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[0][7]~q\);

-- Location: LCCOMB_X14_Y20_N12
\M00|Mem[2][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[2][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M00|Mem[2][7]~feeder_combout\);

-- Location: FF_X14_Y20_N13
\M00|Mem[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[2][7]~feeder_combout\,
	ena => \M00|Mem[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[2][7]~q\);

-- Location: LCCOMB_X14_Y20_N14
\Mu0|Mux8~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~119_combout\ = (\addr[1]~input_o\ & ((\addr[5]~input_o\) # ((\M00|Mem[2][7]~q\)))) # (!\addr[1]~input_o\ & (!\addr[5]~input_o\ & (\M00|Mem[0][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M00|Mem[0][7]~q\,
	datad => \M00|Mem[2][7]~q\,
	combout => \Mu0|Mux8~119_combout\);

-- Location: FF_X14_Y21_N7
\M10|Mem[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[2][7]~q\);

-- Location: FF_X14_Y21_N5
\M10|Mem[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[0][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[0][7]~q\);

-- Location: LCCOMB_X14_Y21_N6
\Mu0|Mux8~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~120_combout\ = (\Mu0|Mux8~119_combout\ & (((\M10|Mem[2][7]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux8~119_combout\ & (\addr[5]~input_o\ & ((\M10|Mem[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~119_combout\,
	datab => \addr[5]~input_o\,
	datac => \M10|Mem[2][7]~q\,
	datad => \M10|Mem[0][7]~q\,
	combout => \Mu0|Mux8~120_combout\);

-- Location: LCCOMB_X13_Y17_N2
\Mu0|Mux8~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~121_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux8~118_combout\) # ((\addr[4]~input_o\)))) # (!\addr[0]~input_o\ & (((!\addr[4]~input_o\ & \Mu0|Mux8~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux8~118_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux8~120_combout\,
	combout => \Mu0|Mux8~121_combout\);

-- Location: FF_X14_Y15_N7
\M00|Mem[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[17][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[17][7]~q\);

-- Location: FF_X14_Y18_N27
\M00|Mem[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[19][7]~q\);

-- Location: LCCOMB_X14_Y15_N6
\Mu0|Mux8~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~122_combout\ = (\addr[5]~input_o\ & (\addr[1]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[1]~input_o\ & ((\M00|Mem[19][7]~q\))) # (!\addr[1]~input_o\ & (\M00|Mem[17][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M00|Mem[17][7]~q\,
	datad => \M00|Mem[19][7]~q\,
	combout => \Mu0|Mux8~122_combout\);

-- Location: FF_X15_Y16_N31
\M10|Mem[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[17][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[17][7]~q\);

-- Location: FF_X14_Y15_N9
\M10|Mem[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[19][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[19][7]~q\);

-- Location: LCCOMB_X14_Y15_N8
\Mu0|Mux8~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~123_combout\ = (\Mu0|Mux8~122_combout\ & (((\M10|Mem[19][7]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux8~122_combout\ & (\M10|Mem[17][7]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~122_combout\,
	datab => \M10|Mem[17][7]~q\,
	datac => \M10|Mem[19][7]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux8~123_combout\);

-- Location: FF_X15_Y18_N11
\M00|Mem[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M00|Mem[16][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[16][7]~q\);

-- Location: LCCOMB_X14_Y14_N2
\M00|Mem[18][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M00|Mem[18][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M00|Mem[18][7]~feeder_combout\);

-- Location: FF_X14_Y14_N3
\M00|Mem[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M00|Mem[18][7]~feeder_combout\,
	ena => \M00|Mem[18][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M00|Mem[18][7]~q\);

-- Location: LCCOMB_X15_Y18_N10
\Mu0|Mux8~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~115_combout\ = (\addr[5]~input_o\ & (\addr[1]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[1]~input_o\ & ((\M00|Mem[18][7]~q\))) # (!\addr[1]~input_o\ & (\M00|Mem[16][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M00|Mem[16][7]~q\,
	datad => \M00|Mem[18][7]~q\,
	combout => \Mu0|Mux8~115_combout\);

-- Location: FF_X23_Y15_N3
\M10|Mem[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[18][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[18][7]~q\);

-- Location: FF_X15_Y16_N21
\M10|Mem[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M10|Mem[16][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M10|Mem[16][7]~q\);

-- Location: LCCOMB_X23_Y15_N2
\Mu0|Mux8~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~116_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux8~115_combout\ & (\M10|Mem[18][7]~q\)) # (!\Mu0|Mux8~115_combout\ & ((\M10|Mem[16][7]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux8~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux8~115_combout\,
	datac => \M10|Mem[18][7]~q\,
	datad => \M10|Mem[16][7]~q\,
	combout => \Mu0|Mux8~116_combout\);

-- Location: LCCOMB_X14_Y15_N18
\Mu0|Mux8~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~124_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux8~121_combout\ & (\Mu0|Mux8~123_combout\)) # (!\Mu0|Mux8~121_combout\ & ((\Mu0|Mux8~116_combout\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux8~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux8~121_combout\,
	datac => \Mu0|Mux8~123_combout\,
	datad => \Mu0|Mux8~116_combout\,
	combout => \Mu0|Mux8~124_combout\);

-- Location: LCCOMB_X14_Y15_N4
\Mu0|Mux8~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~125_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\Mu0|Mux8~114_combout\)) # (!\addr[3]~input_o\ & ((\Mu0|Mux8~124_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~114_combout\,
	datab => \addr[2]~input_o\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux8~124_combout\,
	combout => \Mu0|Mux8~125_combout\);

-- Location: LCCOMB_X14_Y15_N26
\Mu0|Mux8~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~136_combout\ = (\Mu0|Mux8~125_combout\ & (((\Mu0|Mux8~135_combout\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux8~125_combout\ & (\Mu0|Mux8~104_combout\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~104_combout\,
	datab => \Mu0|Mux8~135_combout\,
	datac => \Mu0|Mux8~125_combout\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux8~136_combout\);

-- Location: LCCOMB_X26_Y16_N2
\Mu0|Mux8~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~137_combout\ = (\Mu0|Mux14~0_combout\ & ((\M20|Mux0~20_combout\) # ((\Mu0|Mux14~1_combout\)))) # (!\Mu0|Mux14~0_combout\ & (((\Mu0|Mux8~136_combout\ & !\Mu0|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~0_combout\,
	datab => \M20|Mux0~20_combout\,
	datac => \Mu0|Mux8~136_combout\,
	datad => \Mu0|Mux14~1_combout\,
	combout => \Mu0|Mux8~137_combout\);

-- Location: FF_X30_Y12_N25
\M30|Mem[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[23][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[23][7]~q\);

-- Location: FF_X30_Y12_N19
\M30|Mem[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[31][7]~q\);

-- Location: FF_X34_Y12_N25
\M30|Mem[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[19][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[19][7]~q\);

-- Location: FF_X34_Y12_N31
\M30|Mem[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[27][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[27][7]~q\);

-- Location: LCCOMB_X34_Y12_N24
\Mu0|Mux8~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~145_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M30|Mem[27][7]~q\))) # (!\addr[3]~input_o\ & (\M30|Mem[19][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[19][7]~q\,
	datad => \M30|Mem[27][7]~q\,
	combout => \Mu0|Mux8~145_combout\);

-- Location: LCCOMB_X30_Y12_N18
\Mu0|Mux8~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~146_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux8~145_combout\ & ((\M30|Mem[31][7]~q\))) # (!\Mu0|Mux8~145_combout\ & (\M30|Mem[23][7]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux8~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M30|Mem[23][7]~q\,
	datac => \M30|Mem[31][7]~q\,
	datad => \Mu0|Mux8~145_combout\,
	combout => \Mu0|Mux8~146_combout\);

-- Location: FF_X32_Y14_N27
\M30|Mem[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[16][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[16][7]~q\);

-- Location: FF_X31_Y14_N9
\M30|Mem[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[20][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[20][7]~q\);

-- Location: LCCOMB_X32_Y14_N26
\Mu0|Mux8~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~142_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M30|Mem[20][7]~q\))) # (!\addr[2]~input_o\ & (\M30|Mem[16][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M30|Mem[16][7]~q\,
	datad => \M30|Mem[20][7]~q\,
	combout => \Mu0|Mux8~142_combout\);

-- Location: FF_X32_Y13_N9
\M30|Mem[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[28][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[28][7]~q\);

-- Location: FF_X32_Y14_N17
\M30|Mem[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[24][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[24][7]~q\);

-- Location: LCCOMB_X32_Y13_N8
\Mu0|Mux8~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~143_combout\ = (\Mu0|Mux8~142_combout\ & (((\M30|Mem[28][7]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux8~142_combout\ & (\addr[3]~input_o\ & ((\M30|Mem[24][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~142_combout\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[28][7]~q\,
	datad => \M30|Mem[24][7]~q\,
	combout => \Mu0|Mux8~143_combout\);

-- Location: FF_X35_Y15_N27
\M30|Mem[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[18][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[18][7]~q\);

-- Location: LCCOMB_X34_Y15_N8
\M30|Mem[22][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[22][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M30|Mem[22][7]~feeder_combout\);

-- Location: FF_X34_Y15_N9
\M30|Mem[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[22][7]~feeder_combout\,
	ena => \M30|Mem[22][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[22][7]~q\);

-- Location: LCCOMB_X35_Y15_N26
\Mu0|Mux8~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~140_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M30|Mem[22][7]~q\))) # (!\addr[2]~input_o\ & (\M30|Mem[18][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M30|Mem[18][7]~q\,
	datad => \M30|Mem[22][7]~q\,
	combout => \Mu0|Mux8~140_combout\);

-- Location: FF_X34_Y15_N19
\M30|Mem[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[30][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[30][7]~q\);

-- Location: LCCOMB_X35_Y15_N8
\M30|Mem[26][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[26][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M30|Mem[26][7]~feeder_combout\);

-- Location: FF_X35_Y15_N9
\M30|Mem[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[26][7]~feeder_combout\,
	ena => \M30|Mem[26][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[26][7]~q\);

-- Location: LCCOMB_X34_Y15_N18
\Mu0|Mux8~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~141_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux8~140_combout\ & (\M30|Mem[30][7]~q\)) # (!\Mu0|Mux8~140_combout\ & ((\M30|Mem[26][7]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux8~140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux8~140_combout\,
	datac => \M30|Mem[30][7]~q\,
	datad => \M30|Mem[26][7]~q\,
	combout => \Mu0|Mux8~141_combout\);

-- Location: LCCOMB_X32_Y13_N2
\Mu0|Mux8~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~144_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\Mu0|Mux8~141_combout\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\Mu0|Mux8~143_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux8~143_combout\,
	datad => \Mu0|Mux8~141_combout\,
	combout => \Mu0|Mux8~144_combout\);

-- Location: FF_X31_Y15_N23
\M30|Mem[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[21][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[21][7]~q\);

-- Location: FF_X31_Y13_N27
\M30|Mem[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[17][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[17][7]~q\);

-- Location: LCCOMB_X31_Y13_N0
\M30|Mem[25][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M30|Mem[25][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M30|Mem[25][7]~feeder_combout\);

-- Location: FF_X31_Y13_N1
\M30|Mem[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M30|Mem[25][7]~feeder_combout\,
	ena => \M30|Mem[25][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[25][7]~q\);

-- Location: LCCOMB_X31_Y13_N26
\Mu0|Mux8~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~138_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M30|Mem[25][7]~q\))) # (!\addr[3]~input_o\ & (\M30|Mem[17][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M30|Mem[17][7]~q\,
	datad => \M30|Mem[25][7]~q\,
	combout => \Mu0|Mux8~138_combout\);

-- Location: FF_X31_Y15_N1
\M30|Mem[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M30|Mem[29][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M30|Mem[29][7]~q\);

-- Location: LCCOMB_X31_Y15_N0
\Mu0|Mux8~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~139_combout\ = (\Mu0|Mux8~138_combout\ & (((\M30|Mem[29][7]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux8~138_combout\ & (\M30|Mem[21][7]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M30|Mem[21][7]~q\,
	datab => \Mu0|Mux8~138_combout\,
	datac => \M30|Mem[29][7]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux8~139_combout\);

-- Location: LCCOMB_X26_Y16_N4
\Mu0|Mux8~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~147_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux8~144_combout\ & (\Mu0|Mux8~146_combout\)) # (!\Mu0|Mux8~144_combout\ & ((\Mu0|Mux8~139_combout\))))) # (!\addr[0]~input_o\ & (((\Mu0|Mux8~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~146_combout\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux8~144_combout\,
	datad => \Mu0|Mux8~139_combout\,
	combout => \Mu0|Mux8~147_combout\);

-- Location: LCCOMB_X26_Y16_N14
\Mu0|Mux8~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~148_combout\ = (\Mu0|Mux8~137_combout\ & (((\Mu0|Mux8~147_combout\) # (!\Mu0|Mux14~1_combout\)))) # (!\Mu0|Mux8~137_combout\ & (\Mu0|Mux8~94_combout\ & ((\Mu0|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~94_combout\,
	datab => \Mu0|Mux8~137_combout\,
	datac => \Mu0|Mux8~147_combout\,
	datad => \Mu0|Mux14~1_combout\,
	combout => \Mu0|Mux8~148_combout\);

-- Location: LCCOMB_X22_Y23_N12
\M60|Mem[14][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[14][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M60|Mem[14][7]~feeder_combout\);

-- Location: FF_X22_Y23_N13
\M60|Mem[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[14][7]~feeder_combout\,
	ena => \M60|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[14][7]~q\);

-- Location: FF_X22_Y23_N15
\M60|Mem[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[12][7]~q\);

-- Location: LCCOMB_X22_Y23_N14
\Mu0|Mux8~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~35_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M60|Mem[14][7]~q\)) # (!\addr[1]~input_o\ & ((\M60|Mem[12][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[14][7]~q\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[12][7]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux8~35_combout\);

-- Location: FF_X21_Y23_N1
\M60|Mem[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[15][7]~q\);

-- Location: FF_X21_Y23_N7
\M60|Mem[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[13][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[13][7]~q\);

-- Location: LCCOMB_X21_Y23_N0
\Mu0|Mux8~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~36_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux8~35_combout\ & (\M60|Mem[15][7]~q\)) # (!\Mu0|Mux8~35_combout\ & ((\M60|Mem[13][7]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux8~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux8~35_combout\,
	datac => \M60|Mem[15][7]~q\,
	datad => \M60|Mem[13][7]~q\,
	combout => \Mu0|Mux8~36_combout\);

-- Location: FF_X25_Y24_N31
\M60|Mem[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[28][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[28][7]~q\);

-- Location: FF_X24_Y22_N23
\M60|Mem[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[29][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[29][7]~q\);

-- Location: LCCOMB_X25_Y24_N30
\Mu0|Mux8~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~33_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M60|Mem[29][7]~q\))) # (!\addr[0]~input_o\ & (\M60|Mem[28][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[28][7]~q\,
	datad => \M60|Mem[29][7]~q\,
	combout => \Mu0|Mux8~33_combout\);

-- Location: FF_X24_Y22_N25
\M60|Mem[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[31][7]~q\);

-- Location: FF_X24_Y25_N19
\M60|Mem[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[30][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[30][7]~q\);

-- Location: LCCOMB_X24_Y22_N24
\Mu0|Mux8~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~34_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux8~33_combout\ & (\M60|Mem[31][7]~q\)) # (!\Mu0|Mux8~33_combout\ & ((\M60|Mem[30][7]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux8~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux8~33_combout\,
	datac => \M60|Mem[31][7]~q\,
	datad => \M60|Mem[30][7]~q\,
	combout => \Mu0|Mux8~34_combout\);

-- Location: LCCOMB_X24_Y22_N26
\Mu0|Mux8~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~37_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\Mu0|Mux8~34_combout\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\Mu0|Mux8~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux8~36_combout\,
	datad => \Mu0|Mux8~34_combout\,
	combout => \Mu0|Mux8~37_combout\);

-- Location: FF_X21_Y21_N9
\M70|Mem[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[30][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[30][7]~q\);

-- Location: FF_X22_Y19_N7
\M70|Mem[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[31][7]~q\);

-- Location: FF_X21_Y21_N19
\M70|Mem[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[28][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[28][7]~q\);

-- Location: LCCOMB_X21_Y19_N28
\M70|Mem[29][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[29][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M70|Mem[29][7]~feeder_combout\);

-- Location: FF_X21_Y19_N29
\M70|Mem[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[29][7]~feeder_combout\,
	ena => \M70|Mem[29][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[29][7]~q\);

-- Location: LCCOMB_X21_Y21_N18
\Mu0|Mux8~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~38_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M70|Mem[29][7]~q\))) # (!\addr[0]~input_o\ & (\M70|Mem[28][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[28][7]~q\,
	datad => \M70|Mem[29][7]~q\,
	combout => \Mu0|Mux8~38_combout\);

-- Location: LCCOMB_X22_Y19_N6
\Mu0|Mux8~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~39_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux8~38_combout\ & ((\M70|Mem[31][7]~q\))) # (!\Mu0|Mux8~38_combout\ & (\M70|Mem[30][7]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux8~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[30][7]~q\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[31][7]~q\,
	datad => \Mu0|Mux8~38_combout\,
	combout => \Mu0|Mux8~39_combout\);

-- Location: FF_X22_Y21_N27
\M70|Mem[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[14][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[14][7]~q\);

-- Location: FF_X22_Y21_N13
\M70|Mem[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[12][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[12][7]~q\);

-- Location: LCCOMB_X22_Y21_N12
\Mu0|Mux8~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~31_combout\ = (\addr[1]~input_o\ & ((\M70|Mem[14][7]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M70|Mem[12][7]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[14][7]~q\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[12][7]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux8~31_combout\);

-- Location: FF_X21_Y22_N1
\M70|Mem[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[15][7]~q\);

-- Location: LCCOMB_X21_Y19_N2
\M70|Mem[13][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[13][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M70|Mem[13][7]~feeder_combout\);

-- Location: FF_X21_Y19_N3
\M70|Mem[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[13][7]~feeder_combout\,
	ena => \M70|Mem[13][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[13][7]~q\);

-- Location: LCCOMB_X21_Y22_N0
\Mu0|Mux8~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~32_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux8~31_combout\ & (\M70|Mem[15][7]~q\)) # (!\Mu0|Mux8~31_combout\ & ((\M70|Mem[13][7]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux8~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux8~31_combout\,
	datac => \M70|Mem[15][7]~q\,
	datad => \M70|Mem[13][7]~q\,
	combout => \Mu0|Mux8~32_combout\);

-- Location: LCCOMB_X19_Y20_N26
\Mu0|Mux8~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~40_combout\ = (\Mu0|Mux8~37_combout\ & ((\Mu0|Mux8~39_combout\) # ((!\addr[5]~input_o\)))) # (!\Mu0|Mux8~37_combout\ & (((\Mu0|Mux8~32_combout\ & \addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~37_combout\,
	datab => \Mu0|Mux8~39_combout\,
	datac => \Mu0|Mux8~32_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux8~40_combout\);

-- Location: FF_X19_Y24_N31
\M60|Mem[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[22][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[22][7]~q\);

-- Location: FF_X19_Y24_N9
\M60|Mem[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[20][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[20][7]~q\);

-- Location: LCCOMB_X19_Y24_N8
\Mu0|Mux8~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~0_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M60|Mem[22][7]~q\)) # (!\addr[1]~input_o\ & ((\M60|Mem[20][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[22][7]~q\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[20][7]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux8~0_combout\);

-- Location: FF_X19_Y23_N19
\M60|Mem[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[21][7]~q\);

-- Location: FF_X19_Y23_N21
\M60|Mem[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[23][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[23][7]~q\);

-- Location: LCCOMB_X19_Y23_N20
\Mu0|Mux8~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~1_combout\ = (\Mu0|Mux8~0_combout\ & (((\M60|Mem[23][7]~q\) # (!\addr[0]~input_o\)))) # (!\Mu0|Mux8~0_combout\ & (\M60|Mem[21][7]~q\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~0_combout\,
	datab => \M60|Mem[21][7]~q\,
	datac => \M60|Mem[23][7]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux8~1_combout\);

-- Location: FF_X25_Y27_N11
\M70|Mem[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[20][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[20][7]~q\);

-- Location: FF_X25_Y27_N1
\M70|Mem[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[22][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[22][7]~q\);

-- Location: LCCOMB_X25_Y27_N10
\Mu0|Mux8~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~7_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M70|Mem[22][7]~q\))) # (!\addr[1]~input_o\ & (\M70|Mem[20][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[20][7]~q\,
	datad => \M70|Mem[22][7]~q\,
	combout => \Mu0|Mux8~7_combout\);

-- Location: FF_X24_Y27_N11
\M70|Mem[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[23][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[23][7]~q\);

-- Location: FF_X24_Y27_N25
\M70|Mem[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[21][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[21][7]~q\);

-- Location: LCCOMB_X24_Y27_N10
\Mu0|Mux8~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~8_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux8~7_combout\ & (\M70|Mem[23][7]~q\)) # (!\Mu0|Mux8~7_combout\ & ((\M70|Mem[21][7]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux8~7_combout\,
	datac => \M70|Mem[23][7]~q\,
	datad => \M70|Mem[21][7]~q\,
	combout => \Mu0|Mux8~8_combout\);

-- Location: FF_X35_Y16_N1
\M60|Mem[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[5][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[5][7]~q\);

-- Location: FF_X35_Y16_N27
\M60|Mem[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[4][7]~q\);

-- Location: LCCOMB_X35_Y16_N26
\Mu0|Mux8~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~4_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M60|Mem[5][7]~q\)) # (!\addr[0]~input_o\ & ((\M60|Mem[4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M60|Mem[5][7]~q\,
	datac => \M60|Mem[4][7]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux8~4_combout\);

-- Location: FF_X32_Y18_N27
\M60|Mem[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[7][7]~q\);

-- Location: FF_X32_Y18_N25
\M60|Mem[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[6][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[6][7]~q\);

-- Location: LCCOMB_X32_Y18_N26
\Mu0|Mux8~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~5_combout\ = (\Mu0|Mux8~4_combout\ & (((\M60|Mem[7][7]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux8~4_combout\ & (\addr[1]~input_o\ & ((\M60|Mem[6][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~4_combout\,
	datab => \addr[1]~input_o\,
	datac => \M60|Mem[7][7]~q\,
	datad => \M60|Mem[6][7]~q\,
	combout => \Mu0|Mux8~5_combout\);

-- Location: FF_X18_Y25_N13
\M70|Mem[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[5][7]~q\);

-- Location: FF_X18_Y25_N7
\M70|Mem[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[4][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[4][7]~q\);

-- Location: LCCOMB_X18_Y25_N6
\Mu0|Mux8~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~2_combout\ = (\addr[0]~input_o\ & ((\M70|Mem[5][7]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M70|Mem[4][7]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[5][7]~q\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[4][7]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux8~2_combout\);

-- Location: FF_X17_Y25_N11
\M70|Mem[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[7][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[7][7]~q\);

-- Location: FF_X19_Y25_N29
\M70|Mem[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[6][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[6][7]~q\);

-- Location: LCCOMB_X17_Y25_N10
\Mu0|Mux8~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~3_combout\ = (\Mu0|Mux8~2_combout\ & (((\M70|Mem[7][7]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux8~2_combout\ & (\addr[1]~input_o\ & ((\M70|Mem[6][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~2_combout\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[7][7]~q\,
	datad => \M70|Mem[6][7]~q\,
	combout => \Mu0|Mux8~3_combout\);

-- Location: LCCOMB_X19_Y20_N2
\Mu0|Mux8~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~6_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux8~3_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux8~5_combout\,
	datad => \Mu0|Mux8~3_combout\,
	combout => \Mu0|Mux8~6_combout\);

-- Location: LCCOMB_X19_Y20_N4
\Mu0|Mux8~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~9_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux8~6_combout\ & ((\Mu0|Mux8~8_combout\))) # (!\Mu0|Mux8~6_combout\ & (\Mu0|Mux8~1_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~1_combout\,
	datab => \Mu0|Mux8~8_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux8~6_combout\,
	combout => \Mu0|Mux8~9_combout\);

-- Location: FF_X29_Y18_N9
\M60|Mem[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[10][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[10][7]~q\);

-- Location: LCCOMB_X30_Y18_N4
\M70|Mem[10][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[10][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M70|Mem[10][7]~feeder_combout\);

-- Location: FF_X30_Y18_N5
\M70|Mem[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[10][7]~feeder_combout\,
	ena => \M70|Mem[10][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[10][7]~q\);

-- Location: LCCOMB_X29_Y18_N8
\Mu0|Mux8~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~10_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M70|Mem[10][7]~q\))) # (!\addr[5]~input_o\ & (\M60|Mem[10][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M60|Mem[10][7]~q\,
	datad => \M70|Mem[10][7]~q\,
	combout => \Mu0|Mux8~10_combout\);

-- Location: FF_X24_Y19_N5
\M70|Mem[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[26][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[26][7]~q\);

-- Location: FF_X27_Y20_N5
\M60|Mem[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[26][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[26][7]~q\);

-- Location: LCCOMB_X24_Y19_N4
\Mu0|Mux8~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~11_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux8~10_combout\ & (\M70|Mem[26][7]~q\)) # (!\Mu0|Mux8~10_combout\ & ((\M60|Mem[26][7]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux8~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux8~10_combout\,
	datac => \M70|Mem[26][7]~q\,
	datad => \M60|Mem[26][7]~q\,
	combout => \Mu0|Mux8~11_combout\);

-- Location: FF_X31_Y20_N9
\M70|Mem[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[9][7]~q\);

-- Location: FF_X31_Y20_N11
\M60|Mem[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[9][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[9][7]~q\);

-- Location: LCCOMB_X31_Y20_N10
\Mu0|Mux8~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~12_combout\ = (\addr[5]~input_o\ & ((\M70|Mem[9][7]~q\) # ((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (((\M60|Mem[9][7]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M70|Mem[9][7]~q\,
	datac => \M60|Mem[9][7]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux8~12_combout\);

-- Location: FF_X24_Y20_N11
\M70|Mem[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[25][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[25][7]~q\);

-- Location: FF_X24_Y20_N1
\M60|Mem[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[25][7]~q\);

-- Location: LCCOMB_X24_Y20_N10
\Mu0|Mux8~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~13_combout\ = (\Mu0|Mux8~12_combout\ & (((\M70|Mem[25][7]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux8~12_combout\ & (\addr[4]~input_o\ & ((\M60|Mem[25][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~12_combout\,
	datab => \addr[4]~input_o\,
	datac => \M70|Mem[25][7]~q\,
	datad => \M60|Mem[25][7]~q\,
	combout => \Mu0|Mux8~13_combout\);

-- Location: LCCOMB_X25_Y20_N14
\M60|Mem[24][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[24][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M60|Mem[24][7]~feeder_combout\);

-- Location: FF_X25_Y20_N15
\M60|Mem[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[24][7]~feeder_combout\,
	ena => \M60|Mem[24][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[24][7]~q\);

-- Location: FF_X25_Y20_N25
\M70|Mem[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[24][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[24][7]~q\);

-- Location: FF_X30_Y19_N19
\M60|Mem[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[8][7]~q\);

-- Location: LCCOMB_X31_Y19_N24
\M70|Mem[8][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[8][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M70|Mem[8][7]~feeder_combout\);

-- Location: FF_X31_Y19_N25
\M70|Mem[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[8][7]~feeder_combout\,
	ena => \M70|Mem[8][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[8][7]~q\);

-- Location: LCCOMB_X30_Y19_N18
\Mu0|Mux8~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~14_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M70|Mem[8][7]~q\))) # (!\addr[5]~input_o\ & (\M60|Mem[8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M60|Mem[8][7]~q\,
	datad => \M70|Mem[8][7]~q\,
	combout => \Mu0|Mux8~14_combout\);

-- Location: LCCOMB_X25_Y20_N24
\Mu0|Mux8~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~15_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux8~14_combout\ & ((\M70|Mem[24][7]~q\))) # (!\Mu0|Mux8~14_combout\ & (\M60|Mem[24][7]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M60|Mem[24][7]~q\,
	datac => \M70|Mem[24][7]~q\,
	datad => \Mu0|Mux8~14_combout\,
	combout => \Mu0|Mux8~15_combout\);

-- Location: LCCOMB_X24_Y20_N4
\Mu0|Mux8~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~16_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux8~13_combout\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((!\addr[1]~input_o\ & \Mu0|Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~13_combout\,
	datab => \addr[0]~input_o\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux8~15_combout\,
	combout => \Mu0|Mux8~16_combout\);

-- Location: LCCOMB_X25_Y19_N30
\M60|Mem[27][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[27][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M60|Mem[27][7]~feeder_combout\);

-- Location: FF_X25_Y19_N31
\M60|Mem[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[27][7]~feeder_combout\,
	ena => \M60|Mem[27][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[27][7]~q\);

-- Location: FF_X24_Y23_N29
\M70|Mem[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[27][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[27][7]~q\);

-- Location: FF_X29_Y18_N3
\M60|Mem[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[11][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[11][7]~q\);

-- Location: LCCOMB_X30_Y18_N6
\M70|Mem[11][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[11][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M70|Mem[11][7]~feeder_combout\);

-- Location: FF_X30_Y18_N7
\M70|Mem[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[11][7]~feeder_combout\,
	ena => \M70|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[11][7]~q\);

-- Location: LCCOMB_X29_Y18_N2
\Mu0|Mux8~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~17_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M70|Mem[11][7]~q\))) # (!\addr[5]~input_o\ & (\M60|Mem[11][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M60|Mem[11][7]~q\,
	datad => \M70|Mem[11][7]~q\,
	combout => \Mu0|Mux8~17_combout\);

-- Location: LCCOMB_X24_Y23_N28
\Mu0|Mux8~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~18_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux8~17_combout\ & ((\M70|Mem[27][7]~q\))) # (!\Mu0|Mux8~17_combout\ & (\M60|Mem[27][7]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M60|Mem[27][7]~q\,
	datab => \addr[4]~input_o\,
	datac => \M70|Mem[27][7]~q\,
	datad => \Mu0|Mux8~17_combout\,
	combout => \Mu0|Mux8~18_combout\);

-- Location: LCCOMB_X24_Y20_N22
\Mu0|Mux8~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~19_combout\ = (\Mu0|Mux8~16_combout\ & (((\Mu0|Mux8~18_combout\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux8~16_combout\ & (\Mu0|Mux8~11_combout\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~11_combout\,
	datab => \Mu0|Mux8~16_combout\,
	datac => \Mu0|Mux8~18_combout\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux8~19_combout\);

-- Location: LCCOMB_X24_Y16_N26
\M70|Mem[17][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[17][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M70|Mem[17][7]~feeder_combout\);

-- Location: FF_X24_Y16_N27
\M70|Mem[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[17][7]~feeder_combout\,
	ena => \M70|Mem[17][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[17][7]~q\);

-- Location: FF_X24_Y16_N5
\M70|Mem[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[19][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[19][7]~q\);

-- Location: FF_X25_Y13_N27
\M70|Mem[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[16][7]~q\);

-- Location: LCCOMB_X25_Y13_N0
\M70|Mem[18][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[18][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M70|Mem[18][7]~feeder_combout\);

-- Location: FF_X25_Y13_N1
\M70|Mem[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[18][7]~feeder_combout\,
	ena => \M70|Mem[18][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[18][7]~q\);

-- Location: LCCOMB_X25_Y13_N26
\Mu0|Mux8~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~27_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M70|Mem[18][7]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M70|Mem[16][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[16][7]~q\,
	datad => \M70|Mem[18][7]~q\,
	combout => \Mu0|Mux8~27_combout\);

-- Location: LCCOMB_X24_Y16_N4
\Mu0|Mux8~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~28_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux8~27_combout\ & ((\M70|Mem[19][7]~q\))) # (!\Mu0|Mux8~27_combout\ & (\M70|Mem[17][7]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux8~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M70|Mem[17][7]~q\,
	datab => \addr[0]~input_o\,
	datac => \M70|Mem[19][7]~q\,
	datad => \Mu0|Mux8~27_combout\,
	combout => \Mu0|Mux8~28_combout\);

-- Location: FF_X28_Y13_N9
\M60|Mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[1][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[1][7]~q\);

-- Location: FF_X28_Y13_N3
\M60|Mem[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[0][7]~q\);

-- Location: LCCOMB_X28_Y13_N2
\Mu0|Mux8~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~24_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M60|Mem[1][7]~q\)) # (!\addr[0]~input_o\ & ((\M60|Mem[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M60|Mem[1][7]~q\,
	datac => \M60|Mem[0][7]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux8~24_combout\);

-- Location: FF_X27_Y11_N31
\M60|Mem[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[3][7]~q\);

-- Location: LCCOMB_X26_Y11_N14
\M60|Mem[2][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M60|Mem[2][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M60|Mem[2][7]~feeder_combout\);

-- Location: FF_X26_Y11_N15
\M60|Mem[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M60|Mem[2][7]~feeder_combout\,
	ena => \M60|Mem[2][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[2][7]~q\);

-- Location: LCCOMB_X27_Y11_N30
\Mu0|Mux8~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~25_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux8~24_combout\ & (\M60|Mem[3][7]~q\)) # (!\Mu0|Mux8~24_combout\ & ((\M60|Mem[2][7]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux8~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux8~24_combout\,
	datac => \M60|Mem[3][7]~q\,
	datad => \M60|Mem[2][7]~q\,
	combout => \Mu0|Mux8~25_combout\);

-- Location: FF_X28_Y18_N15
\M70|Mem[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[2][7]~q\);

-- Location: FF_X27_Y18_N7
\M70|Mem[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[3][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[3][7]~q\);

-- Location: FF_X28_Y18_N17
\M70|Mem[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M70|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[0][7]~q\);

-- Location: LCCOMB_X21_Y26_N24
\M70|Mem[1][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M70|Mem[1][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M70|Mem[1][7]~feeder_combout\);

-- Location: FF_X21_Y26_N25
\M70|Mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M70|Mem[1][7]~feeder_combout\,
	ena => \M70|Mem[1][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M70|Mem[1][7]~q\);

-- Location: LCCOMB_X28_Y18_N16
\Mu0|Mux8~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~22_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M70|Mem[1][7]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M70|Mem[0][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M70|Mem[0][7]~q\,
	datad => \M70|Mem[1][7]~q\,
	combout => \Mu0|Mux8~22_combout\);

-- Location: LCCOMB_X27_Y18_N6
\Mu0|Mux8~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~23_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux8~22_combout\ & ((\M70|Mem[3][7]~q\))) # (!\Mu0|Mux8~22_combout\ & (\M70|Mem[2][7]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux8~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M70|Mem[2][7]~q\,
	datac => \M70|Mem[3][7]~q\,
	datad => \Mu0|Mux8~22_combout\,
	combout => \Mu0|Mux8~23_combout\);

-- Location: LCCOMB_X27_Y18_N16
\Mu0|Mux8~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~26_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\) # (\Mu0|Mux8~23_combout\)))) # (!\addr[5]~input_o\ & (\Mu0|Mux8~25_combout\ & (!\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~25_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux8~23_combout\,
	combout => \Mu0|Mux8~26_combout\);

-- Location: FF_X34_Y13_N21
\M60|Mem[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[17][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[17][7]~q\);

-- Location: FF_X34_Y13_N31
\M60|Mem[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[19][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[19][7]~q\);

-- Location: FF_X35_Y13_N7
\M60|Mem[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[16][7]~q\);

-- Location: FF_X35_Y13_N13
\M60|Mem[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M60|Mem[18][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M60|Mem[18][7]~q\);

-- Location: LCCOMB_X35_Y13_N6
\Mu0|Mux8~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~20_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M60|Mem[18][7]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M60|Mem[16][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M60|Mem[16][7]~q\,
	datad => \M60|Mem[18][7]~q\,
	combout => \Mu0|Mux8~20_combout\);

-- Location: LCCOMB_X34_Y13_N30
\Mu0|Mux8~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~21_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux8~20_combout\ & ((\M60|Mem[19][7]~q\))) # (!\Mu0|Mux8~20_combout\ & (\M60|Mem[17][7]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux8~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M60|Mem[17][7]~q\,
	datac => \M60|Mem[19][7]~q\,
	datad => \Mu0|Mux8~20_combout\,
	combout => \Mu0|Mux8~21_combout\);

-- Location: LCCOMB_X19_Y20_N22
\Mu0|Mux8~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~29_combout\ = (\Mu0|Mux8~26_combout\ & ((\Mu0|Mux8~28_combout\) # ((!\addr[4]~input_o\)))) # (!\Mu0|Mux8~26_combout\ & (((\addr[4]~input_o\ & \Mu0|Mux8~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~28_combout\,
	datab => \Mu0|Mux8~26_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux8~21_combout\,
	combout => \Mu0|Mux8~29_combout\);

-- Location: LCCOMB_X19_Y20_N24
\Mu0|Mux8~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~30_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\Mu0|Mux8~19_combout\)) # (!\addr[3]~input_o\ & ((\Mu0|Mux8~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~19_combout\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux8~29_combout\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux8~30_combout\);

-- Location: LCCOMB_X19_Y20_N20
\Mu0|Mux8~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~41_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux8~30_combout\ & (\Mu0|Mux8~40_combout\)) # (!\Mu0|Mux8~30_combout\ & ((\Mu0|Mux8~9_combout\))))) # (!\addr[2]~input_o\ & (((\Mu0|Mux8~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~40_combout\,
	datab => \Mu0|Mux8~9_combout\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux8~30_combout\,
	combout => \Mu0|Mux8~41_combout\);

-- Location: LCCOMB_X34_Y27_N26
\M40|Mem[23][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[23][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M40|Mem[23][7]~feeder_combout\);

-- Location: FF_X34_Y27_N27
\M40|Mem[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[23][7]~feeder_combout\,
	ena => \M40|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[23][7]~q\);

-- Location: FF_X29_Y28_N5
\M40|Mem[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[19][7]~q\);

-- Location: LCCOMB_X29_Y28_N4
\Mu0|Mux8~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~73_combout\ = (\addr[5]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & (\M40|Mem[23][7]~q\)) # (!\addr[2]~input_o\ & ((\M40|Mem[19][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M40|Mem[23][7]~q\,
	datac => \M40|Mem[19][7]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux8~73_combout\);

-- Location: FF_X21_Y28_N25
\M50|Mem[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[23][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[23][7]~q\);

-- Location: FF_X32_Y25_N25
\M50|Mem[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[19][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[19][7]~q\);

-- Location: LCCOMB_X21_Y28_N24
\Mu0|Mux8~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~74_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux8~73_combout\ & (\M50|Mem[23][7]~q\)) # (!\Mu0|Mux8~73_combout\ & ((\M50|Mem[19][7]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux8~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux8~73_combout\,
	datac => \M50|Mem[23][7]~q\,
	datad => \M50|Mem[19][7]~q\,
	combout => \Mu0|Mux8~74_combout\);

-- Location: FF_X28_Y24_N9
\M40|Mem[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[7][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[7][7]~q\);

-- Location: FF_X29_Y28_N23
\M40|Mem[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[3][7]~q\);

-- Location: LCCOMB_X29_Y28_N22
\Mu0|Mux8~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~77_combout\ = (\addr[5]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & (\M40|Mem[7][7]~q\)) # (!\addr[2]~input_o\ & ((\M40|Mem[3][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M40|Mem[7][7]~q\,
	datac => \M40|Mem[3][7]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux8~77_combout\);

-- Location: FF_X28_Y24_N19
\M50|Mem[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[7][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[7][7]~q\);

-- Location: FF_X32_Y25_N19
\M50|Mem[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[3][7]~q\);

-- Location: LCCOMB_X28_Y24_N18
\Mu0|Mux8~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~78_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux8~77_combout\ & (\M50|Mem[7][7]~q\)) # (!\Mu0|Mux8~77_combout\ & ((\M50|Mem[3][7]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux8~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux8~77_combout\,
	datac => \M50|Mem[7][7]~q\,
	datad => \M50|Mem[3][7]~q\,
	combout => \Mu0|Mux8~78_combout\);

-- Location: LCCOMB_X30_Y26_N20
\M50|Mem[11][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[11][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M50|Mem[11][7]~feeder_combout\);

-- Location: FF_X30_Y26_N21
\M50|Mem[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[11][7]~feeder_combout\,
	ena => \M50|Mem[11][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[11][7]~q\);

-- Location: FF_X29_Y26_N11
\M50|Mem[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[15][7]~q\);

-- Location: FF_X30_Y27_N9
\M40|Mem[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[11][7]~q\);

-- Location: LCCOMB_X28_Y27_N26
\M40|Mem[15][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[15][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M40|Mem[15][7]~feeder_combout\);

-- Location: FF_X28_Y27_N27
\M40|Mem[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[15][7]~feeder_combout\,
	ena => \M40|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[15][7]~q\);

-- Location: LCCOMB_X30_Y27_N8
\Mu0|Mux8~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~75_combout\ = (\addr[5]~input_o\ & (\addr[2]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & ((\M40|Mem[15][7]~q\))) # (!\addr[2]~input_o\ & (\M40|Mem[11][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[11][7]~q\,
	datad => \M40|Mem[15][7]~q\,
	combout => \Mu0|Mux8~75_combout\);

-- Location: LCCOMB_X29_Y26_N10
\Mu0|Mux8~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~76_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux8~75_combout\ & ((\M50|Mem[15][7]~q\))) # (!\Mu0|Mux8~75_combout\ & (\M50|Mem[11][7]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux8~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[11][7]~q\,
	datab => \addr[5]~input_o\,
	datac => \M50|Mem[15][7]~q\,
	datad => \Mu0|Mux8~75_combout\,
	combout => \Mu0|Mux8~76_combout\);

-- Location: LCCOMB_X13_Y16_N4
\Mu0|Mux8~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~79_combout\ = (\addr[4]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & ((\Mu0|Mux8~76_combout\))) # (!\addr[3]~input_o\ & (\Mu0|Mux8~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux8~78_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux8~76_combout\,
	combout => \Mu0|Mux8~79_combout\);

-- Location: LCCOMB_X30_Y26_N14
\M50|Mem[27][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[27][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M50|Mem[27][7]~feeder_combout\);

-- Location: FF_X30_Y26_N15
\M50|Mem[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[27][7]~feeder_combout\,
	ena => \M50|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[27][7]~q\);

-- Location: FF_X29_Y27_N27
\M50|Mem[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[31][7]~q\);

-- Location: FF_X30_Y27_N3
\M40|Mem[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[27][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[27][7]~q\);

-- Location: FF_X29_Y27_N9
\M40|Mem[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[31][7]~q\);

-- Location: LCCOMB_X30_Y27_N2
\Mu0|Mux8~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~80_combout\ = (\addr[5]~input_o\ & (\addr[2]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & ((\M40|Mem[31][7]~q\))) # (!\addr[2]~input_o\ & (\M40|Mem[27][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[27][7]~q\,
	datad => \M40|Mem[31][7]~q\,
	combout => \Mu0|Mux8~80_combout\);

-- Location: LCCOMB_X29_Y27_N26
\Mu0|Mux8~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~81_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux8~80_combout\ & ((\M50|Mem[31][7]~q\))) # (!\Mu0|Mux8~80_combout\ & (\M50|Mem[27][7]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux8~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M50|Mem[27][7]~q\,
	datac => \M50|Mem[31][7]~q\,
	datad => \Mu0|Mux8~80_combout\,
	combout => \Mu0|Mux8~81_combout\);

-- Location: LCCOMB_X13_Y16_N30
\Mu0|Mux8~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~82_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux8~79_combout\ & ((\Mu0|Mux8~81_combout\))) # (!\Mu0|Mux8~79_combout\ & (\Mu0|Mux8~74_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux8~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux8~74_combout\,
	datac => \Mu0|Mux8~79_combout\,
	datad => \Mu0|Mux8~81_combout\,
	combout => \Mu0|Mux8~82_combout\);

-- Location: FF_X34_Y23_N23
\M50|Mem[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[22][7]~q\);

-- Location: FF_X35_Y23_N15
\M50|Mem[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[18][7]~q\);

-- Location: FF_X35_Y23_N29
\M50|Mem[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[26][7]~q\);

-- Location: LCCOMB_X35_Y23_N14
\Mu0|Mux8~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~59_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M50|Mem[26][7]~q\))) # (!\addr[3]~input_o\ & (\M50|Mem[18][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[18][7]~q\,
	datad => \M50|Mem[26][7]~q\,
	combout => \Mu0|Mux8~59_combout\);

-- Location: FF_X34_Y23_N25
\M50|Mem[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[30][7]~q\);

-- Location: LCCOMB_X34_Y23_N24
\Mu0|Mux8~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~60_combout\ = (\Mu0|Mux8~59_combout\ & (((\M50|Mem[30][7]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux8~59_combout\ & (\M50|Mem[22][7]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[22][7]~q\,
	datab => \Mu0|Mux8~59_combout\,
	datac => \M50|Mem[30][7]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux8~60_combout\);

-- Location: FF_X35_Y22_N19
\M40|Mem[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[18][7]~q\);

-- Location: LCCOMB_X34_Y22_N2
\M40|Mem[22][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[22][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M40|Mem[22][7]~feeder_combout\);

-- Location: FF_X34_Y22_N3
\M40|Mem[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[22][7]~feeder_combout\,
	ena => \M40|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[22][7]~q\);

-- Location: LCCOMB_X35_Y22_N18
\Mu0|Mux8~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~52_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M40|Mem[22][7]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M40|Mem[18][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[18][7]~q\,
	datad => \M40|Mem[22][7]~q\,
	combout => \Mu0|Mux8~52_combout\);

-- Location: FF_X34_Y18_N11
\M40|Mem[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[30][7]~q\);

-- Location: FF_X34_Y18_N17
\M40|Mem[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[26][7]~q\);

-- Location: LCCOMB_X34_Y18_N10
\Mu0|Mux8~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~53_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux8~52_combout\ & (\M40|Mem[30][7]~q\)) # (!\Mu0|Mux8~52_combout\ & ((\M40|Mem[26][7]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux8~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux8~52_combout\,
	datac => \M40|Mem[30][7]~q\,
	datad => \M40|Mem[26][7]~q\,
	combout => \Mu0|Mux8~53_combout\);

-- Location: LCCOMB_X35_Y24_N10
\M40|Mem[6][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[6][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M40|Mem[6][7]~feeder_combout\);

-- Location: FF_X35_Y24_N11
\M40|Mem[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[6][7]~feeder_combout\,
	ena => \M40|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[6][7]~q\);

-- Location: FF_X34_Y25_N19
\M40|Mem[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[2][7]~q\);

-- Location: LCCOMB_X34_Y25_N18
\Mu0|Mux8~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~56_combout\ = (\addr[2]~input_o\ & ((\M40|Mem[6][7]~q\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\M40|Mem[2][7]~q\ & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M40|Mem[6][7]~q\,
	datac => \M40|Mem[2][7]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux8~56_combout\);

-- Location: FF_X34_Y26_N27
\M40|Mem[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[14][7]~q\);

-- Location: FF_X34_Y25_N1
\M40|Mem[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[10][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[10][7]~q\);

-- Location: LCCOMB_X34_Y26_N26
\Mu0|Mux8~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~57_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux8~56_combout\ & (\M40|Mem[14][7]~q\)) # (!\Mu0|Mux8~56_combout\ & ((\M40|Mem[10][7]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux8~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux8~56_combout\,
	datac => \M40|Mem[14][7]~q\,
	datad => \M40|Mem[10][7]~q\,
	combout => \Mu0|Mux8~57_combout\);

-- Location: FF_X31_Y27_N7
\M50|Mem[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[2][7]~q\);

-- Location: FF_X31_Y27_N13
\M50|Mem[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[10][7]~q\);

-- Location: LCCOMB_X31_Y27_N6
\Mu0|Mux8~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~54_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M50|Mem[10][7]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M50|Mem[2][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[2][7]~q\,
	datad => \M50|Mem[10][7]~q\,
	combout => \Mu0|Mux8~54_combout\);

-- Location: FF_X34_Y24_N31
\M50|Mem[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[14][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[14][7]~q\);

-- Location: FF_X34_Y24_N21
\M50|Mem[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[6][7]~q\);

-- Location: LCCOMB_X34_Y24_N30
\Mu0|Mux8~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~55_combout\ = (\Mu0|Mux8~54_combout\ & (((\M50|Mem[14][7]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux8~54_combout\ & (\addr[2]~input_o\ & ((\M50|Mem[6][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~54_combout\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[14][7]~q\,
	datad => \M50|Mem[6][7]~q\,
	combout => \Mu0|Mux8~55_combout\);

-- Location: LCCOMB_X34_Y23_N12
\Mu0|Mux8~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~58_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux8~55_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux8~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux8~57_combout\,
	datac => \Mu0|Mux8~55_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux8~58_combout\);

-- Location: LCCOMB_X34_Y23_N10
\Mu0|Mux8~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~61_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux8~58_combout\ & (\Mu0|Mux8~60_combout\)) # (!\Mu0|Mux8~58_combout\ & ((\Mu0|Mux8~53_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux8~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux8~60_combout\,
	datac => \Mu0|Mux8~53_combout\,
	datad => \Mu0|Mux8~58_combout\,
	combout => \Mu0|Mux8~61_combout\);

-- Location: FF_X28_Y22_N13
\M40|Mem[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[0][7]~q\);

-- Location: FF_X28_Y22_N19
\M40|Mem[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[4][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[4][7]~q\);

-- Location: LCCOMB_X28_Y22_N12
\Mu0|Mux8~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~66_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M40|Mem[4][7]~q\))) # (!\addr[2]~input_o\ & (\M40|Mem[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[0][7]~q\,
	datad => \M40|Mem[4][7]~q\,
	combout => \Mu0|Mux8~66_combout\);

-- Location: FF_X29_Y21_N11
\M40|Mem[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[12][7]~q\);

-- Location: FF_X29_Y22_N31
\M40|Mem[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[8][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[8][7]~q\);

-- Location: LCCOMB_X29_Y21_N10
\Mu0|Mux8~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~67_combout\ = (\Mu0|Mux8~66_combout\ & (((\M40|Mem[12][7]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux8~66_combout\ & (\addr[3]~input_o\ & ((\M40|Mem[8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~66_combout\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[12][7]~q\,
	datad => \M40|Mem[8][7]~q\,
	combout => \Mu0|Mux8~67_combout\);

-- Location: FF_X31_Y24_N7
\M50|Mem[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[0][7]~q\);

-- Location: FF_X31_Y24_N21
\M50|Mem[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[8][7]~q\);

-- Location: LCCOMB_X31_Y24_N6
\Mu0|Mux8~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~64_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M50|Mem[8][7]~q\))) # (!\addr[3]~input_o\ & (\M50|Mem[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[0][7]~q\,
	datad => \M50|Mem[8][7]~q\,
	combout => \Mu0|Mux8~64_combout\);

-- Location: FF_X29_Y21_N1
\M50|Mem[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[12][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[12][7]~q\);

-- Location: FF_X32_Y21_N25
\M50|Mem[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[4][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[4][7]~q\);

-- Location: LCCOMB_X29_Y21_N0
\Mu0|Mux8~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~65_combout\ = (\Mu0|Mux8~64_combout\ & (((\M50|Mem[12][7]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux8~64_combout\ & (\addr[2]~input_o\ & ((\M50|Mem[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~64_combout\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[12][7]~q\,
	datad => \M50|Mem[4][7]~q\,
	combout => \Mu0|Mux8~65_combout\);

-- Location: LCCOMB_X29_Y21_N28
\Mu0|Mux8~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~68_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\) # (\Mu0|Mux8~65_combout\)))) # (!\addr[5]~input_o\ & (\Mu0|Mux8~67_combout\ & (!\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~67_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux8~65_combout\,
	combout => \Mu0|Mux8~68_combout\);

-- Location: FF_X22_Y25_N1
\M40|Mem[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[24][7]~q\);

-- Location: FF_X22_Y25_N27
\M40|Mem[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[28][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[28][7]~q\);

-- Location: FF_X22_Y27_N11
\M40|Mem[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[16][7]~q\);

-- Location: LCCOMB_X22_Y27_N0
\M40|Mem[20][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[20][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M40|Mem[20][7]~feeder_combout\);

-- Location: FF_X22_Y27_N1
\M40|Mem[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[20][7]~feeder_combout\,
	ena => \M40|Mem[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[20][7]~q\);

-- Location: LCCOMB_X22_Y27_N10
\Mu0|Mux8~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~62_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M40|Mem[20][7]~q\))) # (!\addr[2]~input_o\ & (\M40|Mem[16][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M40|Mem[16][7]~q\,
	datad => \M40|Mem[20][7]~q\,
	combout => \Mu0|Mux8~62_combout\);

-- Location: LCCOMB_X22_Y25_N26
\Mu0|Mux8~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~63_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux8~62_combout\ & ((\M40|Mem[28][7]~q\))) # (!\Mu0|Mux8~62_combout\ & (\M40|Mem[24][7]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux8~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M40|Mem[24][7]~q\,
	datac => \M40|Mem[28][7]~q\,
	datad => \Mu0|Mux8~62_combout\,
	combout => \Mu0|Mux8~63_combout\);

-- Location: FF_X30_Y24_N3
\M50|Mem[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[16][7]~q\);

-- Location: LCCOMB_X29_Y24_N14
\M50|Mem[24][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[24][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M50|Mem[24][7]~feeder_combout\);

-- Location: FF_X29_Y24_N15
\M50|Mem[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[24][7]~feeder_combout\,
	ena => \M50|Mem[24][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[24][7]~q\);

-- Location: LCCOMB_X30_Y24_N2
\Mu0|Mux8~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~69_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M50|Mem[24][7]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M50|Mem[16][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[16][7]~q\,
	datad => \M50|Mem[24][7]~q\,
	combout => \Mu0|Mux8~69_combout\);

-- Location: FF_X30_Y24_N25
\M50|Mem[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[20][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[20][7]~q\);

-- Location: FF_X29_Y24_N1
\M50|Mem[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[28][7]~q\);

-- Location: LCCOMB_X29_Y24_N0
\Mu0|Mux8~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~70_combout\ = (\Mu0|Mux8~69_combout\ & (((\M50|Mem[28][7]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux8~69_combout\ & (\M50|Mem[20][7]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~69_combout\,
	datab => \M50|Mem[20][7]~q\,
	datac => \M50|Mem[28][7]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux8~70_combout\);

-- Location: LCCOMB_X29_Y24_N10
\Mu0|Mux8~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~71_combout\ = (\Mu0|Mux8~68_combout\ & (((\Mu0|Mux8~70_combout\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux8~68_combout\ & (\addr[4]~input_o\ & (\Mu0|Mux8~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~68_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux8~63_combout\,
	datad => \Mu0|Mux8~70_combout\,
	combout => \Mu0|Mux8~71_combout\);

-- Location: LCCOMB_X18_Y23_N8
\Mu0|Mux8~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~72_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux8~61_combout\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((!\addr[0]~input_o\ & \Mu0|Mux8~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~61_combout\,
	datab => \addr[1]~input_o\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux8~71_combout\,
	combout => \Mu0|Mux8~72_combout\);

-- Location: LCCOMB_X36_Y25_N8
\M50|Mem[21][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M50|Mem[21][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M50|Mem[21][7]~feeder_combout\);

-- Location: FF_X36_Y25_N9
\M50|Mem[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M50|Mem[21][7]~feeder_combout\,
	ena => \M50|Mem[21][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[21][7]~q\);

-- Location: FF_X25_Y29_N13
\M50|Mem[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[29][7]~q\);

-- Location: FF_X25_Y29_N3
\M50|Mem[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[17][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[17][7]~q\);

-- Location: FF_X35_Y25_N25
\M50|Mem[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[25][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[25][7]~q\);

-- Location: LCCOMB_X25_Y29_N2
\Mu0|Mux8~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~49_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M50|Mem[25][7]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M50|Mem[17][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[17][7]~q\,
	datad => \M50|Mem[25][7]~q\,
	combout => \Mu0|Mux8~49_combout\);

-- Location: LCCOMB_X25_Y29_N12
\Mu0|Mux8~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~50_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux8~49_combout\ & ((\M50|Mem[29][7]~q\))) # (!\Mu0|Mux8~49_combout\ & (\M50|Mem[21][7]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux8~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M50|Mem[21][7]~q\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[29][7]~q\,
	datad => \Mu0|Mux8~49_combout\,
	combout => \Mu0|Mux8~50_combout\);

-- Location: FF_X35_Y21_N11
\M50|Mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[1][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[1][7]~q\);

-- Location: FF_X35_Y21_N1
\M50|Mem[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[9][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[9][7]~q\);

-- Location: LCCOMB_X35_Y21_N10
\Mu0|Mux8~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~42_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M50|Mem[9][7]~q\))) # (!\addr[3]~input_o\ & (\M50|Mem[1][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M50|Mem[1][7]~q\,
	datad => \M50|Mem[9][7]~q\,
	combout => \Mu0|Mux8~42_combout\);

-- Location: FF_X34_Y20_N19
\M50|Mem[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[13][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[13][7]~q\);

-- Location: FF_X34_Y20_N25
\M50|Mem[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M50|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M50|Mem[5][7]~q\);

-- Location: LCCOMB_X34_Y20_N18
\Mu0|Mux8~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~43_combout\ = (\Mu0|Mux8~42_combout\ & (((\M50|Mem[13][7]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux8~42_combout\ & (\addr[2]~input_o\ & ((\M50|Mem[5][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~42_combout\,
	datab => \addr[2]~input_o\,
	datac => \M50|Mem[13][7]~q\,
	datad => \M50|Mem[5][7]~q\,
	combout => \Mu0|Mux8~43_combout\);

-- Location: FF_X21_Y20_N11
\M40|Mem[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[17][7]~q\);

-- Location: FF_X21_Y20_N1
\M40|Mem[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[21][7]~q\);

-- Location: LCCOMB_X21_Y20_N10
\Mu0|Mux8~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~44_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M40|Mem[21][7]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M40|Mem[17][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[17][7]~q\,
	datad => \M40|Mem[21][7]~q\,
	combout => \Mu0|Mux8~44_combout\);

-- Location: FF_X24_Y24_N11
\M40|Mem[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[29][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[29][7]~q\);

-- Location: FF_X24_Y24_N17
\M40|Mem[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[25][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[25][7]~q\);

-- Location: LCCOMB_X24_Y24_N10
\Mu0|Mux8~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~45_combout\ = (\Mu0|Mux8~44_combout\ & (((\M40|Mem[29][7]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux8~44_combout\ & (\addr[3]~input_o\ & ((\M40|Mem[25][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~44_combout\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[29][7]~q\,
	datad => \M40|Mem[25][7]~q\,
	combout => \Mu0|Mux8~45_combout\);

-- Location: LCCOMB_X26_Y29_N16
\M40|Mem[9][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[9][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M40|Mem[9][7]~feeder_combout\);

-- Location: FF_X26_Y29_N17
\M40|Mem[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[9][7]~feeder_combout\,
	ena => \M40|Mem[9][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[9][7]~q\);

-- Location: FF_X26_Y29_N3
\M40|Mem[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[13][7]~q\);

-- Location: FF_X26_Y28_N21
\M40|Mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[7]~input_o\,
	sload => VCC,
	ena => \M40|Mem[1][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[1][7]~q\);

-- Location: LCCOMB_X34_Y27_N0
\M40|Mem[5][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M40|Mem[5][7]~feeder_combout\ = \Din[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[7]~input_o\,
	combout => \M40|Mem[5][7]~feeder_combout\);

-- Location: FF_X34_Y27_N1
\M40|Mem[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M40|Mem[5][7]~feeder_combout\,
	ena => \M40|Mem[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M40|Mem[5][7]~q\);

-- Location: LCCOMB_X26_Y28_N20
\Mu0|Mux8~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~46_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M40|Mem[5][7]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M40|Mem[1][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M40|Mem[1][7]~q\,
	datad => \M40|Mem[5][7]~q\,
	combout => \Mu0|Mux8~46_combout\);

-- Location: LCCOMB_X26_Y29_N2
\Mu0|Mux8~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~47_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux8~46_combout\ & ((\M40|Mem[13][7]~q\))) # (!\Mu0|Mux8~46_combout\ & (\M40|Mem[9][7]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux8~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M40|Mem[9][7]~q\,
	datac => \M40|Mem[13][7]~q\,
	datad => \Mu0|Mux8~46_combout\,
	combout => \Mu0|Mux8~47_combout\);

-- Location: LCCOMB_X25_Y29_N0
\Mu0|Mux8~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~48_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & (\Mu0|Mux8~45_combout\)) # (!\addr[4]~input_o\ & ((\Mu0|Mux8~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~45_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux8~47_combout\,
	combout => \Mu0|Mux8~48_combout\);

-- Location: LCCOMB_X25_Y29_N22
\Mu0|Mux8~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~51_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux8~48_combout\ & (\Mu0|Mux8~50_combout\)) # (!\Mu0|Mux8~48_combout\ & ((\Mu0|Mux8~43_combout\))))) # (!\addr[5]~input_o\ & (((\Mu0|Mux8~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~50_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux8~43_combout\,
	datad => \Mu0|Mux8~48_combout\,
	combout => \Mu0|Mux8~51_combout\);

-- Location: LCCOMB_X18_Y23_N10
\Mu0|Mux8~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~83_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux8~72_combout\ & (\Mu0|Mux8~82_combout\)) # (!\Mu0|Mux8~72_combout\ & ((\Mu0|Mux8~51_combout\))))) # (!\addr[0]~input_o\ & (((\Mu0|Mux8~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux8~82_combout\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux8~72_combout\,
	datad => \Mu0|Mux8~51_combout\,
	combout => \Mu0|Mux8~83_combout\);

-- Location: LCCOMB_X26_Y16_N18
\Mu0|Mux8~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~84_combout\ = (\addr[7]~input_o\ & ((\addr[6]~input_o\ & (\Mu0|Mux8~41_combout\)) # (!\addr[6]~input_o\ & ((\Mu0|Mux8~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[6]~input_o\,
	datab => \Mu0|Mux8~41_combout\,
	datac => \Mu0|Mux8~83_combout\,
	datad => \addr[7]~input_o\,
	combout => \Mu0|Mux8~84_combout\);

-- Location: LCCOMB_X26_Y16_N8
\Mu0|Mux8~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux8~149_combout\ = (\Mu0|Mux8~84_combout\) # ((!\addr[7]~input_o\ & \Mu0|Mux8~148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[7]~input_o\,
	datac => \Mu0|Mux8~148_combout\,
	datad => \Mu0|Mux8~84_combout\,
	combout => \Mu0|Mux8~149_combout\);

-- Location: IOIBUF_X36_Y0_N1
\Din[8]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Din(8),
	o => \Din[8]~input_o\);

-- Location: FF_X31_Y14_N19
\M31|Mem[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[20][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[20][0]~q\);

-- Location: FF_X31_Y14_N13
\M31|Mem[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[28][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[28][0]~q\);

-- Location: FF_X32_Y14_N23
\M31|Mem[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[16][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[16][0]~q\);

-- Location: FF_X32_Y14_N13
\M31|Mem[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[24][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[24][0]~q\);

-- Location: LCCOMB_X32_Y14_N22
\Mu0|Mux7~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~142_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M31|Mem[24][0]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M31|Mem[16][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[16][0]~q\,
	datad => \M31|Mem[24][0]~q\,
	combout => \Mu0|Mux7~142_combout\);

-- Location: LCCOMB_X31_Y14_N12
\Mu0|Mux7~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~143_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux7~142_combout\ & ((\M31|Mem[28][0]~q\))) # (!\Mu0|Mux7~142_combout\ & (\M31|Mem[20][0]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux7~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M31|Mem[20][0]~q\,
	datac => \M31|Mem[28][0]~q\,
	datad => \Mu0|Mux7~142_combout\,
	combout => \Mu0|Mux7~143_combout\);

-- Location: FF_X31_Y13_N31
\M31|Mem[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[17][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[17][0]~q\);

-- Location: FF_X32_Y12_N13
\M31|Mem[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[21][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[21][0]~q\);

-- Location: LCCOMB_X31_Y13_N30
\Mu0|Mux7~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~140_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M31|Mem[21][0]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M31|Mem[17][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[17][0]~q\,
	datad => \M31|Mem[21][0]~q\,
	combout => \Mu0|Mux7~140_combout\);

-- Location: FF_X31_Y15_N3
\M31|Mem[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[29][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[29][0]~q\);

-- Location: FF_X31_Y13_N5
\M31|Mem[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[25][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[25][0]~q\);

-- Location: LCCOMB_X31_Y15_N2
\Mu0|Mux7~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~141_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux7~140_combout\ & (\M31|Mem[29][0]~q\)) # (!\Mu0|Mux7~140_combout\ & ((\M31|Mem[25][0]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux7~140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux7~140_combout\,
	datac => \M31|Mem[29][0]~q\,
	datad => \M31|Mem[25][0]~q\,
	combout => \Mu0|Mux7~141_combout\);

-- Location: LCCOMB_X27_Y15_N28
\Mu0|Mux7~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~144_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\Mu0|Mux7~141_combout\))) # (!\addr[0]~input_o\ & (\Mu0|Mux7~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux7~143_combout\,
	datad => \Mu0|Mux7~141_combout\,
	combout => \Mu0|Mux7~144_combout\);

-- Location: FF_X30_Y15_N23
\M31|Mem[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[27][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[27][0]~q\);

-- Location: FF_X27_Y15_N9
\M31|Mem[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[31][0]~q\);

-- Location: FF_X27_Y15_N7
\M31|Mem[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[19][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[19][0]~q\);

-- Location: LCCOMB_X31_Y12_N20
\M31|Mem[23][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[23][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M31|Mem[23][0]~feeder_combout\);

-- Location: FF_X31_Y12_N21
\M31|Mem[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[23][0]~feeder_combout\,
	ena => \M30|Mem[23][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[23][0]~q\);

-- Location: LCCOMB_X27_Y15_N6
\Mu0|Mux7~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~145_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M31|Mem[23][0]~q\))) # (!\addr[2]~input_o\ & (\M31|Mem[19][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[19][0]~q\,
	datad => \M31|Mem[23][0]~q\,
	combout => \Mu0|Mux7~145_combout\);

-- Location: LCCOMB_X27_Y15_N8
\Mu0|Mux7~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~146_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux7~145_combout\ & ((\M31|Mem[31][0]~q\))) # (!\Mu0|Mux7~145_combout\ & (\M31|Mem[27][0]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux7~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M31|Mem[27][0]~q\,
	datac => \M31|Mem[31][0]~q\,
	datad => \Mu0|Mux7~145_combout\,
	combout => \Mu0|Mux7~146_combout\);

-- Location: FF_X34_Y15_N13
\M31|Mem[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[22][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[22][0]~q\);

-- Location: FF_X34_Y15_N31
\M31|Mem[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[30][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[30][0]~q\);

-- Location: FF_X35_Y15_N7
\M31|Mem[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[18][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[18][0]~q\);

-- Location: FF_X35_Y15_N13
\M31|Mem[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[26][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[26][0]~q\);

-- Location: LCCOMB_X35_Y15_N6
\Mu0|Mux7~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~138_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M31|Mem[26][0]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M31|Mem[18][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[18][0]~q\,
	datad => \M31|Mem[26][0]~q\,
	combout => \Mu0|Mux7~138_combout\);

-- Location: LCCOMB_X34_Y15_N30
\Mu0|Mux7~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~139_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux7~138_combout\ & ((\M31|Mem[30][0]~q\))) # (!\Mu0|Mux7~138_combout\ & (\M31|Mem[22][0]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux7~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[22][0]~q\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[30][0]~q\,
	datad => \Mu0|Mux7~138_combout\,
	combout => \Mu0|Mux7~139_combout\);

-- Location: LCCOMB_X27_Y15_N26
\Mu0|Mux7~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~147_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux7~144_combout\ & (\Mu0|Mux7~146_combout\)) # (!\Mu0|Mux7~144_combout\ & ((\Mu0|Mux7~139_combout\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux7~144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux7~144_combout\,
	datac => \Mu0|Mux7~146_combout\,
	datad => \Mu0|Mux7~139_combout\,
	combout => \Mu0|Mux7~147_combout\);

-- Location: LCCOMB_X14_Y16_N26
\M11|Mem[19][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[19][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M11|Mem[19][0]~feeder_combout\);

-- Location: FF_X14_Y16_N27
\M11|Mem[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[19][0]~feeder_combout\,
	ena => \M10|Mem[19][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[19][0]~q\);

-- Location: FF_X16_Y18_N17
\M11|Mem[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[23][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[23][0]~q\);

-- Location: FF_X14_Y18_N13
\M01|Mem[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[19][0]~q\);

-- Location: LCCOMB_X16_Y22_N28
\M01|Mem[23][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[23][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M01|Mem[23][0]~feeder_combout\);

-- Location: FF_X16_Y22_N29
\M01|Mem[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[23][0]~feeder_combout\,
	ena => \M00|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[23][0]~q\);

-- Location: LCCOMB_X14_Y18_N12
\Mu0|Mux7~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~126_combout\ = (\addr[2]~input_o\ & ((\addr[5]~input_o\) # ((\M01|Mem[23][0]~q\)))) # (!\addr[2]~input_o\ & (!\addr[5]~input_o\ & (\M01|Mem[19][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M01|Mem[19][0]~q\,
	datad => \M01|Mem[23][0]~q\,
	combout => \Mu0|Mux7~126_combout\);

-- Location: LCCOMB_X16_Y18_N16
\Mu0|Mux7~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~127_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux7~126_combout\ & ((\M11|Mem[23][0]~q\))) # (!\Mu0|Mux7~126_combout\ & (\M11|Mem[19][0]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux7~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[19][0]~q\,
	datab => \addr[5]~input_o\,
	datac => \M11|Mem[23][0]~q\,
	datad => \Mu0|Mux7~126_combout\,
	combout => \Mu0|Mux7~127_combout\);

-- Location: FF_X21_Y17_N9
\M11|Mem[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[11][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[11][0]~q\);

-- Location: FF_X23_Y14_N19
\M01|Mem[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[11][0]~q\);

-- Location: FF_X23_Y14_N1
\M01|Mem[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[15][0]~q\);

-- Location: LCCOMB_X23_Y14_N18
\Mu0|Mux7~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~128_combout\ = (\addr[2]~input_o\ & ((\addr[5]~input_o\) # ((\M01|Mem[15][0]~q\)))) # (!\addr[2]~input_o\ & (!\addr[5]~input_o\ & (\M01|Mem[11][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M01|Mem[11][0]~q\,
	datad => \M01|Mem[15][0]~q\,
	combout => \Mu0|Mux7~128_combout\);

-- Location: FF_X22_Y17_N31
\M11|Mem[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[15][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[15][0]~q\);

-- Location: LCCOMB_X22_Y17_N30
\Mu0|Mux7~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~129_combout\ = (\Mu0|Mux7~128_combout\ & (((\M11|Mem[15][0]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux7~128_combout\ & (\M11|Mem[11][0]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[11][0]~q\,
	datab => \Mu0|Mux7~128_combout\,
	datac => \M11|Mem[15][0]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux7~129_combout\);

-- Location: LCCOMB_X15_Y21_N2
\M01|Mem[7][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[7][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M01|Mem[7][0]~feeder_combout\);

-- Location: FF_X15_Y21_N3
\M01|Mem[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[7][0]~feeder_combout\,
	ena => \M00|Mem[7][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[7][0]~q\);

-- Location: FF_X13_Y18_N19
\M01|Mem[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[3][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[3][0]~q\);

-- Location: LCCOMB_X13_Y18_N18
\Mu0|Mux7~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~130_combout\ = (\addr[5]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & (\M01|Mem[7][0]~q\)) # (!\addr[2]~input_o\ & ((\M01|Mem[3][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M01|Mem[7][0]~q\,
	datac => \M01|Mem[3][0]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux7~130_combout\);

-- Location: LCCOMB_X13_Y17_N4
\M11|Mem[3][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[3][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M11|Mem[3][0]~feeder_combout\);

-- Location: FF_X13_Y17_N5
\M11|Mem[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[3][0]~feeder_combout\,
	ena => \M10|Mem[3][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[3][0]~q\);

-- Location: FF_X14_Y17_N13
\M11|Mem[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[7][0]~q\);

-- Location: LCCOMB_X14_Y17_N12
\Mu0|Mux7~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~131_combout\ = (\Mu0|Mux7~130_combout\ & (((\M11|Mem[7][0]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux7~130_combout\ & (\M11|Mem[3][0]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~130_combout\,
	datab => \M11|Mem[3][0]~q\,
	datac => \M11|Mem[7][0]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux7~131_combout\);

-- Location: LCCOMB_X17_Y16_N22
\Mu0|Mux7~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~132_combout\ = (\addr[4]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & (\Mu0|Mux7~129_combout\)) # (!\addr[3]~input_o\ & ((\Mu0|Mux7~131_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~129_combout\,
	datab => \addr[4]~input_o\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux7~131_combout\,
	combout => \Mu0|Mux7~132_combout\);

-- Location: FF_X18_Y14_N7
\M01|Mem[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[27][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[27][0]~q\);

-- Location: FF_X19_Y14_N7
\M01|Mem[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[31][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[31][0]~q\);

-- Location: LCCOMB_X18_Y14_N6
\Mu0|Mux7~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~133_combout\ = (\addr[2]~input_o\ & ((\addr[5]~input_o\) # ((\M01|Mem[31][0]~q\)))) # (!\addr[2]~input_o\ & (!\addr[5]~input_o\ & (\M01|Mem[27][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M01|Mem[27][0]~q\,
	datad => \M01|Mem[31][0]~q\,
	combout => \Mu0|Mux7~133_combout\);

-- Location: FF_X17_Y18_N27
\M11|Mem[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[27][0]~q\);

-- Location: FF_X17_Y18_N29
\M11|Mem[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[31][0]~q\);

-- Location: LCCOMB_X17_Y18_N28
\Mu0|Mux7~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~134_combout\ = (\Mu0|Mux7~133_combout\ & (((\M11|Mem[31][0]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux7~133_combout\ & (\M11|Mem[27][0]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~133_combout\,
	datab => \M11|Mem[27][0]~q\,
	datac => \M11|Mem[31][0]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux7~134_combout\);

-- Location: LCCOMB_X17_Y18_N30
\Mu0|Mux7~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~135_combout\ = (\Mu0|Mux7~132_combout\ & (((\Mu0|Mux7~134_combout\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux7~132_combout\ & (\Mu0|Mux7~127_combout\ & (\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~127_combout\,
	datab => \Mu0|Mux7~132_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux7~134_combout\,
	combout => \Mu0|Mux7~135_combout\);

-- Location: FF_X16_Y20_N19
\M11|Mem[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[25][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[25][0]~q\);

-- Location: FF_X16_Y19_N27
\M11|Mem[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[29][0]~q\);

-- Location: LCCOMB_X17_Y15_N30
\M01|Mem[29][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[29][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M01|Mem[29][0]~feeder_combout\);

-- Location: FF_X17_Y15_N31
\M01|Mem[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[29][0]~feeder_combout\,
	ena => \M00|Mem[29][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[29][0]~q\);

-- Location: FF_X18_Y12_N23
\M01|Mem[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[25][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[25][0]~q\);

-- Location: LCCOMB_X18_Y12_N22
\Mu0|Mux7~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~112_combout\ = (\addr[5]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & (\M01|Mem[29][0]~q\)) # (!\addr[2]~input_o\ & ((\M01|Mem[25][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M01|Mem[29][0]~q\,
	datac => \M01|Mem[25][0]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux7~112_combout\);

-- Location: LCCOMB_X16_Y19_N26
\Mu0|Mux7~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~113_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux7~112_combout\ & ((\M11|Mem[29][0]~q\))) # (!\Mu0|Mux7~112_combout\ & (\M11|Mem[25][0]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux7~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M11|Mem[25][0]~q\,
	datac => \M11|Mem[29][0]~q\,
	datad => \Mu0|Mux7~112_combout\,
	combout => \Mu0|Mux7~113_combout\);

-- Location: FF_X16_Y20_N17
\M11|Mem[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[17][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[17][0]~q\);

-- Location: FF_X16_Y19_N1
\M11|Mem[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[21][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[21][0]~q\);

-- Location: FF_X17_Y20_N7
\M01|Mem[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[17][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[17][0]~q\);

-- Location: FF_X16_Y23_N31
\M01|Mem[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[21][0]~q\);

-- Location: LCCOMB_X17_Y20_N6
\Mu0|Mux7~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~105_combout\ = (\addr[5]~input_o\ & (\addr[2]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & ((\M01|Mem[21][0]~q\))) # (!\addr[2]~input_o\ & (\M01|Mem[17][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M01|Mem[17][0]~q\,
	datad => \M01|Mem[21][0]~q\,
	combout => \Mu0|Mux7~105_combout\);

-- Location: LCCOMB_X16_Y19_N0
\Mu0|Mux7~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~106_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux7~105_combout\ & ((\M11|Mem[21][0]~q\))) # (!\Mu0|Mux7~105_combout\ & (\M11|Mem[17][0]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux7~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[17][0]~q\,
	datab => \addr[5]~input_o\,
	datac => \M11|Mem[21][0]~q\,
	datad => \Mu0|Mux7~105_combout\,
	combout => \Mu0|Mux7~106_combout\);

-- Location: FF_X18_Y19_N19
\M11|Mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[1][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[1][0]~q\);

-- Location: FF_X15_Y22_N11
\M11|Mem[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[5][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[5][0]~q\);

-- Location: FF_X15_Y23_N5
\M01|Mem[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[5][0]~q\);

-- Location: FF_X19_Y20_N31
\M01|Mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[1][0]~q\);

-- Location: LCCOMB_X19_Y20_N30
\Mu0|Mux7~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~109_combout\ = (\addr[2]~input_o\ & ((\M01|Mem[5][0]~q\) # ((\addr[5]~input_o\)))) # (!\addr[2]~input_o\ & (((\M01|Mem[1][0]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M01|Mem[5][0]~q\,
	datab => \addr[2]~input_o\,
	datac => \M01|Mem[1][0]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux7~109_combout\);

-- Location: LCCOMB_X15_Y22_N10
\Mu0|Mux7~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~110_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux7~109_combout\ & ((\M11|Mem[5][0]~q\))) # (!\Mu0|Mux7~109_combout\ & (\M11|Mem[1][0]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux7~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M11|Mem[1][0]~q\,
	datac => \M11|Mem[5][0]~q\,
	datad => \Mu0|Mux7~109_combout\,
	combout => \Mu0|Mux7~110_combout\);

-- Location: FF_X21_Y15_N25
\M11|Mem[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[9][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[9][0]~q\);

-- Location: FF_X18_Y19_N9
\M11|Mem[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[13][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[13][0]~q\);

-- Location: LCCOMB_X18_Y16_N22
\M01|Mem[13][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[13][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M01|Mem[13][0]~feeder_combout\);

-- Location: FF_X18_Y16_N23
\M01|Mem[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[13][0]~feeder_combout\,
	ena => \M00|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[13][0]~q\);

-- Location: FF_X21_Y16_N17
\M01|Mem[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[9][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[9][0]~q\);

-- Location: LCCOMB_X21_Y16_N16
\Mu0|Mux7~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~107_combout\ = (\addr[2]~input_o\ & ((\M01|Mem[13][0]~q\) # ((\addr[5]~input_o\)))) # (!\addr[2]~input_o\ & (((\M01|Mem[9][0]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M01|Mem[13][0]~q\,
	datab => \addr[2]~input_o\,
	datac => \M01|Mem[9][0]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux7~107_combout\);

-- Location: LCCOMB_X18_Y19_N8
\Mu0|Mux7~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~108_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux7~107_combout\ & ((\M11|Mem[13][0]~q\))) # (!\Mu0|Mux7~107_combout\ & (\M11|Mem[9][0]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux7~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[9][0]~q\,
	datab => \addr[5]~input_o\,
	datac => \M11|Mem[13][0]~q\,
	datad => \Mu0|Mux7~107_combout\,
	combout => \Mu0|Mux7~108_combout\);

-- Location: LCCOMB_X18_Y19_N20
\Mu0|Mux7~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~111_combout\ = (\addr[3]~input_o\ & (((\Mu0|Mux7~108_combout\) # (\addr[4]~input_o\)))) # (!\addr[3]~input_o\ & (\Mu0|Mux7~110_combout\ & ((!\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux7~110_combout\,
	datac => \Mu0|Mux7~108_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux7~111_combout\);

-- Location: LCCOMB_X17_Y18_N22
\Mu0|Mux7~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~114_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux7~111_combout\ & (\Mu0|Mux7~113_combout\)) # (!\Mu0|Mux7~111_combout\ & ((\Mu0|Mux7~106_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux7~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~113_combout\,
	datab => \Mu0|Mux7~106_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux7~111_combout\,
	combout => \Mu0|Mux7~114_combout\);

-- Location: FF_X15_Y18_N29
\M01|Mem[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[16][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[16][0]~q\);

-- Location: FF_X14_Y22_N13
\M01|Mem[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[20][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[20][0]~q\);

-- Location: LCCOMB_X15_Y18_N28
\Mu0|Mux7~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~115_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M01|Mem[20][0]~q\))) # (!\addr[2]~input_o\ & (\M01|Mem[16][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M01|Mem[16][0]~q\,
	datad => \M01|Mem[20][0]~q\,
	combout => \Mu0|Mux7~115_combout\);

-- Location: FF_X16_Y15_N11
\M01|Mem[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[28][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[28][0]~q\);

-- Location: FF_X17_Y13_N13
\M01|Mem[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[24][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[24][0]~q\);

-- Location: LCCOMB_X16_Y15_N10
\Mu0|Mux7~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~116_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux7~115_combout\ & (\M01|Mem[28][0]~q\)) # (!\Mu0|Mux7~115_combout\ & ((\M01|Mem[24][0]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux7~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux7~115_combout\,
	datac => \M01|Mem[28][0]~q\,
	datad => \M01|Mem[24][0]~q\,
	combout => \Mu0|Mux7~116_combout\);

-- Location: FF_X15_Y15_N11
\M11|Mem[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[20][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[20][0]~q\);

-- Location: FF_X15_Y15_N5
\M11|Mem[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[28][0]~q\);

-- Location: FF_X18_Y15_N1
\M11|Mem[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[24][0]~q\);

-- Location: FF_X15_Y16_N25
\M11|Mem[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[16][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[16][0]~q\);

-- Location: LCCOMB_X15_Y16_N24
\Mu0|Mux7~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~122_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M11|Mem[24][0]~q\)) # (!\addr[3]~input_o\ & ((\M11|Mem[16][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M11|Mem[24][0]~q\,
	datac => \M11|Mem[16][0]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux7~122_combout\);

-- Location: LCCOMB_X15_Y15_N4
\Mu0|Mux7~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~123_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux7~122_combout\ & ((\M11|Mem[28][0]~q\))) # (!\Mu0|Mux7~122_combout\ & (\M11|Mem[20][0]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux7~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[20][0]~q\,
	datab => \addr[2]~input_o\,
	datac => \M11|Mem[28][0]~q\,
	datad => \Mu0|Mux7~122_combout\,
	combout => \Mu0|Mux7~123_combout\);

-- Location: FF_X14_Y23_N19
\M01|Mem[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[4][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[4][0]~q\);

-- Location: FF_X14_Y20_N25
\M01|Mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[0][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[0][0]~q\);

-- Location: LCCOMB_X14_Y20_N24
\Mu0|Mux7~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~119_combout\ = (\addr[2]~input_o\ & ((\M01|Mem[4][0]~q\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\M01|Mem[0][0]~q\ & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M01|Mem[4][0]~q\,
	datab => \addr[2]~input_o\,
	datac => \M01|Mem[0][0]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux7~119_combout\);

-- Location: FF_X17_Y12_N9
\M01|Mem[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[12][0]~q\);

-- Location: FF_X21_Y16_N11
\M01|Mem[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[8][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[8][0]~q\);

-- Location: LCCOMB_X17_Y12_N8
\Mu0|Mux7~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~120_combout\ = (\Mu0|Mux7~119_combout\ & (((\M01|Mem[12][0]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux7~119_combout\ & (\addr[3]~input_o\ & ((\M01|Mem[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~119_combout\,
	datab => \addr[3]~input_o\,
	datac => \M01|Mem[12][0]~q\,
	datad => \M01|Mem[8][0]~q\,
	combout => \Mu0|Mux7~120_combout\);

-- Location: LCCOMB_X13_Y19_N30
\M11|Mem[4][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[4][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M11|Mem[4][0]~feeder_combout\);

-- Location: FF_X13_Y19_N31
\M11|Mem[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[4][0]~feeder_combout\,
	ena => \M10|Mem[4][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[4][0]~q\);

-- Location: FF_X17_Y19_N29
\M11|Mem[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[12][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[12][0]~q\);

-- Location: FF_X14_Y21_N17
\M11|Mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[0][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[0][0]~q\);

-- Location: FF_X21_Y15_N19
\M11|Mem[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[8][0]~q\);

-- Location: LCCOMB_X14_Y21_N16
\Mu0|Mux7~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~117_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M11|Mem[8][0]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M11|Mem[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M11|Mem[0][0]~q\,
	datad => \M11|Mem[8][0]~q\,
	combout => \Mu0|Mux7~117_combout\);

-- Location: LCCOMB_X17_Y19_N28
\Mu0|Mux7~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~118_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux7~117_combout\ & ((\M11|Mem[12][0]~q\))) # (!\Mu0|Mux7~117_combout\ & (\M11|Mem[4][0]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux7~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[4][0]~q\,
	datab => \addr[2]~input_o\,
	datac => \M11|Mem[12][0]~q\,
	datad => \Mu0|Mux7~117_combout\,
	combout => \Mu0|Mux7~118_combout\);

-- Location: LCCOMB_X17_Y12_N18
\Mu0|Mux7~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~121_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux7~118_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux7~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux7~120_combout\,
	datad => \Mu0|Mux7~118_combout\,
	combout => \Mu0|Mux7~121_combout\);

-- Location: LCCOMB_X15_Y15_N6
\Mu0|Mux7~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~124_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux7~121_combout\ & ((\Mu0|Mux7~123_combout\))) # (!\Mu0|Mux7~121_combout\ & (\Mu0|Mux7~116_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux7~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux7~116_combout\,
	datac => \Mu0|Mux7~123_combout\,
	datad => \Mu0|Mux7~121_combout\,
	combout => \Mu0|Mux7~124_combout\);

-- Location: LCCOMB_X17_Y18_N16
\Mu0|Mux7~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~125_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux7~114_combout\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux7~124_combout\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux7~114_combout\,
	datac => \Mu0|Mux7~124_combout\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux7~125_combout\);

-- Location: FF_X17_Y14_N11
\M11|Mem[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[18][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[18][0]~q\);

-- Location: LCCOMB_X13_Y15_N22
\M11|Mem[10][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[10][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M11|Mem[10][0]~feeder_combout\);

-- Location: FF_X13_Y15_N23
\M11|Mem[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[10][0]~feeder_combout\,
	ena => \M10|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[10][0]~q\);

-- Location: FF_X13_Y15_N9
\M11|Mem[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[2][0]~q\);

-- Location: LCCOMB_X13_Y15_N8
\Mu0|Mux7~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~95_combout\ = (\addr[3]~input_o\ & ((\M11|Mem[10][0]~q\) # ((\addr[4]~input_o\)))) # (!\addr[3]~input_o\ & (((\M11|Mem[2][0]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[10][0]~q\,
	datab => \addr[3]~input_o\,
	datac => \M11|Mem[2][0]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux7~95_combout\);

-- Location: FF_X17_Y14_N5
\M11|Mem[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[26][0]~q\);

-- Location: LCCOMB_X17_Y14_N4
\Mu0|Mux7~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~96_combout\ = (\Mu0|Mux7~95_combout\ & (((\M11|Mem[26][0]~q\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux7~95_combout\ & (\M11|Mem[18][0]~q\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[18][0]~q\,
	datab => \Mu0|Mux7~95_combout\,
	datac => \M11|Mem[26][0]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux7~96_combout\);

-- Location: FF_X14_Y13_N19
\M11|Mem[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[6][0]~q\);

-- Location: LCCOMB_X16_Y13_N22
\M11|Mem[14][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[14][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M11|Mem[14][0]~feeder_combout\);

-- Location: FF_X16_Y13_N23
\M11|Mem[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[14][0]~feeder_combout\,
	ena => \M10|Mem[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[14][0]~q\);

-- Location: LCCOMB_X14_Y13_N18
\Mu0|Mux7~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~102_combout\ = (\addr[3]~input_o\ & ((\addr[4]~input_o\) # ((\M11|Mem[14][0]~q\)))) # (!\addr[3]~input_o\ & (!\addr[4]~input_o\ & (\M11|Mem[6][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M11|Mem[6][0]~q\,
	datad => \M11|Mem[14][0]~q\,
	combout => \Mu0|Mux7~102_combout\);

-- Location: FF_X15_Y13_N31
\M11|Mem[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[30][0]~q\);

-- Location: FF_X15_Y13_N21
\M11|Mem[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M10|Mem[22][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[22][0]~q\);

-- Location: LCCOMB_X15_Y13_N30
\Mu0|Mux7~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~103_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux7~102_combout\ & (\M11|Mem[30][0]~q\)) # (!\Mu0|Mux7~102_combout\ & ((\M11|Mem[22][0]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux7~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux7~102_combout\,
	datac => \M11|Mem[30][0]~q\,
	datad => \M11|Mem[22][0]~q\,
	combout => \Mu0|Mux7~103_combout\);

-- Location: FF_X13_Y16_N19
\M01|Mem[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[2][0]~q\);

-- Location: FF_X13_Y16_N17
\M01|Mem[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[10][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[10][0]~q\);

-- Location: LCCOMB_X13_Y16_N18
\Mu0|Mux7~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~99_combout\ = (\addr[4]~input_o\ & (\addr[3]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & ((\M01|Mem[10][0]~q\))) # (!\addr[3]~input_o\ & (\M01|Mem[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M01|Mem[2][0]~q\,
	datad => \M01|Mem[10][0]~q\,
	combout => \Mu0|Mux7~99_combout\);

-- Location: FF_X16_Y14_N25
\M01|Mem[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[26][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[26][0]~q\);

-- Location: FF_X16_Y14_N7
\M01|Mem[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[18][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[18][0]~q\);

-- Location: LCCOMB_X16_Y14_N24
\Mu0|Mux7~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~100_combout\ = (\Mu0|Mux7~99_combout\ & (((\M01|Mem[26][0]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux7~99_combout\ & (\addr[4]~input_o\ & ((\M01|Mem[18][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~99_combout\,
	datab => \addr[4]~input_o\,
	datac => \M01|Mem[26][0]~q\,
	datad => \M01|Mem[18][0]~q\,
	combout => \Mu0|Mux7~100_combout\);

-- Location: FF_X16_Y17_N27
\M01|Mem[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[22][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[22][0]~q\);

-- Location: FF_X17_Y12_N31
\M01|Mem[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[14][0]~q\);

-- Location: FF_X15_Y17_N23
\M01|Mem[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[6][0]~q\);

-- Location: LCCOMB_X15_Y17_N22
\Mu0|Mux7~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~97_combout\ = (\addr[4]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & (\M01|Mem[14][0]~q\)) # (!\addr[3]~input_o\ & ((\M01|Mem[6][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M01|Mem[14][0]~q\,
	datac => \M01|Mem[6][0]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux7~97_combout\);

-- Location: FF_X16_Y17_N13
\M01|Mem[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M00|Mem[30][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[30][0]~q\);

-- Location: LCCOMB_X16_Y17_N12
\Mu0|Mux7~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~98_combout\ = (\Mu0|Mux7~97_combout\ & (((\M01|Mem[30][0]~q\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux7~97_combout\ & (\M01|Mem[22][0]~q\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M01|Mem[22][0]~q\,
	datab => \Mu0|Mux7~97_combout\,
	datac => \M01|Mem[30][0]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux7~98_combout\);

-- Location: LCCOMB_X17_Y18_N18
\Mu0|Mux7~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~101_combout\ = (\addr[5]~input_o\ & (\addr[2]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux7~98_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux7~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux7~100_combout\,
	datad => \Mu0|Mux7~98_combout\,
	combout => \Mu0|Mux7~101_combout\);

-- Location: LCCOMB_X17_Y18_N12
\Mu0|Mux7~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~104_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux7~101_combout\ & ((\Mu0|Mux7~103_combout\))) # (!\Mu0|Mux7~101_combout\ & (\Mu0|Mux7~96_combout\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux7~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux7~96_combout\,
	datac => \Mu0|Mux7~103_combout\,
	datad => \Mu0|Mux7~101_combout\,
	combout => \Mu0|Mux7~104_combout\);

-- Location: LCCOMB_X17_Y18_N8
\Mu0|Mux7~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~136_combout\ = (\Mu0|Mux7~125_combout\ & ((\Mu0|Mux7~135_combout\) # ((!\addr[1]~input_o\)))) # (!\Mu0|Mux7~125_combout\ & (((\addr[1]~input_o\ & \Mu0|Mux7~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~135_combout\,
	datab => \Mu0|Mux7~125_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux7~104_combout\,
	combout => \Mu0|Mux7~136_combout\);

-- Location: FF_X27_Y12_N5
\M31|Mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[1][0]~q\);

-- Location: FF_X27_Y12_N7
\M31|Mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[0][0]~q\);

-- Location: LCCOMB_X27_Y12_N6
\Mu0|Mux7~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~89_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M31|Mem[1][0]~q\)) # (!\addr[0]~input_o\ & ((\M31|Mem[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M31|Mem[1][0]~q\,
	datac => \M31|Mem[0][0]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux7~89_combout\);

-- Location: FF_X26_Y12_N19
\M31|Mem[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[3][0]~q\);

-- Location: FF_X26_Y12_N25
\M31|Mem[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[2][0]~q\);

-- Location: LCCOMB_X26_Y12_N18
\Mu0|Mux7~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~90_combout\ = (\Mu0|Mux7~89_combout\ & (((\M31|Mem[3][0]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux7~89_combout\ & (\addr[1]~input_o\ & ((\M31|Mem[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~89_combout\,
	datab => \addr[1]~input_o\,
	datac => \M31|Mem[3][0]~q\,
	datad => \M31|Mem[2][0]~q\,
	combout => \Mu0|Mux7~90_combout\);

-- Location: FF_X18_Y23_N23
\M31|Mem[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[5][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[5][0]~q\);

-- Location: FF_X18_Y23_N17
\M31|Mem[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[7][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[7][0]~q\);

-- Location: FF_X17_Y23_N21
\M31|Mem[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[4][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[4][0]~q\);

-- Location: FF_X17_Y23_N19
\M31|Mem[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[6][0]~q\);

-- Location: LCCOMB_X17_Y23_N20
\Mu0|Mux7~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~87_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M31|Mem[6][0]~q\))) # (!\addr[1]~input_o\ & (\M31|Mem[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M31|Mem[4][0]~q\,
	datad => \M31|Mem[6][0]~q\,
	combout => \Mu0|Mux7~87_combout\);

-- Location: LCCOMB_X18_Y23_N16
\Mu0|Mux7~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~88_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux7~87_combout\ & ((\M31|Mem[7][0]~q\))) # (!\Mu0|Mux7~87_combout\ & (\M31|Mem[5][0]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux7~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[5][0]~q\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[7][0]~q\,
	datad => \Mu0|Mux7~87_combout\,
	combout => \Mu0|Mux7~88_combout\);

-- Location: LCCOMB_X27_Y15_N14
\Mu0|Mux7~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~91_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux7~88_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux7~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux7~90_combout\,
	datad => \Mu0|Mux7~88_combout\,
	combout => \Mu0|Mux7~91_combout\);

-- Location: LCCOMB_X24_Y11_N22
\M31|Mem[10][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[10][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M31|Mem[10][0]~feeder_combout\);

-- Location: FF_X24_Y11_N23
\M31|Mem[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[10][0]~feeder_combout\,
	ena => \M30|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[10][0]~q\);

-- Location: FF_X23_Y11_N27
\M31|Mem[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[8][0]~q\);

-- Location: FF_X23_Y11_N1
\M31|Mem[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[9][0]~q\);

-- Location: LCCOMB_X23_Y11_N26
\Mu0|Mux7~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~85_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M31|Mem[9][0]~q\))) # (!\addr[0]~input_o\ & (\M31|Mem[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[8][0]~q\,
	datad => \M31|Mem[9][0]~q\,
	combout => \Mu0|Mux7~85_combout\);

-- Location: FF_X22_Y11_N19
\M31|Mem[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[11][0]~q\);

-- Location: LCCOMB_X22_Y11_N18
\Mu0|Mux7~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~86_combout\ = (\Mu0|Mux7~85_combout\ & (((\M31|Mem[11][0]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux7~85_combout\ & (\M31|Mem[10][0]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[10][0]~q\,
	datab => \Mu0|Mux7~85_combout\,
	datac => \M31|Mem[11][0]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux7~86_combout\);

-- Location: FF_X26_Y14_N31
\M31|Mem[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[14][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[14][0]~q\);

-- Location: FF_X26_Y14_N1
\M31|Mem[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[12][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[12][0]~q\);

-- Location: LCCOMB_X26_Y14_N0
\Mu0|Mux7~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~92_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M31|Mem[14][0]~q\)) # (!\addr[1]~input_o\ & ((\M31|Mem[12][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[14][0]~q\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[12][0]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux7~92_combout\);

-- Location: FF_X26_Y15_N21
\M31|Mem[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[15][0]~q\);

-- Location: FF_X26_Y15_N3
\M31|Mem[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M30|Mem[13][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[13][0]~q\);

-- Location: LCCOMB_X26_Y15_N20
\Mu0|Mux7~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~93_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux7~92_combout\ & (\M31|Mem[15][0]~q\)) # (!\Mu0|Mux7~92_combout\ & ((\M31|Mem[13][0]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux7~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux7~92_combout\,
	datac => \M31|Mem[15][0]~q\,
	datad => \M31|Mem[13][0]~q\,
	combout => \Mu0|Mux7~93_combout\);

-- Location: LCCOMB_X27_Y15_N24
\Mu0|Mux7~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~94_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux7~91_combout\ & ((\Mu0|Mux7~93_combout\))) # (!\Mu0|Mux7~91_combout\ & (\Mu0|Mux7~86_combout\)))) # (!\addr[3]~input_o\ & (\Mu0|Mux7~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux7~91_combout\,
	datac => \Mu0|Mux7~86_combout\,
	datad => \Mu0|Mux7~93_combout\,
	combout => \Mu0|Mux7~94_combout\);

-- Location: LCCOMB_X27_Y15_N18
\Mu0|Mux7~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~137_combout\ = (\Mu0|Mux14~0_combout\ & (\Mu0|Mux14~1_combout\)) # (!\Mu0|Mux14~0_combout\ & ((\Mu0|Mux14~1_combout\ & ((\Mu0|Mux7~94_combout\))) # (!\Mu0|Mux14~1_combout\ & (\Mu0|Mux7~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~0_combout\,
	datab => \Mu0|Mux14~1_combout\,
	datac => \Mu0|Mux7~136_combout\,
	datad => \Mu0|Mux7~94_combout\,
	combout => \Mu0|Mux7~137_combout\);

-- Location: LCCOMB_X27_Y15_N4
\Mu0|Mux7~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~148_combout\ = (\Mu0|Mux14~0_combout\ & ((\Mu0|Mux7~137_combout\ & ((\Mu0|Mux7~147_combout\))) # (!\Mu0|Mux7~137_combout\ & (\M20|Mux7~20_combout\)))) # (!\Mu0|Mux14~0_combout\ & (((\Mu0|Mux7~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~0_combout\,
	datab => \M20|Mux7~20_combout\,
	datac => \Mu0|Mux7~147_combout\,
	datad => \Mu0|Mux7~137_combout\,
	combout => \Mu0|Mux7~148_combout\);

-- Location: LCCOMB_X31_Y20_N4
\M71|Mem[9][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[9][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M71|Mem[9][0]~feeder_combout\);

-- Location: FF_X31_Y20_N5
\M71|Mem[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[9][0]~feeder_combout\,
	ena => \M70|Mem[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[9][0]~q\);

-- Location: FF_X30_Y20_N23
\M71|Mem[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[8][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[8][0]~q\);

-- Location: LCCOMB_X30_Y20_N22
\Mu0|Mux7~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~10_combout\ = (\addr[4]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[0]~input_o\ & (\M71|Mem[9][0]~q\)) # (!\addr[0]~input_o\ & ((\M71|Mem[8][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[9][0]~q\,
	datab => \addr[4]~input_o\,
	datac => \M71|Mem[8][0]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux7~10_combout\);

-- Location: FF_X26_Y23_N27
\M71|Mem[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[25][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[25][0]~q\);

-- Location: FF_X26_Y23_N1
\M71|Mem[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[24][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[24][0]~q\);

-- Location: LCCOMB_X26_Y23_N26
\Mu0|Mux7~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~11_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux7~10_combout\ & (\M71|Mem[25][0]~q\)) # (!\Mu0|Mux7~10_combout\ & ((\M71|Mem[24][0]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux7~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux7~10_combout\,
	datac => \M71|Mem[25][0]~q\,
	datad => \M71|Mem[24][0]~q\,
	combout => \Mu0|Mux7~11_combout\);

-- Location: FF_X24_Y19_N31
\M71|Mem[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[26][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[26][0]~q\);

-- Location: FF_X29_Y20_N3
\M71|Mem[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[10][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[10][0]~q\);

-- Location: FF_X29_Y20_N25
\M71|Mem[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[11][0]~q\);

-- Location: LCCOMB_X29_Y20_N2
\Mu0|Mux7~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~17_combout\ = (\addr[0]~input_o\ & ((\addr[4]~input_o\) # ((\M71|Mem[11][0]~q\)))) # (!\addr[0]~input_o\ & (!\addr[4]~input_o\ & (\M71|Mem[10][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M71|Mem[10][0]~q\,
	datad => \M71|Mem[11][0]~q\,
	combout => \Mu0|Mux7~17_combout\);

-- Location: FF_X24_Y19_N9
\M71|Mem[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[27][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[27][0]~q\);

-- Location: LCCOMB_X24_Y19_N8
\Mu0|Mux7~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~18_combout\ = (\Mu0|Mux7~17_combout\ & (((\M71|Mem[27][0]~q\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux7~17_combout\ & (\M71|Mem[26][0]~q\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[26][0]~q\,
	datab => \Mu0|Mux7~17_combout\,
	datac => \M71|Mem[27][0]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux7~18_combout\);

-- Location: FF_X30_Y19_N31
\M61|Mem[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[8][0]~q\);

-- Location: FF_X30_Y19_N29
\M61|Mem[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[9][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[9][0]~q\);

-- Location: LCCOMB_X30_Y19_N30
\Mu0|Mux7~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~14_combout\ = (\addr[0]~input_o\ & ((\addr[4]~input_o\) # ((\M61|Mem[9][0]~q\)))) # (!\addr[0]~input_o\ & (!\addr[4]~input_o\ & (\M61|Mem[8][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M61|Mem[8][0]~q\,
	datad => \M61|Mem[9][0]~q\,
	combout => \Mu0|Mux7~14_combout\);

-- Location: FF_X25_Y23_N11
\M61|Mem[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[25][0]~q\);

-- Location: LCCOMB_X25_Y23_N0
\M61|Mem[24][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[24][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M61|Mem[24][0]~feeder_combout\);

-- Location: FF_X25_Y23_N1
\M61|Mem[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[24][0]~feeder_combout\,
	ena => \M60|Mem[24][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[24][0]~q\);

-- Location: LCCOMB_X25_Y23_N10
\Mu0|Mux7~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~15_combout\ = (\Mu0|Mux7~14_combout\ & (((\M61|Mem[25][0]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux7~14_combout\ & (\addr[4]~input_o\ & ((\M61|Mem[24][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~14_combout\,
	datab => \addr[4]~input_o\,
	datac => \M61|Mem[25][0]~q\,
	datad => \M61|Mem[24][0]~q\,
	combout => \Mu0|Mux7~15_combout\);

-- Location: LCCOMB_X27_Y20_N6
\M61|Mem[26][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[26][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M61|Mem[26][0]~feeder_combout\);

-- Location: FF_X27_Y20_N7
\M61|Mem[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[26][0]~feeder_combout\,
	ena => \M60|Mem[26][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[26][0]~q\);

-- Location: FF_X26_Y20_N25
\M61|Mem[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[27][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[27][0]~q\);

-- Location: FF_X29_Y18_N31
\M61|Mem[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[10][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[10][0]~q\);

-- Location: FF_X29_Y18_N13
\M61|Mem[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[11][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[11][0]~q\);

-- Location: LCCOMB_X29_Y18_N30
\Mu0|Mux7~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~12_combout\ = (\addr[4]~input_o\ & (\addr[0]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[0]~input_o\ & ((\M61|Mem[11][0]~q\))) # (!\addr[0]~input_o\ & (\M61|Mem[10][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[10][0]~q\,
	datad => \M61|Mem[11][0]~q\,
	combout => \Mu0|Mux7~12_combout\);

-- Location: LCCOMB_X26_Y20_N24
\Mu0|Mux7~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~13_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux7~12_combout\ & ((\M61|Mem[27][0]~q\))) # (!\Mu0|Mux7~12_combout\ & (\M61|Mem[26][0]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M61|Mem[26][0]~q\,
	datab => \addr[4]~input_o\,
	datac => \M61|Mem[27][0]~q\,
	datad => \Mu0|Mux7~12_combout\,
	combout => \Mu0|Mux7~13_combout\);

-- Location: LCCOMB_X21_Y17_N28
\Mu0|Mux7~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~16_combout\ = (\addr[1]~input_o\ & (((\Mu0|Mux7~13_combout\) # (\addr[5]~input_o\)))) # (!\addr[1]~input_o\ & (\Mu0|Mux7~15_combout\ & ((!\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~15_combout\,
	datab => \Mu0|Mux7~13_combout\,
	datac => \addr[1]~input_o\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux7~16_combout\);

-- Location: LCCOMB_X21_Y17_N22
\Mu0|Mux7~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~19_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux7~16_combout\ & ((\Mu0|Mux7~18_combout\))) # (!\Mu0|Mux7~16_combout\ & (\Mu0|Mux7~11_combout\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux7~11_combout\,
	datac => \Mu0|Mux7~18_combout\,
	datad => \Mu0|Mux7~16_combout\,
	combout => \Mu0|Mux7~19_combout\);

-- Location: FF_X25_Y13_N15
\M71|Mem[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[16][0]~q\);

-- Location: FF_X26_Y13_N3
\M71|Mem[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[17][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[17][0]~q\);

-- Location: LCCOMB_X25_Y13_N14
\Mu0|Mux7~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~27_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M71|Mem[17][0]~q\))) # (!\addr[0]~input_o\ & (\M71|Mem[16][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[16][0]~q\,
	datad => \M71|Mem[17][0]~q\,
	combout => \Mu0|Mux7~27_combout\);

-- Location: FF_X26_Y13_N21
\M71|Mem[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[19][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[19][0]~q\);

-- Location: FF_X25_Y13_N21
\M71|Mem[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[18][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[18][0]~q\);

-- Location: LCCOMB_X26_Y13_N20
\Mu0|Mux7~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~28_combout\ = (\Mu0|Mux7~27_combout\ & (((\M71|Mem[19][0]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux7~27_combout\ & (\addr[1]~input_o\ & ((\M71|Mem[18][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~27_combout\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[19][0]~q\,
	datad => \M71|Mem[18][0]~q\,
	combout => \Mu0|Mux7~28_combout\);

-- Location: FF_X29_Y11_N17
\M61|Mem[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[18][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[18][0]~q\);

-- Location: FF_X29_Y11_N27
\M61|Mem[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[19][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[19][0]~q\);

-- Location: LCCOMB_X30_Y11_N8
\M61|Mem[17][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[17][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M61|Mem[17][0]~feeder_combout\);

-- Location: FF_X30_Y11_N9
\M61|Mem[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[17][0]~feeder_combout\,
	ena => \M60|Mem[17][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[17][0]~q\);

-- Location: FF_X30_Y11_N19
\M61|Mem[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[16][0]~q\);

-- Location: LCCOMB_X30_Y11_N18
\Mu0|Mux7~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~20_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M61|Mem[17][0]~q\)) # (!\addr[0]~input_o\ & ((\M61|Mem[16][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M61|Mem[17][0]~q\,
	datac => \M61|Mem[16][0]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux7~20_combout\);

-- Location: LCCOMB_X29_Y11_N26
\Mu0|Mux7~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~21_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux7~20_combout\ & ((\M61|Mem[19][0]~q\))) # (!\Mu0|Mux7~20_combout\ & (\M61|Mem[18][0]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux7~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M61|Mem[18][0]~q\,
	datac => \M61|Mem[19][0]~q\,
	datad => \Mu0|Mux7~20_combout\,
	combout => \Mu0|Mux7~21_combout\);

-- Location: FF_X27_Y11_N25
\M61|Mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[1][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[1][0]~q\);

-- Location: FF_X27_Y11_N19
\M61|Mem[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[3][0]~q\);

-- Location: FF_X28_Y13_N5
\M61|Mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[0][0]~q\);

-- Location: LCCOMB_X28_Y11_N2
\M61|Mem[2][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[2][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M61|Mem[2][0]~feeder_combout\);

-- Location: FF_X28_Y11_N3
\M61|Mem[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[2][0]~feeder_combout\,
	ena => \M60|Mem[2][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[2][0]~q\);

-- Location: LCCOMB_X28_Y13_N4
\Mu0|Mux7~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~24_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M61|Mem[2][0]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M61|Mem[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[0][0]~q\,
	datad => \M61|Mem[2][0]~q\,
	combout => \Mu0|Mux7~24_combout\);

-- Location: LCCOMB_X27_Y11_N18
\Mu0|Mux7~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~25_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux7~24_combout\ & ((\M61|Mem[3][0]~q\))) # (!\Mu0|Mux7~24_combout\ & (\M61|Mem[1][0]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux7~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M61|Mem[1][0]~q\,
	datac => \M61|Mem[3][0]~q\,
	datad => \Mu0|Mux7~24_combout\,
	combout => \Mu0|Mux7~25_combout\);

-- Location: LCCOMB_X28_Y17_N18
\M71|Mem[2][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[2][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M71|Mem[2][0]~feeder_combout\);

-- Location: FF_X28_Y17_N19
\M71|Mem[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[2][0]~feeder_combout\,
	ena => \M70|Mem[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[2][0]~q\);

-- Location: FF_X28_Y18_N27
\M71|Mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[0][0]~q\);

-- Location: LCCOMB_X28_Y18_N26
\Mu0|Mux7~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~22_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M71|Mem[2][0]~q\)) # (!\addr[1]~input_o\ & ((\M71|Mem[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M71|Mem[2][0]~q\,
	datac => \M71|Mem[0][0]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux7~22_combout\);

-- Location: FF_X28_Y17_N29
\M71|Mem[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[3][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[3][0]~q\);

-- Location: FF_X29_Y17_N23
\M71|Mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[1][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[1][0]~q\);

-- Location: LCCOMB_X28_Y17_N28
\Mu0|Mux7~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~23_combout\ = (\Mu0|Mux7~22_combout\ & (((\M71|Mem[3][0]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux7~22_combout\ & (\addr[0]~input_o\ & ((\M71|Mem[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~22_combout\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[3][0]~q\,
	datad => \M71|Mem[1][0]~q\,
	combout => \Mu0|Mux7~23_combout\);

-- Location: LCCOMB_X26_Y13_N16
\Mu0|Mux7~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~26_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux7~23_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux7~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux7~25_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux7~23_combout\,
	combout => \Mu0|Mux7~26_combout\);

-- Location: LCCOMB_X26_Y13_N22
\Mu0|Mux7~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~29_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux7~26_combout\ & (\Mu0|Mux7~28_combout\)) # (!\Mu0|Mux7~26_combout\ & ((\Mu0|Mux7~21_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux7~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux7~28_combout\,
	datac => \Mu0|Mux7~21_combout\,
	datad => \Mu0|Mux7~26_combout\,
	combout => \Mu0|Mux7~29_combout\);

-- Location: LCCOMB_X13_Y14_N8
\Mu0|Mux7~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~30_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\Mu0|Mux7~19_combout\)) # (!\addr[3]~input_o\ & ((\Mu0|Mux7~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~19_combout\,
	datab => \Mu0|Mux7~29_combout\,
	datac => \addr[2]~input_o\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux7~30_combout\);

-- Location: FF_X24_Y25_N23
\M61|Mem[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[28][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[28][0]~q\);

-- Location: FF_X24_Y25_N21
\M61|Mem[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[30][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[30][0]~q\);

-- Location: LCCOMB_X24_Y25_N22
\Mu0|Mux7~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~31_combout\ = (\addr[5]~input_o\ & (\addr[1]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[1]~input_o\ & ((\M61|Mem[30][0]~q\))) # (!\addr[1]~input_o\ & (\M61|Mem[28][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M61|Mem[28][0]~q\,
	datad => \M61|Mem[30][0]~q\,
	combout => \Mu0|Mux7~31_combout\);

-- Location: FF_X21_Y21_N23
\M71|Mem[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[30][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[30][0]~q\);

-- Location: LCCOMB_X21_Y21_N12
\M71|Mem[28][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[28][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M71|Mem[28][0]~feeder_combout\);

-- Location: FF_X21_Y21_N13
\M71|Mem[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[28][0]~feeder_combout\,
	ena => \M70|Mem[28][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[28][0]~q\);

-- Location: LCCOMB_X21_Y21_N22
\Mu0|Mux7~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~32_combout\ = (\Mu0|Mux7~31_combout\ & (((\M71|Mem[30][0]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux7~31_combout\ & (\addr[5]~input_o\ & ((\M71|Mem[28][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~31_combout\,
	datab => \addr[5]~input_o\,
	datac => \M71|Mem[30][0]~q\,
	datad => \M71|Mem[28][0]~q\,
	combout => \Mu0|Mux7~32_combout\);

-- Location: FF_X22_Y21_N23
\M71|Mem[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[12][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[12][0]~q\);

-- Location: FF_X22_Y23_N25
\M61|Mem[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[14][0]~q\);

-- Location: FF_X22_Y23_N11
\M61|Mem[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[12][0]~q\);

-- Location: LCCOMB_X22_Y23_N10
\Mu0|Mux7~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~35_combout\ = (\addr[5]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[1]~input_o\ & (\M61|Mem[14][0]~q\)) # (!\addr[1]~input_o\ & ((\M61|Mem[12][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M61|Mem[14][0]~q\,
	datac => \M61|Mem[12][0]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux7~35_combout\);

-- Location: FF_X22_Y21_N17
\M71|Mem[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[14][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[14][0]~q\);

-- Location: LCCOMB_X22_Y21_N16
\Mu0|Mux7~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~36_combout\ = (\Mu0|Mux7~35_combout\ & (((\M71|Mem[14][0]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux7~35_combout\ & (\M71|Mem[12][0]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[12][0]~q\,
	datab => \Mu0|Mux7~35_combout\,
	datac => \M71|Mem[14][0]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux7~36_combout\);

-- Location: FF_X25_Y22_N13
\M61|Mem[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[13][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[13][0]~q\);

-- Location: FF_X25_Y22_N3
\M61|Mem[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[15][0]~q\);

-- Location: LCCOMB_X25_Y22_N12
\Mu0|Mux7~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~33_combout\ = (\addr[5]~input_o\ & (\addr[1]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[1]~input_o\ & ((\M61|Mem[15][0]~q\))) # (!\addr[1]~input_o\ & (\M61|Mem[13][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M61|Mem[13][0]~q\,
	datad => \M61|Mem[15][0]~q\,
	combout => \Mu0|Mux7~33_combout\);

-- Location: FF_X21_Y22_N3
\M71|Mem[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[15][0]~q\);

-- Location: FF_X21_Y19_N7
\M71|Mem[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[13][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[13][0]~q\);

-- Location: LCCOMB_X21_Y22_N2
\Mu0|Mux7~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~34_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux7~33_combout\ & (\M71|Mem[15][0]~q\)) # (!\Mu0|Mux7~33_combout\ & ((\M71|Mem[13][0]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux7~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux7~33_combout\,
	datac => \M71|Mem[15][0]~q\,
	datad => \M71|Mem[13][0]~q\,
	combout => \Mu0|Mux7~34_combout\);

-- Location: LCCOMB_X21_Y24_N16
\Mu0|Mux7~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~37_combout\ = (\addr[4]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[0]~input_o\ & ((\Mu0|Mux7~34_combout\))) # (!\addr[0]~input_o\ & (\Mu0|Mux7~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux7~36_combout\,
	datac => \Mu0|Mux7~34_combout\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux7~37_combout\);

-- Location: FF_X24_Y22_N15
\M61|Mem[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[29][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[29][0]~q\);

-- Location: FF_X24_Y22_N29
\M61|Mem[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[31][0]~q\);

-- Location: LCCOMB_X24_Y22_N14
\Mu0|Mux7~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~38_combout\ = (\addr[1]~input_o\ & ((\addr[5]~input_o\) # ((\M61|Mem[31][0]~q\)))) # (!\addr[1]~input_o\ & (!\addr[5]~input_o\ & (\M61|Mem[29][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M61|Mem[29][0]~q\,
	datad => \M61|Mem[31][0]~q\,
	combout => \Mu0|Mux7~38_combout\);

-- Location: FF_X21_Y24_N21
\M71|Mem[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[31][0]~q\);

-- Location: FF_X21_Y24_N3
\M71|Mem[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[29][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[29][0]~q\);

-- Location: LCCOMB_X21_Y24_N20
\Mu0|Mux7~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~39_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux7~38_combout\ & (\M71|Mem[31][0]~q\)) # (!\Mu0|Mux7~38_combout\ & ((\M71|Mem[29][0]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux7~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux7~38_combout\,
	datac => \M71|Mem[31][0]~q\,
	datad => \M71|Mem[29][0]~q\,
	combout => \Mu0|Mux7~39_combout\);

-- Location: LCCOMB_X21_Y24_N30
\Mu0|Mux7~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~40_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux7~37_combout\ & ((\Mu0|Mux7~39_combout\))) # (!\Mu0|Mux7~37_combout\ & (\Mu0|Mux7~32_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux7~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux7~32_combout\,
	datac => \Mu0|Mux7~37_combout\,
	datad => \Mu0|Mux7~39_combout\,
	combout => \Mu0|Mux7~40_combout\);

-- Location: FF_X25_Y27_N15
\M71|Mem[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[20][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[20][0]~q\);

-- Location: FF_X26_Y27_N5
\M71|Mem[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[21][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[21][0]~q\);

-- Location: LCCOMB_X25_Y27_N14
\Mu0|Mux7~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~7_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M71|Mem[21][0]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M71|Mem[20][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[20][0]~q\,
	datad => \M71|Mem[21][0]~q\,
	combout => \Mu0|Mux7~7_combout\);

-- Location: FF_X26_Y27_N15
\M71|Mem[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[23][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[23][0]~q\);

-- Location: FF_X25_Y27_N21
\M71|Mem[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[22][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[22][0]~q\);

-- Location: LCCOMB_X26_Y27_N14
\Mu0|Mux7~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~8_combout\ = (\Mu0|Mux7~7_combout\ & (((\M71|Mem[23][0]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux7~7_combout\ & (\addr[1]~input_o\ & ((\M71|Mem[22][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~7_combout\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[23][0]~q\,
	datad => \M71|Mem[22][0]~q\,
	combout => \Mu0|Mux7~8_combout\);

-- Location: FF_X17_Y25_N29
\M71|Mem[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[5][0]~q\);

-- Location: FF_X17_Y25_N31
\M71|Mem[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[7][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[7][0]~q\);

-- Location: LCCOMB_X16_Y25_N18
\M71|Mem[6][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[6][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M71|Mem[6][0]~feeder_combout\);

-- Location: FF_X16_Y25_N19
\M71|Mem[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[6][0]~feeder_combout\,
	ena => \M70|Mem[6][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[6][0]~q\);

-- Location: FF_X18_Y25_N25
\M71|Mem[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M70|Mem[4][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[4][0]~q\);

-- Location: LCCOMB_X18_Y25_N24
\Mu0|Mux7~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~0_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M71|Mem[6][0]~q\)) # (!\addr[1]~input_o\ & ((\M71|Mem[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[6][0]~q\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[4][0]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux7~0_combout\);

-- Location: LCCOMB_X17_Y25_N30
\Mu0|Mux7~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~1_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux7~0_combout\ & ((\M71|Mem[7][0]~q\))) # (!\Mu0|Mux7~0_combout\ & (\M71|Mem[5][0]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M71|Mem[5][0]~q\,
	datac => \M71|Mem[7][0]~q\,
	datad => \Mu0|Mux7~0_combout\,
	combout => \Mu0|Mux7~1_combout\);

-- Location: FF_X23_Y24_N21
\M61|Mem[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[22][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[22][0]~q\);

-- Location: FF_X23_Y24_N23
\M61|Mem[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[23][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[23][0]~q\);

-- Location: LCCOMB_X22_Y24_N24
\M61|Mem[21][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[21][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M61|Mem[21][0]~feeder_combout\);

-- Location: FF_X22_Y24_N25
\M61|Mem[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[21][0]~feeder_combout\,
	ena => \M60|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[21][0]~q\);

-- Location: FF_X22_Y24_N3
\M61|Mem[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[20][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[20][0]~q\);

-- Location: LCCOMB_X22_Y24_N2
\Mu0|Mux7~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~2_combout\ = (\addr[0]~input_o\ & ((\M61|Mem[21][0]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M61|Mem[20][0]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M61|Mem[21][0]~q\,
	datac => \M61|Mem[20][0]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux7~2_combout\);

-- Location: LCCOMB_X23_Y24_N22
\Mu0|Mux7~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~3_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux7~2_combout\ & ((\M61|Mem[23][0]~q\))) # (!\Mu0|Mux7~2_combout\ & (\M61|Mem[22][0]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M61|Mem[22][0]~q\,
	datac => \M61|Mem[23][0]~q\,
	datad => \Mu0|Mux7~2_combout\,
	combout => \Mu0|Mux7~3_combout\);

-- Location: FF_X31_Y16_N27
\M61|Mem[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[6][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[6][0]~q\);

-- Location: FF_X35_Y16_N15
\M61|Mem[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[4][0]~q\);

-- Location: LCCOMB_X35_Y16_N14
\Mu0|Mux7~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~4_combout\ = (\addr[1]~input_o\ & ((\M61|Mem[6][0]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M61|Mem[4][0]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M61|Mem[6][0]~q\,
	datac => \M61|Mem[4][0]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux7~4_combout\);

-- Location: FF_X31_Y16_N5
\M61|Mem[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[7][0]~q\);

-- Location: FF_X35_Y16_N13
\M61|Mem[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M60|Mem[5][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[5][0]~q\);

-- Location: LCCOMB_X31_Y16_N4
\Mu0|Mux7~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~5_combout\ = (\Mu0|Mux7~4_combout\ & (((\M61|Mem[7][0]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux7~4_combout\ & (\addr[0]~input_o\ & ((\M61|Mem[5][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~4_combout\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[7][0]~q\,
	datad => \M61|Mem[5][0]~q\,
	combout => \Mu0|Mux7~5_combout\);

-- Location: LCCOMB_X21_Y24_N12
\Mu0|Mux7~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~6_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux7~3_combout\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((!\addr[5]~input_o\ & \Mu0|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux7~3_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux7~5_combout\,
	combout => \Mu0|Mux7~6_combout\);

-- Location: LCCOMB_X21_Y24_N6
\Mu0|Mux7~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~9_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux7~6_combout\ & (\Mu0|Mux7~8_combout\)) # (!\Mu0|Mux7~6_combout\ & ((\Mu0|Mux7~1_combout\))))) # (!\addr[5]~input_o\ & (((\Mu0|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux7~8_combout\,
	datac => \Mu0|Mux7~1_combout\,
	datad => \Mu0|Mux7~6_combout\,
	combout => \Mu0|Mux7~9_combout\);

-- Location: LCCOMB_X21_Y24_N8
\Mu0|Mux7~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~41_combout\ = (\Mu0|Mux7~30_combout\ & (((\Mu0|Mux7~40_combout\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux7~30_combout\ & (\addr[2]~input_o\ & ((\Mu0|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~30_combout\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux7~40_combout\,
	datad => \Mu0|Mux7~9_combout\,
	combout => \Mu0|Mux7~41_combout\);

-- Location: FF_X22_Y20_N29
\M41|Mem[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[25][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[25][0]~q\);

-- Location: FF_X21_Y20_N15
\M41|Mem[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[17][0]~q\);

-- Location: LCCOMB_X21_Y20_N14
\Mu0|Mux7~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~54_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M41|Mem[25][0]~q\)) # (!\addr[3]~input_o\ & ((\M41|Mem[17][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M41|Mem[25][0]~q\,
	datac => \M41|Mem[17][0]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux7~54_combout\);

-- Location: FF_X22_Y20_N15
\M41|Mem[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[29][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[29][0]~q\);

-- Location: FF_X21_Y20_N21
\M41|Mem[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[21][0]~q\);

-- Location: LCCOMB_X22_Y20_N14
\Mu0|Mux7~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~55_combout\ = (\Mu0|Mux7~54_combout\ & (((\M41|Mem[29][0]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux7~54_combout\ & (\addr[2]~input_o\ & ((\M41|Mem[21][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~54_combout\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[29][0]~q\,
	datad => \M41|Mem[21][0]~q\,
	combout => \Mu0|Mux7~55_combout\);

-- Location: FF_X26_Y28_N15
\M41|Mem[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[9][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[9][0]~q\);

-- Location: FF_X27_Y28_N27
\M41|Mem[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[13][0]~q\);

-- Location: FF_X27_Y29_N19
\M41|Mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[1][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[1][0]~q\);

-- Location: FF_X27_Y28_N1
\M41|Mem[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[5][0]~q\);

-- Location: LCCOMB_X27_Y29_N18
\Mu0|Mux7~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~56_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M41|Mem[5][0]~q\))) # (!\addr[2]~input_o\ & (\M41|Mem[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[1][0]~q\,
	datad => \M41|Mem[5][0]~q\,
	combout => \Mu0|Mux7~56_combout\);

-- Location: LCCOMB_X27_Y28_N26
\Mu0|Mux7~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~57_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux7~56_combout\ & ((\M41|Mem[13][0]~q\))) # (!\Mu0|Mux7~56_combout\ & (\M41|Mem[9][0]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux7~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[9][0]~q\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[13][0]~q\,
	datad => \Mu0|Mux7~56_combout\,
	combout => \Mu0|Mux7~57_combout\);

-- Location: LCCOMB_X27_Y21_N12
\Mu0|Mux7~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~58_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & (\Mu0|Mux7~55_combout\)) # (!\addr[4]~input_o\ & ((\Mu0|Mux7~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~55_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux7~57_combout\,
	combout => \Mu0|Mux7~58_combout\);

-- Location: FF_X35_Y21_N5
\M51|Mem[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[9][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[9][0]~q\);

-- Location: FF_X34_Y21_N25
\M51|Mem[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[13][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[13][0]~q\);

-- Location: FF_X35_Y21_N7
\M51|Mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[1][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[1][0]~q\);

-- Location: FF_X32_Y21_N11
\M51|Mem[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[5][0]~q\);

-- Location: LCCOMB_X35_Y21_N6
\Mu0|Mux7~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~52_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M51|Mem[5][0]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M51|Mem[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[1][0]~q\,
	datad => \M51|Mem[5][0]~q\,
	combout => \Mu0|Mux7~52_combout\);

-- Location: LCCOMB_X34_Y21_N24
\Mu0|Mux7~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~53_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux7~52_combout\ & ((\M51|Mem[13][0]~q\))) # (!\Mu0|Mux7~52_combout\ & (\M51|Mem[9][0]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux7~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[9][0]~q\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[13][0]~q\,
	datad => \Mu0|Mux7~52_combout\,
	combout => \Mu0|Mux7~53_combout\);

-- Location: FF_X36_Y25_N3
\M51|Mem[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[21][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[21][0]~q\);

-- Location: FF_X35_Y25_N21
\M51|Mem[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[29][0]~q\);

-- Location: FF_X36_Y25_N5
\M51|Mem[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[17][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[17][0]~q\);

-- Location: LCCOMB_X35_Y25_N2
\M51|Mem[25][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[25][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M51|Mem[25][0]~feeder_combout\);

-- Location: FF_X35_Y25_N3
\M51|Mem[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[25][0]~feeder_combout\,
	ena => \M50|Mem[25][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[25][0]~q\);

-- Location: LCCOMB_X36_Y25_N4
\Mu0|Mux7~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~59_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M51|Mem[25][0]~q\))) # (!\addr[3]~input_o\ & (\M51|Mem[17][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[17][0]~q\,
	datad => \M51|Mem[25][0]~q\,
	combout => \Mu0|Mux7~59_combout\);

-- Location: LCCOMB_X35_Y25_N20
\Mu0|Mux7~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~60_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux7~59_combout\ & ((\M51|Mem[29][0]~q\))) # (!\Mu0|Mux7~59_combout\ & (\M51|Mem[21][0]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux7~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[21][0]~q\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[29][0]~q\,
	datad => \Mu0|Mux7~59_combout\,
	combout => \Mu0|Mux7~60_combout\);

-- Location: LCCOMB_X27_Y21_N14
\Mu0|Mux7~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~61_combout\ = (\Mu0|Mux7~58_combout\ & (((\Mu0|Mux7~60_combout\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux7~58_combout\ & (\addr[5]~input_o\ & (\Mu0|Mux7~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~58_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux7~53_combout\,
	datad => \Mu0|Mux7~60_combout\,
	combout => \Mu0|Mux7~61_combout\);

-- Location: FF_X22_Y27_N5
\M41|Mem[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[20][0]~q\);

-- Location: FF_X22_Y27_N15
\M41|Mem[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[16][0]~q\);

-- Location: LCCOMB_X22_Y27_N14
\Mu0|Mux7~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~62_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M41|Mem[20][0]~q\)) # (!\addr[2]~input_o\ & ((\M41|Mem[16][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M41|Mem[20][0]~q\,
	datac => \M41|Mem[16][0]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux7~62_combout\);

-- Location: FF_X23_Y27_N19
\M41|Mem[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[28][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[28][0]~q\);

-- Location: FF_X23_Y27_N25
\M41|Mem[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[24][0]~q\);

-- Location: LCCOMB_X23_Y27_N18
\Mu0|Mux7~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~63_combout\ = (\Mu0|Mux7~62_combout\ & (((\M41|Mem[28][0]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux7~62_combout\ & (\addr[3]~input_o\ & ((\M41|Mem[24][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~62_combout\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[28][0]~q\,
	datad => \M41|Mem[24][0]~q\,
	combout => \Mu0|Mux7~63_combout\);

-- Location: LCCOMB_X30_Y24_N4
\M51|Mem[20][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[20][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M51|Mem[20][0]~feeder_combout\);

-- Location: FF_X30_Y24_N5
\M51|Mem[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[20][0]~feeder_combout\,
	ena => \M50|Mem[20][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[20][0]~q\);

-- Location: FF_X30_Y24_N23
\M51|Mem[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[16][0]~q\);

-- Location: FF_X29_Y24_N21
\M51|Mem[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[24][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[24][0]~q\);

-- Location: LCCOMB_X30_Y24_N22
\Mu0|Mux7~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~69_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M51|Mem[24][0]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M51|Mem[16][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[16][0]~q\,
	datad => \M51|Mem[24][0]~q\,
	combout => \Mu0|Mux7~69_combout\);

-- Location: FF_X29_Y24_N23
\M51|Mem[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[28][0]~q\);

-- Location: LCCOMB_X29_Y24_N22
\Mu0|Mux7~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~70_combout\ = (\Mu0|Mux7~69_combout\ & (((\M51|Mem[28][0]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux7~69_combout\ & (\M51|Mem[20][0]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[20][0]~q\,
	datab => \Mu0|Mux7~69_combout\,
	datac => \M51|Mem[28][0]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux7~70_combout\);

-- Location: FF_X29_Y22_N17
\M41|Mem[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[8][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[8][0]~q\);

-- Location: FF_X29_Y21_N17
\M41|Mem[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[12][0]~q\);

-- Location: FF_X30_Y21_N3
\M41|Mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[0][0]~q\);

-- Location: FF_X30_Y21_N1
\M41|Mem[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[4][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[4][0]~q\);

-- Location: LCCOMB_X30_Y21_N2
\Mu0|Mux7~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~66_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M41|Mem[4][0]~q\))) # (!\addr[2]~input_o\ & (\M41|Mem[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[0][0]~q\,
	datad => \M41|Mem[4][0]~q\,
	combout => \Mu0|Mux7~66_combout\);

-- Location: LCCOMB_X29_Y21_N16
\Mu0|Mux7~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~67_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux7~66_combout\ & ((\M41|Mem[12][0]~q\))) # (!\Mu0|Mux7~66_combout\ & (\M41|Mem[8][0]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux7~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[8][0]~q\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[12][0]~q\,
	datad => \Mu0|Mux7~66_combout\,
	combout => \Mu0|Mux7~67_combout\);

-- Location: FF_X32_Y21_N21
\M51|Mem[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[4][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[4][0]~q\);

-- Location: FF_X28_Y21_N3
\M51|Mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[0][0]~q\);

-- Location: LCCOMB_X28_Y21_N2
\Mu0|Mux7~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~64_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M51|Mem[4][0]~q\)) # (!\addr[2]~input_o\ & ((\M51|Mem[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[4][0]~q\,
	datac => \M51|Mem[0][0]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux7~64_combout\);

-- Location: FF_X29_Y21_N23
\M51|Mem[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[12][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[12][0]~q\);

-- Location: FF_X28_Y21_N25
\M51|Mem[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[8][0]~q\);

-- Location: LCCOMB_X29_Y21_N22
\Mu0|Mux7~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~65_combout\ = (\Mu0|Mux7~64_combout\ & (((\M51|Mem[12][0]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux7~64_combout\ & (\addr[3]~input_o\ & ((\M51|Mem[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~64_combout\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[12][0]~q\,
	datad => \M51|Mem[8][0]~q\,
	combout => \Mu0|Mux7~65_combout\);

-- Location: LCCOMB_X27_Y21_N24
\Mu0|Mux7~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~68_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux7~65_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux7~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~67_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux7~65_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux7~68_combout\);

-- Location: LCCOMB_X27_Y21_N10
\Mu0|Mux7~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~71_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux7~68_combout\ & ((\Mu0|Mux7~70_combout\))) # (!\Mu0|Mux7~68_combout\ & (\Mu0|Mux7~63_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux7~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~63_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux7~70_combout\,
	datad => \Mu0|Mux7~68_combout\,
	combout => \Mu0|Mux7~71_combout\);

-- Location: LCCOMB_X27_Y21_N28
\Mu0|Mux7~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~72_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\Mu0|Mux7~61_combout\)) # (!\addr[0]~input_o\ & ((\Mu0|Mux7~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux7~61_combout\,
	datad => \Mu0|Mux7~71_combout\,
	combout => \Mu0|Mux7~72_combout\);

-- Location: FF_X30_Y27_N29
\M41|Mem[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[11][0]~q\);

-- Location: FF_X29_Y26_N13
\M41|Mem[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[15][0]~q\);

-- Location: LCCOMB_X30_Y27_N28
\Mu0|Mux7~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~75_combout\ = (\addr[5]~input_o\ & (\addr[2]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & ((\M41|Mem[15][0]~q\))) # (!\addr[2]~input_o\ & (\M41|Mem[11][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[11][0]~q\,
	datad => \M41|Mem[15][0]~q\,
	combout => \Mu0|Mux7~75_combout\);

-- Location: FF_X29_Y26_N31
\M51|Mem[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[15][0]~q\);

-- Location: LCCOMB_X30_Y26_N24
\M51|Mem[11][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[11][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M51|Mem[11][0]~feeder_combout\);

-- Location: FF_X30_Y26_N25
\M51|Mem[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[11][0]~feeder_combout\,
	ena => \M50|Mem[11][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[11][0]~q\);

-- Location: LCCOMB_X29_Y26_N30
\Mu0|Mux7~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~76_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux7~75_combout\ & (\M51|Mem[15][0]~q\)) # (!\Mu0|Mux7~75_combout\ & ((\M51|Mem[11][0]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux7~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux7~75_combout\,
	datac => \M51|Mem[15][0]~q\,
	datad => \M51|Mem[11][0]~q\,
	combout => \Mu0|Mux7~76_combout\);

-- Location: LCCOMB_X32_Y20_N22
\M51|Mem[3][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[3][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M51|Mem[3][0]~feeder_combout\);

-- Location: FF_X32_Y20_N23
\M51|Mem[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[3][0]~feeder_combout\,
	ena => \M50|Mem[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[3][0]~q\);

-- Location: FF_X28_Y24_N7
\M51|Mem[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[7][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[7][0]~q\);

-- Location: LCCOMB_X28_Y24_N12
\M41|Mem[7][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[7][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M41|Mem[7][0]~feeder_combout\);

-- Location: FF_X28_Y24_N13
\M41|Mem[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[7][0]~feeder_combout\,
	ena => \M40|Mem[7][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[7][0]~q\);

-- Location: FF_X29_Y28_N19
\M41|Mem[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[3][0]~q\);

-- Location: LCCOMB_X29_Y28_N18
\Mu0|Mux7~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~77_combout\ = (\addr[5]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & (\M41|Mem[7][0]~q\)) # (!\addr[2]~input_o\ & ((\M41|Mem[3][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M41|Mem[7][0]~q\,
	datac => \M41|Mem[3][0]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux7~77_combout\);

-- Location: LCCOMB_X28_Y24_N6
\Mu0|Mux7~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~78_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux7~77_combout\ & ((\M51|Mem[7][0]~q\))) # (!\Mu0|Mux7~77_combout\ & (\M51|Mem[3][0]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux7~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M51|Mem[3][0]~q\,
	datac => \M51|Mem[7][0]~q\,
	datad => \Mu0|Mux7~77_combout\,
	combout => \Mu0|Mux7~78_combout\);

-- Location: LCCOMB_X27_Y21_N30
\Mu0|Mux7~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~79_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux7~76_combout\) # ((\addr[4]~input_o\)))) # (!\addr[3]~input_o\ & (((!\addr[4]~input_o\ & \Mu0|Mux7~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux7~76_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux7~78_combout\,
	combout => \Mu0|Mux7~79_combout\);

-- Location: FF_X24_Y26_N1
\M51|Mem[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[19][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[19][0]~q\);

-- Location: FF_X24_Y26_N3
\M51|Mem[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[23][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[23][0]~q\);

-- Location: FF_X29_Y28_N1
\M41|Mem[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[19][0]~q\);

-- Location: FF_X32_Y28_N17
\M41|Mem[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[23][0]~q\);

-- Location: LCCOMB_X29_Y28_N0
\Mu0|Mux7~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~73_combout\ = (\addr[5]~input_o\ & (\addr[2]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & ((\M41|Mem[23][0]~q\))) # (!\addr[2]~input_o\ & (\M41|Mem[19][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[19][0]~q\,
	datad => \M41|Mem[23][0]~q\,
	combout => \Mu0|Mux7~73_combout\);

-- Location: LCCOMB_X24_Y26_N2
\Mu0|Mux7~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~74_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux7~73_combout\ & ((\M51|Mem[23][0]~q\))) # (!\Mu0|Mux7~73_combout\ & (\M51|Mem[19][0]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux7~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M51|Mem[19][0]~q\,
	datac => \M51|Mem[23][0]~q\,
	datad => \Mu0|Mux7~73_combout\,
	combout => \Mu0|Mux7~74_combout\);

-- Location: FF_X26_Y25_N1
\M41|Mem[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[31][0]~q\);

-- Location: FF_X26_Y25_N19
\M51|Mem[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[31][0]~q\);

-- Location: LCCOMB_X30_Y26_N10
\M51|Mem[27][0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[27][0]~feeder_combout\ = \Din[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[8]~input_o\,
	combout => \M51|Mem[27][0]~feeder_combout\);

-- Location: FF_X30_Y26_N11
\M51|Mem[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[27][0]~feeder_combout\,
	ena => \M50|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[27][0]~q\);

-- Location: FF_X30_Y27_N7
\M41|Mem[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[27][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[27][0]~q\);

-- Location: LCCOMB_X30_Y27_N6
\Mu0|Mux7~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~80_combout\ = (\addr[5]~input_o\ & ((\M51|Mem[27][0]~q\) # ((\addr[2]~input_o\)))) # (!\addr[5]~input_o\ & (((\M41|Mem[27][0]~q\ & !\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M51|Mem[27][0]~q\,
	datac => \M41|Mem[27][0]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux7~80_combout\);

-- Location: LCCOMB_X26_Y25_N18
\Mu0|Mux7~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~81_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux7~80_combout\ & ((\M51|Mem[31][0]~q\))) # (!\Mu0|Mux7~80_combout\ & (\M41|Mem[31][0]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux7~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M41|Mem[31][0]~q\,
	datac => \M51|Mem[31][0]~q\,
	datad => \Mu0|Mux7~80_combout\,
	combout => \Mu0|Mux7~81_combout\);

-- Location: LCCOMB_X27_Y21_N8
\Mu0|Mux7~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~82_combout\ = (\Mu0|Mux7~79_combout\ & (((\Mu0|Mux7~81_combout\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux7~79_combout\ & (\Mu0|Mux7~74_combout\ & (\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~79_combout\,
	datab => \Mu0|Mux7~74_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux7~81_combout\,
	combout => \Mu0|Mux7~82_combout\);

-- Location: FF_X31_Y27_N27
\M51|Mem[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[2][0]~q\);

-- Location: FF_X31_Y27_N25
\M51|Mem[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[10][0]~q\);

-- Location: LCCOMB_X31_Y27_N26
\Mu0|Mux7~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~42_combout\ = (\addr[3]~input_o\ & ((\addr[4]~input_o\) # ((\M51|Mem[10][0]~q\)))) # (!\addr[3]~input_o\ & (!\addr[4]~input_o\ & (\M51|Mem[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M51|Mem[2][0]~q\,
	datad => \M51|Mem[10][0]~q\,
	combout => \Mu0|Mux7~42_combout\);

-- Location: FF_X35_Y19_N11
\M51|Mem[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[26][0]~q\);

-- Location: FF_X35_Y19_N1
\M51|Mem[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[18][0]~q\);

-- Location: LCCOMB_X35_Y19_N10
\Mu0|Mux7~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~43_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux7~42_combout\ & (\M51|Mem[26][0]~q\)) # (!\Mu0|Mux7~42_combout\ & ((\M51|Mem[18][0]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux7~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux7~42_combout\,
	datac => \M51|Mem[26][0]~q\,
	datad => \M51|Mem[18][0]~q\,
	combout => \Mu0|Mux7~43_combout\);

-- Location: FF_X31_Y26_N11
\M51|Mem[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[14][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[14][0]~q\);

-- Location: FF_X32_Y22_N31
\M51|Mem[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[30][0]~q\);

-- Location: FF_X31_Y26_N29
\M51|Mem[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[6][0]~q\);

-- Location: FF_X34_Y22_N7
\M51|Mem[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M50|Mem[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[22][0]~q\);

-- Location: LCCOMB_X31_Y26_N28
\Mu0|Mux7~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~49_combout\ = (\addr[3]~input_o\ & (\addr[4]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[4]~input_o\ & ((\M51|Mem[22][0]~q\))) # (!\addr[4]~input_o\ & (\M51|Mem[6][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M51|Mem[6][0]~q\,
	datad => \M51|Mem[22][0]~q\,
	combout => \Mu0|Mux7~49_combout\);

-- Location: LCCOMB_X32_Y22_N30
\Mu0|Mux7~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~50_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux7~49_combout\ & ((\M51|Mem[30][0]~q\))) # (!\Mu0|Mux7~49_combout\ & (\M51|Mem[14][0]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux7~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[14][0]~q\,
	datac => \M51|Mem[30][0]~q\,
	datad => \Mu0|Mux7~49_combout\,
	combout => \Mu0|Mux7~50_combout\);

-- Location: FF_X35_Y22_N13
\M41|Mem[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[18][0]~q\);

-- Location: FF_X35_Y22_N31
\M41|Mem[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[26][0]~q\);

-- Location: FF_X34_Y25_N5
\M41|Mem[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[10][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[10][0]~q\);

-- Location: FF_X34_Y25_N31
\M41|Mem[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[2][0]~q\);

-- Location: LCCOMB_X34_Y25_N30
\Mu0|Mux7~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~46_combout\ = (\addr[4]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & (\M41|Mem[10][0]~q\)) # (!\addr[3]~input_o\ & ((\M41|Mem[2][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M41|Mem[10][0]~q\,
	datac => \M41|Mem[2][0]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux7~46_combout\);

-- Location: LCCOMB_X35_Y22_N30
\Mu0|Mux7~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~47_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux7~46_combout\ & ((\M41|Mem[26][0]~q\))) # (!\Mu0|Mux7~46_combout\ & (\M41|Mem[18][0]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux7~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[18][0]~q\,
	datab => \addr[4]~input_o\,
	datac => \M41|Mem[26][0]~q\,
	datad => \Mu0|Mux7~46_combout\,
	combout => \Mu0|Mux7~47_combout\);

-- Location: FF_X31_Y25_N9
\M41|Mem[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[14][0]~q\);

-- Location: FF_X31_Y25_N3
\M41|Mem[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[6][0]~q\);

-- Location: LCCOMB_X31_Y25_N2
\Mu0|Mux7~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~44_combout\ = (\addr[3]~input_o\ & ((\M41|Mem[14][0]~q\) # ((\addr[4]~input_o\)))) # (!\addr[3]~input_o\ & (((\M41|Mem[6][0]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M41|Mem[14][0]~q\,
	datac => \M41|Mem[6][0]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux7~44_combout\);

-- Location: FF_X30_Y25_N13
\M41|Mem[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[30][0]~q\);

-- Location: FF_X34_Y22_N13
\M41|Mem[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[8]~input_o\,
	sload => VCC,
	ena => \M40|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[22][0]~q\);

-- Location: LCCOMB_X30_Y25_N12
\Mu0|Mux7~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~45_combout\ = (\Mu0|Mux7~44_combout\ & (((\M41|Mem[30][0]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux7~44_combout\ & (\addr[4]~input_o\ & ((\M41|Mem[22][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~44_combout\,
	datab => \addr[4]~input_o\,
	datac => \M41|Mem[30][0]~q\,
	datad => \M41|Mem[22][0]~q\,
	combout => \Mu0|Mux7~45_combout\);

-- Location: LCCOMB_X27_Y21_N0
\Mu0|Mux7~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~48_combout\ = (\addr[2]~input_o\ & ((\addr[5]~input_o\) # ((\Mu0|Mux7~45_combout\)))) # (!\addr[2]~input_o\ & (!\addr[5]~input_o\ & (\Mu0|Mux7~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux7~47_combout\,
	datad => \Mu0|Mux7~45_combout\,
	combout => \Mu0|Mux7~48_combout\);

-- Location: LCCOMB_X27_Y21_N2
\Mu0|Mux7~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~51_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux7~48_combout\ & ((\Mu0|Mux7~50_combout\))) # (!\Mu0|Mux7~48_combout\ & (\Mu0|Mux7~43_combout\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux7~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux7~43_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux7~50_combout\,
	datad => \Mu0|Mux7~48_combout\,
	combout => \Mu0|Mux7~51_combout\);

-- Location: LCCOMB_X27_Y21_N26
\Mu0|Mux7~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~83_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux7~72_combout\ & (\Mu0|Mux7~82_combout\)) # (!\Mu0|Mux7~72_combout\ & ((\Mu0|Mux7~51_combout\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux7~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux7~72_combout\,
	datac => \Mu0|Mux7~82_combout\,
	datad => \Mu0|Mux7~51_combout\,
	combout => \Mu0|Mux7~83_combout\);

-- Location: LCCOMB_X27_Y17_N0
\Mu0|Mux7~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~84_combout\ = (\addr[7]~input_o\ & ((\addr[6]~input_o\ & (\Mu0|Mux7~41_combout\)) # (!\addr[6]~input_o\ & ((\Mu0|Mux7~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[6]~input_o\,
	datab => \Mu0|Mux7~41_combout\,
	datac => \addr[7]~input_o\,
	datad => \Mu0|Mux7~83_combout\,
	combout => \Mu0|Mux7~84_combout\);

-- Location: LCCOMB_X27_Y17_N18
\Mu0|Mux7~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux7~149_combout\ = (\Mu0|Mux7~84_combout\) # ((\Mu0|Mux7~148_combout\ & !\addr[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mu0|Mux7~148_combout\,
	datac => \addr[7]~input_o\,
	datad => \Mu0|Mux7~84_combout\,
	combout => \Mu0|Mux7~149_combout\);

-- Location: IOIBUF_X12_Y41_N1
\Din[9]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Din(9),
	o => \Din[9]~input_o\);

-- Location: FF_X30_Y13_N11
\M31|Mem[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[21][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[21][1]~q\);

-- Location: FF_X30_Y13_N13
\M31|Mem[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[29][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[29][1]~q\);

-- Location: FF_X31_Y13_N9
\M31|Mem[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[25][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[25][1]~q\);

-- Location: FF_X31_Y13_N3
\M31|Mem[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[17][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[17][1]~q\);

-- Location: LCCOMB_X31_Y13_N2
\Mu0|Mux6~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~138_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M31|Mem[25][1]~q\)) # (!\addr[3]~input_o\ & ((\M31|Mem[17][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M31|Mem[25][1]~q\,
	datac => \M31|Mem[17][1]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux6~138_combout\);

-- Location: LCCOMB_X30_Y13_N12
\Mu0|Mux6~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~139_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux6~138_combout\ & ((\M31|Mem[29][1]~q\))) # (!\Mu0|Mux6~138_combout\ & (\M31|Mem[21][1]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux6~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[21][1]~q\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[29][1]~q\,
	datad => \Mu0|Mux6~138_combout\,
	combout => \Mu0|Mux6~139_combout\);

-- Location: LCCOMB_X30_Y12_N12
\M31|Mem[23][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[23][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M31|Mem[23][1]~feeder_combout\);

-- Location: FF_X30_Y12_N13
\M31|Mem[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[23][1]~feeder_combout\,
	ena => \M30|Mem[23][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[23][1]~q\);

-- Location: FF_X34_Y12_N5
\M31|Mem[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[19][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[19][1]~q\);

-- Location: FF_X34_Y12_N11
\M31|Mem[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[27][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[27][1]~q\);

-- Location: LCCOMB_X34_Y12_N4
\Mu0|Mux6~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~145_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M31|Mem[27][1]~q\))) # (!\addr[3]~input_o\ & (\M31|Mem[19][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[19][1]~q\,
	datad => \M31|Mem[27][1]~q\,
	combout => \Mu0|Mux6~145_combout\);

-- Location: FF_X30_Y12_N31
\M31|Mem[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[31][1]~q\);

-- Location: LCCOMB_X30_Y12_N30
\Mu0|Mux6~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~146_combout\ = (\Mu0|Mux6~145_combout\ & (((\M31|Mem[31][1]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux6~145_combout\ & (\M31|Mem[23][1]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[23][1]~q\,
	datab => \Mu0|Mux6~145_combout\,
	datac => \M31|Mem[31][1]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux6~146_combout\);

-- Location: FF_X32_Y14_N1
\M31|Mem[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[24][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[24][1]~q\);

-- Location: FF_X32_Y13_N13
\M31|Mem[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[28][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[28][1]~q\);

-- Location: FF_X32_Y14_N19
\M31|Mem[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[16][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[16][1]~q\);

-- Location: FF_X30_Y14_N19
\M31|Mem[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[20][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[20][1]~q\);

-- Location: LCCOMB_X32_Y14_N18
\Mu0|Mux6~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~142_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M31|Mem[20][1]~q\))) # (!\addr[2]~input_o\ & (\M31|Mem[16][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[16][1]~q\,
	datad => \M31|Mem[20][1]~q\,
	combout => \Mu0|Mux6~142_combout\);

-- Location: LCCOMB_X32_Y13_N12
\Mu0|Mux6~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~143_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux6~142_combout\ & ((\M31|Mem[28][1]~q\))) # (!\Mu0|Mux6~142_combout\ & (\M31|Mem[24][1]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux6~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[24][1]~q\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[28][1]~q\,
	datad => \Mu0|Mux6~142_combout\,
	combout => \Mu0|Mux6~143_combout\);

-- Location: LCCOMB_X35_Y15_N0
\M31|Mem[26][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[26][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M31|Mem[26][1]~feeder_combout\);

-- Location: FF_X35_Y15_N1
\M31|Mem[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[26][1]~feeder_combout\,
	ena => \M30|Mem[26][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[26][1]~q\);

-- Location: FF_X34_Y15_N27
\M31|Mem[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[30][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[30][1]~q\);

-- Location: FF_X35_Y15_N3
\M31|Mem[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[18][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[18][1]~q\);

-- Location: LCCOMB_X34_Y15_N0
\M31|Mem[22][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[22][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M31|Mem[22][1]~feeder_combout\);

-- Location: FF_X34_Y15_N1
\M31|Mem[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[22][1]~feeder_combout\,
	ena => \M30|Mem[22][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[22][1]~q\);

-- Location: LCCOMB_X35_Y15_N2
\Mu0|Mux6~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~140_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M31|Mem[22][1]~q\))) # (!\addr[2]~input_o\ & (\M31|Mem[18][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[18][1]~q\,
	datad => \M31|Mem[22][1]~q\,
	combout => \Mu0|Mux6~140_combout\);

-- Location: LCCOMB_X34_Y15_N26
\Mu0|Mux6~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~141_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux6~140_combout\ & ((\M31|Mem[30][1]~q\))) # (!\Mu0|Mux6~140_combout\ & (\M31|Mem[26][1]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux6~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M31|Mem[26][1]~q\,
	datac => \M31|Mem[30][1]~q\,
	datad => \Mu0|Mux6~140_combout\,
	combout => \Mu0|Mux6~141_combout\);

-- Location: LCCOMB_X32_Y13_N6
\Mu0|Mux6~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~144_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\Mu0|Mux6~141_combout\))) # (!\addr[1]~input_o\ & (\Mu0|Mux6~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~143_combout\,
	datab => \addr[0]~input_o\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux6~141_combout\,
	combout => \Mu0|Mux6~144_combout\);

-- Location: LCCOMB_X32_Y13_N16
\Mu0|Mux6~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~147_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux6~144_combout\ & ((\Mu0|Mux6~146_combout\))) # (!\Mu0|Mux6~144_combout\ & (\Mu0|Mux6~139_combout\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux6~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~139_combout\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux6~146_combout\,
	datad => \Mu0|Mux6~144_combout\,
	combout => \Mu0|Mux6~147_combout\);

-- Location: LCCOMB_X15_Y14_N16
\M11|Mem[22][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[22][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M11|Mem[22][1]~feeder_combout\);

-- Location: FF_X15_Y14_N17
\M11|Mem[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[22][1]~feeder_combout\,
	ena => \M10|Mem[22][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[22][1]~q\);

-- Location: FF_X16_Y18_N27
\M11|Mem[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[20][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[20][1]~q\);

-- Location: LCCOMB_X16_Y18_N26
\Mu0|Mux6~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~102_combout\ = (\addr[1]~input_o\ & ((\M11|Mem[22][1]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M11|Mem[20][1]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[22][1]~q\,
	datab => \addr[1]~input_o\,
	datac => \M11|Mem[20][1]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux6~102_combout\);

-- Location: FF_X16_Y18_N29
\M11|Mem[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[23][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[23][1]~q\);

-- Location: FF_X14_Y19_N17
\M11|Mem[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[21][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[21][1]~q\);

-- Location: LCCOMB_X16_Y18_N28
\Mu0|Mux6~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~103_combout\ = (\Mu0|Mux6~102_combout\ & (((\M11|Mem[23][1]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux6~102_combout\ & (\addr[0]~input_o\ & ((\M11|Mem[21][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~102_combout\,
	datab => \addr[0]~input_o\,
	datac => \M11|Mem[23][1]~q\,
	datad => \M11|Mem[21][1]~q\,
	combout => \Mu0|Mux6~103_combout\);

-- Location: FF_X14_Y22_N31
\M01|Mem[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[20][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[20][1]~q\);

-- Location: FF_X15_Y24_N11
\M01|Mem[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[22][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[22][1]~q\);

-- Location: LCCOMB_X14_Y22_N30
\Mu0|Mux6~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~95_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M01|Mem[22][1]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M01|Mem[20][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M01|Mem[20][1]~q\,
	datad => \M01|Mem[22][1]~q\,
	combout => \Mu0|Mux6~95_combout\);

-- Location: FF_X16_Y22_N7
\M01|Mem[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[23][1]~q\);

-- Location: LCCOMB_X16_Y23_N8
\M01|Mem[21][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[21][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M01|Mem[21][1]~feeder_combout\);

-- Location: FF_X16_Y23_N9
\M01|Mem[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[21][1]~feeder_combout\,
	ena => \M00|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[21][1]~q\);

-- Location: LCCOMB_X16_Y22_N6
\Mu0|Mux6~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~96_combout\ = (\Mu0|Mux6~95_combout\ & (((\M01|Mem[23][1]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux6~95_combout\ & (\addr[0]~input_o\ & ((\M01|Mem[21][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~95_combout\,
	datab => \addr[0]~input_o\,
	datac => \M01|Mem[23][1]~q\,
	datad => \M01|Mem[21][1]~q\,
	combout => \Mu0|Mux6~96_combout\);

-- Location: LCCOMB_X14_Y13_N12
\M11|Mem[6][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[6][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M11|Mem[6][1]~feeder_combout\);

-- Location: FF_X14_Y13_N13
\M11|Mem[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[6][1]~feeder_combout\,
	ena => \M10|Mem[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[6][1]~q\);

-- Location: FF_X13_Y19_N25
\M11|Mem[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[4][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[4][1]~q\);

-- Location: FF_X15_Y22_N5
\M11|Mem[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[5][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[5][1]~q\);

-- Location: LCCOMB_X13_Y19_N24
\Mu0|Mux6~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~97_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M11|Mem[5][1]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M11|Mem[4][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M11|Mem[4][1]~q\,
	datad => \M11|Mem[5][1]~q\,
	combout => \Mu0|Mux6~97_combout\);

-- Location: FF_X14_Y17_N7
\M11|Mem[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[7][1]~q\);

-- Location: LCCOMB_X14_Y17_N6
\Mu0|Mux6~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~98_combout\ = (\Mu0|Mux6~97_combout\ & (((\M11|Mem[7][1]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux6~97_combout\ & (\M11|Mem[6][1]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[6][1]~q\,
	datab => \Mu0|Mux6~97_combout\,
	datac => \M11|Mem[7][1]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux6~98_combout\);

-- Location: FF_X14_Y23_N15
\M01|Mem[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[4][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[4][1]~q\);

-- Location: FF_X15_Y23_N7
\M01|Mem[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[5][1]~q\);

-- Location: LCCOMB_X14_Y23_N14
\Mu0|Mux6~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~99_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M01|Mem[5][1]~q\))) # (!\addr[0]~input_o\ & (\M01|Mem[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M01|Mem[4][1]~q\,
	datad => \M01|Mem[5][1]~q\,
	combout => \Mu0|Mux6~99_combout\);

-- Location: FF_X14_Y23_N21
\M01|Mem[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[6][1]~q\);

-- Location: FF_X15_Y21_N13
\M01|Mem[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[7][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[7][1]~q\);

-- Location: LCCOMB_X15_Y21_N12
\Mu0|Mux6~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~100_combout\ = (\Mu0|Mux6~99_combout\ & (((\M01|Mem[7][1]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux6~99_combout\ & (\M01|Mem[6][1]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~99_combout\,
	datab => \M01|Mem[6][1]~q\,
	datac => \M01|Mem[7][1]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux6~100_combout\);

-- Location: LCCOMB_X18_Y20_N12
\Mu0|Mux6~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~101_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\Mu0|Mux6~98_combout\)) # (!\addr[5]~input_o\ & ((\Mu0|Mux6~100_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~98_combout\,
	datab => \addr[4]~input_o\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux6~100_combout\,
	combout => \Mu0|Mux6~101_combout\);

-- Location: LCCOMB_X18_Y20_N6
\Mu0|Mux6~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~104_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux6~101_combout\ & (\Mu0|Mux6~103_combout\)) # (!\Mu0|Mux6~101_combout\ & ((\Mu0|Mux6~96_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux6~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~103_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux6~96_combout\,
	datad => \Mu0|Mux6~101_combout\,
	combout => \Mu0|Mux6~104_combout\);

-- Location: FF_X12_Y17_N1
\M11|Mem[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[25][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[25][1]~q\);

-- Location: FF_X12_Y17_N27
\M11|Mem[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[27][1]~q\);

-- Location: LCCOMB_X17_Y14_N14
\M11|Mem[26][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[26][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M11|Mem[26][1]~feeder_combout\);

-- Location: FF_X17_Y14_N15
\M11|Mem[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[26][1]~feeder_combout\,
	ena => \M10|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[26][1]~q\);

-- Location: FF_X18_Y15_N27
\M11|Mem[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[24][1]~q\);

-- Location: LCCOMB_X18_Y15_N26
\Mu0|Mux6~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~112_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M11|Mem[26][1]~q\)) # (!\addr[1]~input_o\ & ((\M11|Mem[24][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[26][1]~q\,
	datab => \addr[0]~input_o\,
	datac => \M11|Mem[24][1]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux6~112_combout\);

-- Location: LCCOMB_X12_Y17_N26
\Mu0|Mux6~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~113_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux6~112_combout\ & ((\M11|Mem[27][1]~q\))) # (!\Mu0|Mux6~112_combout\ & (\M11|Mem[25][1]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux6~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M11|Mem[25][1]~q\,
	datac => \M11|Mem[27][1]~q\,
	datad => \Mu0|Mux6~112_combout\,
	combout => \Mu0|Mux6~113_combout\);

-- Location: FF_X16_Y14_N27
\M01|Mem[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[26][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[26][1]~q\);

-- Location: FF_X17_Y13_N7
\M01|Mem[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[24][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[24][1]~q\);

-- Location: LCCOMB_X17_Y13_N6
\Mu0|Mux6~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~105_combout\ = (\addr[1]~input_o\ & ((\M01|Mem[26][1]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M01|Mem[24][1]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M01|Mem[26][1]~q\,
	datac => \M01|Mem[24][1]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux6~105_combout\);

-- Location: FF_X18_Y14_N9
\M01|Mem[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[27][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[27][1]~q\);

-- Location: LCCOMB_X18_Y12_N24
\M01|Mem[25][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[25][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M01|Mem[25][1]~feeder_combout\);

-- Location: FF_X18_Y12_N25
\M01|Mem[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[25][1]~feeder_combout\,
	ena => \M00|Mem[25][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[25][1]~q\);

-- Location: LCCOMB_X18_Y14_N8
\Mu0|Mux6~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~106_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux6~105_combout\ & (\M01|Mem[27][1]~q\)) # (!\Mu0|Mux6~105_combout\ & ((\M01|Mem[25][1]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux6~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux6~105_combout\,
	datac => \M01|Mem[27][1]~q\,
	datad => \M01|Mem[25][1]~q\,
	combout => \Mu0|Mux6~106_combout\);

-- Location: LCCOMB_X21_Y16_N20
\M01|Mem[9][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[9][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M01|Mem[9][1]~feeder_combout\);

-- Location: FF_X21_Y16_N21
\M01|Mem[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[9][1]~feeder_combout\,
	ena => \M00|Mem[9][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[9][1]~q\);

-- Location: FF_X21_Y16_N23
\M01|Mem[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[8][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[8][1]~q\);

-- Location: LCCOMB_X21_Y16_N22
\Mu0|Mux6~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~109_combout\ = (\addr[0]~input_o\ & ((\M01|Mem[9][1]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M01|Mem[8][1]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M01|Mem[9][1]~q\,
	datac => \M01|Mem[8][1]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux6~109_combout\);

-- Location: FF_X21_Y14_N13
\M01|Mem[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[11][1]~q\);

-- Location: FF_X21_Y14_N11
\M01|Mem[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[10][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[10][1]~q\);

-- Location: LCCOMB_X21_Y14_N12
\Mu0|Mux6~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~110_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux6~109_combout\ & (\M01|Mem[11][1]~q\)) # (!\Mu0|Mux6~109_combout\ & ((\M01|Mem[10][1]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux6~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux6~109_combout\,
	datac => \M01|Mem[11][1]~q\,
	datad => \M01|Mem[10][1]~q\,
	combout => \Mu0|Mux6~110_combout\);

-- Location: LCCOMB_X21_Y13_N4
\M11|Mem[10][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[10][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M11|Mem[10][1]~feeder_combout\);

-- Location: FF_X21_Y13_N5
\M11|Mem[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[10][1]~feeder_combout\,
	ena => \M10|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[10][1]~q\);

-- Location: FF_X21_Y17_N11
\M11|Mem[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[11][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[11][1]~q\);

-- Location: FF_X21_Y15_N15
\M11|Mem[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[8][1]~q\);

-- Location: LCCOMB_X21_Y15_N20
\M11|Mem[9][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[9][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M11|Mem[9][1]~feeder_combout\);

-- Location: FF_X21_Y15_N21
\M11|Mem[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[9][1]~feeder_combout\,
	ena => \M10|Mem[9][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[9][1]~q\);

-- Location: LCCOMB_X21_Y15_N14
\Mu0|Mux6~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~107_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M11|Mem[9][1]~q\))) # (!\addr[0]~input_o\ & (\M11|Mem[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M11|Mem[8][1]~q\,
	datad => \M11|Mem[9][1]~q\,
	combout => \Mu0|Mux6~107_combout\);

-- Location: LCCOMB_X21_Y17_N10
\Mu0|Mux6~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~108_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux6~107_combout\ & ((\M11|Mem[11][1]~q\))) # (!\Mu0|Mux6~107_combout\ & (\M11|Mem[10][1]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux6~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[10][1]~q\,
	datab => \addr[1]~input_o\,
	datac => \M11|Mem[11][1]~q\,
	datad => \Mu0|Mux6~107_combout\,
	combout => \Mu0|Mux6~108_combout\);

-- Location: LCCOMB_X18_Y20_N0
\Mu0|Mux6~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~111_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux6~108_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux6~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~110_combout\,
	datab => \addr[4]~input_o\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux6~108_combout\,
	combout => \Mu0|Mux6~111_combout\);

-- Location: LCCOMB_X18_Y20_N26
\Mu0|Mux6~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~114_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux6~111_combout\ & (\Mu0|Mux6~113_combout\)) # (!\Mu0|Mux6~111_combout\ & ((\Mu0|Mux6~106_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux6~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~113_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux6~106_combout\,
	datad => \Mu0|Mux6~111_combout\,
	combout => \Mu0|Mux6~114_combout\);

-- Location: LCCOMB_X16_Y16_N10
\M11|Mem[17][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[17][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M11|Mem[17][1]~feeder_combout\);

-- Location: FF_X16_Y16_N11
\M11|Mem[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[17][1]~feeder_combout\,
	ena => \M10|Mem[17][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[17][1]~q\);

-- Location: FF_X16_Y16_N13
\M11|Mem[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[19][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[19][1]~q\);

-- Location: FF_X15_Y20_N21
\M11|Mem[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[16][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[16][1]~q\);

-- Location: FF_X15_Y20_N3
\M11|Mem[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[18][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[18][1]~q\);

-- Location: LCCOMB_X15_Y20_N20
\Mu0|Mux6~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~122_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M11|Mem[18][1]~q\))) # (!\addr[1]~input_o\ & (\M11|Mem[16][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M11|Mem[16][1]~q\,
	datad => \M11|Mem[18][1]~q\,
	combout => \Mu0|Mux6~122_combout\);

-- Location: LCCOMB_X16_Y16_N12
\Mu0|Mux6~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~123_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux6~122_combout\ & ((\M11|Mem[19][1]~q\))) # (!\Mu0|Mux6~122_combout\ & (\M11|Mem[17][1]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux6~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[17][1]~q\,
	datab => \addr[0]~input_o\,
	datac => \M11|Mem[19][1]~q\,
	datad => \Mu0|Mux6~122_combout\,
	combout => \Mu0|Mux6~123_combout\);

-- Location: FF_X17_Y20_N25
\M01|Mem[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[17][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[17][1]~q\);

-- Location: FF_X15_Y18_N15
\M01|Mem[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[16][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[16][1]~q\);

-- Location: FF_X14_Y14_N13
\M01|Mem[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[18][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[18][1]~q\);

-- Location: LCCOMB_X15_Y18_N14
\Mu0|Mux6~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~115_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M01|Mem[18][1]~q\))) # (!\addr[1]~input_o\ & (\M01|Mem[16][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M01|Mem[16][1]~q\,
	datad => \M01|Mem[18][1]~q\,
	combout => \Mu0|Mux6~115_combout\);

-- Location: FF_X14_Y18_N7
\M01|Mem[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[19][1]~q\);

-- Location: LCCOMB_X14_Y18_N6
\Mu0|Mux6~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~116_combout\ = (\Mu0|Mux6~115_combout\ & (((\M01|Mem[19][1]~q\) # (!\addr[0]~input_o\)))) # (!\Mu0|Mux6~115_combout\ & (\M01|Mem[17][1]~q\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M01|Mem[17][1]~q\,
	datab => \Mu0|Mux6~115_combout\,
	datac => \M01|Mem[19][1]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux6~116_combout\);

-- Location: LCCOMB_X13_Y15_N10
\M11|Mem[2][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[2][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M11|Mem[2][1]~feeder_combout\);

-- Location: FF_X13_Y15_N11
\M11|Mem[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[2][1]~feeder_combout\,
	ena => \M10|Mem[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[2][1]~q\);

-- Location: FF_X13_Y17_N15
\M11|Mem[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[3][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[3][1]~q\);

-- Location: FF_X13_Y21_N17
\M11|Mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[1][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[1][1]~q\);

-- Location: FF_X14_Y21_N19
\M11|Mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[0][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[0][1]~q\);

-- Location: LCCOMB_X14_Y21_N18
\Mu0|Mux6~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~117_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M11|Mem[1][1]~q\)) # (!\addr[0]~input_o\ & ((\M11|Mem[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M11|Mem[1][1]~q\,
	datac => \M11|Mem[0][1]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux6~117_combout\);

-- Location: LCCOMB_X13_Y17_N14
\Mu0|Mux6~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~118_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux6~117_combout\ & ((\M11|Mem[3][1]~q\))) # (!\Mu0|Mux6~117_combout\ & (\M11|Mem[2][1]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux6~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[2][1]~q\,
	datab => \addr[1]~input_o\,
	datac => \M11|Mem[3][1]~q\,
	datad => \Mu0|Mux6~117_combout\,
	combout => \Mu0|Mux6~118_combout\);

-- Location: FF_X13_Y20_N15
\M01|Mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[0][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[0][1]~q\);

-- Location: FF_X13_Y20_N13
\M01|Mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[1][1]~q\);

-- Location: LCCOMB_X13_Y20_N14
\Mu0|Mux6~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~119_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M01|Mem[1][1]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M01|Mem[0][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M01|Mem[0][1]~q\,
	datad => \M01|Mem[1][1]~q\,
	combout => \Mu0|Mux6~119_combout\);

-- Location: FF_X18_Y20_N5
\M01|Mem[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[2][1]~q\);

-- Location: FF_X18_Y20_N23
\M01|Mem[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[3][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[3][1]~q\);

-- Location: LCCOMB_X18_Y20_N22
\Mu0|Mux6~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~120_combout\ = (\Mu0|Mux6~119_combout\ & (((\M01|Mem[3][1]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux6~119_combout\ & (\M01|Mem[2][1]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~119_combout\,
	datab => \M01|Mem[2][1]~q\,
	datac => \M01|Mem[3][1]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux6~120_combout\);

-- Location: LCCOMB_X18_Y20_N8
\Mu0|Mux6~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~121_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux6~118_combout\) # ((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux6~120_combout\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~118_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux6~120_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux6~121_combout\);

-- Location: LCCOMB_X18_Y20_N18
\Mu0|Mux6~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~124_combout\ = (\Mu0|Mux6~121_combout\ & ((\Mu0|Mux6~123_combout\) # ((!\addr[4]~input_o\)))) # (!\Mu0|Mux6~121_combout\ & (((\Mu0|Mux6~116_combout\ & \addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~123_combout\,
	datab => \Mu0|Mux6~116_combout\,
	datac => \Mu0|Mux6~121_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux6~124_combout\);

-- Location: LCCOMB_X18_Y20_N28
\Mu0|Mux6~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~125_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\Mu0|Mux6~114_combout\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & ((\Mu0|Mux6~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux6~114_combout\,
	datad => \Mu0|Mux6~124_combout\,
	combout => \Mu0|Mux6~125_combout\);

-- Location: FF_X16_Y15_N21
\M01|Mem[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[28][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[28][1]~q\);

-- Location: FF_X17_Y15_N1
\M01|Mem[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[29][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[29][1]~q\);

-- Location: FF_X17_Y12_N5
\M01|Mem[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[12][1]~q\);

-- Location: LCCOMB_X18_Y16_N16
\M01|Mem[13][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[13][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M01|Mem[13][1]~feeder_combout\);

-- Location: FF_X18_Y16_N17
\M01|Mem[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[13][1]~feeder_combout\,
	ena => \M00|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[13][1]~q\);

-- Location: LCCOMB_X17_Y12_N4
\Mu0|Mux6~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~130_combout\ = (\addr[0]~input_o\ & ((\addr[4]~input_o\) # ((\M01|Mem[13][1]~q\)))) # (!\addr[0]~input_o\ & (!\addr[4]~input_o\ & (\M01|Mem[12][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M01|Mem[12][1]~q\,
	datad => \M01|Mem[13][1]~q\,
	combout => \Mu0|Mux6~130_combout\);

-- Location: LCCOMB_X17_Y15_N0
\Mu0|Mux6~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~131_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux6~130_combout\ & ((\M01|Mem[29][1]~q\))) # (!\Mu0|Mux6~130_combout\ & (\M01|Mem[28][1]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux6~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M01|Mem[28][1]~q\,
	datac => \M01|Mem[29][1]~q\,
	datad => \Mu0|Mux6~130_combout\,
	combout => \Mu0|Mux6~131_combout\);

-- Location: LCCOMB_X22_Y12_N30
\M01|Mem[30][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[30][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M01|Mem[30][1]~feeder_combout\);

-- Location: FF_X22_Y12_N31
\M01|Mem[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[30][1]~feeder_combout\,
	ena => \M00|Mem[30][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[30][1]~q\);

-- Location: FF_X19_Y14_N11
\M01|Mem[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[31][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[31][1]~q\);

-- Location: LCCOMB_X19_Y18_N30
\M01|Mem[15][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[15][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M01|Mem[15][1]~feeder_combout\);

-- Location: FF_X19_Y18_N31
\M01|Mem[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[15][1]~feeder_combout\,
	ena => \M00|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[15][1]~q\);

-- Location: FF_X19_Y14_N9
\M01|Mem[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M00|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[14][1]~q\);

-- Location: LCCOMB_X19_Y14_N8
\Mu0|Mux6~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~128_combout\ = (\addr[4]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[0]~input_o\ & (\M01|Mem[15][1]~q\)) # (!\addr[0]~input_o\ & ((\M01|Mem[14][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M01|Mem[15][1]~q\,
	datac => \M01|Mem[14][1]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux6~128_combout\);

-- Location: LCCOMB_X19_Y14_N10
\Mu0|Mux6~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~129_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux6~128_combout\ & ((\M01|Mem[31][1]~q\))) # (!\Mu0|Mux6~128_combout\ & (\M01|Mem[30][1]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux6~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M01|Mem[30][1]~q\,
	datac => \M01|Mem[31][1]~q\,
	datad => \Mu0|Mux6~128_combout\,
	combout => \Mu0|Mux6~129_combout\);

-- Location: LCCOMB_X18_Y20_N30
\Mu0|Mux6~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~132_combout\ = (\addr[5]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[1]~input_o\ & ((\Mu0|Mux6~129_combout\))) # (!\addr[1]~input_o\ & (\Mu0|Mux6~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~131_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux6~129_combout\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux6~132_combout\);

-- Location: FF_X19_Y16_N21
\M11|Mem[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[28][1]~q\);

-- Location: FF_X19_Y16_N23
\M11|Mem[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[29][1]~q\);

-- Location: FF_X19_Y19_N27
\M11|Mem[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[12][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[12][1]~q\);

-- Location: FF_X19_Y19_N17
\M11|Mem[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[13][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[13][1]~q\);

-- Location: LCCOMB_X19_Y19_N26
\Mu0|Mux6~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~126_combout\ = (\addr[4]~input_o\ & (\addr[0]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[0]~input_o\ & ((\M11|Mem[13][1]~q\))) # (!\addr[0]~input_o\ & (\M11|Mem[12][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M11|Mem[12][1]~q\,
	datad => \M11|Mem[13][1]~q\,
	combout => \Mu0|Mux6~126_combout\);

-- Location: LCCOMB_X19_Y16_N22
\Mu0|Mux6~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~127_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux6~126_combout\ & ((\M11|Mem[29][1]~q\))) # (!\Mu0|Mux6~126_combout\ & (\M11|Mem[28][1]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux6~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M11|Mem[28][1]~q\,
	datac => \M11|Mem[29][1]~q\,
	datad => \Mu0|Mux6~126_combout\,
	combout => \Mu0|Mux6~127_combout\);

-- Location: LCCOMB_X15_Y14_N26
\M11|Mem[30][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[30][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M11|Mem[30][1]~feeder_combout\);

-- Location: FF_X15_Y14_N27
\M11|Mem[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[30][1]~feeder_combout\,
	ena => \M10|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[30][1]~q\);

-- Location: FF_X19_Y17_N17
\M11|Mem[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[31][1]~q\);

-- Location: FF_X16_Y13_N1
\M11|Mem[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M10|Mem[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[14][1]~q\);

-- Location: LCCOMB_X22_Y17_N24
\M11|Mem[15][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[15][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M11|Mem[15][1]~feeder_combout\);

-- Location: FF_X22_Y17_N25
\M11|Mem[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[15][1]~feeder_combout\,
	ena => \M10|Mem[15][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[15][1]~q\);

-- Location: LCCOMB_X16_Y13_N0
\Mu0|Mux6~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~133_combout\ = (\addr[4]~input_o\ & (\addr[0]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[0]~input_o\ & ((\M11|Mem[15][1]~q\))) # (!\addr[0]~input_o\ & (\M11|Mem[14][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M11|Mem[14][1]~q\,
	datad => \M11|Mem[15][1]~q\,
	combout => \Mu0|Mux6~133_combout\);

-- Location: LCCOMB_X19_Y17_N16
\Mu0|Mux6~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~134_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux6~133_combout\ & ((\M11|Mem[31][1]~q\))) # (!\Mu0|Mux6~133_combout\ & (\M11|Mem[30][1]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux6~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M11|Mem[30][1]~q\,
	datac => \M11|Mem[31][1]~q\,
	datad => \Mu0|Mux6~133_combout\,
	combout => \Mu0|Mux6~134_combout\);

-- Location: LCCOMB_X18_Y20_N24
\Mu0|Mux6~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~135_combout\ = (\Mu0|Mux6~132_combout\ & (((\Mu0|Mux6~134_combout\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux6~132_combout\ & (\Mu0|Mux6~127_combout\ & (\addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~132_combout\,
	datab => \Mu0|Mux6~127_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux6~134_combout\,
	combout => \Mu0|Mux6~135_combout\);

-- Location: LCCOMB_X18_Y20_N10
\Mu0|Mux6~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~136_combout\ = (\Mu0|Mux6~125_combout\ & (((\Mu0|Mux6~135_combout\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux6~125_combout\ & (\Mu0|Mux6~104_combout\ & (\addr[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~104_combout\,
	datab => \Mu0|Mux6~125_combout\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux6~135_combout\,
	combout => \Mu0|Mux6~136_combout\);

-- Location: LCCOMB_X18_Y20_N20
\Mu0|Mux6~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~137_combout\ = (\Mu0|Mux14~1_combout\ & (((\Mu0|Mux14~0_combout\)))) # (!\Mu0|Mux14~1_combout\ & ((\Mu0|Mux14~0_combout\ & (\M20|Mux6~20_combout\)) # (!\Mu0|Mux14~0_combout\ & ((\Mu0|Mux6~136_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~1_combout\,
	datab => \M20|Mux6~20_combout\,
	datac => \Mu0|Mux14~0_combout\,
	datad => \Mu0|Mux6~136_combout\,
	combout => \Mu0|Mux6~137_combout\);

-- Location: LCCOMB_X26_Y14_N10
\M31|Mem[14][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[14][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M31|Mem[14][1]~feeder_combout\);

-- Location: FF_X26_Y14_N11
\M31|Mem[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[14][1]~feeder_combout\,
	ena => \M30|Mem[14][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[14][1]~q\);

-- Location: FF_X25_Y14_N11
\M31|Mem[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[15][1]~q\);

-- Location: FF_X26_Y14_N5
\M31|Mem[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[12][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[12][1]~q\);

-- Location: FF_X25_Y14_N9
\M31|Mem[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[13][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[13][1]~q\);

-- Location: LCCOMB_X26_Y14_N4
\Mu0|Mux6~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~92_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M31|Mem[13][1]~q\))) # (!\addr[0]~input_o\ & (\M31|Mem[12][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[12][1]~q\,
	datad => \M31|Mem[13][1]~q\,
	combout => \Mu0|Mux6~92_combout\);

-- Location: LCCOMB_X25_Y14_N10
\Mu0|Mux6~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~93_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux6~92_combout\ & ((\M31|Mem[15][1]~q\))) # (!\Mu0|Mux6~92_combout\ & (\M31|Mem[14][1]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux6~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M31|Mem[14][1]~q\,
	datac => \M31|Mem[15][1]~q\,
	datad => \Mu0|Mux6~92_combout\,
	combout => \Mu0|Mux6~93_combout\);

-- Location: FF_X23_Y13_N19
\M31|Mem[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[8][1]~q\);

-- Location: FF_X23_Y13_N25
\M31|Mem[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[10][1]~q\);

-- Location: LCCOMB_X23_Y13_N18
\Mu0|Mux6~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~87_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M31|Mem[10][1]~q\))) # (!\addr[1]~input_o\ & (\M31|Mem[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M31|Mem[8][1]~q\,
	datad => \M31|Mem[10][1]~q\,
	combout => \Mu0|Mux6~87_combout\);

-- Location: FF_X24_Y13_N11
\M31|Mem[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[11][1]~q\);

-- Location: FF_X24_Y13_N17
\M31|Mem[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[9][1]~q\);

-- Location: LCCOMB_X24_Y13_N10
\Mu0|Mux6~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~88_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux6~87_combout\ & (\M31|Mem[11][1]~q\)) # (!\Mu0|Mux6~87_combout\ & ((\M31|Mem[9][1]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux6~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux6~87_combout\,
	datac => \M31|Mem[11][1]~q\,
	datad => \M31|Mem[9][1]~q\,
	combout => \Mu0|Mux6~88_combout\);

-- Location: FF_X27_Y12_N3
\M31|Mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[0][1]~q\);

-- Location: LCCOMB_X25_Y12_N26
\M31|Mem[2][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[2][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M31|Mem[2][1]~feeder_combout\);

-- Location: FF_X25_Y12_N27
\M31|Mem[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[2][1]~feeder_combout\,
	ena => \M30|Mem[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[2][1]~q\);

-- Location: LCCOMB_X27_Y12_N2
\Mu0|Mux6~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~89_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M31|Mem[2][1]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M31|Mem[0][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[0][1]~q\,
	datad => \M31|Mem[2][1]~q\,
	combout => \Mu0|Mux6~89_combout\);

-- Location: FF_X27_Y12_N1
\M31|Mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[1][1]~q\);

-- Location: FF_X26_Y12_N5
\M31|Mem[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[3][1]~q\);

-- Location: LCCOMB_X26_Y12_N4
\Mu0|Mux6~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~90_combout\ = (\Mu0|Mux6~89_combout\ & (((\M31|Mem[3][1]~q\) # (!\addr[0]~input_o\)))) # (!\Mu0|Mux6~89_combout\ & (\M31|Mem[1][1]~q\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~89_combout\,
	datab => \M31|Mem[1][1]~q\,
	datac => \M31|Mem[3][1]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux6~90_combout\);

-- Location: LCCOMB_X30_Y13_N24
\Mu0|Mux6~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~91_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux6~88_combout\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((!\addr[2]~input_o\ & \Mu0|Mux6~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~88_combout\,
	datab => \addr[3]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux6~90_combout\,
	combout => \Mu0|Mux6~91_combout\);

-- Location: FF_X17_Y23_N7
\M31|Mem[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[4][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[4][1]~q\);

-- Location: LCCOMB_X18_Y23_N2
\M31|Mem[5][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[5][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M31|Mem[5][1]~feeder_combout\);

-- Location: FF_X18_Y23_N3
\M31|Mem[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[5][1]~feeder_combout\,
	ena => \M30|Mem[5][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[5][1]~q\);

-- Location: LCCOMB_X17_Y23_N6
\Mu0|Mux6~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~85_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M31|Mem[5][1]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M31|Mem[4][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M31|Mem[4][1]~q\,
	datad => \M31|Mem[5][1]~q\,
	combout => \Mu0|Mux6~85_combout\);

-- Location: FF_X18_Y21_N21
\M31|Mem[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[7][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[7][1]~q\);

-- Location: FF_X18_Y21_N11
\M31|Mem[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M30|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[6][1]~q\);

-- Location: LCCOMB_X18_Y21_N20
\Mu0|Mux6~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~86_combout\ = (\Mu0|Mux6~85_combout\ & (((\M31|Mem[7][1]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux6~85_combout\ & (\addr[1]~input_o\ & ((\M31|Mem[6][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~85_combout\,
	datab => \addr[1]~input_o\,
	datac => \M31|Mem[7][1]~q\,
	datad => \M31|Mem[6][1]~q\,
	combout => \Mu0|Mux6~86_combout\);

-- Location: LCCOMB_X18_Y20_N2
\Mu0|Mux6~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~94_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux6~91_combout\ & (\Mu0|Mux6~93_combout\)) # (!\Mu0|Mux6~91_combout\ & ((\Mu0|Mux6~86_combout\))))) # (!\addr[2]~input_o\ & (((\Mu0|Mux6~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~93_combout\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux6~91_combout\,
	datad => \Mu0|Mux6~86_combout\,
	combout => \Mu0|Mux6~94_combout\);

-- Location: LCCOMB_X18_Y20_N14
\Mu0|Mux6~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~148_combout\ = (\Mu0|Mux6~137_combout\ & ((\Mu0|Mux6~147_combout\) # ((!\Mu0|Mux14~1_combout\)))) # (!\Mu0|Mux6~137_combout\ & (((\Mu0|Mux14~1_combout\ & \Mu0|Mux6~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~147_combout\,
	datab => \Mu0|Mux6~137_combout\,
	datac => \Mu0|Mux14~1_combout\,
	datad => \Mu0|Mux6~94_combout\,
	combout => \Mu0|Mux6~148_combout\);

-- Location: FF_X25_Y20_N19
\M71|Mem[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[24][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[24][1]~q\);

-- Location: FF_X24_Y23_N23
\M71|Mem[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[25][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[25][1]~q\);

-- Location: FF_X25_Y23_N21
\M61|Mem[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[25][1]~q\);

-- Location: FF_X25_Y20_N5
\M61|Mem[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[24][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[24][1]~q\);

-- Location: LCCOMB_X25_Y20_N4
\Mu0|Mux6~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~0_combout\ = (\addr[5]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & (\M61|Mem[25][1]~q\)) # (!\addr[0]~input_o\ & ((\M61|Mem[24][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M61|Mem[25][1]~q\,
	datac => \M61|Mem[24][1]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux6~0_combout\);

-- Location: LCCOMB_X24_Y23_N22
\Mu0|Mux6~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~1_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux6~0_combout\ & ((\M71|Mem[25][1]~q\))) # (!\Mu0|Mux6~0_combout\ & (\M71|Mem[24][1]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M71|Mem[24][1]~q\,
	datac => \M71|Mem[25][1]~q\,
	datad => \Mu0|Mux6~0_combout\,
	combout => \Mu0|Mux6~1_combout\);

-- Location: FF_X30_Y20_N17
\M71|Mem[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[8][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[8][1]~q\);

-- Location: FF_X31_Y20_N31
\M71|Mem[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[9][1]~q\);

-- Location: FF_X30_Y20_N3
\M61|Mem[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[8][1]~q\);

-- Location: FF_X26_Y20_N27
\M61|Mem[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[9][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[9][1]~q\);

-- Location: LCCOMB_X30_Y20_N2
\Mu0|Mux6~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~4_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M61|Mem[9][1]~q\))) # (!\addr[0]~input_o\ & (\M61|Mem[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[8][1]~q\,
	datad => \M61|Mem[9][1]~q\,
	combout => \Mu0|Mux6~4_combout\);

-- Location: LCCOMB_X31_Y20_N30
\Mu0|Mux6~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~5_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux6~4_combout\ & ((\M71|Mem[9][1]~q\))) # (!\Mu0|Mux6~4_combout\ & (\M71|Mem[8][1]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[8][1]~q\,
	datab => \addr[5]~input_o\,
	datac => \M71|Mem[9][1]~q\,
	datad => \Mu0|Mux6~4_combout\,
	combout => \Mu0|Mux6~5_combout\);

-- Location: FF_X29_Y18_N19
\M61|Mem[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[10][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[10][1]~q\);

-- Location: FF_X29_Y18_N25
\M61|Mem[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[11][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[11][1]~q\);

-- Location: LCCOMB_X29_Y18_N18
\Mu0|Mux6~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~2_combout\ = (\addr[0]~input_o\ & ((\addr[5]~input_o\) # ((\M61|Mem[11][1]~q\)))) # (!\addr[0]~input_o\ & (!\addr[5]~input_o\ & (\M61|Mem[10][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M61|Mem[10][1]~q\,
	datad => \M61|Mem[11][1]~q\,
	combout => \Mu0|Mux6~2_combout\);

-- Location: FF_X30_Y18_N19
\M71|Mem[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[11][1]~q\);

-- Location: FF_X30_Y18_N17
\M71|Mem[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[10][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[10][1]~q\);

-- Location: LCCOMB_X30_Y18_N18
\Mu0|Mux6~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~3_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux6~2_combout\ & (\M71|Mem[11][1]~q\)) # (!\Mu0|Mux6~2_combout\ & ((\M71|Mem[10][1]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux6~2_combout\,
	datac => \M71|Mem[11][1]~q\,
	datad => \M71|Mem[10][1]~q\,
	combout => \Mu0|Mux6~3_combout\);

-- Location: LCCOMB_X21_Y23_N18
\Mu0|Mux6~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~6_combout\ = (\addr[4]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[1]~input_o\ & ((\Mu0|Mux6~3_combout\))) # (!\addr[1]~input_o\ & (\Mu0|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~5_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux6~3_combout\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux6~6_combout\);

-- Location: FF_X24_Y19_N19
\M71|Mem[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[26][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[26][1]~q\);

-- Location: FF_X27_Y20_N25
\M61|Mem[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[26][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[26][1]~q\);

-- Location: FF_X26_Y20_N29
\M61|Mem[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[27][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[27][1]~q\);

-- Location: LCCOMB_X27_Y20_N24
\Mu0|Mux6~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~7_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M61|Mem[27][1]~q\))) # (!\addr[0]~input_o\ & (\M61|Mem[26][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[26][1]~q\,
	datad => \M61|Mem[27][1]~q\,
	combout => \Mu0|Mux6~7_combout\);

-- Location: FF_X24_Y23_N1
\M71|Mem[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[27][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[27][1]~q\);

-- Location: LCCOMB_X24_Y23_N0
\Mu0|Mux6~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~8_combout\ = (\Mu0|Mux6~7_combout\ & (((\M71|Mem[27][1]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux6~7_combout\ & (\M71|Mem[26][1]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[26][1]~q\,
	datab => \Mu0|Mux6~7_combout\,
	datac => \M71|Mem[27][1]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux6~8_combout\);

-- Location: LCCOMB_X24_Y23_N10
\Mu0|Mux6~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~9_combout\ = (\Mu0|Mux6~6_combout\ & (((\Mu0|Mux6~8_combout\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux6~6_combout\ & (\Mu0|Mux6~1_combout\ & (\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~1_combout\,
	datab => \Mu0|Mux6~6_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux6~8_combout\,
	combout => \Mu0|Mux6~9_combout\);

-- Location: FF_X28_Y17_N23
\M71|Mem[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[2][1]~q\);

-- Location: FF_X28_Y17_N1
\M71|Mem[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[3][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[3][1]~q\);

-- Location: LCCOMB_X29_Y17_N8
\M71|Mem[1][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[1][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M71|Mem[1][1]~feeder_combout\);

-- Location: FF_X29_Y17_N9
\M71|Mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[1][1]~feeder_combout\,
	ena => \M70|Mem[1][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[1][1]~q\);

-- Location: FF_X29_Y17_N27
\M71|Mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[0][1]~q\);

-- Location: LCCOMB_X29_Y17_N26
\Mu0|Mux6~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~20_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M71|Mem[1][1]~q\)) # (!\addr[0]~input_o\ & ((\M71|Mem[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M71|Mem[1][1]~q\,
	datac => \M71|Mem[0][1]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux6~20_combout\);

-- Location: LCCOMB_X28_Y17_N0
\Mu0|Mux6~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~21_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux6~20_combout\ & ((\M71|Mem[3][1]~q\))) # (!\Mu0|Mux6~20_combout\ & (\M71|Mem[2][1]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux6~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[2][1]~q\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[3][1]~q\,
	datad => \Mu0|Mux6~20_combout\,
	combout => \Mu0|Mux6~21_combout\);

-- Location: FF_X25_Y13_N11
\M71|Mem[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[16][1]~q\);

-- Location: LCCOMB_X25_Y16_N8
\M71|Mem[17][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[17][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M71|Mem[17][1]~feeder_combout\);

-- Location: FF_X25_Y16_N9
\M71|Mem[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[17][1]~feeder_combout\,
	ena => \M70|Mem[17][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[17][1]~q\);

-- Location: LCCOMB_X25_Y13_N10
\Mu0|Mux6~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~27_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M71|Mem[17][1]~q\))) # (!\addr[0]~input_o\ & (\M71|Mem[16][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[16][1]~q\,
	datad => \M71|Mem[17][1]~q\,
	combout => \Mu0|Mux6~27_combout\);

-- Location: FF_X26_Y13_N19
\M71|Mem[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[19][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[19][1]~q\);

-- Location: FF_X25_Y13_N9
\M71|Mem[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[18][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[18][1]~q\);

-- Location: LCCOMB_X26_Y13_N18
\Mu0|Mux6~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~28_combout\ = (\Mu0|Mux6~27_combout\ & (((\M71|Mem[19][1]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux6~27_combout\ & (\addr[1]~input_o\ & ((\M71|Mem[18][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~27_combout\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[19][1]~q\,
	datad => \M71|Mem[18][1]~q\,
	combout => \Mu0|Mux6~28_combout\);

-- Location: FF_X34_Y13_N1
\M61|Mem[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[17][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[17][1]~q\);

-- Location: FF_X34_Y13_N27
\M61|Mem[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[19][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[19][1]~q\);

-- Location: FF_X35_Y13_N27
\M61|Mem[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[16][1]~q\);

-- Location: LCCOMB_X35_Y13_N16
\M61|Mem[18][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[18][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M61|Mem[18][1]~feeder_combout\);

-- Location: FF_X35_Y13_N17
\M61|Mem[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[18][1]~feeder_combout\,
	ena => \M60|Mem[18][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[18][1]~q\);

-- Location: LCCOMB_X35_Y13_N26
\Mu0|Mux6~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~22_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M61|Mem[18][1]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M61|Mem[16][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[16][1]~q\,
	datad => \M61|Mem[18][1]~q\,
	combout => \Mu0|Mux6~22_combout\);

-- Location: LCCOMB_X34_Y13_N26
\Mu0|Mux6~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~23_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux6~22_combout\ & ((\M61|Mem[19][1]~q\))) # (!\Mu0|Mux6~22_combout\ & (\M61|Mem[17][1]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux6~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M61|Mem[17][1]~q\,
	datac => \M61|Mem[19][1]~q\,
	datad => \Mu0|Mux6~22_combout\,
	combout => \Mu0|Mux6~23_combout\);

-- Location: FF_X28_Y13_N7
\M61|Mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[0][1]~q\);

-- Location: FF_X27_Y13_N9
\M61|Mem[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[2][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[2][1]~q\);

-- Location: LCCOMB_X28_Y13_N6
\Mu0|Mux6~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~24_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M61|Mem[2][1]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M61|Mem[0][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[0][1]~q\,
	datad => \M61|Mem[2][1]~q\,
	combout => \Mu0|Mux6~24_combout\);

-- Location: FF_X27_Y13_N3
\M61|Mem[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[3][1]~q\);

-- Location: FF_X28_Y12_N1
\M61|Mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[1][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[1][1]~q\);

-- Location: LCCOMB_X27_Y13_N2
\Mu0|Mux6~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~25_combout\ = (\Mu0|Mux6~24_combout\ & (((\M61|Mem[3][1]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux6~24_combout\ & (\addr[0]~input_o\ & ((\M61|Mem[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~24_combout\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[3][1]~q\,
	datad => \M61|Mem[1][1]~q\,
	combout => \Mu0|Mux6~25_combout\);

-- Location: LCCOMB_X26_Y13_N24
\Mu0|Mux6~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~26_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux6~23_combout\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((!\addr[5]~input_o\ & \Mu0|Mux6~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux6~23_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux6~25_combout\,
	combout => \Mu0|Mux6~26_combout\);

-- Location: LCCOMB_X26_Y13_N4
\Mu0|Mux6~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~29_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux6~26_combout\ & ((\Mu0|Mux6~28_combout\))) # (!\Mu0|Mux6~26_combout\ & (\Mu0|Mux6~21_combout\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux6~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~21_combout\,
	datab => \Mu0|Mux6~28_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux6~26_combout\,
	combout => \Mu0|Mux6~29_combout\);

-- Location: FF_X25_Y27_N3
\M71|Mem[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[20][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[20][1]~q\);

-- Location: FF_X26_Y27_N25
\M71|Mem[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[21][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[21][1]~q\);

-- Location: LCCOMB_X25_Y27_N2
\Mu0|Mux6~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~17_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M71|Mem[21][1]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M71|Mem[20][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[20][1]~q\,
	datad => \M71|Mem[21][1]~q\,
	combout => \Mu0|Mux6~17_combout\);

-- Location: FF_X26_Y27_N19
\M71|Mem[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[23][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[23][1]~q\);

-- Location: FF_X25_Y27_N9
\M71|Mem[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[22][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[22][1]~q\);

-- Location: LCCOMB_X26_Y27_N18
\Mu0|Mux6~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~18_combout\ = (\Mu0|Mux6~17_combout\ & (((\M71|Mem[23][1]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux6~17_combout\ & (\addr[1]~input_o\ & ((\M71|Mem[22][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~17_combout\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[23][1]~q\,
	datad => \M71|Mem[22][1]~q\,
	combout => \Mu0|Mux6~18_combout\);

-- Location: FF_X35_Y16_N11
\M61|Mem[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[4][1]~q\);

-- Location: FF_X31_Y16_N7
\M61|Mem[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[6][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[6][1]~q\);

-- Location: LCCOMB_X35_Y16_N10
\Mu0|Mux6~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~14_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M61|Mem[6][1]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M61|Mem[4][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[4][1]~q\,
	datad => \M61|Mem[6][1]~q\,
	combout => \Mu0|Mux6~14_combout\);

-- Location: FF_X31_Y16_N17
\M61|Mem[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[7][1]~q\);

-- Location: LCCOMB_X35_Y16_N8
\M61|Mem[5][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[5][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M61|Mem[5][1]~feeder_combout\);

-- Location: FF_X35_Y16_N9
\M61|Mem[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[5][1]~feeder_combout\,
	ena => \M60|Mem[5][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[5][1]~q\);

-- Location: LCCOMB_X31_Y16_N16
\Mu0|Mux6~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~15_combout\ = (\Mu0|Mux6~14_combout\ & (((\M61|Mem[7][1]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux6~14_combout\ & (\addr[0]~input_o\ & ((\M61|Mem[5][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~14_combout\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[7][1]~q\,
	datad => \M61|Mem[5][1]~q\,
	combout => \Mu0|Mux6~15_combout\);

-- Location: FF_X19_Y23_N23
\M61|Mem[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[21][1]~q\);

-- Location: FF_X19_Y24_N5
\M61|Mem[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[20][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[20][1]~q\);

-- Location: LCCOMB_X19_Y24_N2
\M61|Mem[22][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[22][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M61|Mem[22][1]~feeder_combout\);

-- Location: FF_X19_Y24_N3
\M61|Mem[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[22][1]~feeder_combout\,
	ena => \M60|Mem[22][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[22][1]~q\);

-- Location: LCCOMB_X19_Y24_N4
\Mu0|Mux6~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M61|Mem[22][1]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M61|Mem[20][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[20][1]~q\,
	datad => \M61|Mem[22][1]~q\,
	combout => \Mu0|Mux6~12_combout\);

-- Location: FF_X19_Y23_N9
\M61|Mem[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[23][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[23][1]~q\);

-- Location: LCCOMB_X19_Y23_N8
\Mu0|Mux6~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~13_combout\ = (\Mu0|Mux6~12_combout\ & (((\M61|Mem[23][1]~q\) # (!\addr[0]~input_o\)))) # (!\Mu0|Mux6~12_combout\ & (\M61|Mem[21][1]~q\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M61|Mem[21][1]~q\,
	datab => \Mu0|Mux6~12_combout\,
	datac => \M61|Mem[23][1]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux6~13_combout\);

-- Location: LCCOMB_X25_Y18_N8
\Mu0|Mux6~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~16_combout\ = (\addr[4]~input_o\ & (((\Mu0|Mux6~13_combout\) # (\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (\Mu0|Mux6~15_combout\ & ((!\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~15_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux6~13_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux6~16_combout\);

-- Location: FF_X19_Y25_N23
\M71|Mem[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[6][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[6][1]~q\);

-- Location: FF_X18_Y25_N11
\M71|Mem[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[5][1]~q\);

-- Location: FF_X18_Y25_N21
\M71|Mem[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[4][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[4][1]~q\);

-- Location: LCCOMB_X18_Y25_N20
\Mu0|Mux6~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~10_combout\ = (\addr[0]~input_o\ & ((\M71|Mem[5][1]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M71|Mem[4][1]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[5][1]~q\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[4][1]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux6~10_combout\);

-- Location: FF_X19_Y25_N9
\M71|Mem[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[7][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[7][1]~q\);

-- Location: LCCOMB_X19_Y25_N8
\Mu0|Mux6~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~11_combout\ = (\Mu0|Mux6~10_combout\ & (((\M71|Mem[7][1]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux6~10_combout\ & (\M71|Mem[6][1]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[6][1]~q\,
	datab => \Mu0|Mux6~10_combout\,
	datac => \M71|Mem[7][1]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux6~11_combout\);

-- Location: LCCOMB_X25_Y18_N18
\Mu0|Mux6~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~19_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux6~16_combout\ & (\Mu0|Mux6~18_combout\)) # (!\Mu0|Mux6~16_combout\ & ((\Mu0|Mux6~11_combout\))))) # (!\addr[5]~input_o\ & (((\Mu0|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~18_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux6~16_combout\,
	datad => \Mu0|Mux6~11_combout\,
	combout => \Mu0|Mux6~19_combout\);

-- Location: LCCOMB_X25_Y18_N28
\Mu0|Mux6~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~30_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\) # (\Mu0|Mux6~19_combout\)))) # (!\addr[2]~input_o\ & (\Mu0|Mux6~29_combout\ & (!\addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux6~29_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux6~19_combout\,
	combout => \Mu0|Mux6~30_combout\);

-- Location: FF_X23_Y21_N7
\M71|Mem[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[28][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[28][1]~q\);

-- Location: FF_X19_Y21_N3
\M71|Mem[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[30][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[30][1]~q\);

-- Location: FF_X22_Y21_N11
\M71|Mem[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[14][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[14][1]~q\);

-- Location: FF_X23_Y21_N17
\M71|Mem[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[12][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[12][1]~q\);

-- Location: LCCOMB_X23_Y21_N16
\Mu0|Mux6~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~31_combout\ = (\addr[1]~input_o\ & ((\M71|Mem[14][1]~q\) # ((\addr[4]~input_o\)))) # (!\addr[1]~input_o\ & (((\M71|Mem[12][1]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[14][1]~q\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[12][1]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux6~31_combout\);

-- Location: LCCOMB_X19_Y21_N2
\Mu0|Mux6~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~32_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux6~31_combout\ & ((\M71|Mem[30][1]~q\))) # (!\Mu0|Mux6~31_combout\ & (\M71|Mem[28][1]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux6~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M71|Mem[28][1]~q\,
	datac => \M71|Mem[30][1]~q\,
	datad => \Mu0|Mux6~31_combout\,
	combout => \Mu0|Mux6~32_combout\);

-- Location: FF_X21_Y19_N25
\M71|Mem[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[13][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[13][1]~q\);

-- Location: FF_X21_Y22_N21
\M71|Mem[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[15][1]~q\);

-- Location: LCCOMB_X21_Y19_N24
\Mu0|Mux6~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~38_combout\ = (\addr[1]~input_o\ & ((\addr[4]~input_o\) # ((\M71|Mem[15][1]~q\)))) # (!\addr[1]~input_o\ & (!\addr[4]~input_o\ & (\M71|Mem[13][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M71|Mem[13][1]~q\,
	datad => \M71|Mem[15][1]~q\,
	combout => \Mu0|Mux6~38_combout\);

-- Location: FF_X21_Y24_N29
\M71|Mem[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[31][1]~q\);

-- Location: FF_X21_Y24_N11
\M71|Mem[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M70|Mem[29][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[29][1]~q\);

-- Location: LCCOMB_X21_Y24_N28
\Mu0|Mux6~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~39_combout\ = (\Mu0|Mux6~38_combout\ & (((\M71|Mem[31][1]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux6~38_combout\ & (\addr[4]~input_o\ & ((\M71|Mem[29][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~38_combout\,
	datab => \addr[4]~input_o\,
	datac => \M71|Mem[31][1]~q\,
	datad => \M71|Mem[29][1]~q\,
	combout => \Mu0|Mux6~39_combout\);

-- Location: FF_X21_Y23_N5
\M61|Mem[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[15][1]~q\);

-- Location: FF_X21_Y23_N31
\M61|Mem[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[13][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[13][1]~q\);

-- Location: LCCOMB_X21_Y23_N30
\Mu0|Mux6~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~33_combout\ = (\addr[1]~input_o\ & ((\M61|Mem[15][1]~q\) # ((\addr[4]~input_o\)))) # (!\addr[1]~input_o\ & (((\M61|Mem[13][1]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M61|Mem[15][1]~q\,
	datac => \M61|Mem[13][1]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux6~33_combout\);

-- Location: FF_X24_Y22_N19
\M61|Mem[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[31][1]~q\);

-- Location: FF_X24_Y22_N1
\M61|Mem[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[29][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[29][1]~q\);

-- Location: LCCOMB_X24_Y22_N18
\Mu0|Mux6~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~34_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux6~33_combout\ & (\M61|Mem[31][1]~q\)) # (!\Mu0|Mux6~33_combout\ & ((\M61|Mem[29][1]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux6~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux6~33_combout\,
	datac => \M61|Mem[31][1]~q\,
	datad => \M61|Mem[29][1]~q\,
	combout => \Mu0|Mux6~34_combout\);

-- Location: FF_X25_Y18_N7
\M61|Mem[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[28][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[28][1]~q\);

-- Location: FF_X25_Y18_N17
\M61|Mem[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[30][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[30][1]~q\);

-- Location: FF_X23_Y25_N11
\M61|Mem[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[12][1]~q\);

-- Location: FF_X23_Y25_N17
\M61|Mem[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M60|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[14][1]~q\);

-- Location: LCCOMB_X23_Y25_N10
\Mu0|Mux6~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~35_combout\ = (\addr[1]~input_o\ & ((\addr[4]~input_o\) # ((\M61|Mem[14][1]~q\)))) # (!\addr[1]~input_o\ & (!\addr[4]~input_o\ & (\M61|Mem[12][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M61|Mem[12][1]~q\,
	datad => \M61|Mem[14][1]~q\,
	combout => \Mu0|Mux6~35_combout\);

-- Location: LCCOMB_X25_Y18_N16
\Mu0|Mux6~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~36_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux6~35_combout\ & ((\M61|Mem[30][1]~q\))) # (!\Mu0|Mux6~35_combout\ & (\M61|Mem[28][1]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux6~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M61|Mem[28][1]~q\,
	datab => \addr[4]~input_o\,
	datac => \M61|Mem[30][1]~q\,
	datad => \Mu0|Mux6~35_combout\,
	combout => \Mu0|Mux6~36_combout\);

-- Location: LCCOMB_X25_Y18_N10
\Mu0|Mux6~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~37_combout\ = (\addr[5]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & (\Mu0|Mux6~34_combout\)) # (!\addr[0]~input_o\ & ((\Mu0|Mux6~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~34_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux6~36_combout\,
	combout => \Mu0|Mux6~37_combout\);

-- Location: LCCOMB_X25_Y18_N20
\Mu0|Mux6~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~40_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux6~37_combout\ & ((\Mu0|Mux6~39_combout\))) # (!\Mu0|Mux6~37_combout\ & (\Mu0|Mux6~32_combout\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux6~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~32_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux6~39_combout\,
	datad => \Mu0|Mux6~37_combout\,
	combout => \Mu0|Mux6~40_combout\);

-- Location: LCCOMB_X25_Y18_N14
\Mu0|Mux6~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~41_combout\ = (\Mu0|Mux6~30_combout\ & (((\Mu0|Mux6~40_combout\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux6~30_combout\ & (\Mu0|Mux6~9_combout\ & (\addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~9_combout\,
	datab => \Mu0|Mux6~30_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux6~40_combout\,
	combout => \Mu0|Mux6~41_combout\);

-- Location: LCCOMB_X28_Y27_N28
\M41|Mem[15][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[15][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M41|Mem[15][1]~feeder_combout\);

-- Location: FF_X28_Y27_N29
\M41|Mem[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[15][1]~feeder_combout\,
	ena => \M40|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[15][1]~q\);

-- Location: FF_X28_Y26_N13
\M41|Mem[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[31][1]~q\);

-- Location: FF_X28_Y24_N17
\M41|Mem[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[7][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[7][1]~q\);

-- Location: LCCOMB_X32_Y28_N10
\M41|Mem[23][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[23][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M41|Mem[23][1]~feeder_combout\);

-- Location: FF_X32_Y28_N11
\M41|Mem[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[23][1]~feeder_combout\,
	ena => \M40|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[23][1]~q\);

-- Location: LCCOMB_X28_Y24_N16
\Mu0|Mux6~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~75_combout\ = (\addr[3]~input_o\ & (\addr[4]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[4]~input_o\ & ((\M41|Mem[23][1]~q\))) # (!\addr[4]~input_o\ & (\M41|Mem[7][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M41|Mem[7][1]~q\,
	datad => \M41|Mem[23][1]~q\,
	combout => \Mu0|Mux6~75_combout\);

-- Location: LCCOMB_X28_Y26_N12
\Mu0|Mux6~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~76_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux6~75_combout\ & ((\M41|Mem[31][1]~q\))) # (!\Mu0|Mux6~75_combout\ & (\M41|Mem[15][1]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux6~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M41|Mem[15][1]~q\,
	datac => \M41|Mem[31][1]~q\,
	datad => \Mu0|Mux6~75_combout\,
	combout => \Mu0|Mux6~76_combout\);

-- Location: FF_X29_Y28_N13
\M41|Mem[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[19][1]~q\);

-- Location: FF_X29_Y28_N15
\M41|Mem[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[3][1]~q\);

-- Location: LCCOMB_X29_Y28_N14
\Mu0|Mux6~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~77_combout\ = (\addr[4]~input_o\ & ((\M41|Mem[19][1]~q\) # ((\addr[3]~input_o\)))) # (!\addr[4]~input_o\ & (((\M41|Mem[3][1]~q\ & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[19][1]~q\,
	datab => \addr[4]~input_o\,
	datac => \M41|Mem[3][1]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux6~77_combout\);

-- Location: FF_X30_Y27_N11
\M41|Mem[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[27][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[27][1]~q\);

-- Location: FF_X30_Y27_N1
\M41|Mem[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[11][1]~q\);

-- Location: LCCOMB_X30_Y27_N10
\Mu0|Mux6~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~78_combout\ = (\Mu0|Mux6~77_combout\ & (((\M41|Mem[27][1]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux6~77_combout\ & (\addr[3]~input_o\ & ((\M41|Mem[11][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~77_combout\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[27][1]~q\,
	datad => \M41|Mem[11][1]~q\,
	combout => \Mu0|Mux6~78_combout\);

-- Location: LCCOMB_X30_Y22_N22
\Mu0|Mux6~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~79_combout\ = (\addr[5]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & (\Mu0|Mux6~76_combout\)) # (!\addr[2]~input_o\ & ((\Mu0|Mux6~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~76_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux6~78_combout\,
	combout => \Mu0|Mux6~79_combout\);

-- Location: FF_X24_Y26_N29
\M51|Mem[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[23][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[23][1]~q\);

-- Location: FF_X28_Y26_N31
\M51|Mem[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[31][1]~q\);

-- Location: LCCOMB_X29_Y26_N8
\M51|Mem[15][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[15][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M51|Mem[15][1]~feeder_combout\);

-- Location: FF_X29_Y26_N9
\M51|Mem[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[15][1]~feeder_combout\,
	ena => \M50|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[15][1]~q\);

-- Location: FF_X28_Y24_N27
\M51|Mem[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[7][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[7][1]~q\);

-- Location: LCCOMB_X28_Y24_N26
\Mu0|Mux6~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~80_combout\ = (\addr[3]~input_o\ & ((\M51|Mem[15][1]~q\) # ((\addr[4]~input_o\)))) # (!\addr[3]~input_o\ & (((\M51|Mem[7][1]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[15][1]~q\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[7][1]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux6~80_combout\);

-- Location: LCCOMB_X28_Y26_N30
\Mu0|Mux6~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~81_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux6~80_combout\ & ((\M51|Mem[31][1]~q\))) # (!\Mu0|Mux6~80_combout\ & (\M51|Mem[23][1]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux6~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M51|Mem[23][1]~q\,
	datac => \M51|Mem[31][1]~q\,
	datad => \Mu0|Mux6~80_combout\,
	combout => \Mu0|Mux6~81_combout\);

-- Location: FF_X32_Y25_N21
\M51|Mem[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[19][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[19][1]~q\);

-- Location: FF_X31_Y28_N27
\M51|Mem[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[27][1]~q\);

-- Location: FF_X32_Y25_N23
\M51|Mem[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[3][1]~q\);

-- Location: FF_X31_Y28_N9
\M51|Mem[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[11][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[11][1]~q\);

-- Location: LCCOMB_X32_Y25_N22
\Mu0|Mux6~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~73_combout\ = (\addr[4]~input_o\ & (\addr[3]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & ((\M51|Mem[11][1]~q\))) # (!\addr[3]~input_o\ & (\M51|Mem[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[3][1]~q\,
	datad => \M51|Mem[11][1]~q\,
	combout => \Mu0|Mux6~73_combout\);

-- Location: LCCOMB_X31_Y28_N26
\Mu0|Mux6~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~74_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux6~73_combout\ & ((\M51|Mem[27][1]~q\))) # (!\Mu0|Mux6~73_combout\ & (\M51|Mem[19][1]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux6~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[19][1]~q\,
	datab => \addr[4]~input_o\,
	datac => \M51|Mem[27][1]~q\,
	datad => \Mu0|Mux6~73_combout\,
	combout => \Mu0|Mux6~74_combout\);

-- Location: LCCOMB_X30_Y22_N8
\Mu0|Mux6~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~82_combout\ = (\Mu0|Mux6~79_combout\ & (((\Mu0|Mux6~81_combout\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux6~79_combout\ & (\addr[5]~input_o\ & ((\Mu0|Mux6~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~79_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux6~81_combout\,
	datad => \Mu0|Mux6~74_combout\,
	combout => \Mu0|Mux6~82_combout\);

-- Location: FF_X34_Y22_N19
\M51|Mem[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[22][1]~q\);

-- Location: FF_X32_Y22_N27
\M51|Mem[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[30][1]~q\);

-- Location: FF_X35_Y19_N7
\M51|Mem[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[18][1]~q\);

-- Location: LCCOMB_X35_Y19_N12
\M51|Mem[26][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[26][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M51|Mem[26][1]~feeder_combout\);

-- Location: FF_X35_Y19_N13
\M51|Mem[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[26][1]~feeder_combout\,
	ena => \M50|Mem[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[26][1]~q\);

-- Location: LCCOMB_X35_Y19_N6
\Mu0|Mux6~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~59_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M51|Mem[26][1]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M51|Mem[18][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[18][1]~q\,
	datad => \M51|Mem[26][1]~q\,
	combout => \Mu0|Mux6~59_combout\);

-- Location: LCCOMB_X32_Y22_N26
\Mu0|Mux6~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~60_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux6~59_combout\ & ((\M51|Mem[30][1]~q\))) # (!\Mu0|Mux6~59_combout\ & (\M51|Mem[22][1]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux6~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M51|Mem[22][1]~q\,
	datac => \M51|Mem[30][1]~q\,
	datad => \Mu0|Mux6~59_combout\,
	combout => \Mu0|Mux6~60_combout\);

-- Location: FF_X32_Y26_N9
\M51|Mem[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[10][1]~q\);

-- Location: FF_X34_Y24_N3
\M51|Mem[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[14][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[14][1]~q\);

-- Location: FF_X34_Y24_N17
\M51|Mem[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[6][1]~q\);

-- Location: FF_X32_Y26_N19
\M51|Mem[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[2][1]~q\);

-- Location: LCCOMB_X32_Y26_N18
\Mu0|Mux6~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~54_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M51|Mem[6][1]~q\)) # (!\addr[2]~input_o\ & ((\M51|Mem[2][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[6][1]~q\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[2][1]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux6~54_combout\);

-- Location: LCCOMB_X34_Y24_N2
\Mu0|Mux6~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~55_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux6~54_combout\ & ((\M51|Mem[14][1]~q\))) # (!\Mu0|Mux6~54_combout\ & (\M51|Mem[10][1]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux6~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[10][1]~q\,
	datac => \M51|Mem[14][1]~q\,
	datad => \Mu0|Mux6~54_combout\,
	combout => \Mu0|Mux6~55_combout\);

-- Location: FF_X34_Y25_N9
\M41|Mem[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[10][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[10][1]~q\);

-- Location: FF_X31_Y25_N21
\M41|Mem[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[14][1]~q\);

-- Location: FF_X34_Y25_N27
\M41|Mem[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[2][1]~q\);

-- Location: LCCOMB_X35_Y26_N30
\M41|Mem[6][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[6][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M41|Mem[6][1]~feeder_combout\);

-- Location: FF_X35_Y26_N31
\M41|Mem[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[6][1]~feeder_combout\,
	ena => \M40|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[6][1]~q\);

-- Location: LCCOMB_X34_Y25_N26
\Mu0|Mux6~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~56_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M41|Mem[6][1]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M41|Mem[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[2][1]~q\,
	datad => \M41|Mem[6][1]~q\,
	combout => \Mu0|Mux6~56_combout\);

-- Location: LCCOMB_X31_Y25_N20
\Mu0|Mux6~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~57_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux6~56_combout\ & ((\M41|Mem[14][1]~q\))) # (!\Mu0|Mux6~56_combout\ & (\M41|Mem[10][1]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux6~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M41|Mem[10][1]~q\,
	datac => \M41|Mem[14][1]~q\,
	datad => \Mu0|Mux6~56_combout\,
	combout => \Mu0|Mux6~57_combout\);

-- Location: LCCOMB_X30_Y22_N20
\Mu0|Mux6~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~58_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux6~55_combout\) # ((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (((!\addr[4]~input_o\ & \Mu0|Mux6~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~55_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux6~57_combout\,
	combout => \Mu0|Mux6~58_combout\);

-- Location: FF_X34_Y22_N25
\M41|Mem[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[22][1]~q\);

-- Location: FF_X32_Y22_N17
\M41|Mem[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[30][1]~q\);

-- Location: LCCOMB_X35_Y22_N8
\M41|Mem[26][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[26][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M41|Mem[26][1]~feeder_combout\);

-- Location: FF_X35_Y22_N9
\M41|Mem[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[26][1]~feeder_combout\,
	ena => \M40|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[26][1]~q\);

-- Location: FF_X35_Y22_N27
\M41|Mem[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[18][1]~q\);

-- Location: LCCOMB_X35_Y22_N26
\Mu0|Mux6~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~52_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M41|Mem[26][1]~q\)) # (!\addr[3]~input_o\ & ((\M41|Mem[18][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M41|Mem[26][1]~q\,
	datac => \M41|Mem[18][1]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux6~52_combout\);

-- Location: LCCOMB_X32_Y22_N16
\Mu0|Mux6~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~53_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux6~52_combout\ & ((\M41|Mem[30][1]~q\))) # (!\Mu0|Mux6~52_combout\ & (\M41|Mem[22][1]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux6~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M41|Mem[22][1]~q\,
	datac => \M41|Mem[30][1]~q\,
	datad => \Mu0|Mux6~52_combout\,
	combout => \Mu0|Mux6~53_combout\);

-- Location: LCCOMB_X30_Y22_N14
\Mu0|Mux6~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~61_combout\ = (\Mu0|Mux6~58_combout\ & ((\Mu0|Mux6~60_combout\) # ((!\addr[4]~input_o\)))) # (!\Mu0|Mux6~58_combout\ & (((\addr[4]~input_o\ & \Mu0|Mux6~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~60_combout\,
	datab => \Mu0|Mux6~58_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux6~53_combout\,
	combout => \Mu0|Mux6~61_combout\);

-- Location: FF_X30_Y24_N11
\M51|Mem[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[16][1]~q\);

-- Location: FF_X29_Y24_N9
\M51|Mem[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[24][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[24][1]~q\);

-- Location: LCCOMB_X30_Y24_N10
\Mu0|Mux6~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~69_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M51|Mem[24][1]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M51|Mem[16][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[16][1]~q\,
	datad => \M51|Mem[24][1]~q\,
	combout => \Mu0|Mux6~69_combout\);

-- Location: FF_X30_Y24_N17
\M51|Mem[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[20][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[20][1]~q\);

-- Location: FF_X29_Y24_N19
\M51|Mem[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[28][1]~q\);

-- Location: LCCOMB_X29_Y24_N18
\Mu0|Mux6~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~70_combout\ = (\Mu0|Mux6~69_combout\ & (((\M51|Mem[28][1]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux6~69_combout\ & (\M51|Mem[20][1]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~69_combout\,
	datab => \M51|Mem[20][1]~q\,
	datac => \M51|Mem[28][1]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux6~70_combout\);

-- Location: FF_X22_Y27_N9
\M41|Mem[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[20][1]~q\);

-- Location: FF_X23_Y27_N31
\M41|Mem[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[28][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[28][1]~q\);

-- Location: FF_X23_Y27_N21
\M41|Mem[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[24][1]~q\);

-- Location: FF_X22_Y27_N19
\M41|Mem[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[16][1]~q\);

-- Location: LCCOMB_X22_Y27_N18
\Mu0|Mux6~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~62_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M41|Mem[24][1]~q\)) # (!\addr[3]~input_o\ & ((\M41|Mem[16][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[24][1]~q\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[16][1]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux6~62_combout\);

-- Location: LCCOMB_X23_Y27_N30
\Mu0|Mux6~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~63_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux6~62_combout\ & ((\M41|Mem[28][1]~q\))) # (!\Mu0|Mux6~62_combout\ & (\M41|Mem[20][1]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux6~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[20][1]~q\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[28][1]~q\,
	datad => \Mu0|Mux6~62_combout\,
	combout => \Mu0|Mux6~63_combout\);

-- Location: LCCOMB_X29_Y22_N26
\M41|Mem[8][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[8][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M41|Mem[8][1]~feeder_combout\);

-- Location: FF_X29_Y22_N27
\M41|Mem[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[8][1]~feeder_combout\,
	ena => \M40|Mem[8][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[8][1]~q\);

-- Location: FF_X29_Y21_N21
\M41|Mem[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[12][1]~q\);

-- Location: FF_X30_Y21_N7
\M41|Mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[0][1]~q\);

-- Location: FF_X30_Y21_N13
\M41|Mem[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[4][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[4][1]~q\);

-- Location: LCCOMB_X30_Y21_N6
\Mu0|Mux6~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~66_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M41|Mem[4][1]~q\))) # (!\addr[2]~input_o\ & (\M41|Mem[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[0][1]~q\,
	datad => \M41|Mem[4][1]~q\,
	combout => \Mu0|Mux6~66_combout\);

-- Location: LCCOMB_X29_Y21_N20
\Mu0|Mux6~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~67_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux6~66_combout\ & ((\M41|Mem[12][1]~q\))) # (!\Mu0|Mux6~66_combout\ & (\M41|Mem[8][1]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux6~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[8][1]~q\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[12][1]~q\,
	datad => \Mu0|Mux6~66_combout\,
	combout => \Mu0|Mux6~67_combout\);

-- Location: FF_X32_Y21_N1
\M51|Mem[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[4][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[4][1]~q\);

-- Location: FF_X28_Y21_N15
\M51|Mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[0][1]~q\);

-- Location: LCCOMB_X28_Y21_N14
\Mu0|Mux6~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~64_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M51|Mem[4][1]~q\)) # (!\addr[2]~input_o\ & ((\M51|Mem[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[4][1]~q\,
	datac => \M51|Mem[0][1]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux6~64_combout\);

-- Location: FF_X29_Y21_N3
\M51|Mem[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[12][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[12][1]~q\);

-- Location: LCCOMB_X28_Y21_N12
\M51|Mem[8][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[8][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M51|Mem[8][1]~feeder_combout\);

-- Location: FF_X28_Y21_N13
\M51|Mem[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[8][1]~feeder_combout\,
	ena => \M50|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[8][1]~q\);

-- Location: LCCOMB_X29_Y21_N2
\Mu0|Mux6~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~65_combout\ = (\Mu0|Mux6~64_combout\ & (((\M51|Mem[12][1]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux6~64_combout\ & (\addr[3]~input_o\ & ((\M51|Mem[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~64_combout\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[12][1]~q\,
	datad => \M51|Mem[8][1]~q\,
	combout => \Mu0|Mux6~65_combout\);

-- Location: LCCOMB_X30_Y22_N16
\Mu0|Mux6~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~68_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\) # (\Mu0|Mux6~65_combout\)))) # (!\addr[5]~input_o\ & (\Mu0|Mux6~67_combout\ & (!\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~67_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux6~65_combout\,
	combout => \Mu0|Mux6~68_combout\);

-- Location: LCCOMB_X30_Y22_N10
\Mu0|Mux6~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~71_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux6~68_combout\ & (\Mu0|Mux6~70_combout\)) # (!\Mu0|Mux6~68_combout\ & ((\Mu0|Mux6~63_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux6~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux6~70_combout\,
	datac => \Mu0|Mux6~63_combout\,
	datad => \Mu0|Mux6~68_combout\,
	combout => \Mu0|Mux6~71_combout\);

-- Location: LCCOMB_X30_Y22_N28
\Mu0|Mux6~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~72_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux6~61_combout\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((!\addr[0]~input_o\ & \Mu0|Mux6~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux6~61_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux6~71_combout\,
	combout => \Mu0|Mux6~72_combout\);

-- Location: LCCOMB_X35_Y21_N24
\M51|Mem[9][1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[9][1]~feeder_combout\ = \Din[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[9]~input_o\,
	combout => \M51|Mem[9][1]~feeder_combout\);

-- Location: FF_X35_Y21_N25
\M51|Mem[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[9][1]~feeder_combout\,
	ena => \M50|Mem[9][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[9][1]~q\);

-- Location: FF_X34_Y21_N11
\M51|Mem[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[13][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[13][1]~q\);

-- Location: FF_X35_Y21_N19
\M51|Mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[1][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[1][1]~q\);

-- Location: FF_X32_Y21_N31
\M51|Mem[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[5][1]~q\);

-- Location: LCCOMB_X35_Y21_N18
\Mu0|Mux6~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~42_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M51|Mem[5][1]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M51|Mem[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[1][1]~q\,
	datad => \M51|Mem[5][1]~q\,
	combout => \Mu0|Mux6~42_combout\);

-- Location: LCCOMB_X34_Y21_N10
\Mu0|Mux6~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~43_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux6~42_combout\ & ((\M51|Mem[13][1]~q\))) # (!\Mu0|Mux6~42_combout\ & (\M51|Mem[9][1]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux6~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[9][1]~q\,
	datac => \M51|Mem[13][1]~q\,
	datad => \Mu0|Mux6~42_combout\,
	combout => \Mu0|Mux6~43_combout\);

-- Location: FF_X26_Y28_N27
\M41|Mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[1][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[1][1]~q\);

-- Location: FF_X27_Y28_N5
\M41|Mem[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[5][1]~q\);

-- Location: LCCOMB_X26_Y28_N26
\Mu0|Mux6~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~46_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M41|Mem[5][1]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M41|Mem[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[1][1]~q\,
	datad => \M41|Mem[5][1]~q\,
	combout => \Mu0|Mux6~46_combout\);

-- Location: FF_X27_Y28_N7
\M41|Mem[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[13][1]~q\);

-- Location: FF_X26_Y28_N9
\M41|Mem[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[9][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[9][1]~q\);

-- Location: LCCOMB_X27_Y28_N6
\Mu0|Mux6~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~47_combout\ = (\Mu0|Mux6~46_combout\ & (((\M41|Mem[13][1]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux6~46_combout\ & (\addr[3]~input_o\ & ((\M41|Mem[9][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~46_combout\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[13][1]~q\,
	datad => \M41|Mem[9][1]~q\,
	combout => \Mu0|Mux6~47_combout\);

-- Location: FF_X21_Y20_N17
\M41|Mem[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[21][1]~q\);

-- Location: FF_X22_Y20_N3
\M41|Mem[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[29][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[29][1]~q\);

-- Location: FF_X22_Y20_N1
\M41|Mem[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[25][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[25][1]~q\);

-- Location: FF_X21_Y20_N3
\M41|Mem[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M40|Mem[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[17][1]~q\);

-- Location: LCCOMB_X21_Y20_N2
\Mu0|Mux6~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~44_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M41|Mem[25][1]~q\)) # (!\addr[3]~input_o\ & ((\M41|Mem[17][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M41|Mem[25][1]~q\,
	datac => \M41|Mem[17][1]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux6~44_combout\);

-- Location: LCCOMB_X22_Y20_N2
\Mu0|Mux6~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~45_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux6~44_combout\ & ((\M41|Mem[29][1]~q\))) # (!\Mu0|Mux6~44_combout\ & (\M41|Mem[21][1]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux6~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[21][1]~q\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[29][1]~q\,
	datad => \Mu0|Mux6~44_combout\,
	combout => \Mu0|Mux6~45_combout\);

-- Location: LCCOMB_X30_Y22_N0
\Mu0|Mux6~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~48_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\Mu0|Mux6~45_combout\))) # (!\addr[4]~input_o\ & (\Mu0|Mux6~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~47_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux6~45_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux6~48_combout\);

-- Location: FF_X36_Y25_N15
\M51|Mem[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[21][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[21][1]~q\);

-- Location: FF_X35_Y25_N1
\M51|Mem[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[29][1]~q\);

-- Location: FF_X36_Y25_N25
\M51|Mem[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[17][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[17][1]~q\);

-- Location: FF_X35_Y25_N15
\M51|Mem[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[9]~input_o\,
	sload => VCC,
	ena => \M50|Mem[25][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[25][1]~q\);

-- Location: LCCOMB_X36_Y25_N24
\Mu0|Mux6~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~49_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M51|Mem[25][1]~q\))) # (!\addr[3]~input_o\ & (\M51|Mem[17][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[17][1]~q\,
	datad => \M51|Mem[25][1]~q\,
	combout => \Mu0|Mux6~49_combout\);

-- Location: LCCOMB_X35_Y25_N0
\Mu0|Mux6~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~50_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux6~49_combout\ & ((\M51|Mem[29][1]~q\))) # (!\Mu0|Mux6~49_combout\ & (\M51|Mem[21][1]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux6~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[21][1]~q\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[29][1]~q\,
	datad => \Mu0|Mux6~49_combout\,
	combout => \Mu0|Mux6~50_combout\);

-- Location: LCCOMB_X30_Y22_N2
\Mu0|Mux6~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~51_combout\ = (\Mu0|Mux6~48_combout\ & (((\Mu0|Mux6~50_combout\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux6~48_combout\ & (\Mu0|Mux6~43_combout\ & (\addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~43_combout\,
	datab => \Mu0|Mux6~48_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux6~50_combout\,
	combout => \Mu0|Mux6~51_combout\);

-- Location: LCCOMB_X30_Y22_N26
\Mu0|Mux6~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~83_combout\ = (\Mu0|Mux6~72_combout\ & ((\Mu0|Mux6~82_combout\) # ((!\addr[0]~input_o\)))) # (!\Mu0|Mux6~72_combout\ & (((\addr[0]~input_o\ & \Mu0|Mux6~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux6~82_combout\,
	datab => \Mu0|Mux6~72_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux6~51_combout\,
	combout => \Mu0|Mux6~83_combout\);

-- Location: LCCOMB_X25_Y18_N0
\Mu0|Mux6~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~84_combout\ = (\addr[7]~input_o\ & ((\addr[6]~input_o\ & (\Mu0|Mux6~41_combout\)) # (!\addr[6]~input_o\ & ((\Mu0|Mux6~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[6]~input_o\,
	datab => \addr[7]~input_o\,
	datac => \Mu0|Mux6~41_combout\,
	datad => \Mu0|Mux6~83_combout\,
	combout => \Mu0|Mux6~84_combout\);

-- Location: LCCOMB_X25_Y18_N26
\Mu0|Mux6~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux6~149_combout\ = (\Mu0|Mux6~84_combout\) # ((!\addr[7]~input_o\ & \Mu0|Mux6~148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[7]~input_o\,
	datac => \Mu0|Mux6~148_combout\,
	datad => \Mu0|Mux6~84_combout\,
	combout => \Mu0|Mux6~149_combout\);

-- Location: IOIBUF_X34_Y0_N1
\Din[10]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Din(10),
	o => \Din[10]~input_o\);

-- Location: FF_X34_Y15_N29
\M31|Mem[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[22][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[22][2]~q\);

-- Location: FF_X34_Y15_N7
\M31|Mem[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[30][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[30][2]~q\);

-- Location: FF_X35_Y15_N23
\M31|Mem[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[18][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[18][2]~q\);

-- Location: FF_X35_Y15_N29
\M31|Mem[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[26][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[26][2]~q\);

-- Location: LCCOMB_X35_Y15_N22
\Mu0|Mux5~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~138_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M31|Mem[26][2]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M31|Mem[18][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[18][2]~q\,
	datad => \M31|Mem[26][2]~q\,
	combout => \Mu0|Mux5~138_combout\);

-- Location: LCCOMB_X34_Y15_N6
\Mu0|Mux5~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~139_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux5~138_combout\ & ((\M31|Mem[30][2]~q\))) # (!\Mu0|Mux5~138_combout\ & (\M31|Mem[22][2]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux5~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M31|Mem[22][2]~q\,
	datac => \M31|Mem[30][2]~q\,
	datad => \Mu0|Mux5~138_combout\,
	combout => \Mu0|Mux5~139_combout\);

-- Location: FF_X30_Y15_N3
\M31|Mem[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[27][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[27][2]~q\);

-- Location: FF_X30_Y15_N21
\M31|Mem[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[31][2]~q\);

-- Location: FF_X31_Y12_N23
\M31|Mem[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[23][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[23][2]~q\);

-- Location: FF_X31_Y12_N17
\M31|Mem[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[19][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[19][2]~q\);

-- Location: LCCOMB_X31_Y12_N16
\Mu0|Mux5~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~145_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M31|Mem[23][2]~q\)) # (!\addr[2]~input_o\ & ((\M31|Mem[19][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[23][2]~q\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[19][2]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux5~145_combout\);

-- Location: LCCOMB_X30_Y15_N20
\Mu0|Mux5~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~146_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux5~145_combout\ & ((\M31|Mem[31][2]~q\))) # (!\Mu0|Mux5~145_combout\ & (\M31|Mem[27][2]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux5~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M31|Mem[27][2]~q\,
	datac => \M31|Mem[31][2]~q\,
	datad => \Mu0|Mux5~145_combout\,
	combout => \Mu0|Mux5~146_combout\);

-- Location: FF_X31_Y13_N15
\M31|Mem[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[17][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[17][2]~q\);

-- Location: LCCOMB_X32_Y12_N30
\M31|Mem[21][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[21][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M31|Mem[21][2]~feeder_combout\);

-- Location: FF_X32_Y12_N31
\M31|Mem[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[21][2]~feeder_combout\,
	ena => \M30|Mem[21][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[21][2]~q\);

-- Location: LCCOMB_X31_Y13_N14
\Mu0|Mux5~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~140_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M31|Mem[21][2]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M31|Mem[17][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[17][2]~q\,
	datad => \M31|Mem[21][2]~q\,
	combout => \Mu0|Mux5~140_combout\);

-- Location: FF_X31_Y13_N29
\M31|Mem[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[25][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[25][2]~q\);

-- Location: FF_X30_Y13_N15
\M31|Mem[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[29][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[29][2]~q\);

-- Location: LCCOMB_X30_Y13_N14
\Mu0|Mux5~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~141_combout\ = (\Mu0|Mux5~140_combout\ & (((\M31|Mem[29][2]~q\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux5~140_combout\ & (\M31|Mem[25][2]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~140_combout\,
	datab => \M31|Mem[25][2]~q\,
	datac => \M31|Mem[29][2]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux5~141_combout\);

-- Location: FF_X31_Y14_N23
\M31|Mem[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[20][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[20][2]~q\);

-- Location: FF_X31_Y14_N1
\M31|Mem[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[28][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[28][2]~q\);

-- Location: FF_X32_Y14_N7
\M31|Mem[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[16][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[16][2]~q\);

-- Location: FF_X32_Y14_N5
\M31|Mem[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[24][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[24][2]~q\);

-- Location: LCCOMB_X32_Y14_N6
\Mu0|Mux5~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~142_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M31|Mem[24][2]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M31|Mem[16][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[16][2]~q\,
	datad => \M31|Mem[24][2]~q\,
	combout => \Mu0|Mux5~142_combout\);

-- Location: LCCOMB_X31_Y14_N0
\Mu0|Mux5~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~143_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux5~142_combout\ & ((\M31|Mem[28][2]~q\))) # (!\Mu0|Mux5~142_combout\ & (\M31|Mem[20][2]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux5~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M31|Mem[20][2]~q\,
	datac => \M31|Mem[28][2]~q\,
	datad => \Mu0|Mux5~142_combout\,
	combout => \Mu0|Mux5~143_combout\);

-- Location: LCCOMB_X30_Y15_N16
\Mu0|Mux5~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~144_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\Mu0|Mux5~141_combout\)) # (!\addr[0]~input_o\ & ((\Mu0|Mux5~143_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~141_combout\,
	datab => \addr[1]~input_o\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux5~143_combout\,
	combout => \Mu0|Mux5~144_combout\);

-- Location: LCCOMB_X30_Y15_N30
\Mu0|Mux5~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~147_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux5~144_combout\ & ((\Mu0|Mux5~146_combout\))) # (!\Mu0|Mux5~144_combout\ & (\Mu0|Mux5~139_combout\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux5~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~139_combout\,
	datab => \Mu0|Mux5~146_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux5~144_combout\,
	combout => \Mu0|Mux5~147_combout\);

-- Location: FF_X13_Y16_N21
\M01|Mem[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[2][2]~q\);

-- Location: LCCOMB_X21_Y14_N30
\M01|Mem[10][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[10][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M01|Mem[10][2]~feeder_combout\);

-- Location: FF_X21_Y14_N31
\M01|Mem[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[10][2]~feeder_combout\,
	ena => \M00|Mem[10][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[10][2]~q\);

-- Location: LCCOMB_X13_Y16_N20
\Mu0|Mux5~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~109_combout\ = (\addr[3]~input_o\ & ((\addr[5]~input_o\) # ((\M01|Mem[10][2]~q\)))) # (!\addr[3]~input_o\ & (!\addr[5]~input_o\ & (\M01|Mem[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M01|Mem[2][2]~q\,
	datad => \M01|Mem[10][2]~q\,
	combout => \Mu0|Mux5~109_combout\);

-- Location: FF_X13_Y15_N15
\M11|Mem[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[10][2]~q\);

-- Location: FF_X13_Y15_N29
\M11|Mem[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[2][2]~q\);

-- Location: LCCOMB_X13_Y15_N14
\Mu0|Mux5~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~110_combout\ = (\Mu0|Mux5~109_combout\ & (((\M11|Mem[10][2]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux5~109_combout\ & (\addr[5]~input_o\ & ((\M11|Mem[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~109_combout\,
	datab => \addr[5]~input_o\,
	datac => \M11|Mem[10][2]~q\,
	datad => \M11|Mem[2][2]~q\,
	combout => \Mu0|Mux5~110_combout\);

-- Location: LCCOMB_X14_Y13_N30
\M11|Mem[6][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[6][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M11|Mem[6][2]~feeder_combout\);

-- Location: FF_X14_Y13_N31
\M11|Mem[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[6][2]~feeder_combout\,
	ena => \M10|Mem[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[6][2]~q\);

-- Location: FF_X16_Y13_N11
\M11|Mem[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[14][2]~q\);

-- Location: LCCOMB_X15_Y17_N8
\M01|Mem[14][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[14][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M01|Mem[14][2]~feeder_combout\);

-- Location: FF_X15_Y17_N9
\M01|Mem[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[14][2]~feeder_combout\,
	ena => \M00|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[14][2]~q\);

-- Location: FF_X15_Y17_N19
\M01|Mem[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[6][2]~q\);

-- Location: LCCOMB_X15_Y17_N18
\Mu0|Mux5~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~107_combout\ = (\addr[3]~input_o\ & ((\M01|Mem[14][2]~q\) # ((\addr[5]~input_o\)))) # (!\addr[3]~input_o\ & (((\M01|Mem[6][2]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M01|Mem[14][2]~q\,
	datac => \M01|Mem[6][2]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux5~107_combout\);

-- Location: LCCOMB_X16_Y13_N10
\Mu0|Mux5~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~108_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux5~107_combout\ & ((\M11|Mem[14][2]~q\))) # (!\Mu0|Mux5~107_combout\ & (\M11|Mem[6][2]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux5~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[6][2]~q\,
	datab => \addr[5]~input_o\,
	datac => \M11|Mem[14][2]~q\,
	datad => \Mu0|Mux5~107_combout\,
	combout => \Mu0|Mux5~108_combout\);

-- Location: LCCOMB_X15_Y15_N2
\Mu0|Mux5~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~111_combout\ = (\addr[4]~input_o\ & (\addr[2]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux5~108_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux5~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux5~110_combout\,
	datad => \Mu0|Mux5~108_combout\,
	combout => \Mu0|Mux5~111_combout\);

-- Location: FF_X15_Y14_N13
\M11|Mem[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[22][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[22][2]~q\);

-- Location: FF_X15_Y14_N15
\M11|Mem[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[30][2]~q\);

-- Location: FF_X16_Y17_N31
\M01|Mem[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[30][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[30][2]~q\);

-- Location: FF_X16_Y17_N17
\M01|Mem[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[22][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[22][2]~q\);

-- Location: LCCOMB_X16_Y17_N16
\Mu0|Mux5~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~112_combout\ = (\addr[3]~input_o\ & ((\M01|Mem[30][2]~q\) # ((\addr[5]~input_o\)))) # (!\addr[3]~input_o\ & (((\M01|Mem[22][2]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M01|Mem[30][2]~q\,
	datab => \addr[3]~input_o\,
	datac => \M01|Mem[22][2]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux5~112_combout\);

-- Location: LCCOMB_X15_Y14_N14
\Mu0|Mux5~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~113_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux5~112_combout\ & ((\M11|Mem[30][2]~q\))) # (!\Mu0|Mux5~112_combout\ & (\M11|Mem[22][2]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux5~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[22][2]~q\,
	datab => \addr[5]~input_o\,
	datac => \M11|Mem[30][2]~q\,
	datad => \Mu0|Mux5~112_combout\,
	combout => \Mu0|Mux5~113_combout\);

-- Location: FF_X16_Y14_N15
\M01|Mem[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[18][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[18][2]~q\);

-- Location: LCCOMB_X16_Y14_N20
\M01|Mem[26][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[26][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M01|Mem[26][2]~feeder_combout\);

-- Location: FF_X16_Y14_N21
\M01|Mem[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[26][2]~feeder_combout\,
	ena => \M00|Mem[26][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[26][2]~q\);

-- Location: LCCOMB_X16_Y14_N14
\Mu0|Mux5~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~105_combout\ = (\addr[5]~input_o\ & (\addr[3]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[3]~input_o\ & ((\M01|Mem[26][2]~q\))) # (!\addr[3]~input_o\ & (\M01|Mem[18][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M01|Mem[18][2]~q\,
	datad => \M01|Mem[26][2]~q\,
	combout => \Mu0|Mux5~105_combout\);

-- Location: FF_X17_Y14_N19
\M11|Mem[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[26][2]~q\);

-- Location: FF_X17_Y14_N25
\M11|Mem[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[18][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[18][2]~q\);

-- Location: LCCOMB_X17_Y14_N18
\Mu0|Mux5~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~106_combout\ = (\Mu0|Mux5~105_combout\ & (((\M11|Mem[26][2]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux5~105_combout\ & (\addr[5]~input_o\ & ((\M11|Mem[18][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~105_combout\,
	datab => \addr[5]~input_o\,
	datac => \M11|Mem[26][2]~q\,
	datad => \M11|Mem[18][2]~q\,
	combout => \Mu0|Mux5~106_combout\);

-- Location: LCCOMB_X15_Y15_N20
\Mu0|Mux5~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~114_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux5~111_combout\ & (\Mu0|Mux5~113_combout\)) # (!\Mu0|Mux5~111_combout\ & ((\Mu0|Mux5~106_combout\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux5~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux5~111_combout\,
	datac => \Mu0|Mux5~113_combout\,
	datad => \Mu0|Mux5~106_combout\,
	combout => \Mu0|Mux5~114_combout\);

-- Location: LCCOMB_X15_Y15_N0
\M11|Mem[20][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[20][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M11|Mem[20][2]~feeder_combout\);

-- Location: FF_X15_Y15_N1
\M11|Mem[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[20][2]~feeder_combout\,
	ena => \M10|Mem[20][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[20][2]~q\);

-- Location: FF_X15_Y15_N19
\M11|Mem[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[28][2]~q\);

-- Location: LCCOMB_X18_Y15_N20
\M11|Mem[24][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[24][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M11|Mem[24][2]~feeder_combout\);

-- Location: FF_X18_Y15_N21
\M11|Mem[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[24][2]~feeder_combout\,
	ena => \M10|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[24][2]~q\);

-- Location: FF_X15_Y16_N27
\M11|Mem[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[16][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[16][2]~q\);

-- Location: LCCOMB_X15_Y16_N26
\Mu0|Mux5~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~122_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M11|Mem[24][2]~q\)) # (!\addr[3]~input_o\ & ((\M11|Mem[16][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M11|Mem[24][2]~q\,
	datac => \M11|Mem[16][2]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux5~122_combout\);

-- Location: LCCOMB_X15_Y15_N18
\Mu0|Mux5~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~123_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux5~122_combout\ & ((\M11|Mem[28][2]~q\))) # (!\Mu0|Mux5~122_combout\ & (\M11|Mem[20][2]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux5~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M11|Mem[20][2]~q\,
	datac => \M11|Mem[28][2]~q\,
	datad => \Mu0|Mux5~122_combout\,
	combout => \Mu0|Mux5~123_combout\);

-- Location: FF_X21_Y16_N19
\M01|Mem[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[8][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[8][2]~q\);

-- Location: LCCOMB_X14_Y23_N24
\M01|Mem[4][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[4][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M01|Mem[4][2]~feeder_combout\);

-- Location: FF_X14_Y23_N25
\M01|Mem[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[4][2]~feeder_combout\,
	ena => \M00|Mem[4][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[4][2]~q\);

-- Location: FF_X14_Y20_N19
\M01|Mem[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[0][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[0][2]~q\);

-- Location: LCCOMB_X14_Y20_N18
\Mu0|Mux5~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~119_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M01|Mem[4][2]~q\)) # (!\addr[2]~input_o\ & ((\M01|Mem[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M01|Mem[4][2]~q\,
	datac => \M01|Mem[0][2]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux5~119_combout\);

-- Location: FF_X17_Y12_N7
\M01|Mem[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[12][2]~q\);

-- Location: LCCOMB_X17_Y12_N6
\Mu0|Mux5~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~120_combout\ = (\Mu0|Mux5~119_combout\ & (((\M01|Mem[12][2]~q\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux5~119_combout\ & (\M01|Mem[8][2]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M01|Mem[8][2]~q\,
	datab => \Mu0|Mux5~119_combout\,
	datac => \M01|Mem[12][2]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux5~120_combout\);

-- Location: LCCOMB_X13_Y19_N18
\M11|Mem[4][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[4][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M11|Mem[4][2]~feeder_combout\);

-- Location: FF_X13_Y19_N19
\M11|Mem[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[4][2]~feeder_combout\,
	ena => \M10|Mem[4][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[4][2]~q\);

-- Location: FF_X17_Y19_N23
\M11|Mem[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[0][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[0][2]~q\);

-- Location: LCCOMB_X17_Y19_N22
\Mu0|Mux5~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~117_combout\ = (\addr[2]~input_o\ & ((\M11|Mem[4][2]~q\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\M11|Mem[0][2]~q\ & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[4][2]~q\,
	datab => \addr[2]~input_o\,
	datac => \M11|Mem[0][2]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux5~117_combout\);

-- Location: FF_X17_Y19_N1
\M11|Mem[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[12][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[12][2]~q\);

-- Location: FF_X21_Y15_N3
\M11|Mem[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[8][2]~q\);

-- Location: LCCOMB_X17_Y19_N0
\Mu0|Mux5~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~118_combout\ = (\Mu0|Mux5~117_combout\ & (((\M11|Mem[12][2]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux5~117_combout\ & (\addr[3]~input_o\ & ((\M11|Mem[8][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~117_combout\,
	datab => \addr[3]~input_o\,
	datac => \M11|Mem[12][2]~q\,
	datad => \M11|Mem[8][2]~q\,
	combout => \Mu0|Mux5~118_combout\);

-- Location: LCCOMB_X15_Y15_N22
\Mu0|Mux5~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~121_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux5~118_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux5~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux5~120_combout\,
	datad => \Mu0|Mux5~118_combout\,
	combout => \Mu0|Mux5~121_combout\);

-- Location: FF_X15_Y18_N25
\M01|Mem[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[16][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[16][2]~q\);

-- Location: FF_X14_Y22_N19
\M01|Mem[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[20][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[20][2]~q\);

-- Location: LCCOMB_X15_Y18_N24
\Mu0|Mux5~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~115_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M01|Mem[20][2]~q\))) # (!\addr[2]~input_o\ & (\M01|Mem[16][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M01|Mem[16][2]~q\,
	datad => \M01|Mem[20][2]~q\,
	combout => \Mu0|Mux5~115_combout\);

-- Location: FF_X16_Y15_N7
\M01|Mem[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[28][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[28][2]~q\);

-- Location: LCCOMB_X17_Y13_N16
\M01|Mem[24][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[24][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M01|Mem[24][2]~feeder_combout\);

-- Location: FF_X17_Y13_N17
\M01|Mem[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[24][2]~feeder_combout\,
	ena => \M00|Mem[24][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[24][2]~q\);

-- Location: LCCOMB_X16_Y15_N6
\Mu0|Mux5~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~116_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux5~115_combout\ & (\M01|Mem[28][2]~q\)) # (!\Mu0|Mux5~115_combout\ & ((\M01|Mem[24][2]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux5~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux5~115_combout\,
	datac => \M01|Mem[28][2]~q\,
	datad => \M01|Mem[24][2]~q\,
	combout => \Mu0|Mux5~116_combout\);

-- Location: LCCOMB_X15_Y15_N12
\Mu0|Mux5~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~124_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux5~121_combout\ & (\Mu0|Mux5~123_combout\)) # (!\Mu0|Mux5~121_combout\ & ((\Mu0|Mux5~116_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux5~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux5~123_combout\,
	datac => \Mu0|Mux5~121_combout\,
	datad => \Mu0|Mux5~116_combout\,
	combout => \Mu0|Mux5~124_combout\);

-- Location: LCCOMB_X15_Y15_N14
\Mu0|Mux5~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~125_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux5~114_combout\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((!\addr[0]~input_o\ & \Mu0|Mux5~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux5~114_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux5~124_combout\,
	combout => \Mu0|Mux5~125_combout\);

-- Location: FF_X14_Y15_N21
\M01|Mem[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[17][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[17][2]~q\);

-- Location: FF_X14_Y22_N25
\M01|Mem[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[21][2]~q\);

-- Location: LCCOMB_X14_Y15_N20
\Mu0|Mux5~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~95_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M01|Mem[21][2]~q\))) # (!\addr[2]~input_o\ & (\M01|Mem[17][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M01|Mem[17][2]~q\,
	datad => \M01|Mem[21][2]~q\,
	combout => \Mu0|Mux5~95_combout\);

-- Location: FF_X17_Y15_N27
\M01|Mem[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[29][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[29][2]~q\);

-- Location: LCCOMB_X18_Y12_N2
\M01|Mem[25][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[25][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M01|Mem[25][2]~feeder_combout\);

-- Location: FF_X18_Y12_N3
\M01|Mem[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[25][2]~feeder_combout\,
	ena => \M00|Mem[25][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[25][2]~q\);

-- Location: LCCOMB_X17_Y15_N26
\Mu0|Mux5~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~96_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux5~95_combout\ & (\M01|Mem[29][2]~q\)) # (!\Mu0|Mux5~95_combout\ & ((\M01|Mem[25][2]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux5~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux5~95_combout\,
	datac => \M01|Mem[29][2]~q\,
	datad => \M01|Mem[25][2]~q\,
	combout => \Mu0|Mux5~96_combout\);

-- Location: FF_X16_Y20_N5
\M11|Mem[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[25][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[25][2]~q\);

-- Location: FF_X16_Y20_N7
\M11|Mem[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[17][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[17][2]~q\);

-- Location: LCCOMB_X16_Y20_N6
\Mu0|Mux5~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~102_combout\ = (\addr[3]~input_o\ & ((\M11|Mem[25][2]~q\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((\M11|Mem[17][2]~q\ & !\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M11|Mem[25][2]~q\,
	datac => \M11|Mem[17][2]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux5~102_combout\);

-- Location: LCCOMB_X16_Y19_N4
\M11|Mem[21][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[21][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M11|Mem[21][2]~feeder_combout\);

-- Location: FF_X16_Y19_N5
\M11|Mem[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[21][2]~feeder_combout\,
	ena => \M10|Mem[21][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[21][2]~q\);

-- Location: FF_X16_Y19_N23
\M11|Mem[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[29][2]~q\);

-- Location: LCCOMB_X16_Y19_N22
\Mu0|Mux5~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~103_combout\ = (\Mu0|Mux5~102_combout\ & (((\M11|Mem[29][2]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux5~102_combout\ & (\M11|Mem[21][2]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~102_combout\,
	datab => \M11|Mem[21][2]~q\,
	datac => \M11|Mem[29][2]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux5~103_combout\);

-- Location: FF_X18_Y19_N31
\M11|Mem[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[1][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[1][2]~q\);

-- Location: FF_X21_Y15_N1
\M11|Mem[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[9][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[9][2]~q\);

-- Location: LCCOMB_X18_Y19_N30
\Mu0|Mux5~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~97_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M11|Mem[9][2]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M11|Mem[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M11|Mem[1][2]~q\,
	datad => \M11|Mem[9][2]~q\,
	combout => \Mu0|Mux5~97_combout\);

-- Location: FF_X18_Y19_N17
\M11|Mem[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[13][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[13][2]~q\);

-- Location: LCCOMB_X15_Y22_N22
\M11|Mem[5][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[5][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M11|Mem[5][2]~feeder_combout\);

-- Location: FF_X15_Y22_N23
\M11|Mem[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[5][2]~feeder_combout\,
	ena => \M10|Mem[5][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[5][2]~q\);

-- Location: LCCOMB_X18_Y19_N16
\Mu0|Mux5~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~98_combout\ = (\Mu0|Mux5~97_combout\ & (((\M11|Mem[13][2]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux5~97_combout\ & (\addr[2]~input_o\ & ((\M11|Mem[5][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~97_combout\,
	datab => \addr[2]~input_o\,
	datac => \M11|Mem[13][2]~q\,
	datad => \M11|Mem[5][2]~q\,
	combout => \Mu0|Mux5~98_combout\);

-- Location: FF_X21_Y16_N1
\M01|Mem[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[9][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[9][2]~q\);

-- Location: LCCOMB_X15_Y23_N0
\M01|Mem[5][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[5][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M01|Mem[5][2]~feeder_combout\);

-- Location: FF_X15_Y23_N1
\M01|Mem[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[5][2]~feeder_combout\,
	ena => \M00|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[5][2]~q\);

-- Location: FF_X19_Y20_N17
\M01|Mem[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[1][2]~q\);

-- Location: LCCOMB_X19_Y20_N16
\Mu0|Mux5~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~99_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M01|Mem[5][2]~q\)) # (!\addr[2]~input_o\ & ((\M01|Mem[1][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M01|Mem[5][2]~q\,
	datac => \M01|Mem[1][2]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux5~99_combout\);

-- Location: FF_X18_Y16_N3
\M01|Mem[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[13][2]~q\);

-- Location: LCCOMB_X18_Y16_N2
\Mu0|Mux5~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~100_combout\ = (\Mu0|Mux5~99_combout\ & (((\M01|Mem[13][2]~q\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux5~99_combout\ & (\M01|Mem[9][2]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M01|Mem[9][2]~q\,
	datab => \Mu0|Mux5~99_combout\,
	datac => \M01|Mem[13][2]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux5~100_combout\);

-- Location: LCCOMB_X18_Y16_N20
\Mu0|Mux5~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~101_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\Mu0|Mux5~98_combout\)) # (!\addr[5]~input_o\ & ((\Mu0|Mux5~100_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~98_combout\,
	datab => \addr[4]~input_o\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux5~100_combout\,
	combout => \Mu0|Mux5~101_combout\);

-- Location: LCCOMB_X15_Y15_N8
\Mu0|Mux5~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~104_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux5~101_combout\ & ((\Mu0|Mux5~103_combout\))) # (!\Mu0|Mux5~101_combout\ & (\Mu0|Mux5~96_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux5~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux5~96_combout\,
	datac => \Mu0|Mux5~103_combout\,
	datad => \Mu0|Mux5~101_combout\,
	combout => \Mu0|Mux5~104_combout\);

-- Location: FF_X23_Y14_N15
\M01|Mem[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[11][2]~q\);

-- Location: LCCOMB_X23_Y14_N12
\M01|Mem[15][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[15][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M01|Mem[15][2]~feeder_combout\);

-- Location: FF_X23_Y14_N13
\M01|Mem[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[15][2]~feeder_combout\,
	ena => \M00|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[15][2]~q\);

-- Location: LCCOMB_X23_Y14_N14
\Mu0|Mux5~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~128_combout\ = (\addr[4]~input_o\ & (\addr[2]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[2]~input_o\ & ((\M01|Mem[15][2]~q\))) # (!\addr[2]~input_o\ & (\M01|Mem[11][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M01|Mem[11][2]~q\,
	datad => \M01|Mem[15][2]~q\,
	combout => \Mu0|Mux5~128_combout\);

-- Location: FF_X15_Y12_N1
\M01|Mem[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[31][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[31][2]~q\);

-- Location: LCCOMB_X18_Y14_N10
\M01|Mem[27][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[27][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M01|Mem[27][2]~feeder_combout\);

-- Location: FF_X18_Y14_N11
\M01|Mem[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[27][2]~feeder_combout\,
	ena => \M00|Mem[27][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[27][2]~q\);

-- Location: LCCOMB_X15_Y12_N0
\Mu0|Mux5~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~129_combout\ = (\Mu0|Mux5~128_combout\ & (((\M01|Mem[31][2]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux5~128_combout\ & (\addr[4]~input_o\ & ((\M01|Mem[27][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~128_combout\,
	datab => \addr[4]~input_o\,
	datac => \M01|Mem[31][2]~q\,
	datad => \M01|Mem[27][2]~q\,
	combout => \Mu0|Mux5~129_combout\);

-- Location: FF_X13_Y18_N5
\M01|Mem[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[3][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[3][2]~q\);

-- Location: LCCOMB_X15_Y21_N14
\M01|Mem[7][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[7][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M01|Mem[7][2]~feeder_combout\);

-- Location: FF_X15_Y21_N15
\M01|Mem[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[7][2]~feeder_combout\,
	ena => \M00|Mem[7][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[7][2]~q\);

-- Location: LCCOMB_X13_Y18_N4
\Mu0|Mux5~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~130_combout\ = (\addr[2]~input_o\ & ((\addr[4]~input_o\) # ((\M01|Mem[7][2]~q\)))) # (!\addr[2]~input_o\ & (!\addr[4]~input_o\ & (\M01|Mem[3][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M01|Mem[3][2]~q\,
	datad => \M01|Mem[7][2]~q\,
	combout => \Mu0|Mux5~130_combout\);

-- Location: FF_X15_Y12_N3
\M01|Mem[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M00|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[23][2]~q\);

-- Location: LCCOMB_X14_Y18_N8
\M01|Mem[19][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[19][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M01|Mem[19][2]~feeder_combout\);

-- Location: FF_X14_Y18_N9
\M01|Mem[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[19][2]~feeder_combout\,
	ena => \M00|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[19][2]~q\);

-- Location: LCCOMB_X15_Y12_N2
\Mu0|Mux5~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~131_combout\ = (\Mu0|Mux5~130_combout\ & (((\M01|Mem[23][2]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux5~130_combout\ & (\addr[4]~input_o\ & ((\M01|Mem[19][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~130_combout\,
	datab => \addr[4]~input_o\,
	datac => \M01|Mem[23][2]~q\,
	datad => \M01|Mem[19][2]~q\,
	combout => \Mu0|Mux5~131_combout\);

-- Location: LCCOMB_X15_Y12_N4
\Mu0|Mux5~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~132_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux5~129_combout\) # ((\addr[5]~input_o\)))) # (!\addr[3]~input_o\ & (((!\addr[5]~input_o\ & \Mu0|Mux5~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux5~129_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux5~131_combout\,
	combout => \Mu0|Mux5~132_combout\);

-- Location: FF_X13_Y17_N9
\M11|Mem[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[3][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[3][2]~q\);

-- Location: LCCOMB_X14_Y17_N16
\M11|Mem[7][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[7][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M11|Mem[7][2]~feeder_combout\);

-- Location: FF_X14_Y17_N17
\M11|Mem[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[7][2]~feeder_combout\,
	ena => \M10|Mem[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[7][2]~q\);

-- Location: LCCOMB_X13_Y17_N8
\Mu0|Mux5~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~126_combout\ = (\addr[4]~input_o\ & (\addr[2]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[2]~input_o\ & ((\M11|Mem[7][2]~q\))) # (!\addr[2]~input_o\ & (\M11|Mem[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M11|Mem[3][2]~q\,
	datad => \M11|Mem[7][2]~q\,
	combout => \Mu0|Mux5~126_combout\);

-- Location: FF_X16_Y18_N31
\M11|Mem[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[23][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[23][2]~q\);

-- Location: FF_X14_Y15_N31
\M11|Mem[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[19][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[19][2]~q\);

-- Location: LCCOMB_X16_Y18_N30
\Mu0|Mux5~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~127_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux5~126_combout\ & (\M11|Mem[23][2]~q\)) # (!\Mu0|Mux5~126_combout\ & ((\M11|Mem[19][2]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux5~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux5~126_combout\,
	datac => \M11|Mem[23][2]~q\,
	datad => \M11|Mem[19][2]~q\,
	combout => \Mu0|Mux5~127_combout\);

-- Location: LCCOMB_X12_Y17_N28
\M11|Mem[27][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[27][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M11|Mem[27][2]~feeder_combout\);

-- Location: FF_X12_Y17_N29
\M11|Mem[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[27][2]~feeder_combout\,
	ena => \M10|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[27][2]~q\);

-- Location: FF_X19_Y17_N19
\M11|Mem[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[31][2]~q\);

-- Location: LCCOMB_X22_Y17_N10
\M11|Mem[15][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[15][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M11|Mem[15][2]~feeder_combout\);

-- Location: FF_X22_Y17_N11
\M11|Mem[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[15][2]~feeder_combout\,
	ena => \M10|Mem[15][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[15][2]~q\);

-- Location: FF_X21_Y17_N13
\M11|Mem[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M10|Mem[11][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[11][2]~q\);

-- Location: LCCOMB_X21_Y17_N12
\Mu0|Mux5~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~133_combout\ = (\addr[2]~input_o\ & ((\M11|Mem[15][2]~q\) # ((\addr[4]~input_o\)))) # (!\addr[2]~input_o\ & (((\M11|Mem[11][2]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M11|Mem[15][2]~q\,
	datac => \M11|Mem[11][2]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux5~133_combout\);

-- Location: LCCOMB_X19_Y17_N18
\Mu0|Mux5~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~134_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux5~133_combout\ & ((\M11|Mem[31][2]~q\))) # (!\Mu0|Mux5~133_combout\ & (\M11|Mem[27][2]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux5~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M11|Mem[27][2]~q\,
	datac => \M11|Mem[31][2]~q\,
	datad => \Mu0|Mux5~133_combout\,
	combout => \Mu0|Mux5~134_combout\);

-- Location: LCCOMB_X15_Y15_N16
\Mu0|Mux5~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~135_combout\ = (\Mu0|Mux5~132_combout\ & (((\Mu0|Mux5~134_combout\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux5~132_combout\ & (\Mu0|Mux5~127_combout\ & (\addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~132_combout\,
	datab => \Mu0|Mux5~127_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux5~134_combout\,
	combout => \Mu0|Mux5~135_combout\);

-- Location: LCCOMB_X15_Y15_N26
\Mu0|Mux5~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~136_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux5~125_combout\ & ((\Mu0|Mux5~135_combout\))) # (!\Mu0|Mux5~125_combout\ & (\Mu0|Mux5~104_combout\)))) # (!\addr[0]~input_o\ & (\Mu0|Mux5~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux5~125_combout\,
	datac => \Mu0|Mux5~104_combout\,
	datad => \Mu0|Mux5~135_combout\,
	combout => \Mu0|Mux5~136_combout\);

-- Location: FF_X23_Y11_N23
\M31|Mem[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[8][2]~q\);

-- Location: LCCOMB_X23_Y11_N28
\M31|Mem[9][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[9][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M31|Mem[9][2]~feeder_combout\);

-- Location: FF_X23_Y11_N29
\M31|Mem[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[9][2]~feeder_combout\,
	ena => \M30|Mem[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[9][2]~q\);

-- Location: LCCOMB_X23_Y11_N22
\Mu0|Mux5~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~85_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M31|Mem[9][2]~q\))) # (!\addr[0]~input_o\ & (\M31|Mem[8][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[8][2]~q\,
	datad => \M31|Mem[9][2]~q\,
	combout => \Mu0|Mux5~85_combout\);

-- Location: FF_X24_Y11_N5
\M31|Mem[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[11][2]~q\);

-- Location: FF_X24_Y11_N3
\M31|Mem[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[10][2]~q\);

-- Location: LCCOMB_X24_Y11_N4
\Mu0|Mux5~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~86_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux5~85_combout\ & (\M31|Mem[11][2]~q\)) # (!\Mu0|Mux5~85_combout\ & ((\M31|Mem[10][2]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux5~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux5~85_combout\,
	datac => \M31|Mem[11][2]~q\,
	datad => \M31|Mem[10][2]~q\,
	combout => \Mu0|Mux5~86_combout\);

-- Location: FF_X27_Y12_N31
\M31|Mem[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[0][2]~q\);

-- Location: FF_X27_Y12_N13
\M31|Mem[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[1][2]~q\);

-- Location: LCCOMB_X27_Y12_N30
\Mu0|Mux5~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~89_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M31|Mem[1][2]~q\))) # (!\addr[0]~input_o\ & (\M31|Mem[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[0][2]~q\,
	datad => \M31|Mem[1][2]~q\,
	combout => \Mu0|Mux5~89_combout\);

-- Location: FF_X26_Y12_N17
\M31|Mem[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[3][2]~q\);

-- Location: FF_X26_Y12_N7
\M31|Mem[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[2][2]~q\);

-- Location: LCCOMB_X26_Y12_N16
\Mu0|Mux5~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~90_combout\ = (\Mu0|Mux5~89_combout\ & (((\M31|Mem[3][2]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux5~89_combout\ & (\addr[1]~input_o\ & ((\M31|Mem[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~89_combout\,
	datab => \addr[1]~input_o\,
	datac => \M31|Mem[3][2]~q\,
	datad => \M31|Mem[2][2]~q\,
	combout => \Mu0|Mux5~90_combout\);

-- Location: FF_X17_Y23_N3
\M31|Mem[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[4][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[4][2]~q\);

-- Location: FF_X17_Y23_N17
\M31|Mem[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[6][2]~q\);

-- Location: LCCOMB_X17_Y23_N2
\Mu0|Mux5~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~87_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M31|Mem[6][2]~q\))) # (!\addr[1]~input_o\ & (\M31|Mem[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M31|Mem[4][2]~q\,
	datad => \M31|Mem[6][2]~q\,
	combout => \Mu0|Mux5~87_combout\);

-- Location: FF_X18_Y23_N31
\M31|Mem[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[7][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[7][2]~q\);

-- Location: FF_X18_Y23_N13
\M31|Mem[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[5][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[5][2]~q\);

-- Location: LCCOMB_X18_Y23_N30
\Mu0|Mux5~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~88_combout\ = (\Mu0|Mux5~87_combout\ & (((\M31|Mem[7][2]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux5~87_combout\ & (\addr[0]~input_o\ & ((\M31|Mem[5][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~87_combout\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[7][2]~q\,
	datad => \M31|Mem[5][2]~q\,
	combout => \Mu0|Mux5~88_combout\);

-- Location: LCCOMB_X25_Y14_N28
\Mu0|Mux5~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~91_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\) # (\Mu0|Mux5~88_combout\)))) # (!\addr[2]~input_o\ & (\Mu0|Mux5~90_combout\ & (!\addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux5~90_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux5~88_combout\,
	combout => \Mu0|Mux5~91_combout\);

-- Location: LCCOMB_X25_Y14_N14
\M31|Mem[13][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[13][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M31|Mem[13][2]~feeder_combout\);

-- Location: FF_X25_Y14_N15
\M31|Mem[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[13][2]~feeder_combout\,
	ena => \M30|Mem[13][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[13][2]~q\);

-- Location: FF_X25_Y14_N1
\M31|Mem[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[15][2]~q\);

-- Location: FF_X26_Y14_N15
\M31|Mem[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[14][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[14][2]~q\);

-- Location: FF_X26_Y14_N25
\M31|Mem[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M30|Mem[12][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[12][2]~q\);

-- Location: LCCOMB_X26_Y14_N24
\Mu0|Mux5~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~92_combout\ = (\addr[1]~input_o\ & ((\M31|Mem[14][2]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M31|Mem[12][2]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M31|Mem[14][2]~q\,
	datac => \M31|Mem[12][2]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux5~92_combout\);

-- Location: LCCOMB_X25_Y14_N0
\Mu0|Mux5~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~93_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux5~92_combout\ & ((\M31|Mem[15][2]~q\))) # (!\Mu0|Mux5~92_combout\ & (\M31|Mem[13][2]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux5~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M31|Mem[13][2]~q\,
	datac => \M31|Mem[15][2]~q\,
	datad => \Mu0|Mux5~92_combout\,
	combout => \Mu0|Mux5~93_combout\);

-- Location: LCCOMB_X25_Y14_N26
\Mu0|Mux5~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~94_combout\ = (\Mu0|Mux5~91_combout\ & (((\Mu0|Mux5~93_combout\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux5~91_combout\ & (\Mu0|Mux5~86_combout\ & (\addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~86_combout\,
	datab => \Mu0|Mux5~91_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux5~93_combout\,
	combout => \Mu0|Mux5~94_combout\);

-- Location: LCCOMB_X25_Y14_N20
\Mu0|Mux5~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~137_combout\ = (\Mu0|Mux14~1_combout\ & (((\Mu0|Mux5~94_combout\) # (\Mu0|Mux14~0_combout\)))) # (!\Mu0|Mux14~1_combout\ & (\Mu0|Mux5~136_combout\ & ((!\Mu0|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~136_combout\,
	datab => \Mu0|Mux14~1_combout\,
	datac => \Mu0|Mux5~94_combout\,
	datad => \Mu0|Mux14~0_combout\,
	combout => \Mu0|Mux5~137_combout\);

-- Location: LCCOMB_X22_Y16_N4
\Mu0|Mux5~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~148_combout\ = (\Mu0|Mux14~0_combout\ & ((\Mu0|Mux5~137_combout\ & (\Mu0|Mux5~147_combout\)) # (!\Mu0|Mux5~137_combout\ & ((\M20|Mux5~20_combout\))))) # (!\Mu0|Mux14~0_combout\ & (((\Mu0|Mux5~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~147_combout\,
	datab => \M20|Mux5~20_combout\,
	datac => \Mu0|Mux14~0_combout\,
	datad => \Mu0|Mux5~137_combout\,
	combout => \Mu0|Mux5~148_combout\);

-- Location: FF_X26_Y21_N11
\M71|Mem[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[15][2]~q\);

-- Location: FF_X22_Y22_N11
\M71|Mem[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[31][2]~q\);

-- Location: LCCOMB_X25_Y21_N4
\M71|Mem[29][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[29][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M71|Mem[29][2]~feeder_combout\);

-- Location: FF_X25_Y21_N5
\M71|Mem[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[29][2]~feeder_combout\,
	ena => \M70|Mem[29][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[29][2]~q\);

-- Location: FF_X26_Y21_N5
\M71|Mem[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[13][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[13][2]~q\);

-- Location: LCCOMB_X26_Y21_N4
\Mu0|Mux5~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~38_combout\ = (\addr[4]~input_o\ & ((\M71|Mem[29][2]~q\) # ((\addr[1]~input_o\)))) # (!\addr[4]~input_o\ & (((\M71|Mem[13][2]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M71|Mem[29][2]~q\,
	datac => \M71|Mem[13][2]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux5~38_combout\);

-- Location: LCCOMB_X22_Y22_N10
\Mu0|Mux5~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~39_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux5~38_combout\ & ((\M71|Mem[31][2]~q\))) # (!\Mu0|Mux5~38_combout\ & (\M71|Mem[15][2]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux5~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[15][2]~q\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[31][2]~q\,
	datad => \Mu0|Mux5~38_combout\,
	combout => \Mu0|Mux5~39_combout\);

-- Location: FF_X24_Y22_N13
\M61|Mem[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[29][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[29][2]~q\);

-- Location: FF_X25_Y22_N25
\M61|Mem[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[13][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[13][2]~q\);

-- Location: LCCOMB_X25_Y22_N24
\Mu0|Mux5~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~31_combout\ = (\addr[1]~input_o\ & (((\addr[4]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[4]~input_o\ & (\M61|Mem[29][2]~q\)) # (!\addr[4]~input_o\ & ((\M61|Mem[13][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M61|Mem[29][2]~q\,
	datab => \addr[1]~input_o\,
	datac => \M61|Mem[13][2]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux5~31_combout\);

-- Location: FF_X24_Y22_N31
\M61|Mem[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[31][2]~q\);

-- Location: FF_X25_Y22_N7
\M61|Mem[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[15][2]~q\);

-- Location: LCCOMB_X24_Y22_N30
\Mu0|Mux5~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~32_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux5~31_combout\ & (\M61|Mem[31][2]~q\)) # (!\Mu0|Mux5~31_combout\ & ((\M61|Mem[15][2]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux5~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux5~31_combout\,
	datac => \M61|Mem[31][2]~q\,
	datad => \M61|Mem[15][2]~q\,
	combout => \Mu0|Mux5~32_combout\);

-- Location: FF_X23_Y25_N7
\M61|Mem[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[12][2]~q\);

-- Location: FF_X23_Y25_N21
\M61|Mem[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[14][2]~q\);

-- Location: LCCOMB_X23_Y25_N6
\Mu0|Mux5~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~35_combout\ = (\addr[1]~input_o\ & ((\addr[4]~input_o\) # ((\M61|Mem[14][2]~q\)))) # (!\addr[1]~input_o\ & (!\addr[4]~input_o\ & (\M61|Mem[12][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M61|Mem[12][2]~q\,
	datad => \M61|Mem[14][2]~q\,
	combout => \Mu0|Mux5~35_combout\);

-- Location: FF_X25_Y18_N23
\M61|Mem[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[30][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[30][2]~q\);

-- Location: FF_X25_Y18_N13
\M61|Mem[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[28][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[28][2]~q\);

-- Location: LCCOMB_X25_Y18_N22
\Mu0|Mux5~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~36_combout\ = (\Mu0|Mux5~35_combout\ & (((\M61|Mem[30][2]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux5~35_combout\ & (\addr[4]~input_o\ & ((\M61|Mem[28][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~35_combout\,
	datab => \addr[4]~input_o\,
	datac => \M61|Mem[30][2]~q\,
	datad => \M61|Mem[28][2]~q\,
	combout => \Mu0|Mux5~36_combout\);

-- Location: LCCOMB_X23_Y21_N2
\M71|Mem[28][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[28][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M71|Mem[28][2]~feeder_combout\);

-- Location: FF_X23_Y21_N3
\M71|Mem[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[28][2]~feeder_combout\,
	ena => \M70|Mem[28][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[28][2]~q\);

-- Location: FF_X24_Y21_N15
\M71|Mem[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[30][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[30][2]~q\);

-- Location: FF_X23_Y21_N21
\M71|Mem[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[12][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[12][2]~q\);

-- Location: LCCOMB_X22_Y21_N20
\M71|Mem[14][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[14][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M71|Mem[14][2]~feeder_combout\);

-- Location: FF_X22_Y21_N21
\M71|Mem[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[14][2]~feeder_combout\,
	ena => \M70|Mem[14][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[14][2]~q\);

-- Location: LCCOMB_X23_Y21_N20
\Mu0|Mux5~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~33_combout\ = (\addr[4]~input_o\ & (\addr[1]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[1]~input_o\ & ((\M71|Mem[14][2]~q\))) # (!\addr[1]~input_o\ & (\M71|Mem[12][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[12][2]~q\,
	datad => \M71|Mem[14][2]~q\,
	combout => \Mu0|Mux5~33_combout\);

-- Location: LCCOMB_X24_Y21_N14
\Mu0|Mux5~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~34_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux5~33_combout\ & ((\M71|Mem[30][2]~q\))) # (!\Mu0|Mux5~33_combout\ & (\M71|Mem[28][2]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux5~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[28][2]~q\,
	datab => \addr[4]~input_o\,
	datac => \M71|Mem[30][2]~q\,
	datad => \Mu0|Mux5~33_combout\,
	combout => \Mu0|Mux5~34_combout\);

-- Location: LCCOMB_X25_Y18_N24
\Mu0|Mux5~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~37_combout\ = (\addr[0]~input_o\ & (\addr[5]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux5~34_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux5~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux5~36_combout\,
	datad => \Mu0|Mux5~34_combout\,
	combout => \Mu0|Mux5~37_combout\);

-- Location: LCCOMB_X25_Y18_N2
\Mu0|Mux5~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~40_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux5~37_combout\ & (\Mu0|Mux5~39_combout\)) # (!\Mu0|Mux5~37_combout\ & ((\Mu0|Mux5~32_combout\))))) # (!\addr[0]~input_o\ & (((\Mu0|Mux5~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~39_combout\,
	datab => \Mu0|Mux5~32_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux5~37_combout\,
	combout => \Mu0|Mux5~40_combout\);

-- Location: FF_X25_Y27_N13
\M71|Mem[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[22][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[22][2]~q\);

-- Location: LCCOMB_X26_Y27_N12
\M71|Mem[21][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[21][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M71|Mem[21][2]~feeder_combout\);

-- Location: FF_X26_Y27_N13
\M71|Mem[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[21][2]~feeder_combout\,
	ena => \M70|Mem[21][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[21][2]~q\);

-- Location: FF_X25_Y27_N7
\M71|Mem[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[20][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[20][2]~q\);

-- Location: LCCOMB_X25_Y27_N6
\Mu0|Mux5~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~17_combout\ = (\addr[0]~input_o\ & ((\M71|Mem[21][2]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M71|Mem[20][2]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M71|Mem[21][2]~q\,
	datac => \M71|Mem[20][2]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux5~17_combout\);

-- Location: FF_X26_Y27_N31
\M71|Mem[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[23][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[23][2]~q\);

-- Location: LCCOMB_X26_Y27_N30
\Mu0|Mux5~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~18_combout\ = (\Mu0|Mux5~17_combout\ & (((\M71|Mem[23][2]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux5~17_combout\ & (\M71|Mem[22][2]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[22][2]~q\,
	datab => \Mu0|Mux5~17_combout\,
	datac => \M71|Mem[23][2]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux5~18_combout\);

-- Location: FF_X19_Y25_N3
\M71|Mem[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[6][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[6][2]~q\);

-- Location: FF_X19_Y25_N21
\M71|Mem[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[7][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[7][2]~q\);

-- Location: FF_X18_Y25_N31
\M71|Mem[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[5][2]~q\);

-- Location: FF_X18_Y25_N9
\M71|Mem[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[4][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[4][2]~q\);

-- Location: LCCOMB_X18_Y25_N8
\Mu0|Mux5~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~10_combout\ = (\addr[0]~input_o\ & ((\M71|Mem[5][2]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M71|Mem[4][2]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[5][2]~q\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[4][2]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux5~10_combout\);

-- Location: LCCOMB_X19_Y25_N20
\Mu0|Mux5~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~11_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux5~10_combout\ & ((\M71|Mem[7][2]~q\))) # (!\Mu0|Mux5~10_combout\ & (\M71|Mem[6][2]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M71|Mem[6][2]~q\,
	datac => \M71|Mem[7][2]~q\,
	datad => \Mu0|Mux5~10_combout\,
	combout => \Mu0|Mux5~11_combout\);

-- Location: FF_X31_Y16_N19
\M61|Mem[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[6][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[6][2]~q\);

-- Location: FF_X35_Y16_N7
\M61|Mem[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[4][2]~q\);

-- Location: LCCOMB_X35_Y16_N6
\Mu0|Mux5~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~14_combout\ = (\addr[1]~input_o\ & ((\M61|Mem[6][2]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M61|Mem[4][2]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M61|Mem[6][2]~q\,
	datac => \M61|Mem[4][2]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux5~14_combout\);

-- Location: FF_X31_Y16_N29
\M61|Mem[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[7][2]~q\);

-- Location: FF_X35_Y16_N5
\M61|Mem[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[5][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[5][2]~q\);

-- Location: LCCOMB_X31_Y16_N28
\Mu0|Mux5~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~15_combout\ = (\Mu0|Mux5~14_combout\ & (((\M61|Mem[7][2]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux5~14_combout\ & (\addr[0]~input_o\ & ((\M61|Mem[5][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~14_combout\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[7][2]~q\,
	datad => \M61|Mem[5][2]~q\,
	combout => \Mu0|Mux5~15_combout\);

-- Location: LCCOMB_X19_Y23_N2
\M61|Mem[21][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[21][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M61|Mem[21][2]~feeder_combout\);

-- Location: FF_X19_Y23_N3
\M61|Mem[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[21][2]~feeder_combout\,
	ena => \M60|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[21][2]~q\);

-- Location: FF_X19_Y23_N29
\M61|Mem[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[23][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[23][2]~q\);

-- Location: FF_X19_Y24_N17
\M61|Mem[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[20][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[20][2]~q\);

-- Location: FF_X19_Y24_N7
\M61|Mem[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[22][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[22][2]~q\);

-- Location: LCCOMB_X19_Y24_N16
\Mu0|Mux5~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~12_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M61|Mem[22][2]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M61|Mem[20][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[20][2]~q\,
	datad => \M61|Mem[22][2]~q\,
	combout => \Mu0|Mux5~12_combout\);

-- Location: LCCOMB_X19_Y23_N28
\Mu0|Mux5~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~13_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux5~12_combout\ & ((\M61|Mem[23][2]~q\))) # (!\Mu0|Mux5~12_combout\ & (\M61|Mem[21][2]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M61|Mem[21][2]~q\,
	datac => \M61|Mem[23][2]~q\,
	datad => \Mu0|Mux5~12_combout\,
	combout => \Mu0|Mux5~13_combout\);

-- Location: LCCOMB_X31_Y18_N2
\Mu0|Mux5~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~16_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\Mu0|Mux5~13_combout\))) # (!\addr[4]~input_o\ & (\Mu0|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux5~15_combout\,
	datad => \Mu0|Mux5~13_combout\,
	combout => \Mu0|Mux5~16_combout\);

-- Location: LCCOMB_X31_Y18_N12
\Mu0|Mux5~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~19_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux5~16_combout\ & (\Mu0|Mux5~18_combout\)) # (!\Mu0|Mux5~16_combout\ & ((\Mu0|Mux5~11_combout\))))) # (!\addr[5]~input_o\ & (((\Mu0|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux5~18_combout\,
	datac => \Mu0|Mux5~11_combout\,
	datad => \Mu0|Mux5~16_combout\,
	combout => \Mu0|Mux5~19_combout\);

-- Location: FF_X25_Y13_N5
\M71|Mem[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[18][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[18][2]~q\);

-- Location: FF_X25_Y13_N7
\M71|Mem[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[16][2]~q\);

-- Location: LCCOMB_X25_Y16_N10
\M71|Mem[17][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[17][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M71|Mem[17][2]~feeder_combout\);

-- Location: FF_X25_Y16_N11
\M71|Mem[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[17][2]~feeder_combout\,
	ena => \M70|Mem[17][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[17][2]~q\);

-- Location: LCCOMB_X25_Y13_N6
\Mu0|Mux5~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~27_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M71|Mem[17][2]~q\))) # (!\addr[0]~input_o\ & (\M71|Mem[16][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[16][2]~q\,
	datad => \M71|Mem[17][2]~q\,
	combout => \Mu0|Mux5~27_combout\);

-- Location: FF_X24_Y16_N15
\M71|Mem[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[19][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[19][2]~q\);

-- Location: LCCOMB_X24_Y16_N14
\Mu0|Mux5~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~28_combout\ = (\Mu0|Mux5~27_combout\ & (((\M71|Mem[19][2]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux5~27_combout\ & (\M71|Mem[18][2]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[18][2]~q\,
	datab => \Mu0|Mux5~27_combout\,
	datac => \M71|Mem[19][2]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux5~28_combout\);

-- Location: FF_X35_Y13_N5
\M61|Mem[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[18][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[18][2]~q\);

-- Location: FF_X35_Y13_N15
\M61|Mem[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[16][2]~q\);

-- Location: LCCOMB_X35_Y13_N14
\Mu0|Mux5~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~20_combout\ = (\addr[1]~input_o\ & ((\M61|Mem[18][2]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M61|Mem[16][2]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M61|Mem[18][2]~q\,
	datac => \M61|Mem[16][2]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux5~20_combout\);

-- Location: FF_X34_Y13_N23
\M61|Mem[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[19][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[19][2]~q\);

-- Location: FF_X34_Y13_N13
\M61|Mem[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[17][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[17][2]~q\);

-- Location: LCCOMB_X34_Y13_N22
\Mu0|Mux5~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~21_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux5~20_combout\ & (\M61|Mem[19][2]~q\)) # (!\Mu0|Mux5~20_combout\ & ((\M61|Mem[17][2]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux5~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux5~20_combout\,
	datac => \M61|Mem[19][2]~q\,
	datad => \M61|Mem[17][2]~q\,
	combout => \Mu0|Mux5~21_combout\);

-- Location: FF_X27_Y13_N5
\M61|Mem[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[2][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[2][2]~q\);

-- Location: FF_X26_Y11_N17
\M61|Mem[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[0][2]~q\);

-- Location: LCCOMB_X26_Y11_N16
\Mu0|Mux5~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~24_combout\ = (\addr[1]~input_o\ & ((\M61|Mem[2][2]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M61|Mem[0][2]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M61|Mem[2][2]~q\,
	datac => \M61|Mem[0][2]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux5~24_combout\);

-- Location: FF_X28_Y12_N3
\M61|Mem[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[1][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[1][2]~q\);

-- Location: FF_X27_Y13_N15
\M61|Mem[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[3][2]~q\);

-- Location: LCCOMB_X27_Y13_N14
\Mu0|Mux5~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~25_combout\ = (\Mu0|Mux5~24_combout\ & (((\M61|Mem[3][2]~q\) # (!\addr[0]~input_o\)))) # (!\Mu0|Mux5~24_combout\ & (\M61|Mem[1][2]~q\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~24_combout\,
	datab => \M61|Mem[1][2]~q\,
	datac => \M61|Mem[3][2]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux5~25_combout\);

-- Location: FF_X29_Y17_N7
\M71|Mem[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[0][2]~q\);

-- Location: FF_X29_Y17_N13
\M71|Mem[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[1][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[1][2]~q\);

-- Location: LCCOMB_X29_Y17_N6
\Mu0|Mux5~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~22_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M71|Mem[1][2]~q\))) # (!\addr[0]~input_o\ & (\M71|Mem[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[0][2]~q\,
	datad => \M71|Mem[1][2]~q\,
	combout => \Mu0|Mux5~22_combout\);

-- Location: FF_X28_Y17_N5
\M71|Mem[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[3][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[3][2]~q\);

-- Location: LCCOMB_X28_Y17_N2
\M71|Mem[2][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[2][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M71|Mem[2][2]~feeder_combout\);

-- Location: FF_X28_Y17_N3
\M71|Mem[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[2][2]~feeder_combout\,
	ena => \M70|Mem[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[2][2]~q\);

-- Location: LCCOMB_X28_Y17_N4
\Mu0|Mux5~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~23_combout\ = (\Mu0|Mux5~22_combout\ & (((\M71|Mem[3][2]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux5~22_combout\ & (\addr[1]~input_o\ & ((\M71|Mem[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~22_combout\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[3][2]~q\,
	datad => \M71|Mem[2][2]~q\,
	combout => \Mu0|Mux5~23_combout\);

-- Location: LCCOMB_X31_Y18_N6
\Mu0|Mux5~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~26_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\Mu0|Mux5~23_combout\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\Mu0|Mux5~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux5~25_combout\,
	datad => \Mu0|Mux5~23_combout\,
	combout => \Mu0|Mux5~26_combout\);

-- Location: LCCOMB_X31_Y18_N24
\Mu0|Mux5~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~29_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux5~26_combout\ & (\Mu0|Mux5~28_combout\)) # (!\Mu0|Mux5~26_combout\ & ((\Mu0|Mux5~21_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~28_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux5~21_combout\,
	datad => \Mu0|Mux5~26_combout\,
	combout => \Mu0|Mux5~29_combout\);

-- Location: LCCOMB_X31_Y18_N18
\Mu0|Mux5~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~30_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux5~19_combout\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((!\addr[3]~input_o\ & \Mu0|Mux5~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~19_combout\,
	datab => \addr[2]~input_o\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux5~29_combout\,
	combout => \Mu0|Mux5~30_combout\);

-- Location: FF_X24_Y19_N21
\M71|Mem[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[26][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[26][2]~q\);

-- Location: FF_X27_Y20_N21
\M71|Mem[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[27][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[27][2]~q\);

-- Location: FF_X27_Y20_N11
\M61|Mem[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[26][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[26][2]~q\);

-- Location: LCCOMB_X26_Y20_N14
\M61|Mem[27][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[27][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M61|Mem[27][2]~feeder_combout\);

-- Location: FF_X26_Y20_N15
\M61|Mem[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[27][2]~feeder_combout\,
	ena => \M60|Mem[27][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[27][2]~q\);

-- Location: LCCOMB_X27_Y20_N10
\Mu0|Mux5~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~7_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M61|Mem[27][2]~q\))) # (!\addr[0]~input_o\ & (\M61|Mem[26][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[26][2]~q\,
	datad => \M61|Mem[27][2]~q\,
	combout => \Mu0|Mux5~7_combout\);

-- Location: LCCOMB_X27_Y20_N20
\Mu0|Mux5~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~8_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux5~7_combout\ & ((\M71|Mem[27][2]~q\))) # (!\Mu0|Mux5~7_combout\ & (\M71|Mem[26][2]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[26][2]~q\,
	datab => \addr[5]~input_o\,
	datac => \M71|Mem[27][2]~q\,
	datad => \Mu0|Mux5~7_combout\,
	combout => \Mu0|Mux5~8_combout\);

-- Location: FF_X24_Y20_N17
\M61|Mem[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[25][2]~q\);

-- Location: FF_X25_Y20_N31
\M71|Mem[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[24][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[24][2]~q\);

-- Location: FF_X25_Y20_N1
\M61|Mem[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[24][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[24][2]~q\);

-- Location: LCCOMB_X25_Y20_N0
\Mu0|Mux5~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~0_combout\ = (\addr[0]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[5]~input_o\ & (\M71|Mem[24][2]~q\)) # (!\addr[5]~input_o\ & ((\M61|Mem[24][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[24][2]~q\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[24][2]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux5~0_combout\);

-- Location: FF_X24_Y20_N19
\M71|Mem[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[25][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[25][2]~q\);

-- Location: LCCOMB_X24_Y20_N18
\Mu0|Mux5~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~1_combout\ = (\Mu0|Mux5~0_combout\ & (((\M71|Mem[25][2]~q\) # (!\addr[0]~input_o\)))) # (!\Mu0|Mux5~0_combout\ & (\M61|Mem[25][2]~q\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M61|Mem[25][2]~q\,
	datab => \Mu0|Mux5~0_combout\,
	datac => \M71|Mem[25][2]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux5~1_combout\);

-- Location: FF_X30_Y18_N21
\M71|Mem[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[10][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[10][2]~q\);

-- Location: FF_X30_Y18_N23
\M71|Mem[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[11][2]~q\);

-- Location: LCCOMB_X29_Y18_N4
\M61|Mem[11][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[11][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M61|Mem[11][2]~feeder_combout\);

-- Location: FF_X29_Y18_N5
\M61|Mem[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[11][2]~feeder_combout\,
	ena => \M60|Mem[11][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[11][2]~q\);

-- Location: FF_X29_Y18_N15
\M61|Mem[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[10][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[10][2]~q\);

-- Location: LCCOMB_X29_Y18_N14
\Mu0|Mux5~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~2_combout\ = (\addr[0]~input_o\ & ((\M61|Mem[11][2]~q\) # ((\addr[5]~input_o\)))) # (!\addr[0]~input_o\ & (((\M61|Mem[10][2]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M61|Mem[11][2]~q\,
	datac => \M61|Mem[10][2]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux5~2_combout\);

-- Location: LCCOMB_X30_Y18_N22
\Mu0|Mux5~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~3_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux5~2_combout\ & ((\M71|Mem[11][2]~q\))) # (!\Mu0|Mux5~2_combout\ & (\M71|Mem[10][2]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M71|Mem[10][2]~q\,
	datac => \M71|Mem[11][2]~q\,
	datad => \Mu0|Mux5~2_combout\,
	combout => \Mu0|Mux5~3_combout\);

-- Location: FF_X30_Y20_N31
\M61|Mem[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[8][2]~q\);

-- Location: FF_X30_Y20_N13
\M71|Mem[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[8][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[8][2]~q\);

-- Location: LCCOMB_X30_Y20_N30
\Mu0|Mux5~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~4_combout\ = (\addr[5]~input_o\ & ((\addr[0]~input_o\) # ((\M71|Mem[8][2]~q\)))) # (!\addr[5]~input_o\ & (!\addr[0]~input_o\ & (\M61|Mem[8][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[8][2]~q\,
	datad => \M71|Mem[8][2]~q\,
	combout => \Mu0|Mux5~4_combout\);

-- Location: FF_X31_Y20_N3
\M71|Mem[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M70|Mem[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[9][2]~q\);

-- Location: FF_X31_Y20_N25
\M61|Mem[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M60|Mem[9][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[9][2]~q\);

-- Location: LCCOMB_X31_Y20_N2
\Mu0|Mux5~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~5_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux5~4_combout\ & (\M71|Mem[9][2]~q\)) # (!\Mu0|Mux5~4_combout\ & ((\M61|Mem[9][2]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux5~4_combout\,
	datac => \M71|Mem[9][2]~q\,
	datad => \M61|Mem[9][2]~q\,
	combout => \Mu0|Mux5~5_combout\);

-- Location: LCCOMB_X30_Y18_N8
\Mu0|Mux5~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~6_combout\ = (\addr[4]~input_o\ & (\addr[1]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[1]~input_o\ & (\Mu0|Mux5~3_combout\)) # (!\addr[1]~input_o\ & ((\Mu0|Mux5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \Mu0|Mux5~3_combout\,
	datad => \Mu0|Mux5~5_combout\,
	combout => \Mu0|Mux5~6_combout\);

-- Location: LCCOMB_X31_Y18_N16
\Mu0|Mux5~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~9_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux5~6_combout\ & (\Mu0|Mux5~8_combout\)) # (!\Mu0|Mux5~6_combout\ & ((\Mu0|Mux5~1_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~8_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux5~1_combout\,
	datad => \Mu0|Mux5~6_combout\,
	combout => \Mu0|Mux5~9_combout\);

-- Location: LCCOMB_X31_Y18_N4
\Mu0|Mux5~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~41_combout\ = (\Mu0|Mux5~30_combout\ & ((\Mu0|Mux5~40_combout\) # ((!\addr[3]~input_o\)))) # (!\Mu0|Mux5~30_combout\ & (((\addr[3]~input_o\ & \Mu0|Mux5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~40_combout\,
	datab => \Mu0|Mux5~30_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux5~9_combout\,
	combout => \Mu0|Mux5~41_combout\);

-- Location: FF_X32_Y25_N11
\M51|Mem[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[3][2]~q\);

-- Location: FF_X32_Y25_N1
\M51|Mem[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[19][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[19][2]~q\);

-- Location: LCCOMB_X32_Y25_N10
\Mu0|Mux5~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~73_combout\ = (\addr[4]~input_o\ & ((\addr[3]~input_o\) # ((\M51|Mem[19][2]~q\)))) # (!\addr[4]~input_o\ & (!\addr[3]~input_o\ & (\M51|Mem[3][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[3][2]~q\,
	datad => \M51|Mem[19][2]~q\,
	combout => \Mu0|Mux5~73_combout\);

-- Location: FF_X30_Y26_N23
\M51|Mem[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[27][2]~q\);

-- Location: FF_X30_Y26_N13
\M51|Mem[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[11][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[11][2]~q\);

-- Location: LCCOMB_X30_Y26_N22
\Mu0|Mux5~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~74_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux5~73_combout\ & (\M51|Mem[27][2]~q\)) # (!\Mu0|Mux5~73_combout\ & ((\M51|Mem[11][2]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux5~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux5~73_combout\,
	datac => \M51|Mem[27][2]~q\,
	datad => \M51|Mem[11][2]~q\,
	combout => \Mu0|Mux5~74_combout\);

-- Location: FF_X21_Y28_N11
\M51|Mem[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[23][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[23][2]~q\);

-- Location: FF_X28_Y24_N23
\M51|Mem[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[7][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[7][2]~q\);

-- Location: LCCOMB_X28_Y24_N22
\Mu0|Mux5~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~80_combout\ = (\addr[3]~input_o\ & (((\addr[4]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[4]~input_o\ & (\M51|Mem[23][2]~q\)) # (!\addr[4]~input_o\ & ((\M51|Mem[7][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[23][2]~q\,
	datac => \M51|Mem[7][2]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux5~80_combout\);

-- Location: FF_X28_Y26_N27
\M51|Mem[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[31][2]~q\);

-- Location: FF_X29_Y26_N27
\M51|Mem[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[15][2]~q\);

-- Location: LCCOMB_X28_Y26_N26
\Mu0|Mux5~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~81_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux5~80_combout\ & (\M51|Mem[31][2]~q\)) # (!\Mu0|Mux5~80_combout\ & ((\M51|Mem[15][2]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux5~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux5~80_combout\,
	datac => \M51|Mem[31][2]~q\,
	datad => \M51|Mem[15][2]~q\,
	combout => \Mu0|Mux5~81_combout\);

-- Location: FF_X29_Y28_N3
\M41|Mem[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[3][2]~q\);

-- Location: LCCOMB_X29_Y28_N24
\M41|Mem[19][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[19][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M41|Mem[19][2]~feeder_combout\);

-- Location: FF_X29_Y28_N25
\M41|Mem[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[19][2]~feeder_combout\,
	ena => \M40|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[19][2]~q\);

-- Location: LCCOMB_X29_Y28_N2
\Mu0|Mux5~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~77_combout\ = (\addr[4]~input_o\ & ((\addr[3]~input_o\) # ((\M41|Mem[19][2]~q\)))) # (!\addr[4]~input_o\ & (!\addr[3]~input_o\ & (\M41|Mem[3][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[3][2]~q\,
	datad => \M41|Mem[19][2]~q\,
	combout => \Mu0|Mux5~77_combout\);

-- Location: FF_X30_Y27_N15
\M41|Mem[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[27][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[27][2]~q\);

-- Location: FF_X30_Y27_N13
\M41|Mem[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[11][2]~q\);

-- Location: LCCOMB_X30_Y27_N14
\Mu0|Mux5~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~78_combout\ = (\Mu0|Mux5~77_combout\ & (((\M41|Mem[27][2]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux5~77_combout\ & (\addr[3]~input_o\ & ((\M41|Mem[11][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~77_combout\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[27][2]~q\,
	datad => \M41|Mem[11][2]~q\,
	combout => \Mu0|Mux5~78_combout\);

-- Location: LCCOMB_X28_Y27_N30
\M41|Mem[15][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[15][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M41|Mem[15][2]~feeder_combout\);

-- Location: FF_X28_Y27_N31
\M41|Mem[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[15][2]~feeder_combout\,
	ena => \M40|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[15][2]~q\);

-- Location: FF_X28_Y24_N29
\M41|Mem[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[7][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[7][2]~q\);

-- Location: LCCOMB_X32_Y28_N4
\M41|Mem[23][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[23][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M41|Mem[23][2]~feeder_combout\);

-- Location: FF_X32_Y28_N5
\M41|Mem[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[23][2]~feeder_combout\,
	ena => \M40|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[23][2]~q\);

-- Location: LCCOMB_X28_Y24_N28
\Mu0|Mux5~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~75_combout\ = (\addr[3]~input_o\ & (\addr[4]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[4]~input_o\ & ((\M41|Mem[23][2]~q\))) # (!\addr[4]~input_o\ & (\M41|Mem[7][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M41|Mem[7][2]~q\,
	datad => \M41|Mem[23][2]~q\,
	combout => \Mu0|Mux5~75_combout\);

-- Location: FF_X28_Y26_N9
\M41|Mem[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[31][2]~q\);

-- Location: LCCOMB_X28_Y26_N8
\Mu0|Mux5~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~76_combout\ = (\Mu0|Mux5~75_combout\ & (((\M41|Mem[31][2]~q\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux5~75_combout\ & (\M41|Mem[15][2]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[15][2]~q\,
	datab => \Mu0|Mux5~75_combout\,
	datac => \M41|Mem[31][2]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux5~76_combout\);

-- Location: LCCOMB_X16_Y23_N26
\Mu0|Mux5~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~79_combout\ = (\addr[5]~input_o\ & (\addr[2]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux5~76_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux5~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux5~78_combout\,
	datad => \Mu0|Mux5~76_combout\,
	combout => \Mu0|Mux5~79_combout\);

-- Location: LCCOMB_X16_Y23_N20
\Mu0|Mux5~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~82_combout\ = (\Mu0|Mux5~79_combout\ & (((\Mu0|Mux5~81_combout\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux5~79_combout\ & (\Mu0|Mux5~74_combout\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~74_combout\,
	datab => \Mu0|Mux5~81_combout\,
	datac => \Mu0|Mux5~79_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux5~82_combout\);

-- Location: FF_X35_Y21_N31
\M51|Mem[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[1][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[1][2]~q\);

-- Location: FF_X35_Y21_N13
\M51|Mem[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[9][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[9][2]~q\);

-- Location: LCCOMB_X35_Y21_N30
\Mu0|Mux5~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~52_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M51|Mem[9][2]~q\))) # (!\addr[3]~input_o\ & (\M51|Mem[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[1][2]~q\,
	datad => \M51|Mem[9][2]~q\,
	combout => \Mu0|Mux5~52_combout\);

-- Location: FF_X34_Y21_N5
\M51|Mem[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[13][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[13][2]~q\);

-- Location: LCCOMB_X32_Y20_N16
\M51|Mem[5][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[5][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M51|Mem[5][2]~feeder_combout\);

-- Location: FF_X32_Y20_N17
\M51|Mem[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[5][2]~feeder_combout\,
	ena => \M50|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[5][2]~q\);

-- Location: LCCOMB_X34_Y21_N4
\Mu0|Mux5~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~53_combout\ = (\Mu0|Mux5~52_combout\ & (((\M51|Mem[13][2]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux5~52_combout\ & (\addr[2]~input_o\ & ((\M51|Mem[5][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~52_combout\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[13][2]~q\,
	datad => \M51|Mem[5][2]~q\,
	combout => \Mu0|Mux5~53_combout\);

-- Location: FF_X36_Y25_N21
\M51|Mem[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[17][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[17][2]~q\);

-- Location: FF_X35_Y25_N11
\M51|Mem[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[25][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[25][2]~q\);

-- Location: LCCOMB_X36_Y25_N20
\Mu0|Mux5~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~59_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M51|Mem[25][2]~q\))) # (!\addr[3]~input_o\ & (\M51|Mem[17][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[17][2]~q\,
	datad => \M51|Mem[25][2]~q\,
	combout => \Mu0|Mux5~59_combout\);

-- Location: FF_X36_Y25_N11
\M51|Mem[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[21][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[21][2]~q\);

-- Location: FF_X35_Y25_N5
\M51|Mem[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[29][2]~q\);

-- Location: LCCOMB_X35_Y25_N4
\Mu0|Mux5~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~60_combout\ = (\Mu0|Mux5~59_combout\ & (((\M51|Mem[29][2]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux5~59_combout\ & (\M51|Mem[21][2]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~59_combout\,
	datab => \M51|Mem[21][2]~q\,
	datac => \M51|Mem[29][2]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux5~60_combout\);

-- Location: LCCOMB_X26_Y28_N12
\M41|Mem[9][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[9][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M41|Mem[9][2]~feeder_combout\);

-- Location: FF_X26_Y28_N13
\M41|Mem[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[9][2]~feeder_combout\,
	ena => \M40|Mem[9][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[9][2]~q\);

-- Location: FF_X27_Y28_N19
\M41|Mem[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[13][2]~q\);

-- Location: FF_X26_Y28_N31
\M41|Mem[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[1][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[1][2]~q\);

-- Location: FF_X27_Y28_N17
\M41|Mem[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[5][2]~q\);

-- Location: LCCOMB_X26_Y28_N30
\Mu0|Mux5~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~56_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M41|Mem[5][2]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M41|Mem[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[1][2]~q\,
	datad => \M41|Mem[5][2]~q\,
	combout => \Mu0|Mux5~56_combout\);

-- Location: LCCOMB_X27_Y28_N18
\Mu0|Mux5~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~57_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux5~56_combout\ & ((\M41|Mem[13][2]~q\))) # (!\Mu0|Mux5~56_combout\ & (\M41|Mem[9][2]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux5~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[9][2]~q\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[13][2]~q\,
	datad => \Mu0|Mux5~56_combout\,
	combout => \Mu0|Mux5~57_combout\);

-- Location: FF_X21_Y20_N7
\M41|Mem[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[17][2]~q\);

-- Location: FF_X21_Y20_N13
\M41|Mem[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[21][2]~q\);

-- Location: LCCOMB_X21_Y20_N6
\Mu0|Mux5~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~54_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M41|Mem[21][2]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M41|Mem[17][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[17][2]~q\,
	datad => \M41|Mem[21][2]~q\,
	combout => \Mu0|Mux5~54_combout\);

-- Location: FF_X24_Y24_N7
\M41|Mem[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[29][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[29][2]~q\);

-- Location: FF_X24_Y24_N21
\M41|Mem[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[25][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[25][2]~q\);

-- Location: LCCOMB_X24_Y24_N6
\Mu0|Mux5~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~55_combout\ = (\Mu0|Mux5~54_combout\ & (((\M41|Mem[29][2]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux5~54_combout\ & (\addr[3]~input_o\ & ((\M41|Mem[25][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~54_combout\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[29][2]~q\,
	datad => \M41|Mem[25][2]~q\,
	combout => \Mu0|Mux5~55_combout\);

-- Location: LCCOMB_X23_Y27_N16
\Mu0|Mux5~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~58_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\Mu0|Mux5~55_combout\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\Mu0|Mux5~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux5~57_combout\,
	datad => \Mu0|Mux5~55_combout\,
	combout => \Mu0|Mux5~58_combout\);

-- Location: LCCOMB_X23_Y27_N26
\Mu0|Mux5~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~61_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux5~58_combout\ & ((\Mu0|Mux5~60_combout\))) # (!\Mu0|Mux5~58_combout\ & (\Mu0|Mux5~53_combout\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux5~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~53_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux5~60_combout\,
	datad => \Mu0|Mux5~58_combout\,
	combout => \Mu0|Mux5~61_combout\);

-- Location: FF_X30_Y24_N21
\M51|Mem[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[20][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[20][2]~q\);

-- Location: FF_X29_Y24_N29
\M51|Mem[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[28][2]~q\);

-- Location: FF_X30_Y24_N7
\M51|Mem[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[16][2]~q\);

-- Location: FF_X34_Y21_N7
\M51|Mem[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[24][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[24][2]~q\);

-- Location: LCCOMB_X30_Y24_N6
\Mu0|Mux5~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~69_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M51|Mem[24][2]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M51|Mem[16][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[16][2]~q\,
	datad => \M51|Mem[24][2]~q\,
	combout => \Mu0|Mux5~69_combout\);

-- Location: LCCOMB_X29_Y24_N28
\Mu0|Mux5~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~70_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux5~69_combout\ & ((\M51|Mem[28][2]~q\))) # (!\Mu0|Mux5~69_combout\ & (\M51|Mem[20][2]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux5~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[20][2]~q\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[28][2]~q\,
	datad => \Mu0|Mux5~69_combout\,
	combout => \Mu0|Mux5~70_combout\);

-- Location: FF_X28_Y21_N17
\M51|Mem[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[8][2]~q\);

-- Location: FF_X28_Y21_N11
\M51|Mem[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[0][2]~q\);

-- Location: LCCOMB_X28_Y21_N10
\Mu0|Mux5~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~62_combout\ = (\addr[3]~input_o\ & ((\M51|Mem[8][2]~q\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((\M51|Mem[0][2]~q\ & !\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[8][2]~q\,
	datac => \M51|Mem[0][2]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux5~62_combout\);

-- Location: FF_X29_Y21_N15
\M51|Mem[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[12][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[12][2]~q\);

-- Location: LCCOMB_X32_Y21_N18
\M51|Mem[4][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[4][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M51|Mem[4][2]~feeder_combout\);

-- Location: FF_X32_Y21_N19
\M51|Mem[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[4][2]~feeder_combout\,
	ena => \M50|Mem[4][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[4][2]~q\);

-- Location: LCCOMB_X29_Y21_N14
\Mu0|Mux5~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~63_combout\ = (\Mu0|Mux5~62_combout\ & (((\M51|Mem[12][2]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux5~62_combout\ & (\addr[2]~input_o\ & ((\M51|Mem[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~62_combout\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[12][2]~q\,
	datad => \M51|Mem[4][2]~q\,
	combout => \Mu0|Mux5~63_combout\);

-- Location: FF_X22_Y27_N29
\M41|Mem[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[20][2]~q\);

-- Location: FF_X23_Y27_N15
\M41|Mem[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[28][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[28][2]~q\);

-- Location: FF_X23_Y27_N29
\M41|Mem[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[24][2]~q\);

-- Location: FF_X22_Y27_N31
\M41|Mem[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[16][2]~q\);

-- Location: LCCOMB_X22_Y27_N30
\Mu0|Mux5~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~64_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M41|Mem[24][2]~q\)) # (!\addr[3]~input_o\ & ((\M41|Mem[16][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[24][2]~q\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[16][2]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux5~64_combout\);

-- Location: LCCOMB_X23_Y27_N14
\Mu0|Mux5~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~65_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux5~64_combout\ & ((\M41|Mem[28][2]~q\))) # (!\Mu0|Mux5~64_combout\ & (\M41|Mem[20][2]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux5~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[20][2]~q\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[28][2]~q\,
	datad => \Mu0|Mux5~64_combout\,
	combout => \Mu0|Mux5~65_combout\);

-- Location: FF_X30_Y21_N9
\M41|Mem[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[4][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[4][2]~q\);

-- Location: FF_X29_Y21_N25
\M41|Mem[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[12][2]~q\);

-- Location: FF_X30_Y21_N27
\M41|Mem[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[0][2]~q\);

-- Location: LCCOMB_X29_Y22_N4
\M41|Mem[8][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[8][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M41|Mem[8][2]~feeder_combout\);

-- Location: FF_X29_Y22_N5
\M41|Mem[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[8][2]~feeder_combout\,
	ena => \M40|Mem[8][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[8][2]~q\);

-- Location: LCCOMB_X30_Y21_N26
\Mu0|Mux5~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~66_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M41|Mem[8][2]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M41|Mem[0][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[0][2]~q\,
	datad => \M41|Mem[8][2]~q\,
	combout => \Mu0|Mux5~66_combout\);

-- Location: LCCOMB_X29_Y21_N24
\Mu0|Mux5~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~67_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux5~66_combout\ & ((\M41|Mem[12][2]~q\))) # (!\Mu0|Mux5~66_combout\ & (\M41|Mem[4][2]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux5~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M41|Mem[4][2]~q\,
	datac => \M41|Mem[12][2]~q\,
	datad => \Mu0|Mux5~66_combout\,
	combout => \Mu0|Mux5~67_combout\);

-- Location: LCCOMB_X23_Y27_N0
\Mu0|Mux5~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~68_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux5~65_combout\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux5~67_combout\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux5~65_combout\,
	datac => \Mu0|Mux5~67_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux5~68_combout\);

-- Location: LCCOMB_X23_Y27_N2
\Mu0|Mux5~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~71_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux5~68_combout\ & (\Mu0|Mux5~70_combout\)) # (!\Mu0|Mux5~68_combout\ & ((\Mu0|Mux5~63_combout\))))) # (!\addr[5]~input_o\ & (((\Mu0|Mux5~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~70_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux5~63_combout\,
	datad => \Mu0|Mux5~68_combout\,
	combout => \Mu0|Mux5~71_combout\);

-- Location: LCCOMB_X23_Y27_N4
\Mu0|Mux5~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~72_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\Mu0|Mux5~61_combout\)) # (!\addr[0]~input_o\ & ((\Mu0|Mux5~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~61_combout\,
	datab => \addr[1]~input_o\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux5~71_combout\,
	combout => \Mu0|Mux5~72_combout\);

-- Location: FF_X32_Y22_N15
\M41|Mem[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[30][2]~q\);

-- Location: FF_X32_Y22_N1
\M51|Mem[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[30][2]~q\);

-- Location: FF_X35_Y22_N7
\M41|Mem[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[26][2]~q\);

-- Location: LCCOMB_X35_Y19_N26
\M51|Mem[26][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[26][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M51|Mem[26][2]~feeder_combout\);

-- Location: FF_X35_Y19_N27
\M51|Mem[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[26][2]~feeder_combout\,
	ena => \M50|Mem[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[26][2]~q\);

-- Location: LCCOMB_X35_Y22_N6
\Mu0|Mux5~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~49_combout\ = (\addr[2]~input_o\ & (\addr[5]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[5]~input_o\ & ((\M51|Mem[26][2]~q\))) # (!\addr[5]~input_o\ & (\M41|Mem[26][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M41|Mem[26][2]~q\,
	datad => \M51|Mem[26][2]~q\,
	combout => \Mu0|Mux5~49_combout\);

-- Location: LCCOMB_X32_Y22_N0
\Mu0|Mux5~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~50_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux5~49_combout\ & ((\M51|Mem[30][2]~q\))) # (!\Mu0|Mux5~49_combout\ & (\M41|Mem[30][2]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux5~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M41|Mem[30][2]~q\,
	datac => \M51|Mem[30][2]~q\,
	datad => \Mu0|Mux5~49_combout\,
	combout => \Mu0|Mux5~50_combout\);

-- Location: FF_X31_Y25_N7
\M41|Mem[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[14][2]~q\);

-- Location: FF_X34_Y24_N29
\M51|Mem[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[14][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[14][2]~q\);

-- Location: FF_X32_Y27_N17
\M41|Mem[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[10][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[10][2]~q\);

-- Location: LCCOMB_X31_Y27_N20
\M51|Mem[10][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[10][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M51|Mem[10][2]~feeder_combout\);

-- Location: FF_X31_Y27_N21
\M51|Mem[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[10][2]~feeder_combout\,
	ena => \M50|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[10][2]~q\);

-- Location: LCCOMB_X32_Y27_N16
\Mu0|Mux5~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~42_combout\ = (\addr[5]~input_o\ & ((\addr[2]~input_o\) # ((\M51|Mem[10][2]~q\)))) # (!\addr[5]~input_o\ & (!\addr[2]~input_o\ & (\M41|Mem[10][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[10][2]~q\,
	datad => \M51|Mem[10][2]~q\,
	combout => \Mu0|Mux5~42_combout\);

-- Location: LCCOMB_X34_Y24_N28
\Mu0|Mux5~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~43_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux5~42_combout\ & ((\M51|Mem[14][2]~q\))) # (!\Mu0|Mux5~42_combout\ & (\M41|Mem[14][2]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux5~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[14][2]~q\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[14][2]~q\,
	datad => \Mu0|Mux5~42_combout\,
	combout => \Mu0|Mux5~43_combout\);

-- Location: FF_X32_Y27_N11
\M41|Mem[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[2][2]~q\);

-- Location: LCCOMB_X31_Y27_N14
\M51|Mem[2][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[2][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M51|Mem[2][2]~feeder_combout\);

-- Location: FF_X31_Y27_N15
\M51|Mem[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[2][2]~feeder_combout\,
	ena => \M50|Mem[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[2][2]~q\);

-- Location: LCCOMB_X32_Y27_N10
\Mu0|Mux5~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~46_combout\ = (\addr[5]~input_o\ & ((\addr[2]~input_o\) # ((\M51|Mem[2][2]~q\)))) # (!\addr[5]~input_o\ & (!\addr[2]~input_o\ & (\M41|Mem[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[2][2]~q\,
	datad => \M51|Mem[2][2]~q\,
	combout => \Mu0|Mux5~46_combout\);

-- Location: FF_X34_Y24_N7
\M51|Mem[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[6][2]~q\);

-- Location: LCCOMB_X35_Y24_N4
\M41|Mem[6][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[6][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M41|Mem[6][2]~feeder_combout\);

-- Location: FF_X35_Y24_N5
\M41|Mem[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[6][2]~feeder_combout\,
	ena => \M40|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[6][2]~q\);

-- Location: LCCOMB_X34_Y24_N6
\Mu0|Mux5~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~47_combout\ = (\Mu0|Mux5~46_combout\ & (((\M51|Mem[6][2]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux5~46_combout\ & (\addr[2]~input_o\ & ((\M41|Mem[6][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~46_combout\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[6][2]~q\,
	datad => \M41|Mem[6][2]~q\,
	combout => \Mu0|Mux5~47_combout\);

-- Location: FF_X35_Y22_N5
\M41|Mem[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[18][2]~q\);

-- Location: LCCOMB_X35_Y19_N16
\M51|Mem[18][2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[18][2]~feeder_combout\ = \Din[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[10]~input_o\,
	combout => \M51|Mem[18][2]~feeder_combout\);

-- Location: FF_X35_Y19_N17
\M51|Mem[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[18][2]~feeder_combout\,
	ena => \M50|Mem[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[18][2]~q\);

-- Location: LCCOMB_X35_Y22_N4
\Mu0|Mux5~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~44_combout\ = (\addr[2]~input_o\ & (\addr[5]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[5]~input_o\ & ((\M51|Mem[18][2]~q\))) # (!\addr[5]~input_o\ & (\M41|Mem[18][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M41|Mem[18][2]~q\,
	datad => \M51|Mem[18][2]~q\,
	combout => \Mu0|Mux5~44_combout\);

-- Location: FF_X34_Y22_N23
\M51|Mem[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M50|Mem[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[22][2]~q\);

-- Location: FF_X34_Y22_N29
\M41|Mem[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[10]~input_o\,
	sload => VCC,
	ena => \M40|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[22][2]~q\);

-- Location: LCCOMB_X34_Y22_N22
\Mu0|Mux5~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~45_combout\ = (\Mu0|Mux5~44_combout\ & (((\M51|Mem[22][2]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux5~44_combout\ & (\addr[2]~input_o\ & ((\M41|Mem[22][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~44_combout\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[22][2]~q\,
	datad => \M41|Mem[22][2]~q\,
	combout => \Mu0|Mux5~45_combout\);

-- Location: LCCOMB_X32_Y22_N28
\Mu0|Mux5~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~48_combout\ = (\addr[3]~input_o\ & (\addr[4]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[4]~input_o\ & ((\Mu0|Mux5~45_combout\))) # (!\addr[4]~input_o\ & (\Mu0|Mux5~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux5~47_combout\,
	datad => \Mu0|Mux5~45_combout\,
	combout => \Mu0|Mux5~48_combout\);

-- Location: LCCOMB_X32_Y22_N2
\Mu0|Mux5~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~51_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux5~48_combout\ & (\Mu0|Mux5~50_combout\)) # (!\Mu0|Mux5~48_combout\ & ((\Mu0|Mux5~43_combout\))))) # (!\addr[3]~input_o\ & (((\Mu0|Mux5~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux5~50_combout\,
	datac => \Mu0|Mux5~43_combout\,
	datad => \Mu0|Mux5~48_combout\,
	combout => \Mu0|Mux5~51_combout\);

-- Location: LCCOMB_X24_Y11_N0
\Mu0|Mux5~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~83_combout\ = (\Mu0|Mux5~72_combout\ & ((\Mu0|Mux5~82_combout\) # ((!\addr[1]~input_o\)))) # (!\Mu0|Mux5~72_combout\ & (((\Mu0|Mux5~51_combout\ & \addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux5~82_combout\,
	datab => \Mu0|Mux5~72_combout\,
	datac => \Mu0|Mux5~51_combout\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux5~83_combout\);

-- Location: LCCOMB_X24_Y18_N16
\Mu0|Mux5~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~84_combout\ = (\addr[7]~input_o\ & ((\addr[6]~input_o\ & (\Mu0|Mux5~41_combout\)) # (!\addr[6]~input_o\ & ((\Mu0|Mux5~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[7]~input_o\,
	datab => \addr[6]~input_o\,
	datac => \Mu0|Mux5~41_combout\,
	datad => \Mu0|Mux5~83_combout\,
	combout => \Mu0|Mux5~84_combout\);

-- Location: LCCOMB_X24_Y18_N18
\Mu0|Mux5~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux5~149_combout\ = (\Mu0|Mux5~84_combout\) # ((\Mu0|Mux5~148_combout\ & !\addr[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mu0|Mux5~148_combout\,
	datac => \addr[7]~input_o\,
	datad => \Mu0|Mux5~84_combout\,
	combout => \Mu0|Mux5~149_combout\);

-- Location: IOIBUF_X34_Y41_N1
\Din[11]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Din(11),
	o => \Din[11]~input_o\);

-- Location: FF_X16_Y18_N1
\M11|Mem[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[20][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[20][3]~q\);

-- Location: FF_X15_Y13_N1
\M11|Mem[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[22][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[22][3]~q\);

-- Location: LCCOMB_X16_Y18_N0
\Mu0|Mux4~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~112_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M11|Mem[22][3]~q\))) # (!\addr[1]~input_o\ & (\M11|Mem[20][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M11|Mem[20][3]~q\,
	datad => \M11|Mem[22][3]~q\,
	combout => \Mu0|Mux4~112_combout\);

-- Location: FF_X16_Y18_N3
\M11|Mem[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[23][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[23][3]~q\);

-- Location: FF_X16_Y19_N9
\M11|Mem[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[21][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[21][3]~q\);

-- Location: LCCOMB_X16_Y18_N2
\Mu0|Mux4~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~113_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux4~112_combout\ & (\M11|Mem[23][3]~q\)) # (!\Mu0|Mux4~112_combout\ & ((\M11|Mem[21][3]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux4~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux4~112_combout\,
	datac => \M11|Mem[23][3]~q\,
	datad => \M11|Mem[21][3]~q\,
	combout => \Mu0|Mux4~113_combout\);

-- Location: LCCOMB_X15_Y17_N28
\M01|Mem[6][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[6][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M01|Mem[6][3]~feeder_combout\);

-- Location: FF_X15_Y17_N29
\M01|Mem[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[6][3]~feeder_combout\,
	ena => \M00|Mem[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[6][3]~q\);

-- Location: FF_X15_Y21_N17
\M01|Mem[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[7][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[7][3]~q\);

-- Location: FF_X15_Y23_N13
\M01|Mem[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[4][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[4][3]~q\);

-- Location: FF_X15_Y23_N3
\M01|Mem[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[5][3]~q\);

-- Location: LCCOMB_X15_Y23_N12
\Mu0|Mux4~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~109_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M01|Mem[5][3]~q\))) # (!\addr[0]~input_o\ & (\M01|Mem[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M01|Mem[4][3]~q\,
	datad => \M01|Mem[5][3]~q\,
	combout => \Mu0|Mux4~109_combout\);

-- Location: LCCOMB_X15_Y21_N16
\Mu0|Mux4~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~110_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux4~109_combout\ & ((\M01|Mem[7][3]~q\))) # (!\Mu0|Mux4~109_combout\ & (\M01|Mem[6][3]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux4~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M01|Mem[6][3]~q\,
	datac => \M01|Mem[7][3]~q\,
	datad => \Mu0|Mux4~109_combout\,
	combout => \Mu0|Mux4~110_combout\);

-- Location: FF_X13_Y19_N5
\M11|Mem[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[4][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[4][3]~q\);

-- Location: FF_X14_Y13_N17
\M11|Mem[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[6][3]~q\);

-- Location: LCCOMB_X13_Y19_N4
\Mu0|Mux4~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~107_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M11|Mem[6][3]~q\))) # (!\addr[1]~input_o\ & (\M11|Mem[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M11|Mem[4][3]~q\,
	datad => \M11|Mem[6][3]~q\,
	combout => \Mu0|Mux4~107_combout\);

-- Location: FF_X16_Y21_N5
\M11|Mem[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[7][3]~q\);

-- Location: FF_X15_Y22_N9
\M11|Mem[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[5][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[5][3]~q\);

-- Location: LCCOMB_X16_Y21_N4
\Mu0|Mux4~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~108_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux4~107_combout\ & (\M11|Mem[7][3]~q\)) # (!\Mu0|Mux4~107_combout\ & ((\M11|Mem[5][3]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux4~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux4~107_combout\,
	datac => \M11|Mem[7][3]~q\,
	datad => \M11|Mem[5][3]~q\,
	combout => \Mu0|Mux4~108_combout\);

-- Location: LCCOMB_X16_Y21_N30
\Mu0|Mux4~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~111_combout\ = (\addr[5]~input_o\ & (((\Mu0|Mux4~108_combout\) # (\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (\Mu0|Mux4~110_combout\ & ((!\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~110_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux4~108_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux4~111_combout\);

-- Location: LCCOMB_X15_Y24_N20
\M01|Mem[22][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[22][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M01|Mem[22][3]~feeder_combout\);

-- Location: FF_X15_Y24_N21
\M01|Mem[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[22][3]~feeder_combout\,
	ena => \M00|Mem[22][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[22][3]~q\);

-- Location: FF_X16_Y22_N9
\M01|Mem[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[23][3]~q\);

-- Location: FF_X16_Y15_N17
\M01|Mem[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[20][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[20][3]~q\);

-- Location: FF_X16_Y23_N7
\M01|Mem[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[21][3]~q\);

-- Location: LCCOMB_X16_Y15_N16
\Mu0|Mux4~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~105_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M01|Mem[21][3]~q\))) # (!\addr[0]~input_o\ & (\M01|Mem[20][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M01|Mem[20][3]~q\,
	datad => \M01|Mem[21][3]~q\,
	combout => \Mu0|Mux4~105_combout\);

-- Location: LCCOMB_X16_Y22_N8
\Mu0|Mux4~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~106_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux4~105_combout\ & ((\M01|Mem[23][3]~q\))) # (!\Mu0|Mux4~105_combout\ & (\M01|Mem[22][3]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux4~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M01|Mem[22][3]~q\,
	datab => \addr[1]~input_o\,
	datac => \M01|Mem[23][3]~q\,
	datad => \Mu0|Mux4~105_combout\,
	combout => \Mu0|Mux4~106_combout\);

-- Location: LCCOMB_X16_Y21_N8
\Mu0|Mux4~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~114_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux4~111_combout\ & (\Mu0|Mux4~113_combout\)) # (!\Mu0|Mux4~111_combout\ & ((\Mu0|Mux4~106_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux4~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux4~113_combout\,
	datac => \Mu0|Mux4~111_combout\,
	datad => \Mu0|Mux4~106_combout\,
	combout => \Mu0|Mux4~114_combout\);

-- Location: LCCOMB_X13_Y21_N18
\M11|Mem[1][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[1][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M11|Mem[1][3]~feeder_combout\);

-- Location: FF_X13_Y21_N19
\M11|Mem[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[1][3]~feeder_combout\,
	ena => \M10|Mem[1][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[1][3]~q\);

-- Location: FF_X14_Y21_N15
\M11|Mem[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[0][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[0][3]~q\);

-- Location: LCCOMB_X14_Y21_N14
\Mu0|Mux4~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~117_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M11|Mem[1][3]~q\)) # (!\addr[0]~input_o\ & ((\M11|Mem[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M11|Mem[1][3]~q\,
	datac => \M11|Mem[0][3]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux4~117_combout\);

-- Location: FF_X13_Y17_N19
\M11|Mem[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[3][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[3][3]~q\);

-- Location: FF_X14_Y21_N29
\M11|Mem[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[2][3]~q\);

-- Location: LCCOMB_X13_Y17_N18
\Mu0|Mux4~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~118_combout\ = (\Mu0|Mux4~117_combout\ & (((\M11|Mem[3][3]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux4~117_combout\ & (\addr[1]~input_o\ & ((\M11|Mem[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~117_combout\,
	datab => \addr[1]~input_o\,
	datac => \M11|Mem[3][3]~q\,
	datad => \M11|Mem[2][3]~q\,
	combout => \Mu0|Mux4~118_combout\);

-- Location: FF_X13_Y18_N23
\M01|Mem[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[1][3]~q\);

-- Location: FF_X14_Y20_N23
\M01|Mem[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[0][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[0][3]~q\);

-- Location: LCCOMB_X14_Y20_N22
\Mu0|Mux4~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~119_combout\ = (\addr[0]~input_o\ & ((\M01|Mem[1][3]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M01|Mem[0][3]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M01|Mem[1][3]~q\,
	datac => \M01|Mem[0][3]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux4~119_combout\);

-- Location: FF_X14_Y20_N29
\M01|Mem[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[2][3]~q\);

-- Location: FF_X13_Y18_N17
\M01|Mem[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[3][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[3][3]~q\);

-- Location: LCCOMB_X13_Y18_N16
\Mu0|Mux4~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~120_combout\ = (\Mu0|Mux4~119_combout\ & (((\M01|Mem[3][3]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux4~119_combout\ & (\M01|Mem[2][3]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~119_combout\,
	datab => \M01|Mem[2][3]~q\,
	datac => \M01|Mem[3][3]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux4~120_combout\);

-- Location: LCCOMB_X13_Y18_N2
\Mu0|Mux4~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~121_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux4~118_combout\) # ((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (((!\addr[4]~input_o\ & \Mu0|Mux4~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux4~118_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux4~120_combout\,
	combout => \Mu0|Mux4~121_combout\);

-- Location: LCCOMB_X16_Y20_N26
\M11|Mem[17][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[17][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M11|Mem[17][3]~feeder_combout\);

-- Location: FF_X16_Y20_N27
\M11|Mem[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[17][3]~feeder_combout\,
	ena => \M10|Mem[17][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[17][3]~q\);

-- Location: FF_X14_Y15_N3
\M11|Mem[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[19][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[19][3]~q\);

-- Location: LCCOMB_X23_Y15_N4
\M11|Mem[18][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[18][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M11|Mem[18][3]~feeder_combout\);

-- Location: FF_X23_Y15_N5
\M11|Mem[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[18][3]~feeder_combout\,
	ena => \M10|Mem[18][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[18][3]~q\);

-- Location: FF_X18_Y15_N17
\M11|Mem[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[16][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[16][3]~q\);

-- Location: LCCOMB_X18_Y15_N16
\Mu0|Mux4~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~122_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M11|Mem[18][3]~q\)) # (!\addr[1]~input_o\ & ((\M11|Mem[16][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[18][3]~q\,
	datab => \addr[0]~input_o\,
	datac => \M11|Mem[16][3]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux4~122_combout\);

-- Location: LCCOMB_X14_Y15_N2
\Mu0|Mux4~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~123_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux4~122_combout\ & ((\M11|Mem[19][3]~q\))) # (!\Mu0|Mux4~122_combout\ & (\M11|Mem[17][3]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux4~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M11|Mem[17][3]~q\,
	datac => \M11|Mem[19][3]~q\,
	datad => \Mu0|Mux4~122_combout\,
	combout => \Mu0|Mux4~123_combout\);

-- Location: FF_X14_Y14_N15
\M01|Mem[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[18][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[18][3]~q\);

-- Location: FF_X14_Y18_N3
\M01|Mem[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[19][3]~q\);

-- Location: FF_X15_Y18_N3
\M01|Mem[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[16][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[16][3]~q\);

-- Location: FF_X14_Y15_N25
\M01|Mem[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[17][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[17][3]~q\);

-- Location: LCCOMB_X15_Y18_N2
\Mu0|Mux4~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~115_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M01|Mem[17][3]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M01|Mem[16][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M01|Mem[16][3]~q\,
	datad => \M01|Mem[17][3]~q\,
	combout => \Mu0|Mux4~115_combout\);

-- Location: LCCOMB_X14_Y18_N2
\Mu0|Mux4~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~116_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux4~115_combout\ & ((\M01|Mem[19][3]~q\))) # (!\Mu0|Mux4~115_combout\ & (\M01|Mem[18][3]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux4~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M01|Mem[18][3]~q\,
	datac => \M01|Mem[19][3]~q\,
	datad => \Mu0|Mux4~115_combout\,
	combout => \Mu0|Mux4~116_combout\);

-- Location: LCCOMB_X16_Y21_N2
\Mu0|Mux4~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~124_combout\ = (\Mu0|Mux4~121_combout\ & ((\Mu0|Mux4~123_combout\) # ((!\addr[4]~input_o\)))) # (!\Mu0|Mux4~121_combout\ & (((\Mu0|Mux4~116_combout\ & \addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~121_combout\,
	datab => \Mu0|Mux4~123_combout\,
	datac => \Mu0|Mux4~116_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux4~124_combout\);

-- Location: LCCOMB_X16_Y21_N12
\Mu0|Mux4~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~125_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\Mu0|Mux4~114_combout\)) # (!\addr[2]~input_o\ & ((\Mu0|Mux4~124_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux4~114_combout\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux4~124_combout\,
	combout => \Mu0|Mux4~125_combout\);

-- Location: FF_X21_Y16_N15
\M01|Mem[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[8][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[8][3]~q\);

-- Location: LCCOMB_X21_Y14_N24
\M01|Mem[10][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[10][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M01|Mem[10][3]~feeder_combout\);

-- Location: FF_X21_Y14_N25
\M01|Mem[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[10][3]~feeder_combout\,
	ena => \M00|Mem[10][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[10][3]~q\);

-- Location: LCCOMB_X21_Y16_N14
\Mu0|Mux4~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~99_combout\ = (\addr[5]~input_o\ & (\addr[1]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[1]~input_o\ & ((\M01|Mem[10][3]~q\))) # (!\addr[1]~input_o\ & (\M01|Mem[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M01|Mem[8][3]~q\,
	datad => \M01|Mem[10][3]~q\,
	combout => \Mu0|Mux4~99_combout\);

-- Location: FF_X21_Y13_N7
\M11|Mem[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[10][3]~q\);

-- Location: FF_X21_Y15_N31
\M11|Mem[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[8][3]~q\);

-- Location: LCCOMB_X21_Y13_N6
\Mu0|Mux4~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~100_combout\ = (\Mu0|Mux4~99_combout\ & (((\M11|Mem[10][3]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux4~99_combout\ & (\addr[5]~input_o\ & ((\M11|Mem[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~99_combout\,
	datab => \addr[5]~input_o\,
	datac => \M11|Mem[10][3]~q\,
	datad => \M11|Mem[8][3]~q\,
	combout => \Mu0|Mux4~100_combout\);

-- Location: FF_X23_Y14_N9
\M01|Mem[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[11][3]~q\);

-- Location: FF_X21_Y16_N29
\M01|Mem[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[9][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[9][3]~q\);

-- Location: LCCOMB_X21_Y16_N28
\Mu0|Mux4~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~97_combout\ = (\addr[1]~input_o\ & ((\M01|Mem[11][3]~q\) # ((\addr[5]~input_o\)))) # (!\addr[1]~input_o\ & (((\M01|Mem[9][3]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M01|Mem[11][3]~q\,
	datab => \addr[1]~input_o\,
	datac => \M01|Mem[9][3]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux4~97_combout\);

-- Location: FF_X21_Y17_N7
\M11|Mem[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[11][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[11][3]~q\);

-- Location: FF_X21_Y15_N13
\M11|Mem[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[9][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[9][3]~q\);

-- Location: LCCOMB_X21_Y17_N6
\Mu0|Mux4~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~98_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux4~97_combout\ & (\M11|Mem[11][3]~q\)) # (!\Mu0|Mux4~97_combout\ & ((\M11|Mem[9][3]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux4~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux4~97_combout\,
	datac => \M11|Mem[11][3]~q\,
	datad => \M11|Mem[9][3]~q\,
	combout => \Mu0|Mux4~98_combout\);

-- Location: LCCOMB_X16_Y21_N24
\Mu0|Mux4~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~101_combout\ = (\addr[4]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[0]~input_o\ & ((\Mu0|Mux4~98_combout\))) # (!\addr[0]~input_o\ & (\Mu0|Mux4~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux4~100_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux4~98_combout\,
	combout => \Mu0|Mux4~101_combout\);

-- Location: FF_X18_Y15_N31
\M11|Mem[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[24][3]~q\);

-- Location: FF_X17_Y14_N13
\M11|Mem[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[26][3]~q\);

-- Location: FF_X17_Y13_N27
\M01|Mem[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[24][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[24][3]~q\);

-- Location: FF_X16_Y14_N9
\M01|Mem[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[26][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[26][3]~q\);

-- Location: LCCOMB_X17_Y13_N26
\Mu0|Mux4~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~95_combout\ = (\addr[1]~input_o\ & ((\addr[5]~input_o\) # ((\M01|Mem[26][3]~q\)))) # (!\addr[1]~input_o\ & (!\addr[5]~input_o\ & (\M01|Mem[24][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M01|Mem[24][3]~q\,
	datad => \M01|Mem[26][3]~q\,
	combout => \Mu0|Mux4~95_combout\);

-- Location: LCCOMB_X17_Y14_N12
\Mu0|Mux4~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~96_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux4~95_combout\ & ((\M11|Mem[26][3]~q\))) # (!\Mu0|Mux4~95_combout\ & (\M11|Mem[24][3]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux4~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[24][3]~q\,
	datab => \addr[5]~input_o\,
	datac => \M11|Mem[26][3]~q\,
	datad => \Mu0|Mux4~95_combout\,
	combout => \Mu0|Mux4~96_combout\);

-- Location: LCCOMB_X16_Y20_N8
\M11|Mem[25][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[25][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M11|Mem[25][3]~feeder_combout\);

-- Location: FF_X16_Y20_N9
\M11|Mem[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[25][3]~feeder_combout\,
	ena => \M10|Mem[25][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[25][3]~q\);

-- Location: FF_X17_Y18_N3
\M11|Mem[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[27][3]~q\);

-- Location: FF_X18_Y14_N13
\M01|Mem[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[27][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[27][3]~q\);

-- Location: FF_X18_Y12_N21
\M01|Mem[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[25][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[25][3]~q\);

-- Location: LCCOMB_X18_Y12_N20
\Mu0|Mux4~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~102_combout\ = (\addr[1]~input_o\ & ((\M01|Mem[27][3]~q\) # ((\addr[5]~input_o\)))) # (!\addr[1]~input_o\ & (((\M01|Mem[25][3]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M01|Mem[27][3]~q\,
	datab => \addr[1]~input_o\,
	datac => \M01|Mem[25][3]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux4~102_combout\);

-- Location: LCCOMB_X17_Y18_N2
\Mu0|Mux4~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~103_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux4~102_combout\ & ((\M11|Mem[27][3]~q\))) # (!\Mu0|Mux4~102_combout\ & (\M11|Mem[25][3]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux4~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M11|Mem[25][3]~q\,
	datac => \M11|Mem[27][3]~q\,
	datad => \Mu0|Mux4~102_combout\,
	combout => \Mu0|Mux4~103_combout\);

-- Location: LCCOMB_X16_Y21_N18
\Mu0|Mux4~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~104_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux4~101_combout\ & ((\Mu0|Mux4~103_combout\))) # (!\Mu0|Mux4~101_combout\ & (\Mu0|Mux4~96_combout\)))) # (!\addr[4]~input_o\ & (\Mu0|Mux4~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux4~101_combout\,
	datac => \Mu0|Mux4~96_combout\,
	datad => \Mu0|Mux4~103_combout\,
	combout => \Mu0|Mux4~104_combout\);

-- Location: LCCOMB_X16_Y13_N20
\M11|Mem[14][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[14][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M11|Mem[14][3]~feeder_combout\);

-- Location: FF_X16_Y13_N21
\M11|Mem[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[14][3]~feeder_combout\,
	ena => \M10|Mem[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[14][3]~q\);

-- Location: FF_X17_Y19_N11
\M11|Mem[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[12][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[12][3]~q\);

-- Location: FF_X18_Y19_N3
\M11|Mem[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[13][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[13][3]~q\);

-- Location: LCCOMB_X17_Y19_N10
\Mu0|Mux4~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~128_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M11|Mem[13][3]~q\))) # (!\addr[0]~input_o\ & (\M11|Mem[12][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M11|Mem[12][3]~q\,
	datad => \M11|Mem[13][3]~q\,
	combout => \Mu0|Mux4~128_combout\);

-- Location: FF_X22_Y17_N5
\M11|Mem[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[15][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[15][3]~q\);

-- Location: LCCOMB_X22_Y17_N4
\Mu0|Mux4~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~129_combout\ = (\Mu0|Mux4~128_combout\ & (((\M11|Mem[15][3]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux4~128_combout\ & (\M11|Mem[14][3]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[14][3]~q\,
	datab => \Mu0|Mux4~128_combout\,
	datac => \M11|Mem[15][3]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux4~129_combout\);

-- Location: FF_X18_Y16_N7
\M01|Mem[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[13][3]~q\);

-- Location: FF_X18_Y16_N1
\M01|Mem[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[15][3]~q\);

-- Location: FF_X19_Y15_N1
\M01|Mem[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[12][3]~q\);

-- Location: FF_X18_Y24_N19
\M01|Mem[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[14][3]~q\);

-- Location: LCCOMB_X19_Y15_N0
\Mu0|Mux4~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~130_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M01|Mem[14][3]~q\))) # (!\addr[1]~input_o\ & (\M01|Mem[12][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M01|Mem[12][3]~q\,
	datad => \M01|Mem[14][3]~q\,
	combout => \Mu0|Mux4~130_combout\);

-- Location: LCCOMB_X18_Y16_N0
\Mu0|Mux4~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~131_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux4~130_combout\ & ((\M01|Mem[15][3]~q\))) # (!\Mu0|Mux4~130_combout\ & (\M01|Mem[13][3]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux4~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M01|Mem[13][3]~q\,
	datab => \addr[0]~input_o\,
	datac => \M01|Mem[15][3]~q\,
	datad => \Mu0|Mux4~130_combout\,
	combout => \Mu0|Mux4~131_combout\);

-- Location: LCCOMB_X16_Y21_N6
\Mu0|Mux4~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~132_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\Mu0|Mux4~129_combout\)) # (!\addr[5]~input_o\ & ((\Mu0|Mux4~131_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux4~129_combout\,
	datad => \Mu0|Mux4~131_combout\,
	combout => \Mu0|Mux4~132_combout\);

-- Location: FF_X16_Y17_N11
\M01|Mem[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[30][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[30][3]~q\);

-- Location: FF_X16_Y15_N19
\M01|Mem[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[28][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[28][3]~q\);

-- Location: LCCOMB_X16_Y15_N18
\Mu0|Mux4~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~126_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M01|Mem[30][3]~q\)) # (!\addr[1]~input_o\ & ((\M01|Mem[28][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M01|Mem[30][3]~q\,
	datac => \M01|Mem[28][3]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux4~126_combout\);

-- Location: FF_X17_Y15_N7
\M01|Mem[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[31][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[31][3]~q\);

-- Location: FF_X17_Y15_N21
\M01|Mem[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M00|Mem[29][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[29][3]~q\);

-- Location: LCCOMB_X17_Y15_N6
\Mu0|Mux4~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~127_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux4~126_combout\ & (\M01|Mem[31][3]~q\)) # (!\Mu0|Mux4~126_combout\ & ((\M01|Mem[29][3]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux4~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux4~126_combout\,
	datac => \M01|Mem[31][3]~q\,
	datad => \M01|Mem[29][3]~q\,
	combout => \Mu0|Mux4~127_combout\);

-- Location: FF_X16_Y19_N3
\M11|Mem[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[29][3]~q\);

-- Location: FF_X19_Y17_N23
\M11|Mem[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[31][3]~q\);

-- Location: FF_X15_Y13_N11
\M11|Mem[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[30][3]~q\);

-- Location: FF_X19_Y17_N13
\M11|Mem[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M10|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[28][3]~q\);

-- Location: LCCOMB_X19_Y17_N12
\Mu0|Mux4~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~133_combout\ = (\addr[1]~input_o\ & ((\M11|Mem[30][3]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M11|Mem[28][3]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[30][3]~q\,
	datab => \addr[1]~input_o\,
	datac => \M11|Mem[28][3]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux4~133_combout\);

-- Location: LCCOMB_X19_Y17_N22
\Mu0|Mux4~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~134_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux4~133_combout\ & ((\M11|Mem[31][3]~q\))) # (!\Mu0|Mux4~133_combout\ & (\M11|Mem[29][3]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux4~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[29][3]~q\,
	datab => \addr[0]~input_o\,
	datac => \M11|Mem[31][3]~q\,
	datad => \Mu0|Mux4~133_combout\,
	combout => \Mu0|Mux4~134_combout\);

-- Location: LCCOMB_X16_Y21_N0
\Mu0|Mux4~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~135_combout\ = (\Mu0|Mux4~132_combout\ & (((\Mu0|Mux4~134_combout\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux4~132_combout\ & (\Mu0|Mux4~127_combout\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~132_combout\,
	datab => \Mu0|Mux4~127_combout\,
	datac => \Mu0|Mux4~134_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux4~135_combout\);

-- Location: LCCOMB_X16_Y21_N10
\Mu0|Mux4~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~136_combout\ = (\Mu0|Mux4~125_combout\ & (((\Mu0|Mux4~135_combout\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux4~125_combout\ & (\Mu0|Mux4~104_combout\ & (\addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~125_combout\,
	datab => \Mu0|Mux4~104_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux4~135_combout\,
	combout => \Mu0|Mux4~136_combout\);

-- Location: LCCOMB_X24_Y18_N6
\Mu0|Mux4~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~137_combout\ = (\Mu0|Mux14~0_combout\ & ((\M20|Mux4~20_combout\) # ((\Mu0|Mux14~1_combout\)))) # (!\Mu0|Mux14~0_combout\ & (((!\Mu0|Mux14~1_combout\ & \Mu0|Mux4~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M20|Mux4~20_combout\,
	datab => \Mu0|Mux14~0_combout\,
	datac => \Mu0|Mux14~1_combout\,
	datad => \Mu0|Mux4~136_combout\,
	combout => \Mu0|Mux4~137_combout\);

-- Location: FF_X18_Y21_N23
\M31|Mem[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[6][3]~q\);

-- Location: FF_X18_Y21_N17
\M31|Mem[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[7][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[7][3]~q\);

-- Location: FF_X16_Y24_N1
\M31|Mem[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[4][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[4][3]~q\);

-- Location: FF_X18_Y23_N1
\M31|Mem[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[5][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[5][3]~q\);

-- Location: LCCOMB_X16_Y24_N0
\Mu0|Mux4~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~85_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M31|Mem[5][3]~q\))) # (!\addr[0]~input_o\ & (\M31|Mem[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[4][3]~q\,
	datad => \M31|Mem[5][3]~q\,
	combout => \Mu0|Mux4~85_combout\);

-- Location: LCCOMB_X18_Y21_N16
\Mu0|Mux4~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~86_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux4~85_combout\ & ((\M31|Mem[7][3]~q\))) # (!\Mu0|Mux4~85_combout\ & (\M31|Mem[6][3]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux4~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[6][3]~q\,
	datab => \addr[1]~input_o\,
	datac => \M31|Mem[7][3]~q\,
	datad => \Mu0|Mux4~85_combout\,
	combout => \Mu0|Mux4~86_combout\);

-- Location: FF_X26_Y14_N27
\M31|Mem[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[14][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[14][3]~q\);

-- Location: FF_X25_Y14_N23
\M31|Mem[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[15][3]~q\);

-- Location: FF_X28_Y14_N19
\M31|Mem[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[12][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[12][3]~q\);

-- Location: LCCOMB_X28_Y14_N24
\M31|Mem[13][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[13][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M31|Mem[13][3]~feeder_combout\);

-- Location: FF_X28_Y14_N25
\M31|Mem[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[13][3]~feeder_combout\,
	ena => \M30|Mem[13][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[13][3]~q\);

-- Location: LCCOMB_X28_Y14_N18
\Mu0|Mux4~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~92_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M31|Mem[13][3]~q\))) # (!\addr[0]~input_o\ & (\M31|Mem[12][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[12][3]~q\,
	datad => \M31|Mem[13][3]~q\,
	combout => \Mu0|Mux4~92_combout\);

-- Location: LCCOMB_X25_Y14_N22
\Mu0|Mux4~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~93_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux4~92_combout\ & ((\M31|Mem[15][3]~q\))) # (!\Mu0|Mux4~92_combout\ & (\M31|Mem[14][3]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux4~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[14][3]~q\,
	datab => \addr[1]~input_o\,
	datac => \M31|Mem[15][3]~q\,
	datad => \Mu0|Mux4~92_combout\,
	combout => \Mu0|Mux4~93_combout\);

-- Location: FF_X23_Y11_N17
\M31|Mem[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[9][3]~q\);

-- Location: FF_X24_Y11_N31
\M31|Mem[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[10][3]~q\);

-- Location: FF_X23_Y11_N19
\M31|Mem[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[8][3]~q\);

-- Location: LCCOMB_X23_Y11_N18
\Mu0|Mux4~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~87_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M31|Mem[10][3]~q\)) # (!\addr[1]~input_o\ & ((\M31|Mem[8][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[10][3]~q\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[8][3]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux4~87_combout\);

-- Location: FF_X24_Y11_N25
\M31|Mem[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[11][3]~q\);

-- Location: LCCOMB_X24_Y11_N24
\Mu0|Mux4~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~88_combout\ = (\Mu0|Mux4~87_combout\ & (((\M31|Mem[11][3]~q\) # (!\addr[0]~input_o\)))) # (!\Mu0|Mux4~87_combout\ & (\M31|Mem[9][3]~q\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[9][3]~q\,
	datab => \Mu0|Mux4~87_combout\,
	datac => \M31|Mem[11][3]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux4~88_combout\);

-- Location: FF_X27_Y12_N9
\M31|Mem[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[1][3]~q\);

-- Location: FF_X27_Y12_N11
\M31|Mem[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[0][3]~q\);

-- Location: LCCOMB_X26_Y12_N10
\M31|Mem[2][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[2][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M31|Mem[2][3]~feeder_combout\);

-- Location: FF_X26_Y12_N11
\M31|Mem[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[2][3]~feeder_combout\,
	ena => \M30|Mem[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[2][3]~q\);

-- Location: LCCOMB_X27_Y12_N10
\Mu0|Mux4~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~89_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M31|Mem[2][3]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M31|Mem[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[0][3]~q\,
	datad => \M31|Mem[2][3]~q\,
	combout => \Mu0|Mux4~89_combout\);

-- Location: FF_X26_Y12_N29
\M31|Mem[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[3][3]~q\);

-- Location: LCCOMB_X26_Y12_N28
\Mu0|Mux4~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~90_combout\ = (\Mu0|Mux4~89_combout\ & (((\M31|Mem[3][3]~q\) # (!\addr[0]~input_o\)))) # (!\Mu0|Mux4~89_combout\ & (\M31|Mem[1][3]~q\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[1][3]~q\,
	datab => \Mu0|Mux4~89_combout\,
	datac => \M31|Mem[3][3]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux4~90_combout\);

-- Location: LCCOMB_X30_Y13_N0
\Mu0|Mux4~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~91_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux4~88_combout\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((!\addr[2]~input_o\ & \Mu0|Mux4~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~88_combout\,
	datab => \addr[3]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux4~90_combout\,
	combout => \Mu0|Mux4~91_combout\);

-- Location: LCCOMB_X25_Y14_N16
\Mu0|Mux4~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~94_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux4~91_combout\ & ((\Mu0|Mux4~93_combout\))) # (!\Mu0|Mux4~91_combout\ & (\Mu0|Mux4~86_combout\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux4~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux4~86_combout\,
	datac => \Mu0|Mux4~93_combout\,
	datad => \Mu0|Mux4~91_combout\,
	combout => \Mu0|Mux4~94_combout\);

-- Location: LCCOMB_X30_Y15_N8
\M31|Mem[27][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[27][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M31|Mem[27][3]~feeder_combout\);

-- Location: FF_X30_Y15_N9
\M31|Mem[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[27][3]~feeder_combout\,
	ena => \M30|Mem[27][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[27][3]~q\);

-- Location: FF_X31_Y12_N5
\M31|Mem[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[19][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[19][3]~q\);

-- Location: LCCOMB_X31_Y12_N4
\Mu0|Mux4~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~145_combout\ = (\addr[3]~input_o\ & ((\M31|Mem[27][3]~q\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((\M31|Mem[19][3]~q\ & !\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[27][3]~q\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[19][3]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux4~145_combout\);

-- Location: FF_X30_Y12_N9
\M31|Mem[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[31][3]~q\);

-- Location: FF_X31_Y12_N27
\M31|Mem[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[23][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[23][3]~q\);

-- Location: LCCOMB_X30_Y12_N8
\Mu0|Mux4~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~146_combout\ = (\Mu0|Mux4~145_combout\ & (((\M31|Mem[31][3]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux4~145_combout\ & (\addr[2]~input_o\ & ((\M31|Mem[23][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~145_combout\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[31][3]~q\,
	datad => \M31|Mem[23][3]~q\,
	combout => \Mu0|Mux4~146_combout\);

-- Location: LCCOMB_X32_Y14_N24
\M31|Mem[24][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[24][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M31|Mem[24][3]~feeder_combout\);

-- Location: FF_X32_Y14_N25
\M31|Mem[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[24][3]~feeder_combout\,
	ena => \M30|Mem[24][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[24][3]~q\);

-- Location: FF_X31_Y14_N5
\M31|Mem[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[28][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[28][3]~q\);

-- Location: FF_X32_Y14_N3
\M31|Mem[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[16][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[16][3]~q\);

-- Location: FF_X31_Y14_N3
\M31|Mem[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[20][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[20][3]~q\);

-- Location: LCCOMB_X32_Y14_N2
\Mu0|Mux4~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~142_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M31|Mem[20][3]~q\))) # (!\addr[2]~input_o\ & (\M31|Mem[16][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[16][3]~q\,
	datad => \M31|Mem[20][3]~q\,
	combout => \Mu0|Mux4~142_combout\);

-- Location: LCCOMB_X31_Y14_N4
\Mu0|Mux4~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~143_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux4~142_combout\ & ((\M31|Mem[28][3]~q\))) # (!\Mu0|Mux4~142_combout\ & (\M31|Mem[24][3]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux4~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[24][3]~q\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[28][3]~q\,
	datad => \Mu0|Mux4~142_combout\,
	combout => \Mu0|Mux4~143_combout\);

-- Location: LCCOMB_X35_Y15_N16
\M31|Mem[26][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[26][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M31|Mem[26][3]~feeder_combout\);

-- Location: FF_X35_Y15_N17
\M31|Mem[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[26][3]~feeder_combout\,
	ena => \M30|Mem[26][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[26][3]~q\);

-- Location: FF_X34_Y15_N17
\M31|Mem[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[30][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[30][3]~q\);

-- Location: FF_X29_Y16_N17
\M31|Mem[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[18][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[18][3]~q\);

-- Location: FF_X29_Y16_N7
\M31|Mem[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[22][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[22][3]~q\);

-- Location: LCCOMB_X29_Y16_N16
\Mu0|Mux4~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~140_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M31|Mem[22][3]~q\))) # (!\addr[2]~input_o\ & (\M31|Mem[18][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[18][3]~q\,
	datad => \M31|Mem[22][3]~q\,
	combout => \Mu0|Mux4~140_combout\);

-- Location: LCCOMB_X34_Y15_N16
\Mu0|Mux4~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~141_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux4~140_combout\ & ((\M31|Mem[30][3]~q\))) # (!\Mu0|Mux4~140_combout\ & (\M31|Mem[26][3]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux4~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M31|Mem[26][3]~q\,
	datac => \M31|Mem[30][3]~q\,
	datad => \Mu0|Mux4~140_combout\,
	combout => \Mu0|Mux4~141_combout\);

-- Location: LCCOMB_X30_Y13_N22
\Mu0|Mux4~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~144_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\Mu0|Mux4~141_combout\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\Mu0|Mux4~143_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux4~143_combout\,
	datad => \Mu0|Mux4~141_combout\,
	combout => \Mu0|Mux4~144_combout\);

-- Location: FF_X31_Y13_N11
\M31|Mem[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[17][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[17][3]~q\);

-- Location: LCCOMB_X31_Y13_N16
\M31|Mem[25][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[25][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M31|Mem[25][3]~feeder_combout\);

-- Location: FF_X31_Y13_N17
\M31|Mem[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[25][3]~feeder_combout\,
	ena => \M30|Mem[25][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[25][3]~q\);

-- Location: LCCOMB_X31_Y13_N10
\Mu0|Mux4~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~138_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M31|Mem[25][3]~q\))) # (!\addr[3]~input_o\ & (\M31|Mem[17][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[17][3]~q\,
	datad => \M31|Mem[25][3]~q\,
	combout => \Mu0|Mux4~138_combout\);

-- Location: FF_X30_Y13_N21
\M31|Mem[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M30|Mem[29][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[29][3]~q\);

-- Location: LCCOMB_X30_Y13_N2
\M31|Mem[21][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[21][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M31|Mem[21][3]~feeder_combout\);

-- Location: FF_X30_Y13_N3
\M31|Mem[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[21][3]~feeder_combout\,
	ena => \M30|Mem[21][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[21][3]~q\);

-- Location: LCCOMB_X30_Y13_N20
\Mu0|Mux4~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~139_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux4~138_combout\ & (\M31|Mem[29][3]~q\)) # (!\Mu0|Mux4~138_combout\ & ((\M31|Mem[21][3]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux4~138_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux4~138_combout\,
	datac => \M31|Mem[29][3]~q\,
	datad => \M31|Mem[21][3]~q\,
	combout => \Mu0|Mux4~139_combout\);

-- Location: LCCOMB_X30_Y13_N16
\Mu0|Mux4~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~147_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux4~144_combout\ & (\Mu0|Mux4~146_combout\)) # (!\Mu0|Mux4~144_combout\ & ((\Mu0|Mux4~139_combout\))))) # (!\addr[0]~input_o\ & (((\Mu0|Mux4~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~146_combout\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux4~144_combout\,
	datad => \Mu0|Mux4~139_combout\,
	combout => \Mu0|Mux4~147_combout\);

-- Location: LCCOMB_X24_Y18_N24
\Mu0|Mux4~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~148_combout\ = (\Mu0|Mux4~137_combout\ & (((\Mu0|Mux4~147_combout\) # (!\Mu0|Mux14~1_combout\)))) # (!\Mu0|Mux4~137_combout\ & (\Mu0|Mux4~94_combout\ & (\Mu0|Mux14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~137_combout\,
	datab => \Mu0|Mux4~94_combout\,
	datac => \Mu0|Mux14~1_combout\,
	datad => \Mu0|Mux4~147_combout\,
	combout => \Mu0|Mux4~148_combout\);

-- Location: FF_X25_Y20_N3
\M61|Mem[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[24][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[24][3]~q\);

-- Location: FF_X24_Y20_N21
\M61|Mem[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[25][3]~q\);

-- Location: LCCOMB_X25_Y20_N2
\Mu0|Mux4~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~12_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M61|Mem[25][3]~q\))) # (!\addr[0]~input_o\ & (\M61|Mem[24][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[24][3]~q\,
	datad => \M61|Mem[25][3]~q\,
	combout => \Mu0|Mux4~12_combout\);

-- Location: FF_X26_Y20_N9
\M61|Mem[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[27][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[27][3]~q\);

-- Location: FF_X27_Y20_N23
\M61|Mem[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[26][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[26][3]~q\);

-- Location: LCCOMB_X26_Y20_N8
\Mu0|Mux4~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~13_combout\ = (\Mu0|Mux4~12_combout\ & (((\M61|Mem[27][3]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux4~12_combout\ & (\addr[1]~input_o\ & ((\M61|Mem[26][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~12_combout\,
	datab => \addr[1]~input_o\,
	datac => \M61|Mem[27][3]~q\,
	datad => \M61|Mem[26][3]~q\,
	combout => \Mu0|Mux4~13_combout\);

-- Location: FF_X26_Y20_N19
\M61|Mem[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[9][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[9][3]~q\);

-- Location: FF_X30_Y20_N19
\M61|Mem[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[8][3]~q\);

-- Location: LCCOMB_X30_Y20_N18
\Mu0|Mux4~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~14_combout\ = (\addr[0]~input_o\ & ((\M61|Mem[9][3]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M61|Mem[8][3]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M61|Mem[9][3]~q\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[8][3]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux4~14_combout\);

-- Location: FF_X29_Y19_N1
\M61|Mem[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[11][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[11][3]~q\);

-- Location: FF_X29_Y19_N7
\M61|Mem[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[10][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[10][3]~q\);

-- Location: LCCOMB_X29_Y19_N0
\Mu0|Mux4~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~15_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux4~14_combout\ & (\M61|Mem[11][3]~q\)) # (!\Mu0|Mux4~14_combout\ & ((\M61|Mem[10][3]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux4~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux4~14_combout\,
	datac => \M61|Mem[11][3]~q\,
	datad => \M61|Mem[10][3]~q\,
	combout => \Mu0|Mux4~15_combout\);

-- Location: LCCOMB_X27_Y20_N8
\Mu0|Mux4~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~16_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & (\Mu0|Mux4~13_combout\)) # (!\addr[4]~input_o\ & ((\Mu0|Mux4~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux4~13_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux4~15_combout\,
	combout => \Mu0|Mux4~16_combout\);

-- Location: FF_X29_Y20_N5
\M71|Mem[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[10][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[10][3]~q\);

-- Location: FF_X30_Y20_N1
\M71|Mem[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[8][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[8][3]~q\);

-- Location: LCCOMB_X30_Y20_N0
\Mu0|Mux4~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~10_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M71|Mem[10][3]~q\)) # (!\addr[1]~input_o\ & ((\M71|Mem[8][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M71|Mem[10][3]~q\,
	datac => \M71|Mem[8][3]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux4~10_combout\);

-- Location: FF_X29_Y20_N7
\M71|Mem[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[11][3]~q\);

-- Location: LCCOMB_X31_Y20_N28
\M71|Mem[9][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[9][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M71|Mem[9][3]~feeder_combout\);

-- Location: FF_X31_Y20_N29
\M71|Mem[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[9][3]~feeder_combout\,
	ena => \M70|Mem[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[9][3]~q\);

-- Location: LCCOMB_X29_Y20_N6
\Mu0|Mux4~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~11_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux4~10_combout\ & (\M71|Mem[11][3]~q\)) # (!\Mu0|Mux4~10_combout\ & ((\M71|Mem[9][3]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux4~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux4~10_combout\,
	datac => \M71|Mem[11][3]~q\,
	datad => \M71|Mem[9][3]~q\,
	combout => \Mu0|Mux4~11_combout\);

-- Location: FF_X24_Y20_N15
\M71|Mem[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[25][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[25][3]~q\);

-- Location: FF_X27_Y20_N3
\M71|Mem[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[27][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[27][3]~q\);

-- Location: FF_X23_Y23_N25
\M71|Mem[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[24][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[24][3]~q\);

-- Location: LCCOMB_X23_Y23_N6
\M71|Mem[26][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[26][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M71|Mem[26][3]~feeder_combout\);

-- Location: FF_X23_Y23_N7
\M71|Mem[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[26][3]~feeder_combout\,
	ena => \M70|Mem[26][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[26][3]~q\);

-- Location: LCCOMB_X23_Y23_N24
\Mu0|Mux4~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~17_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M71|Mem[26][3]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M71|Mem[24][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[24][3]~q\,
	datad => \M71|Mem[26][3]~q\,
	combout => \Mu0|Mux4~17_combout\);

-- Location: LCCOMB_X27_Y20_N2
\Mu0|Mux4~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~18_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux4~17_combout\ & ((\M71|Mem[27][3]~q\))) # (!\Mu0|Mux4~17_combout\ & (\M71|Mem[25][3]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M71|Mem[25][3]~q\,
	datac => \M71|Mem[27][3]~q\,
	datad => \Mu0|Mux4~17_combout\,
	combout => \Mu0|Mux4~18_combout\);

-- Location: LCCOMB_X27_Y20_N12
\Mu0|Mux4~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~19_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux4~16_combout\ & ((\Mu0|Mux4~18_combout\))) # (!\Mu0|Mux4~16_combout\ & (\Mu0|Mux4~11_combout\)))) # (!\addr[5]~input_o\ & (\Mu0|Mux4~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux4~16_combout\,
	datac => \Mu0|Mux4~11_combout\,
	datad => \Mu0|Mux4~18_combout\,
	combout => \Mu0|Mux4~19_combout\);

-- Location: FF_X28_Y13_N19
\M61|Mem[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[0][3]~q\);

-- Location: LCCOMB_X28_Y13_N0
\M61|Mem[1][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[1][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M61|Mem[1][3]~feeder_combout\);

-- Location: FF_X28_Y13_N1
\M61|Mem[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[1][3]~feeder_combout\,
	ena => \M60|Mem[1][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[1][3]~q\);

-- Location: LCCOMB_X28_Y13_N18
\Mu0|Mux4~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~24_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M61|Mem[1][3]~q\))) # (!\addr[0]~input_o\ & (\M61|Mem[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[0][3]~q\,
	datad => \M61|Mem[1][3]~q\,
	combout => \Mu0|Mux4~24_combout\);

-- Location: LCCOMB_X27_Y13_N0
\M61|Mem[2][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[2][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M61|Mem[2][3]~feeder_combout\);

-- Location: FF_X27_Y13_N1
\M61|Mem[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[2][3]~feeder_combout\,
	ena => \M60|Mem[2][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[2][3]~q\);

-- Location: FF_X27_Y13_N19
\M61|Mem[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[3][3]~q\);

-- Location: LCCOMB_X27_Y13_N18
\Mu0|Mux4~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~25_combout\ = (\Mu0|Mux4~24_combout\ & (((\M61|Mem[3][3]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux4~24_combout\ & (\M61|Mem[2][3]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~24_combout\,
	datab => \M61|Mem[2][3]~q\,
	datac => \M61|Mem[3][3]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux4~25_combout\);

-- Location: FF_X35_Y13_N11
\M61|Mem[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[16][3]~q\);

-- Location: FF_X34_Y13_N9
\M61|Mem[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[17][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[17][3]~q\);

-- Location: LCCOMB_X35_Y13_N10
\Mu0|Mux4~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~22_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M61|Mem[17][3]~q\))) # (!\addr[0]~input_o\ & (\M61|Mem[16][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[16][3]~q\,
	datad => \M61|Mem[17][3]~q\,
	combout => \Mu0|Mux4~22_combout\);

-- Location: FF_X34_Y13_N11
\M61|Mem[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[19][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[19][3]~q\);

-- Location: FF_X35_Y13_N9
\M61|Mem[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[18][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[18][3]~q\);

-- Location: LCCOMB_X34_Y13_N10
\Mu0|Mux4~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~23_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux4~22_combout\ & (\M61|Mem[19][3]~q\)) # (!\Mu0|Mux4~22_combout\ & ((\M61|Mem[18][3]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux4~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux4~22_combout\,
	datac => \M61|Mem[19][3]~q\,
	datad => \M61|Mem[18][3]~q\,
	combout => \Mu0|Mux4~23_combout\);

-- Location: LCCOMB_X26_Y13_N30
\Mu0|Mux4~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~26_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\) # (\Mu0|Mux4~23_combout\)))) # (!\addr[4]~input_o\ & (\Mu0|Mux4~25_combout\ & (!\addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux4~25_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux4~23_combout\,
	combout => \Mu0|Mux4~26_combout\);

-- Location: FF_X29_Y17_N25
\M71|Mem[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[1][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[1][3]~q\);

-- Location: FF_X28_Y17_N9
\M71|Mem[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[3][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[3][3]~q\);

-- Location: FF_X29_Y17_N3
\M71|Mem[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[0][3]~q\);

-- Location: FF_X28_Y17_N15
\M71|Mem[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[2][3]~q\);

-- Location: LCCOMB_X29_Y17_N2
\Mu0|Mux4~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~20_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M71|Mem[2][3]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M71|Mem[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[0][3]~q\,
	datad => \M71|Mem[2][3]~q\,
	combout => \Mu0|Mux4~20_combout\);

-- Location: LCCOMB_X28_Y17_N8
\Mu0|Mux4~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~21_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux4~20_combout\ & ((\M71|Mem[3][3]~q\))) # (!\Mu0|Mux4~20_combout\ & (\M71|Mem[1][3]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux4~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[1][3]~q\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[3][3]~q\,
	datad => \Mu0|Mux4~20_combout\,
	combout => \Mu0|Mux4~21_combout\);

-- Location: FF_X25_Y13_N3
\M71|Mem[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[16][3]~q\);

-- Location: FF_X25_Y13_N17
\M71|Mem[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[18][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[18][3]~q\);

-- Location: LCCOMB_X25_Y13_N2
\Mu0|Mux4~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~27_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M71|Mem[18][3]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M71|Mem[16][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[16][3]~q\,
	datad => \M71|Mem[18][3]~q\,
	combout => \Mu0|Mux4~27_combout\);

-- Location: FF_X26_Y13_N27
\M71|Mem[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[19][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[19][3]~q\);

-- Location: FF_X26_Y13_N1
\M71|Mem[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[17][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[17][3]~q\);

-- Location: LCCOMB_X26_Y13_N26
\Mu0|Mux4~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~28_combout\ = (\Mu0|Mux4~27_combout\ & (((\M71|Mem[19][3]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux4~27_combout\ & (\addr[0]~input_o\ & ((\M71|Mem[17][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~27_combout\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[19][3]~q\,
	datad => \M71|Mem[17][3]~q\,
	combout => \Mu0|Mux4~28_combout\);

-- Location: LCCOMB_X26_Y13_N28
\Mu0|Mux4~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~29_combout\ = (\Mu0|Mux4~26_combout\ & (((\Mu0|Mux4~28_combout\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux4~26_combout\ & (\Mu0|Mux4~21_combout\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~26_combout\,
	datab => \Mu0|Mux4~21_combout\,
	datac => \Mu0|Mux4~28_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux4~29_combout\);

-- Location: LCCOMB_X21_Y21_N26
\Mu0|Mux4~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~30_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\Mu0|Mux4~19_combout\)) # (!\addr[3]~input_o\ & ((\Mu0|Mux4~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~19_combout\,
	datab => \Mu0|Mux4~29_combout\,
	datac => \addr[2]~input_o\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux4~30_combout\);

-- Location: FF_X24_Y27_N21
\M71|Mem[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[21][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[21][3]~q\);

-- Location: FF_X24_Y27_N31
\M71|Mem[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[23][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[23][3]~q\);

-- Location: FF_X25_Y27_N19
\M71|Mem[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[20][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[20][3]~q\);

-- Location: FF_X25_Y27_N25
\M71|Mem[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[22][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[22][3]~q\);

-- Location: LCCOMB_X25_Y27_N18
\Mu0|Mux4~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~7_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M71|Mem[22][3]~q\))) # (!\addr[1]~input_o\ & (\M71|Mem[20][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[20][3]~q\,
	datad => \M71|Mem[22][3]~q\,
	combout => \Mu0|Mux4~7_combout\);

-- Location: LCCOMB_X24_Y27_N30
\Mu0|Mux4~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~8_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux4~7_combout\ & ((\M71|Mem[23][3]~q\))) # (!\Mu0|Mux4~7_combout\ & (\M71|Mem[21][3]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M71|Mem[21][3]~q\,
	datac => \M71|Mem[23][3]~q\,
	datad => \Mu0|Mux4~7_combout\,
	combout => \Mu0|Mux4~8_combout\);

-- Location: LCCOMB_X23_Y24_N8
\M61|Mem[22][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[22][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M61|Mem[22][3]~feeder_combout\);

-- Location: FF_X23_Y24_N9
\M61|Mem[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[22][3]~feeder_combout\,
	ena => \M60|Mem[22][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[22][3]~q\);

-- Location: FF_X23_Y24_N3
\M61|Mem[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[23][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[23][3]~q\);

-- Location: FF_X19_Y24_N11
\M61|Mem[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[20][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[20][3]~q\);

-- Location: FF_X19_Y23_N7
\M61|Mem[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[21][3]~q\);

-- Location: LCCOMB_X19_Y24_N10
\Mu0|Mux4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~0_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M61|Mem[21][3]~q\))) # (!\addr[0]~input_o\ & (\M61|Mem[20][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[20][3]~q\,
	datad => \M61|Mem[21][3]~q\,
	combout => \Mu0|Mux4~0_combout\);

-- Location: LCCOMB_X23_Y24_N2
\Mu0|Mux4~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~1_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux4~0_combout\ & ((\M61|Mem[23][3]~q\))) # (!\Mu0|Mux4~0_combout\ & (\M61|Mem[22][3]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M61|Mem[22][3]~q\,
	datac => \M61|Mem[23][3]~q\,
	datad => \Mu0|Mux4~0_combout\,
	combout => \Mu0|Mux4~1_combout\);

-- Location: FF_X17_Y25_N1
\M71|Mem[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[5][3]~q\);

-- Location: FF_X17_Y25_N27
\M71|Mem[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[7][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[7][3]~q\);

-- Location: LCCOMB_X19_Y25_N6
\M71|Mem[6][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[6][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M71|Mem[6][3]~feeder_combout\);

-- Location: FF_X19_Y25_N7
\M71|Mem[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[6][3]~feeder_combout\,
	ena => \M70|Mem[6][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[6][3]~q\);

-- Location: FF_X18_Y25_N3
\M71|Mem[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[4][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[4][3]~q\);

-- Location: LCCOMB_X18_Y25_N2
\Mu0|Mux4~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~2_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M71|Mem[6][3]~q\)) # (!\addr[1]~input_o\ & ((\M71|Mem[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[6][3]~q\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[4][3]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux4~2_combout\);

-- Location: LCCOMB_X17_Y25_N26
\Mu0|Mux4~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~3_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux4~2_combout\ & ((\M71|Mem[7][3]~q\))) # (!\Mu0|Mux4~2_combout\ & (\M71|Mem[5][3]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M71|Mem[5][3]~q\,
	datac => \M71|Mem[7][3]~q\,
	datad => \Mu0|Mux4~2_combout\,
	combout => \Mu0|Mux4~3_combout\);

-- Location: FF_X31_Y16_N15
\M61|Mem[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[6][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[6][3]~q\);

-- Location: FF_X31_Y16_N1
\M61|Mem[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[7][3]~q\);

-- Location: FF_X35_Y16_N17
\M61|Mem[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[5][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[5][3]~q\);

-- Location: FF_X35_Y16_N19
\M61|Mem[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[4][3]~q\);

-- Location: LCCOMB_X35_Y16_N18
\Mu0|Mux4~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~4_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M61|Mem[5][3]~q\)) # (!\addr[0]~input_o\ & ((\M61|Mem[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M61|Mem[5][3]~q\,
	datac => \M61|Mem[4][3]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux4~4_combout\);

-- Location: LCCOMB_X31_Y16_N0
\Mu0|Mux4~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~5_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux4~4_combout\ & ((\M61|Mem[7][3]~q\))) # (!\Mu0|Mux4~4_combout\ & (\M61|Mem[6][3]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M61|Mem[6][3]~q\,
	datac => \M61|Mem[7][3]~q\,
	datad => \Mu0|Mux4~4_combout\,
	combout => \Mu0|Mux4~5_combout\);

-- Location: LCCOMB_X31_Y16_N2
\Mu0|Mux4~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~6_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\Mu0|Mux4~3_combout\)) # (!\addr[5]~input_o\ & ((\Mu0|Mux4~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~3_combout\,
	datab => \addr[4]~input_o\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux4~5_combout\,
	combout => \Mu0|Mux4~6_combout\);

-- Location: LCCOMB_X21_Y21_N16
\Mu0|Mux4~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~9_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux4~6_combout\ & (\Mu0|Mux4~8_combout\)) # (!\Mu0|Mux4~6_combout\ & ((\Mu0|Mux4~1_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~8_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux4~1_combout\,
	datad => \Mu0|Mux4~6_combout\,
	combout => \Mu0|Mux4~9_combout\);

-- Location: FF_X22_Y23_N23
\M61|Mem[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[12][3]~q\);

-- Location: FF_X23_Y21_N31
\M71|Mem[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[12][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[12][3]~q\);

-- Location: LCCOMB_X22_Y23_N22
\Mu0|Mux4~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~35_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M71|Mem[12][3]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M61|Mem[12][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M61|Mem[12][3]~q\,
	datad => \M71|Mem[12][3]~q\,
	combout => \Mu0|Mux4~35_combout\);

-- Location: FF_X21_Y21_N31
\M71|Mem[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[28][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[28][3]~q\);

-- Location: FF_X25_Y24_N1
\M61|Mem[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[28][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[28][3]~q\);

-- Location: LCCOMB_X21_Y21_N30
\Mu0|Mux4~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~36_combout\ = (\Mu0|Mux4~35_combout\ & (((\M71|Mem[28][3]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux4~35_combout\ & (\addr[4]~input_o\ & ((\M61|Mem[28][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~35_combout\,
	datab => \addr[4]~input_o\,
	datac => \M71|Mem[28][3]~q\,
	datad => \M61|Mem[28][3]~q\,
	combout => \Mu0|Mux4~36_combout\);

-- Location: LCCOMB_X21_Y19_N26
\M71|Mem[13][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[13][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M71|Mem[13][3]~feeder_combout\);

-- Location: FF_X21_Y19_N27
\M71|Mem[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[13][3]~feeder_combout\,
	ena => \M70|Mem[13][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[13][3]~q\);

-- Location: FF_X25_Y21_N7
\M71|Mem[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[29][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[29][3]~q\);

-- Location: FF_X26_Y22_N13
\M61|Mem[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[29][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[29][3]~q\);

-- Location: FF_X25_Y22_N11
\M61|Mem[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[13][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[13][3]~q\);

-- Location: LCCOMB_X25_Y22_N10
\Mu0|Mux4~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~33_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & (\M61|Mem[29][3]~q\)) # (!\addr[4]~input_o\ & ((\M61|Mem[13][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M61|Mem[29][3]~q\,
	datac => \M61|Mem[13][3]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux4~33_combout\);

-- Location: LCCOMB_X25_Y21_N6
\Mu0|Mux4~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~34_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux4~33_combout\ & ((\M71|Mem[29][3]~q\))) # (!\Mu0|Mux4~33_combout\ & (\M71|Mem[13][3]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux4~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[13][3]~q\,
	datab => \addr[5]~input_o\,
	datac => \M71|Mem[29][3]~q\,
	datad => \Mu0|Mux4~33_combout\,
	combout => \Mu0|Mux4~34_combout\);

-- Location: LCCOMB_X21_Y21_N0
\Mu0|Mux4~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~37_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\) # (\Mu0|Mux4~34_combout\)))) # (!\addr[0]~input_o\ & (\Mu0|Mux4~36_combout\ & (!\addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~36_combout\,
	datab => \addr[0]~input_o\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux4~34_combout\,
	combout => \Mu0|Mux4~37_combout\);

-- Location: FF_X26_Y22_N7
\M61|Mem[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[31][3]~q\);

-- Location: FF_X25_Y22_N29
\M61|Mem[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[15][3]~q\);

-- Location: LCCOMB_X25_Y22_N28
\Mu0|Mux4~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~38_combout\ = (\addr[4]~input_o\ & ((\M61|Mem[31][3]~q\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((\M61|Mem[15][3]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M61|Mem[31][3]~q\,
	datab => \addr[4]~input_o\,
	datac => \M61|Mem[15][3]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux4~38_combout\);

-- Location: FF_X22_Y22_N15
\M71|Mem[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[31][3]~q\);

-- Location: FF_X21_Y22_N15
\M71|Mem[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[15][3]~q\);

-- Location: LCCOMB_X22_Y22_N14
\Mu0|Mux4~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~39_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux4~38_combout\ & (\M71|Mem[31][3]~q\)) # (!\Mu0|Mux4~38_combout\ & ((\M71|Mem[15][3]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux4~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux4~38_combout\,
	datac => \M71|Mem[31][3]~q\,
	datad => \M71|Mem[15][3]~q\,
	combout => \Mu0|Mux4~39_combout\);

-- Location: FF_X22_Y22_N21
\M61|Mem[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[30][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[30][3]~q\);

-- Location: FF_X21_Y21_N21
\M71|Mem[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[30][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[30][3]~q\);

-- Location: FF_X22_Y23_N21
\M61|Mem[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M60|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[14][3]~q\);

-- Location: FF_X22_Y21_N31
\M71|Mem[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M70|Mem[14][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[14][3]~q\);

-- Location: LCCOMB_X22_Y23_N20
\Mu0|Mux4~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~31_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M71|Mem[14][3]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M61|Mem[14][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M61|Mem[14][3]~q\,
	datad => \M71|Mem[14][3]~q\,
	combout => \Mu0|Mux4~31_combout\);

-- Location: LCCOMB_X21_Y21_N20
\Mu0|Mux4~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~32_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux4~31_combout\ & ((\M71|Mem[30][3]~q\))) # (!\Mu0|Mux4~31_combout\ & (\M61|Mem[30][3]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux4~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M61|Mem[30][3]~q\,
	datab => \addr[4]~input_o\,
	datac => \M71|Mem[30][3]~q\,
	datad => \Mu0|Mux4~31_combout\,
	combout => \Mu0|Mux4~32_combout\);

-- Location: LCCOMB_X21_Y21_N2
\Mu0|Mux4~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~40_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux4~37_combout\ & (\Mu0|Mux4~39_combout\)) # (!\Mu0|Mux4~37_combout\ & ((\Mu0|Mux4~32_combout\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux4~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux4~37_combout\,
	datac => \Mu0|Mux4~39_combout\,
	datad => \Mu0|Mux4~32_combout\,
	combout => \Mu0|Mux4~40_combout\);

-- Location: LCCOMB_X21_Y21_N4
\Mu0|Mux4~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~41_combout\ = (\Mu0|Mux4~30_combout\ & (((\Mu0|Mux4~40_combout\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux4~30_combout\ & (\Mu0|Mux4~9_combout\ & (\addr[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~30_combout\,
	datab => \Mu0|Mux4~9_combout\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux4~40_combout\,
	combout => \Mu0|Mux4~41_combout\);

-- Location: FF_X36_Y25_N1
\M51|Mem[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[17][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[17][3]~q\);

-- Location: FF_X36_Y25_N7
\M51|Mem[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[21][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[21][3]~q\);

-- Location: LCCOMB_X36_Y25_N0
\Mu0|Mux4~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~49_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M51|Mem[21][3]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M51|Mem[17][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[17][3]~q\,
	datad => \M51|Mem[21][3]~q\,
	combout => \Mu0|Mux4~49_combout\);

-- Location: FF_X35_Y25_N9
\M51|Mem[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[29][3]~q\);

-- Location: FF_X35_Y25_N7
\M51|Mem[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[25][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[25][3]~q\);

-- Location: LCCOMB_X35_Y25_N8
\Mu0|Mux4~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~50_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux4~49_combout\ & (\M51|Mem[29][3]~q\)) # (!\Mu0|Mux4~49_combout\ & ((\M51|Mem[25][3]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux4~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux4~49_combout\,
	datac => \M51|Mem[29][3]~q\,
	datad => \M51|Mem[25][3]~q\,
	combout => \Mu0|Mux4~50_combout\);

-- Location: FF_X21_Y20_N9
\M41|Mem[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[21][3]~q\);

-- Location: FF_X22_Y20_N31
\M41|Mem[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[29][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[29][3]~q\);

-- Location: FF_X21_Y20_N19
\M41|Mem[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[17][3]~q\);

-- Location: FF_X22_Y20_N5
\M41|Mem[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[25][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[25][3]~q\);

-- Location: LCCOMB_X21_Y20_N18
\Mu0|Mux4~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~42_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M41|Mem[25][3]~q\))) # (!\addr[3]~input_o\ & (\M41|Mem[17][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[17][3]~q\,
	datad => \M41|Mem[25][3]~q\,
	combout => \Mu0|Mux4~42_combout\);

-- Location: LCCOMB_X22_Y20_N30
\Mu0|Mux4~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~43_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux4~42_combout\ & ((\M41|Mem[29][3]~q\))) # (!\Mu0|Mux4~42_combout\ & (\M41|Mem[21][3]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux4~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[21][3]~q\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[29][3]~q\,
	datad => \Mu0|Mux4~42_combout\,
	combout => \Mu0|Mux4~43_combout\);

-- Location: FF_X26_Y28_N3
\M41|Mem[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[1][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[1][3]~q\);

-- Location: FF_X26_Y28_N25
\M41|Mem[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[9][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[9][3]~q\);

-- Location: LCCOMB_X26_Y28_N2
\Mu0|Mux4~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~46_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M41|Mem[9][3]~q\))) # (!\addr[3]~input_o\ & (\M41|Mem[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[1][3]~q\,
	datad => \M41|Mem[9][3]~q\,
	combout => \Mu0|Mux4~46_combout\);

-- Location: FF_X27_Y28_N31
\M41|Mem[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[13][3]~q\);

-- Location: FF_X27_Y28_N13
\M41|Mem[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[5][3]~q\);

-- Location: LCCOMB_X27_Y28_N30
\Mu0|Mux4~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~47_combout\ = (\Mu0|Mux4~46_combout\ & (((\M41|Mem[13][3]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux4~46_combout\ & (\addr[2]~input_o\ & ((\M41|Mem[5][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~46_combout\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[13][3]~q\,
	datad => \M41|Mem[5][3]~q\,
	combout => \Mu0|Mux4~47_combout\);

-- Location: FF_X35_Y21_N27
\M51|Mem[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[1][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[1][3]~q\);

-- Location: FF_X32_Y20_N19
\M51|Mem[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[5][3]~q\);

-- Location: LCCOMB_X35_Y21_N26
\Mu0|Mux4~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~44_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M51|Mem[5][3]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M51|Mem[1][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[1][3]~q\,
	datad => \M51|Mem[5][3]~q\,
	combout => \Mu0|Mux4~44_combout\);

-- Location: FF_X36_Y21_N17
\M51|Mem[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[13][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[13][3]~q\);

-- Location: FF_X35_Y21_N9
\M51|Mem[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[9][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[9][3]~q\);

-- Location: LCCOMB_X36_Y21_N16
\Mu0|Mux4~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~45_combout\ = (\Mu0|Mux4~44_combout\ & (((\M51|Mem[13][3]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux4~44_combout\ & (\addr[3]~input_o\ & ((\M51|Mem[9][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~44_combout\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[13][3]~q\,
	datad => \M51|Mem[9][3]~q\,
	combout => \Mu0|Mux4~45_combout\);

-- Location: LCCOMB_X29_Y23_N20
\Mu0|Mux4~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~48_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\Mu0|Mux4~45_combout\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\Mu0|Mux4~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux4~47_combout\,
	datad => \Mu0|Mux4~45_combout\,
	combout => \Mu0|Mux4~48_combout\);

-- Location: LCCOMB_X29_Y23_N6
\Mu0|Mux4~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~51_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux4~48_combout\ & (\Mu0|Mux4~50_combout\)) # (!\Mu0|Mux4~48_combout\ & ((\Mu0|Mux4~43_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux4~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~50_combout\,
	datab => \Mu0|Mux4~43_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux4~48_combout\,
	combout => \Mu0|Mux4~51_combout\);

-- Location: FF_X28_Y24_N11
\M51|Mem[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[7][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[7][3]~q\);

-- Location: FF_X29_Y26_N5
\M51|Mem[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[15][3]~q\);

-- Location: LCCOMB_X28_Y24_N10
\Mu0|Mux4~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~80_combout\ = (\addr[3]~input_o\ & ((\addr[4]~input_o\) # ((\M51|Mem[15][3]~q\)))) # (!\addr[3]~input_o\ & (!\addr[4]~input_o\ & (\M51|Mem[7][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M51|Mem[7][3]~q\,
	datad => \M51|Mem[15][3]~q\,
	combout => \Mu0|Mux4~80_combout\);

-- Location: LCCOMB_X28_Y25_N18
\M51|Mem[23][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[23][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M51|Mem[23][3]~feeder_combout\);

-- Location: FF_X28_Y25_N19
\M51|Mem[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[23][3]~feeder_combout\,
	ena => \M50|Mem[23][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[23][3]~q\);

-- Location: FF_X28_Y26_N15
\M51|Mem[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[31][3]~q\);

-- Location: LCCOMB_X28_Y26_N14
\Mu0|Mux4~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~81_combout\ = (\Mu0|Mux4~80_combout\ & (((\M51|Mem[31][3]~q\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux4~80_combout\ & (\M51|Mem[23][3]~q\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~80_combout\,
	datab => \M51|Mem[23][3]~q\,
	datac => \M51|Mem[31][3]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux4~81_combout\);

-- Location: FF_X29_Y28_N31
\M41|Mem[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[3][3]~q\);

-- Location: FF_X29_Y28_N21
\M41|Mem[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[19][3]~q\);

-- Location: LCCOMB_X29_Y28_N30
\Mu0|Mux4~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~77_combout\ = (\addr[4]~input_o\ & ((\addr[3]~input_o\) # ((\M41|Mem[19][3]~q\)))) # (!\addr[4]~input_o\ & (!\addr[3]~input_o\ & (\M41|Mem[3][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[3][3]~q\,
	datad => \M41|Mem[19][3]~q\,
	combout => \Mu0|Mux4~77_combout\);

-- Location: FF_X30_Y27_N19
\M41|Mem[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[27][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[27][3]~q\);

-- Location: LCCOMB_X30_Y27_N16
\M41|Mem[11][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[11][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M41|Mem[11][3]~feeder_combout\);

-- Location: FF_X30_Y27_N17
\M41|Mem[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[11][3]~feeder_combout\,
	ena => \M40|Mem[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[11][3]~q\);

-- Location: LCCOMB_X30_Y27_N18
\Mu0|Mux4~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~78_combout\ = (\Mu0|Mux4~77_combout\ & (((\M41|Mem[27][3]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux4~77_combout\ & (\addr[3]~input_o\ & ((\M41|Mem[11][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~77_combout\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[27][3]~q\,
	datad => \M41|Mem[11][3]~q\,
	combout => \Mu0|Mux4~78_combout\);

-- Location: LCCOMB_X28_Y27_N8
\M41|Mem[15][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[15][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M41|Mem[15][3]~feeder_combout\);

-- Location: FF_X28_Y27_N9
\M41|Mem[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[15][3]~feeder_combout\,
	ena => \M40|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[15][3]~q\);

-- Location: FF_X28_Y24_N25
\M41|Mem[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[7][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[7][3]~q\);

-- Location: LCCOMB_X28_Y24_N24
\Mu0|Mux4~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~75_combout\ = (\addr[3]~input_o\ & ((\M41|Mem[15][3]~q\) # ((\addr[4]~input_o\)))) # (!\addr[3]~input_o\ & (((\M41|Mem[7][3]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M41|Mem[15][3]~q\,
	datac => \M41|Mem[7][3]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux4~75_combout\);

-- Location: LCCOMB_X32_Y28_N6
\M41|Mem[23][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[23][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M41|Mem[23][3]~feeder_combout\);

-- Location: FF_X32_Y28_N7
\M41|Mem[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[23][3]~feeder_combout\,
	ena => \M40|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[23][3]~q\);

-- Location: FF_X28_Y26_N21
\M41|Mem[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[31][3]~q\);

-- Location: LCCOMB_X28_Y26_N20
\Mu0|Mux4~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~76_combout\ = (\Mu0|Mux4~75_combout\ & (((\M41|Mem[31][3]~q\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux4~75_combout\ & (\M41|Mem[23][3]~q\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~75_combout\,
	datab => \M41|Mem[23][3]~q\,
	datac => \M41|Mem[31][3]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux4~76_combout\);

-- Location: LCCOMB_X29_Y23_N14
\Mu0|Mux4~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~79_combout\ = (\addr[2]~input_o\ & (((\Mu0|Mux4~76_combout\) # (\addr[5]~input_o\)))) # (!\addr[2]~input_o\ & (\Mu0|Mux4~78_combout\ & ((!\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~78_combout\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux4~76_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux4~79_combout\);

-- Location: FF_X30_Y26_N9
\M51|Mem[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[11][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[11][3]~q\);

-- Location: FF_X30_Y26_N27
\M51|Mem[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[27][3]~q\);

-- Location: FF_X32_Y25_N5
\M51|Mem[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[19][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[19][3]~q\);

-- Location: FF_X32_Y25_N31
\M51|Mem[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[3][3]~q\);

-- Location: LCCOMB_X32_Y25_N30
\Mu0|Mux4~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~73_combout\ = (\addr[4]~input_o\ & ((\M51|Mem[19][3]~q\) # ((\addr[3]~input_o\)))) # (!\addr[4]~input_o\ & (((\M51|Mem[3][3]~q\ & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M51|Mem[19][3]~q\,
	datac => \M51|Mem[3][3]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux4~73_combout\);

-- Location: LCCOMB_X30_Y26_N26
\Mu0|Mux4~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~74_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux4~73_combout\ & ((\M51|Mem[27][3]~q\))) # (!\Mu0|Mux4~73_combout\ & (\M51|Mem[11][3]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux4~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[11][3]~q\,
	datac => \M51|Mem[27][3]~q\,
	datad => \Mu0|Mux4~73_combout\,
	combout => \Mu0|Mux4~74_combout\);

-- Location: LCCOMB_X29_Y23_N24
\Mu0|Mux4~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~82_combout\ = (\Mu0|Mux4~79_combout\ & ((\Mu0|Mux4~81_combout\) # ((!\addr[5]~input_o\)))) # (!\Mu0|Mux4~79_combout\ & (((\addr[5]~input_o\ & \Mu0|Mux4~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~81_combout\,
	datab => \Mu0|Mux4~79_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux4~74_combout\,
	combout => \Mu0|Mux4~82_combout\);

-- Location: FF_X30_Y21_N31
\M41|Mem[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[0][3]~q\);

-- Location: FF_X29_Y22_N7
\M41|Mem[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[8][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[8][3]~q\);

-- Location: LCCOMB_X30_Y21_N30
\Mu0|Mux4~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~66_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M41|Mem[8][3]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M41|Mem[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[0][3]~q\,
	datad => \M41|Mem[8][3]~q\,
	combout => \Mu0|Mux4~66_combout\);

-- Location: FF_X29_Y23_N23
\M41|Mem[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[12][3]~q\);

-- Location: FF_X30_Y21_N5
\M41|Mem[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[4][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[4][3]~q\);

-- Location: LCCOMB_X29_Y23_N22
\Mu0|Mux4~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~67_combout\ = (\Mu0|Mux4~66_combout\ & (((\M41|Mem[12][3]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux4~66_combout\ & (\addr[2]~input_o\ & ((\M41|Mem[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~66_combout\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[12][3]~q\,
	datad => \M41|Mem[4][3]~q\,
	combout => \Mu0|Mux4~67_combout\);

-- Location: FF_X22_Y27_N17
\M41|Mem[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[20][3]~q\);

-- Location: LCCOMB_X30_Y25_N16
\M41|Mem[24][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[24][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M41|Mem[24][3]~feeder_combout\);

-- Location: FF_X30_Y25_N17
\M41|Mem[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[24][3]~feeder_combout\,
	ena => \M40|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[24][3]~q\);

-- Location: FF_X21_Y27_N1
\M41|Mem[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[16][3]~q\);

-- Location: LCCOMB_X21_Y27_N0
\Mu0|Mux4~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~64_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M41|Mem[24][3]~q\)) # (!\addr[3]~input_o\ & ((\M41|Mem[16][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[24][3]~q\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[16][3]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux4~64_combout\);

-- Location: FF_X21_Y27_N11
\M41|Mem[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[28][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[28][3]~q\);

-- Location: LCCOMB_X21_Y27_N10
\Mu0|Mux4~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~65_combout\ = (\Mu0|Mux4~64_combout\ & (((\M41|Mem[28][3]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux4~64_combout\ & (\M41|Mem[20][3]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[20][3]~q\,
	datab => \Mu0|Mux4~64_combout\,
	datac => \M41|Mem[28][3]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux4~65_combout\);

-- Location: LCCOMB_X29_Y23_N8
\Mu0|Mux4~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~68_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\Mu0|Mux4~65_combout\))) # (!\addr[4]~input_o\ & (\Mu0|Mux4~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux4~67_combout\,
	datad => \Mu0|Mux4~65_combout\,
	combout => \Mu0|Mux4~68_combout\);

-- Location: FF_X30_Y24_N9
\M51|Mem[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[20][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[20][3]~q\);

-- Location: FF_X30_Y24_N27
\M51|Mem[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[16][3]~q\);

-- Location: LCCOMB_X30_Y24_N26
\Mu0|Mux4~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~69_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M51|Mem[20][3]~q\)) # (!\addr[2]~input_o\ & ((\M51|Mem[16][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[20][3]~q\,
	datac => \M51|Mem[16][3]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux4~69_combout\);

-- Location: FF_X29_Y24_N17
\M51|Mem[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[28][3]~q\);

-- Location: FF_X29_Y24_N7
\M51|Mem[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[24][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[24][3]~q\);

-- Location: LCCOMB_X29_Y24_N16
\Mu0|Mux4~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~70_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux4~69_combout\ & (\M51|Mem[28][3]~q\)) # (!\Mu0|Mux4~69_combout\ & ((\M51|Mem[24][3]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux4~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux4~69_combout\,
	datac => \M51|Mem[28][3]~q\,
	datad => \M51|Mem[24][3]~q\,
	combout => \Mu0|Mux4~70_combout\);

-- Location: FF_X32_Y21_N13
\M51|Mem[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[4][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[4][3]~q\);

-- Location: FF_X28_Y21_N23
\M51|Mem[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[0][3]~q\);

-- Location: LCCOMB_X28_Y21_N22
\Mu0|Mux4~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~62_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M51|Mem[4][3]~q\)) # (!\addr[2]~input_o\ & ((\M51|Mem[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[4][3]~q\,
	datac => \M51|Mem[0][3]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux4~62_combout\);

-- Location: LCCOMB_X28_Y21_N28
\M51|Mem[8][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[8][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M51|Mem[8][3]~feeder_combout\);

-- Location: FF_X28_Y21_N29
\M51|Mem[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[8][3]~feeder_combout\,
	ena => \M50|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[8][3]~q\);

-- Location: FF_X25_Y21_N1
\M51|Mem[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[12][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[12][3]~q\);

-- Location: LCCOMB_X25_Y21_N0
\Mu0|Mux4~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~63_combout\ = (\Mu0|Mux4~62_combout\ & (((\M51|Mem[12][3]~q\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux4~62_combout\ & (\M51|Mem[8][3]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~62_combout\,
	datab => \M51|Mem[8][3]~q\,
	datac => \M51|Mem[12][3]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux4~63_combout\);

-- Location: LCCOMB_X29_Y23_N26
\Mu0|Mux4~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~71_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux4~68_combout\ & (\Mu0|Mux4~70_combout\)) # (!\Mu0|Mux4~68_combout\ & ((\Mu0|Mux4~63_combout\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux4~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux4~68_combout\,
	datac => \Mu0|Mux4~70_combout\,
	datad => \Mu0|Mux4~63_combout\,
	combout => \Mu0|Mux4~71_combout\);

-- Location: LCCOMB_X35_Y19_N4
\M51|Mem[18][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[18][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M51|Mem[18][3]~feeder_combout\);

-- Location: FF_X35_Y19_N5
\M51|Mem[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[18][3]~feeder_combout\,
	ena => \M50|Mem[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[18][3]~q\);

-- Location: FF_X34_Y22_N11
\M51|Mem[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[22][3]~q\);

-- Location: FF_X35_Y22_N25
\M41|Mem[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[18][3]~q\);

-- Location: FF_X34_Y22_N9
\M41|Mem[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[22][3]~q\);

-- Location: LCCOMB_X35_Y22_N24
\Mu0|Mux4~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~54_combout\ = (\addr[2]~input_o\ & ((\addr[5]~input_o\) # ((\M41|Mem[22][3]~q\)))) # (!\addr[2]~input_o\ & (!\addr[5]~input_o\ & (\M41|Mem[18][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M41|Mem[18][3]~q\,
	datad => \M41|Mem[22][3]~q\,
	combout => \Mu0|Mux4~54_combout\);

-- Location: LCCOMB_X34_Y22_N10
\Mu0|Mux4~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~55_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux4~54_combout\ & ((\M51|Mem[22][3]~q\))) # (!\Mu0|Mux4~54_combout\ & (\M51|Mem[18][3]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux4~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[18][3]~q\,
	datab => \addr[5]~input_o\,
	datac => \M51|Mem[22][3]~q\,
	datad => \Mu0|Mux4~54_combout\,
	combout => \Mu0|Mux4~55_combout\);

-- Location: FF_X32_Y27_N7
\M41|Mem[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[2][3]~q\);

-- Location: LCCOMB_X31_Y27_N2
\M51|Mem[2][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[2][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M51|Mem[2][3]~feeder_combout\);

-- Location: FF_X31_Y27_N3
\M51|Mem[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[2][3]~feeder_combout\,
	ena => \M50|Mem[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[2][3]~q\);

-- Location: LCCOMB_X32_Y27_N6
\Mu0|Mux4~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~56_combout\ = (\addr[5]~input_o\ & ((\addr[2]~input_o\) # ((\M51|Mem[2][3]~q\)))) # (!\addr[5]~input_o\ & (!\addr[2]~input_o\ & (\M41|Mem[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[2][3]~q\,
	datad => \M51|Mem[2][3]~q\,
	combout => \Mu0|Mux4~56_combout\);

-- Location: FF_X35_Y27_N11
\M51|Mem[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[6][3]~q\);

-- Location: FF_X35_Y27_N1
\M41|Mem[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[6][3]~q\);

-- Location: LCCOMB_X35_Y27_N10
\Mu0|Mux4~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~57_combout\ = (\Mu0|Mux4~56_combout\ & (((\M51|Mem[6][3]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux4~56_combout\ & (\addr[2]~input_o\ & ((\M41|Mem[6][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~56_combout\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[6][3]~q\,
	datad => \M41|Mem[6][3]~q\,
	combout => \Mu0|Mux4~57_combout\);

-- Location: LCCOMB_X29_Y23_N2
\Mu0|Mux4~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~58_combout\ = (\addr[3]~input_o\ & (((\addr[4]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[4]~input_o\ & (\Mu0|Mux4~55_combout\)) # (!\addr[4]~input_o\ & ((\Mu0|Mux4~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~55_combout\,
	datab => \addr[3]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux4~57_combout\,
	combout => \Mu0|Mux4~58_combout\);

-- Location: FF_X31_Y18_N23
\M41|Mem[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[26][3]~q\);

-- Location: LCCOMB_X35_Y19_N30
\M51|Mem[26][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[26][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M51|Mem[26][3]~feeder_combout\);

-- Location: FF_X35_Y19_N31
\M51|Mem[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[26][3]~feeder_combout\,
	ena => \M50|Mem[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[26][3]~q\);

-- Location: LCCOMB_X31_Y18_N22
\Mu0|Mux4~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~59_combout\ = (\addr[5]~input_o\ & ((\addr[2]~input_o\) # ((\M51|Mem[26][3]~q\)))) # (!\addr[5]~input_o\ & (!\addr[2]~input_o\ & (\M41|Mem[26][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[26][3]~q\,
	datad => \M51|Mem[26][3]~q\,
	combout => \Mu0|Mux4~59_combout\);

-- Location: FF_X31_Y18_N1
\M51|Mem[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[30][3]~q\);

-- Location: LCCOMB_X30_Y25_N30
\M41|Mem[30][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[30][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M41|Mem[30][3]~feeder_combout\);

-- Location: FF_X30_Y25_N31
\M41|Mem[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[30][3]~feeder_combout\,
	ena => \M40|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[30][3]~q\);

-- Location: LCCOMB_X31_Y18_N0
\Mu0|Mux4~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~60_combout\ = (\Mu0|Mux4~59_combout\ & (((\M51|Mem[30][3]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux4~59_combout\ & (\addr[2]~input_o\ & ((\M41|Mem[30][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~59_combout\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[30][3]~q\,
	datad => \M41|Mem[30][3]~q\,
	combout => \Mu0|Mux4~60_combout\);

-- Location: LCCOMB_X31_Y27_N16
\M51|Mem[10][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[10][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M51|Mem[10][3]~feeder_combout\);

-- Location: FF_X31_Y27_N17
\M51|Mem[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[10][3]~feeder_combout\,
	ena => \M50|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[10][3]~q\);

-- Location: FF_X32_Y27_N29
\M41|Mem[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M40|Mem[10][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[10][3]~q\);

-- Location: LCCOMB_X32_Y27_N28
\Mu0|Mux4~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~52_combout\ = (\addr[2]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[5]~input_o\ & (\M51|Mem[10][3]~q\)) # (!\addr[5]~input_o\ & ((\M41|Mem[10][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[10][3]~q\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[10][3]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux4~52_combout\);

-- Location: LCCOMB_X31_Y25_N16
\M41|Mem[14][3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[14][3]~feeder_combout\ = \Din[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[11]~input_o\,
	combout => \M41|Mem[14][3]~feeder_combout\);

-- Location: FF_X31_Y25_N17
\M41|Mem[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[14][3]~feeder_combout\,
	ena => \M40|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[14][3]~q\);

-- Location: FF_X29_Y23_N1
\M51|Mem[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[11]~input_o\,
	sload => VCC,
	ena => \M50|Mem[14][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[14][3]~q\);

-- Location: LCCOMB_X29_Y23_N0
\Mu0|Mux4~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~53_combout\ = (\Mu0|Mux4~52_combout\ & (((\M51|Mem[14][3]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux4~52_combout\ & (\M41|Mem[14][3]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~52_combout\,
	datab => \M41|Mem[14][3]~q\,
	datac => \M51|Mem[14][3]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux4~53_combout\);

-- Location: LCCOMB_X29_Y23_N12
\Mu0|Mux4~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~61_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux4~58_combout\ & (\Mu0|Mux4~60_combout\)) # (!\Mu0|Mux4~58_combout\ & ((\Mu0|Mux4~53_combout\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux4~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux4~58_combout\,
	datac => \Mu0|Mux4~60_combout\,
	datad => \Mu0|Mux4~53_combout\,
	combout => \Mu0|Mux4~61_combout\);

-- Location: LCCOMB_X29_Y23_N28
\Mu0|Mux4~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~72_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\) # (\Mu0|Mux4~61_combout\)))) # (!\addr[1]~input_o\ & (\Mu0|Mux4~71_combout\ & (!\addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~71_combout\,
	datab => \addr[1]~input_o\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux4~61_combout\,
	combout => \Mu0|Mux4~72_combout\);

-- Location: LCCOMB_X29_Y23_N18
\Mu0|Mux4~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~83_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux4~72_combout\ & ((\Mu0|Mux4~82_combout\))) # (!\Mu0|Mux4~72_combout\ & (\Mu0|Mux4~51_combout\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux4~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~51_combout\,
	datab => \Mu0|Mux4~82_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux4~72_combout\,
	combout => \Mu0|Mux4~83_combout\);

-- Location: LCCOMB_X24_Y18_N20
\Mu0|Mux4~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~84_combout\ = (\addr[7]~input_o\ & ((\addr[6]~input_o\ & (\Mu0|Mux4~41_combout\)) # (!\addr[6]~input_o\ & ((\Mu0|Mux4~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux4~41_combout\,
	datab => \addr[6]~input_o\,
	datac => \addr[7]~input_o\,
	datad => \Mu0|Mux4~83_combout\,
	combout => \Mu0|Mux4~84_combout\);

-- Location: LCCOMB_X24_Y18_N26
\Mu0|Mux4~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux4~149_combout\ = (\Mu0|Mux4~84_combout\) # ((\Mu0|Mux4~148_combout\ & !\addr[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mu0|Mux4~148_combout\,
	datac => \addr[7]~input_o\,
	datad => \Mu0|Mux4~84_combout\,
	combout => \Mu0|Mux4~149_combout\);

-- Location: IOIBUF_X52_Y13_N1
\Din[12]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Din(12),
	o => \Din[12]~input_o\);

-- Location: FF_X22_Y22_N1
\M61|Mem[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[30][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[30][4]~q\);

-- Location: LCCOMB_X26_Y22_N10
\M61|Mem[31][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[31][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M61|Mem[31][4]~feeder_combout\);

-- Location: FF_X26_Y22_N11
\M61|Mem[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[31][4]~feeder_combout\,
	ena => \M60|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[31][4]~q\);

-- Location: LCCOMB_X22_Y22_N0
\Mu0|Mux3~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~38_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M61|Mem[31][4]~q\))) # (!\addr[0]~input_o\ & (\M61|Mem[30][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[30][4]~q\,
	datad => \M61|Mem[31][4]~q\,
	combout => \Mu0|Mux3~38_combout\);

-- Location: FF_X22_Y22_N27
\M71|Mem[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[31][4]~q\);

-- Location: FF_X23_Y18_N23
\M71|Mem[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[30][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[30][4]~q\);

-- Location: LCCOMB_X22_Y22_N26
\Mu0|Mux3~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~39_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux3~38_combout\ & (\M71|Mem[31][4]~q\)) # (!\Mu0|Mux3~38_combout\ & ((\M71|Mem[30][4]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux3~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux3~38_combout\,
	datac => \M71|Mem[31][4]~q\,
	datad => \M71|Mem[30][4]~q\,
	combout => \Mu0|Mux3~39_combout\);

-- Location: FF_X22_Y23_N27
\M61|Mem[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[12][4]~q\);

-- Location: FF_X21_Y23_N11
\M61|Mem[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[13][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[13][4]~q\);

-- Location: LCCOMB_X22_Y23_N26
\Mu0|Mux3~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~35_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M61|Mem[13][4]~q\))) # (!\addr[0]~input_o\ & (\M61|Mem[12][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[12][4]~q\,
	datad => \M61|Mem[13][4]~q\,
	combout => \Mu0|Mux3~35_combout\);

-- Location: FF_X26_Y21_N13
\M71|Mem[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[13][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[13][4]~q\);

-- Location: LCCOMB_X23_Y21_N24
\M71|Mem[12][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[12][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M71|Mem[12][4]~feeder_combout\);

-- Location: FF_X23_Y21_N25
\M71|Mem[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[12][4]~feeder_combout\,
	ena => \M70|Mem[12][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[12][4]~q\);

-- Location: LCCOMB_X26_Y21_N12
\Mu0|Mux3~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~36_combout\ = (\Mu0|Mux3~35_combout\ & (((\M71|Mem[13][4]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux3~35_combout\ & (\addr[5]~input_o\ & ((\M71|Mem[12][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~35_combout\,
	datab => \addr[5]~input_o\,
	datac => \M71|Mem[13][4]~q\,
	datad => \M71|Mem[12][4]~q\,
	combout => \Mu0|Mux3~36_combout\);

-- Location: FF_X22_Y23_N1
\M61|Mem[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[14][4]~q\);

-- Location: FF_X21_Y23_N25
\M61|Mem[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[15][4]~q\);

-- Location: LCCOMB_X22_Y23_N0
\Mu0|Mux3~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~33_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M61|Mem[15][4]~q\))) # (!\addr[0]~input_o\ & (\M61|Mem[14][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[14][4]~q\,
	datad => \M61|Mem[15][4]~q\,
	combout => \Mu0|Mux3~33_combout\);

-- Location: FF_X26_Y21_N3
\M71|Mem[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[15][4]~q\);

-- Location: FF_X22_Y21_N25
\M71|Mem[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[14][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[14][4]~q\);

-- Location: LCCOMB_X26_Y21_N2
\Mu0|Mux3~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~34_combout\ = (\Mu0|Mux3~33_combout\ & (((\M71|Mem[15][4]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux3~33_combout\ & (\addr[5]~input_o\ & ((\M71|Mem[14][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~33_combout\,
	datab => \addr[5]~input_o\,
	datac => \M71|Mem[15][4]~q\,
	datad => \M71|Mem[14][4]~q\,
	combout => \Mu0|Mux3~34_combout\);

-- Location: LCCOMB_X26_Y21_N22
\Mu0|Mux3~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~37_combout\ = (\addr[1]~input_o\ & (((\addr[4]~input_o\) # (\Mu0|Mux3~34_combout\)))) # (!\addr[1]~input_o\ & (\Mu0|Mux3~36_combout\ & (!\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~36_combout\,
	datab => \addr[1]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux3~34_combout\,
	combout => \Mu0|Mux3~37_combout\);

-- Location: FF_X17_Y20_N11
\M71|Mem[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[28][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[28][4]~q\);

-- Location: FF_X25_Y24_N11
\M61|Mem[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[28][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[28][4]~q\);

-- Location: LCCOMB_X25_Y24_N10
\Mu0|Mux3~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~31_combout\ = (\addr[0]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[5]~input_o\ & (\M71|Mem[28][4]~q\)) # (!\addr[5]~input_o\ & ((\M61|Mem[28][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[28][4]~q\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[28][4]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux3~31_combout\);

-- Location: FF_X25_Y21_N3
\M71|Mem[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[29][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[29][4]~q\);

-- Location: LCCOMB_X26_Y22_N16
\M61|Mem[29][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[29][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M61|Mem[29][4]~feeder_combout\);

-- Location: FF_X26_Y22_N17
\M61|Mem[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[29][4]~feeder_combout\,
	ena => \M60|Mem[29][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[29][4]~q\);

-- Location: LCCOMB_X25_Y21_N2
\Mu0|Mux3~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~32_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux3~31_combout\ & (\M71|Mem[29][4]~q\)) # (!\Mu0|Mux3~31_combout\ & ((\M61|Mem[29][4]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux3~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux3~31_combout\,
	datac => \M71|Mem[29][4]~q\,
	datad => \M61|Mem[29][4]~q\,
	combout => \Mu0|Mux3~32_combout\);

-- Location: LCCOMB_X26_Y21_N24
\Mu0|Mux3~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~40_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux3~37_combout\ & (\Mu0|Mux3~39_combout\)) # (!\Mu0|Mux3~37_combout\ & ((\Mu0|Mux3~32_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux3~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux3~39_combout\,
	datac => \Mu0|Mux3~37_combout\,
	datad => \Mu0|Mux3~32_combout\,
	combout => \Mu0|Mux3~40_combout\);

-- Location: FF_X31_Y19_N21
\M71|Mem[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[8][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[8][4]~q\);

-- Location: LCCOMB_X31_Y19_N18
\M71|Mem[9][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[9][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M71|Mem[9][4]~feeder_combout\);

-- Location: FF_X31_Y19_N19
\M71|Mem[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[9][4]~feeder_combout\,
	ena => \M70|Mem[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[9][4]~q\);

-- Location: LCCOMB_X31_Y19_N20
\Mu0|Mux3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~0_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M71|Mem[9][4]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M71|Mem[8][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[8][4]~q\,
	datad => \M71|Mem[9][4]~q\,
	combout => \Mu0|Mux3~0_combout\);

-- Location: FF_X29_Y20_N11
\M71|Mem[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[11][4]~q\);

-- Location: FF_X29_Y20_N17
\M71|Mem[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[10][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[10][4]~q\);

-- Location: LCCOMB_X29_Y20_N10
\Mu0|Mux3~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~1_combout\ = (\Mu0|Mux3~0_combout\ & (((\M71|Mem[11][4]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux3~0_combout\ & (\addr[1]~input_o\ & ((\M71|Mem[10][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~0_combout\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[11][4]~q\,
	datad => \M71|Mem[10][4]~q\,
	combout => \Mu0|Mux3~1_combout\);

-- Location: FF_X22_Y26_N9
\M71|Mem[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[26][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[26][4]~q\);

-- Location: FF_X23_Y26_N3
\M71|Mem[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[27][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[27][4]~q\);

-- Location: FF_X23_Y26_N1
\M71|Mem[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[24][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[24][4]~q\);

-- Location: LCCOMB_X24_Y20_N2
\M71|Mem[25][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[25][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M71|Mem[25][4]~feeder_combout\);

-- Location: FF_X24_Y20_N3
\M71|Mem[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[25][4]~feeder_combout\,
	ena => \M70|Mem[25][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[25][4]~q\);

-- Location: LCCOMB_X23_Y26_N0
\Mu0|Mux3~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~7_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M71|Mem[25][4]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M71|Mem[24][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[24][4]~q\,
	datad => \M71|Mem[25][4]~q\,
	combout => \Mu0|Mux3~7_combout\);

-- Location: LCCOMB_X23_Y26_N2
\Mu0|Mux3~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~8_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux3~7_combout\ & ((\M71|Mem[27][4]~q\))) # (!\Mu0|Mux3~7_combout\ & (\M71|Mem[26][4]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[26][4]~q\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[27][4]~q\,
	datad => \Mu0|Mux3~7_combout\,
	combout => \Mu0|Mux3~8_combout\);

-- Location: LCCOMB_X24_Y20_N24
\M61|Mem[25][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[25][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M61|Mem[25][4]~feeder_combout\);

-- Location: FF_X24_Y20_N25
\M61|Mem[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[25][4]~feeder_combout\,
	ena => \M60|Mem[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[25][4]~q\);

-- Location: FF_X26_Y20_N13
\M61|Mem[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[27][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[27][4]~q\);

-- Location: FF_X25_Y20_N21
\M61|Mem[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[24][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[24][4]~q\);

-- Location: LCCOMB_X27_Y20_N14
\M61|Mem[26][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[26][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M61|Mem[26][4]~feeder_combout\);

-- Location: FF_X27_Y20_N15
\M61|Mem[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[26][4]~feeder_combout\,
	ena => \M60|Mem[26][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[26][4]~q\);

-- Location: LCCOMB_X25_Y20_N20
\Mu0|Mux3~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~2_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M61|Mem[26][4]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M61|Mem[24][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[24][4]~q\,
	datad => \M61|Mem[26][4]~q\,
	combout => \Mu0|Mux3~2_combout\);

-- Location: LCCOMB_X26_Y20_N12
\Mu0|Mux3~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~3_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux3~2_combout\ & ((\M61|Mem[27][4]~q\))) # (!\Mu0|Mux3~2_combout\ & (\M61|Mem[25][4]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M61|Mem[25][4]~q\,
	datac => \M61|Mem[27][4]~q\,
	datad => \Mu0|Mux3~2_combout\,
	combout => \Mu0|Mux3~3_combout\);

-- Location: LCCOMB_X26_Y20_N6
\M61|Mem[9][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[9][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M61|Mem[9][4]~feeder_combout\);

-- Location: FF_X26_Y20_N7
\M61|Mem[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[9][4]~feeder_combout\,
	ena => \M60|Mem[9][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[9][4]~q\);

-- Location: FF_X29_Y18_N27
\M61|Mem[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[11][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[11][4]~q\);

-- Location: FF_X29_Y18_N17
\M61|Mem[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[10][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[10][4]~q\);

-- Location: FF_X30_Y20_N29
\M61|Mem[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[8][4]~q\);

-- Location: LCCOMB_X30_Y20_N28
\Mu0|Mux3~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~4_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M61|Mem[10][4]~q\)) # (!\addr[1]~input_o\ & ((\M61|Mem[8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M61|Mem[10][4]~q\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[8][4]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux3~4_combout\);

-- Location: LCCOMB_X29_Y18_N26
\Mu0|Mux3~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~5_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux3~4_combout\ & ((\M61|Mem[11][4]~q\))) # (!\Mu0|Mux3~4_combout\ & (\M61|Mem[9][4]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M61|Mem[9][4]~q\,
	datac => \M61|Mem[11][4]~q\,
	datad => \Mu0|Mux3~4_combout\,
	combout => \Mu0|Mux3~5_combout\);

-- Location: LCCOMB_X26_Y21_N6
\Mu0|Mux3~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~6_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & (\Mu0|Mux3~3_combout\)) # (!\addr[4]~input_o\ & ((\Mu0|Mux3~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~3_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux3~5_combout\,
	combout => \Mu0|Mux3~6_combout\);

-- Location: LCCOMB_X26_Y21_N8
\Mu0|Mux3~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~9_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux3~6_combout\ & ((\Mu0|Mux3~8_combout\))) # (!\Mu0|Mux3~6_combout\ & (\Mu0|Mux3~1_combout\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~1_combout\,
	datab => \Mu0|Mux3~8_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux3~6_combout\,
	combout => \Mu0|Mux3~9_combout\);

-- Location: FF_X25_Y13_N23
\M71|Mem[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[16][4]~q\);

-- Location: LCCOMB_X25_Y16_N20
\M71|Mem[17][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[17][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M71|Mem[17][4]~feeder_combout\);

-- Location: FF_X25_Y16_N21
\M71|Mem[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[17][4]~feeder_combout\,
	ena => \M70|Mem[17][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[17][4]~q\);

-- Location: LCCOMB_X25_Y13_N22
\Mu0|Mux3~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~27_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M71|Mem[17][4]~q\))) # (!\addr[0]~input_o\ & (\M71|Mem[16][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[16][4]~q\,
	datad => \M71|Mem[17][4]~q\,
	combout => \Mu0|Mux3~27_combout\);

-- Location: FF_X23_Y15_N7
\M71|Mem[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[19][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[19][4]~q\);

-- Location: LCCOMB_X25_Y13_N28
\M71|Mem[18][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[18][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M71|Mem[18][4]~feeder_combout\);

-- Location: FF_X25_Y13_N29
\M71|Mem[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[18][4]~feeder_combout\,
	ena => \M70|Mem[18][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[18][4]~q\);

-- Location: LCCOMB_X23_Y15_N6
\Mu0|Mux3~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~28_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux3~27_combout\ & (\M71|Mem[19][4]~q\)) # (!\Mu0|Mux3~27_combout\ & ((\M71|Mem[18][4]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux3~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux3~27_combout\,
	datac => \M71|Mem[19][4]~q\,
	datad => \M71|Mem[18][4]~q\,
	combout => \Mu0|Mux3~28_combout\);

-- Location: FF_X34_Y13_N5
\M61|Mem[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[17][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[17][4]~q\);

-- Location: FF_X34_Y13_N15
\M61|Mem[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[19][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[19][4]~q\);

-- Location: FF_X35_Y13_N31
\M61|Mem[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[16][4]~q\);

-- Location: FF_X35_Y13_N21
\M61|Mem[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[18][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[18][4]~q\);

-- Location: LCCOMB_X35_Y13_N30
\Mu0|Mux3~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~22_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M61|Mem[18][4]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M61|Mem[16][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[16][4]~q\,
	datad => \M61|Mem[18][4]~q\,
	combout => \Mu0|Mux3~22_combout\);

-- Location: LCCOMB_X34_Y13_N14
\Mu0|Mux3~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~23_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux3~22_combout\ & ((\M61|Mem[19][4]~q\))) # (!\Mu0|Mux3~22_combout\ & (\M61|Mem[17][4]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M61|Mem[17][4]~q\,
	datac => \M61|Mem[19][4]~q\,
	datad => \Mu0|Mux3~22_combout\,
	combout => \Mu0|Mux3~23_combout\);

-- Location: FF_X28_Y13_N15
\M61|Mem[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[0][4]~q\);

-- Location: FF_X28_Y11_N29
\M61|Mem[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[2][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[2][4]~q\);

-- Location: LCCOMB_X28_Y13_N14
\Mu0|Mux3~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~24_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M61|Mem[2][4]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M61|Mem[0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[0][4]~q\,
	datad => \M61|Mem[2][4]~q\,
	combout => \Mu0|Mux3~24_combout\);

-- Location: FF_X27_Y13_N21
\M61|Mem[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[3][4]~q\);

-- Location: FF_X28_Y13_N29
\M61|Mem[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[1][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[1][4]~q\);

-- Location: LCCOMB_X27_Y13_N20
\Mu0|Mux3~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~25_combout\ = (\Mu0|Mux3~24_combout\ & (((\M61|Mem[3][4]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux3~24_combout\ & (\addr[0]~input_o\ & ((\M61|Mem[1][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~24_combout\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[3][4]~q\,
	datad => \M61|Mem[1][4]~q\,
	combout => \Mu0|Mux3~25_combout\);

-- Location: LCCOMB_X27_Y13_N30
\Mu0|Mux3~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~26_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux3~23_combout\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((!\addr[5]~input_o\ & \Mu0|Mux3~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~23_combout\,
	datab => \addr[4]~input_o\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux3~25_combout\,
	combout => \Mu0|Mux3~26_combout\);

-- Location: FF_X28_Y17_N27
\M71|Mem[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[2][4]~q\);

-- Location: FF_X28_Y17_N13
\M71|Mem[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[3][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[3][4]~q\);

-- Location: FF_X29_Y17_N5
\M71|Mem[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[1][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[1][4]~q\);

-- Location: FF_X29_Y17_N31
\M71|Mem[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[0][4]~q\);

-- Location: LCCOMB_X29_Y17_N30
\Mu0|Mux3~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~20_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M71|Mem[1][4]~q\)) # (!\addr[0]~input_o\ & ((\M71|Mem[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M71|Mem[1][4]~q\,
	datac => \M71|Mem[0][4]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux3~20_combout\);

-- Location: LCCOMB_X28_Y17_N12
\Mu0|Mux3~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~21_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux3~20_combout\ & ((\M71|Mem[3][4]~q\))) # (!\Mu0|Mux3~20_combout\ & (\M71|Mem[2][4]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux3~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[2][4]~q\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[3][4]~q\,
	datad => \Mu0|Mux3~20_combout\,
	combout => \Mu0|Mux3~21_combout\);

-- Location: LCCOMB_X26_Y21_N14
\Mu0|Mux3~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~29_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux3~26_combout\ & (\Mu0|Mux3~28_combout\)) # (!\Mu0|Mux3~26_combout\ & ((\Mu0|Mux3~21_combout\))))) # (!\addr[5]~input_o\ & (((\Mu0|Mux3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~28_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux3~26_combout\,
	datad => \Mu0|Mux3~21_combout\,
	combout => \Mu0|Mux3~29_combout\);

-- Location: FF_X19_Y24_N15
\M61|Mem[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[20][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[20][4]~q\);

-- Location: FF_X19_Y24_N29
\M61|Mem[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[22][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[22][4]~q\);

-- Location: LCCOMB_X19_Y24_N14
\Mu0|Mux3~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~10_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M61|Mem[22][4]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M61|Mem[20][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[20][4]~q\,
	datad => \M61|Mem[22][4]~q\,
	combout => \Mu0|Mux3~10_combout\);

-- Location: FF_X19_Y23_N11
\M61|Mem[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[23][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[23][4]~q\);

-- Location: LCCOMB_X19_Y23_N0
\M61|Mem[21][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[21][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M61|Mem[21][4]~feeder_combout\);

-- Location: FF_X19_Y23_N1
\M61|Mem[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[21][4]~feeder_combout\,
	ena => \M60|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[21][4]~q\);

-- Location: LCCOMB_X19_Y23_N10
\Mu0|Mux3~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~11_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux3~10_combout\ & (\M61|Mem[23][4]~q\)) # (!\Mu0|Mux3~10_combout\ & ((\M61|Mem[21][4]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux3~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux3~10_combout\,
	datac => \M61|Mem[23][4]~q\,
	datad => \M61|Mem[21][4]~q\,
	combout => \Mu0|Mux3~11_combout\);

-- Location: FF_X25_Y27_N23
\M71|Mem[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[20][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[20][4]~q\);

-- Location: FF_X26_Y27_N17
\M71|Mem[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[21][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[21][4]~q\);

-- Location: LCCOMB_X25_Y27_N22
\Mu0|Mux3~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~17_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M71|Mem[21][4]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M71|Mem[20][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[20][4]~q\,
	datad => \M71|Mem[21][4]~q\,
	combout => \Mu0|Mux3~17_combout\);

-- Location: FF_X26_Y27_N27
\M71|Mem[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[23][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[23][4]~q\);

-- Location: LCCOMB_X25_Y27_N28
\M71|Mem[22][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[22][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M71|Mem[22][4]~feeder_combout\);

-- Location: FF_X25_Y27_N29
\M71|Mem[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[22][4]~feeder_combout\,
	ena => \M70|Mem[22][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[22][4]~q\);

-- Location: LCCOMB_X26_Y27_N26
\Mu0|Mux3~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~18_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux3~17_combout\ & (\M71|Mem[23][4]~q\)) # (!\Mu0|Mux3~17_combout\ & ((\M71|Mem[22][4]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux3~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux3~17_combout\,
	datac => \M71|Mem[23][4]~q\,
	datad => \M71|Mem[22][4]~q\,
	combout => \Mu0|Mux3~18_combout\);

-- Location: FF_X19_Y25_N25
\M71|Mem[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[6][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[6][4]~q\);

-- Location: FF_X19_Y25_N27
\M71|Mem[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[7][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[7][4]~q\);

-- Location: FF_X18_Y25_N5
\M71|Mem[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[5][4]~q\);

-- Location: FF_X18_Y25_N15
\M71|Mem[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M70|Mem[4][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[4][4]~q\);

-- Location: LCCOMB_X18_Y25_N14
\Mu0|Mux3~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~12_combout\ = (\addr[0]~input_o\ & ((\M71|Mem[5][4]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M71|Mem[4][4]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M71|Mem[5][4]~q\,
	datac => \M71|Mem[4][4]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux3~12_combout\);

-- Location: LCCOMB_X19_Y25_N26
\Mu0|Mux3~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~13_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux3~12_combout\ & ((\M71|Mem[7][4]~q\))) # (!\Mu0|Mux3~12_combout\ & (\M71|Mem[6][4]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M71|Mem[6][4]~q\,
	datac => \M71|Mem[7][4]~q\,
	datad => \Mu0|Mux3~12_combout\,
	combout => \Mu0|Mux3~13_combout\);

-- Location: LCCOMB_X31_Y16_N12
\M61|Mem[6][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[6][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M61|Mem[6][4]~feeder_combout\);

-- Location: FF_X31_Y16_N13
\M61|Mem[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[6][4]~feeder_combout\,
	ena => \M60|Mem[6][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[6][4]~q\);

-- Location: FF_X35_Y16_N31
\M61|Mem[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[4][4]~q\);

-- Location: LCCOMB_X35_Y16_N30
\Mu0|Mux3~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~14_combout\ = (\addr[1]~input_o\ & ((\M61|Mem[6][4]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M61|Mem[4][4]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M61|Mem[6][4]~q\,
	datac => \M61|Mem[4][4]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux3~14_combout\);

-- Location: FF_X31_Y16_N31
\M61|Mem[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M60|Mem[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[7][4]~q\);

-- Location: LCCOMB_X35_Y16_N20
\M61|Mem[5][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[5][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M61|Mem[5][4]~feeder_combout\);

-- Location: FF_X35_Y16_N21
\M61|Mem[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[5][4]~feeder_combout\,
	ena => \M60|Mem[5][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[5][4]~q\);

-- Location: LCCOMB_X31_Y16_N30
\Mu0|Mux3~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~15_combout\ = (\Mu0|Mux3~14_combout\ & (((\M61|Mem[7][4]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux3~14_combout\ & (\addr[0]~input_o\ & ((\M61|Mem[5][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~14_combout\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[7][4]~q\,
	datad => \M61|Mem[5][4]~q\,
	combout => \Mu0|Mux3~15_combout\);

-- Location: LCCOMB_X26_Y21_N26
\Mu0|Mux3~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~16_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux3~13_combout\) # ((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux3~15_combout\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~13_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux3~15_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux3~16_combout\);

-- Location: LCCOMB_X26_Y21_N20
\Mu0|Mux3~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~19_combout\ = (\Mu0|Mux3~16_combout\ & (((\Mu0|Mux3~18_combout\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux3~16_combout\ & (\Mu0|Mux3~11_combout\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~11_combout\,
	datab => \Mu0|Mux3~18_combout\,
	datac => \Mu0|Mux3~16_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux3~19_combout\);

-- Location: LCCOMB_X26_Y21_N0
\Mu0|Mux3~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~30_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux3~19_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux3~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux3~29_combout\,
	datad => \Mu0|Mux3~19_combout\,
	combout => \Mu0|Mux3~30_combout\);

-- Location: LCCOMB_X26_Y21_N18
\Mu0|Mux3~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~41_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux3~30_combout\ & (\Mu0|Mux3~40_combout\)) # (!\Mu0|Mux3~30_combout\ & ((\Mu0|Mux3~9_combout\))))) # (!\addr[3]~input_o\ & (((\Mu0|Mux3~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux3~40_combout\,
	datac => \Mu0|Mux3~9_combout\,
	datad => \Mu0|Mux3~30_combout\,
	combout => \Mu0|Mux3~41_combout\);

-- Location: FF_X35_Y25_N27
\M51|Mem[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[25][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[25][4]~q\);

-- Location: FF_X36_Y25_N13
\M51|Mem[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[17][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[17][4]~q\);

-- Location: FF_X36_Y25_N19
\M51|Mem[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[21][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[21][4]~q\);

-- Location: LCCOMB_X36_Y25_N12
\Mu0|Mux3~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~59_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M51|Mem[21][4]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M51|Mem[17][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[17][4]~q\,
	datad => \M51|Mem[21][4]~q\,
	combout => \Mu0|Mux3~59_combout\);

-- Location: FF_X35_Y25_N13
\M51|Mem[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[29][4]~q\);

-- Location: LCCOMB_X35_Y25_N12
\Mu0|Mux3~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~60_combout\ = (\Mu0|Mux3~59_combout\ & (((\M51|Mem[29][4]~q\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux3~59_combout\ & (\M51|Mem[25][4]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[25][4]~q\,
	datab => \Mu0|Mux3~59_combout\,
	datac => \M51|Mem[29][4]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux3~60_combout\);

-- Location: FF_X21_Y20_N29
\M41|Mem[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[21][4]~q\);

-- Location: FF_X22_Y20_N19
\M41|Mem[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[29][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[29][4]~q\);

-- Location: FF_X22_Y20_N25
\M41|Mem[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[25][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[25][4]~q\);

-- Location: FF_X21_Y20_N23
\M41|Mem[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[17][4]~q\);

-- Location: LCCOMB_X21_Y20_N22
\Mu0|Mux3~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~54_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M41|Mem[25][4]~q\)) # (!\addr[3]~input_o\ & ((\M41|Mem[17][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M41|Mem[25][4]~q\,
	datac => \M41|Mem[17][4]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux3~54_combout\);

-- Location: LCCOMB_X22_Y20_N18
\Mu0|Mux3~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~55_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux3~54_combout\ & ((\M41|Mem[29][4]~q\))) # (!\Mu0|Mux3~54_combout\ & (\M41|Mem[21][4]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux3~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M41|Mem[21][4]~q\,
	datac => \M41|Mem[29][4]~q\,
	datad => \Mu0|Mux3~54_combout\,
	combout => \Mu0|Mux3~55_combout\);

-- Location: FF_X26_Y28_N7
\M41|Mem[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[1][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[1][4]~q\);

-- Location: FF_X26_Y28_N29
\M41|Mem[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[9][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[9][4]~q\);

-- Location: LCCOMB_X26_Y28_N6
\Mu0|Mux3~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~56_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M41|Mem[9][4]~q\))) # (!\addr[3]~input_o\ & (\M41|Mem[1][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[1][4]~q\,
	datad => \M41|Mem[9][4]~q\,
	combout => \Mu0|Mux3~56_combout\);

-- Location: FF_X27_Y28_N11
\M41|Mem[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[13][4]~q\);

-- Location: LCCOMB_X27_Y28_N24
\M41|Mem[5][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[5][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M41|Mem[5][4]~feeder_combout\);

-- Location: FF_X27_Y28_N25
\M41|Mem[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[5][4]~feeder_combout\,
	ena => \M40|Mem[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[5][4]~q\);

-- Location: LCCOMB_X27_Y28_N10
\Mu0|Mux3~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~57_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux3~56_combout\ & (\M41|Mem[13][4]~q\)) # (!\Mu0|Mux3~56_combout\ & ((\M41|Mem[5][4]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux3~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux3~56_combout\,
	datac => \M41|Mem[13][4]~q\,
	datad => \M41|Mem[5][4]~q\,
	combout => \Mu0|Mux3~57_combout\);

-- Location: LCCOMB_X27_Y28_N28
\Mu0|Mux3~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~58_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux3~55_combout\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((!\addr[5]~input_o\ & \Mu0|Mux3~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux3~55_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux3~57_combout\,
	combout => \Mu0|Mux3~58_combout\);

-- Location: FF_X35_Y21_N15
\M51|Mem[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[1][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[1][4]~q\);

-- Location: FF_X32_Y21_N23
\M51|Mem[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[5][4]~q\);

-- Location: LCCOMB_X35_Y21_N14
\Mu0|Mux3~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~52_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M51|Mem[5][4]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M51|Mem[1][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[1][4]~q\,
	datad => \M51|Mem[5][4]~q\,
	combout => \Mu0|Mux3~52_combout\);

-- Location: FF_X36_Y21_N3
\M51|Mem[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[13][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[13][4]~q\);

-- Location: LCCOMB_X35_Y21_N20
\M51|Mem[9][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[9][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M51|Mem[9][4]~feeder_combout\);

-- Location: FF_X35_Y21_N21
\M51|Mem[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[9][4]~feeder_combout\,
	ena => \M50|Mem[9][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[9][4]~q\);

-- Location: LCCOMB_X36_Y21_N2
\Mu0|Mux3~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~53_combout\ = (\Mu0|Mux3~52_combout\ & (((\M51|Mem[13][4]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux3~52_combout\ & (\addr[3]~input_o\ & ((\M51|Mem[9][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~52_combout\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[13][4]~q\,
	datad => \M51|Mem[9][4]~q\,
	combout => \Mu0|Mux3~53_combout\);

-- Location: LCCOMB_X31_Y25_N18
\Mu0|Mux3~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~61_combout\ = (\Mu0|Mux3~58_combout\ & ((\Mu0|Mux3~60_combout\) # ((!\addr[5]~input_o\)))) # (!\Mu0|Mux3~58_combout\ & (((\Mu0|Mux3~53_combout\ & \addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~60_combout\,
	datab => \Mu0|Mux3~58_combout\,
	datac => \Mu0|Mux3~53_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux3~61_combout\);

-- Location: FF_X22_Y27_N3
\M41|Mem[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[20][4]~q\);

-- Location: FF_X23_Y27_N23
\M41|Mem[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[28][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[28][4]~q\);

-- Location: LCCOMB_X30_Y25_N28
\M41|Mem[24][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[24][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M41|Mem[24][4]~feeder_combout\);

-- Location: FF_X30_Y25_N29
\M41|Mem[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[24][4]~feeder_combout\,
	ena => \M40|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[24][4]~q\);

-- Location: FF_X22_Y27_N21
\M41|Mem[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[16][4]~q\);

-- Location: LCCOMB_X22_Y27_N20
\Mu0|Mux3~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~62_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M41|Mem[24][4]~q\)) # (!\addr[3]~input_o\ & ((\M41|Mem[16][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[24][4]~q\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[16][4]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux3~62_combout\);

-- Location: LCCOMB_X23_Y27_N22
\Mu0|Mux3~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~63_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux3~62_combout\ & ((\M41|Mem[28][4]~q\))) # (!\Mu0|Mux3~62_combout\ & (\M41|Mem[20][4]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux3~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[20][4]~q\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[28][4]~q\,
	datad => \Mu0|Mux3~62_combout\,
	combout => \Mu0|Mux3~63_combout\);

-- Location: FF_X30_Y21_N17
\M41|Mem[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[4][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[4][4]~q\);

-- Location: FF_X29_Y22_N11
\M41|Mem[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[12][4]~q\);

-- Location: FF_X30_Y21_N11
\M41|Mem[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[0][4]~q\);

-- Location: FF_X29_Y22_N9
\M41|Mem[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[8][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[8][4]~q\);

-- Location: LCCOMB_X30_Y21_N10
\Mu0|Mux3~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~66_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M41|Mem[8][4]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M41|Mem[0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[0][4]~q\,
	datad => \M41|Mem[8][4]~q\,
	combout => \Mu0|Mux3~66_combout\);

-- Location: LCCOMB_X29_Y22_N10
\Mu0|Mux3~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~67_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux3~66_combout\ & ((\M41|Mem[12][4]~q\))) # (!\Mu0|Mux3~66_combout\ & (\M41|Mem[4][4]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux3~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M41|Mem[4][4]~q\,
	datac => \M41|Mem[12][4]~q\,
	datad => \Mu0|Mux3~66_combout\,
	combout => \Mu0|Mux3~67_combout\);

-- Location: FF_X32_Y21_N9
\M51|Mem[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[4][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[4][4]~q\);

-- Location: FF_X28_Y21_N19
\M51|Mem[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[0][4]~q\);

-- Location: LCCOMB_X28_Y21_N18
\Mu0|Mux3~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~64_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M51|Mem[4][4]~q\)) # (!\addr[2]~input_o\ & ((\M51|Mem[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[4][4]~q\,
	datac => \M51|Mem[0][4]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux3~64_combout\);

-- Location: FF_X25_Y21_N13
\M51|Mem[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[12][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[12][4]~q\);

-- Location: LCCOMB_X28_Y21_N8
\M51|Mem[8][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[8][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M51|Mem[8][4]~feeder_combout\);

-- Location: FF_X28_Y21_N9
\M51|Mem[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[8][4]~feeder_combout\,
	ena => \M50|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[8][4]~q\);

-- Location: LCCOMB_X25_Y21_N12
\Mu0|Mux3~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~65_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux3~64_combout\ & (\M51|Mem[12][4]~q\)) # (!\Mu0|Mux3~64_combout\ & ((\M51|Mem[8][4]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux3~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux3~64_combout\,
	datac => \M51|Mem[12][4]~q\,
	datad => \M51|Mem[8][4]~q\,
	combout => \Mu0|Mux3~65_combout\);

-- Location: LCCOMB_X23_Y27_N8
\Mu0|Mux3~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~68_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux3~65_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux3~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux3~67_combout\,
	datad => \Mu0|Mux3~65_combout\,
	combout => \Mu0|Mux3~68_combout\);

-- Location: FF_X25_Y26_N3
\M51|Mem[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[24][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[24][4]~q\);

-- Location: FF_X26_Y26_N1
\M51|Mem[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[28][4]~q\);

-- Location: FF_X30_Y24_N31
\M51|Mem[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[16][4]~q\);

-- Location: FF_X30_Y24_N13
\M51|Mem[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[20][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[20][4]~q\);

-- Location: LCCOMB_X30_Y24_N30
\Mu0|Mux3~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~69_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M51|Mem[20][4]~q\))) # (!\addr[2]~input_o\ & (\M51|Mem[16][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[16][4]~q\,
	datad => \M51|Mem[20][4]~q\,
	combout => \Mu0|Mux3~69_combout\);

-- Location: LCCOMB_X26_Y26_N0
\Mu0|Mux3~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~70_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux3~69_combout\ & ((\M51|Mem[28][4]~q\))) # (!\Mu0|Mux3~69_combout\ & (\M51|Mem[24][4]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux3~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[24][4]~q\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[28][4]~q\,
	datad => \Mu0|Mux3~69_combout\,
	combout => \Mu0|Mux3~70_combout\);

-- Location: LCCOMB_X23_Y27_N10
\Mu0|Mux3~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~71_combout\ = (\Mu0|Mux3~68_combout\ & (((\Mu0|Mux3~70_combout\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux3~68_combout\ & (\Mu0|Mux3~63_combout\ & (\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~63_combout\,
	datab => \Mu0|Mux3~68_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux3~70_combout\,
	combout => \Mu0|Mux3~71_combout\);

-- Location: LCCOMB_X31_Y25_N28
\Mu0|Mux3~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~72_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux3~61_combout\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux3~71_combout\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux3~61_combout\,
	datac => \Mu0|Mux3~71_combout\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux3~72_combout\);

-- Location: LCCOMB_X34_Y22_N4
\M41|Mem[22][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[22][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M41|Mem[22][4]~feeder_combout\);

-- Location: FF_X34_Y22_N5
\M41|Mem[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[22][4]~feeder_combout\,
	ena => \M40|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[22][4]~q\);

-- Location: FF_X30_Y25_N3
\M41|Mem[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[30][4]~q\);

-- Location: FF_X35_Y22_N29
\M41|Mem[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[18][4]~q\);

-- Location: FF_X35_Y22_N11
\M41|Mem[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[26][4]~q\);

-- Location: LCCOMB_X35_Y22_N28
\Mu0|Mux3~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~42_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M41|Mem[26][4]~q\))) # (!\addr[3]~input_o\ & (\M41|Mem[18][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[18][4]~q\,
	datad => \M41|Mem[26][4]~q\,
	combout => \Mu0|Mux3~42_combout\);

-- Location: LCCOMB_X30_Y25_N2
\Mu0|Mux3~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~43_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux3~42_combout\ & ((\M41|Mem[30][4]~q\))) # (!\Mu0|Mux3~42_combout\ & (\M41|Mem[22][4]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux3~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[22][4]~q\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[30][4]~q\,
	datad => \Mu0|Mux3~42_combout\,
	combout => \Mu0|Mux3~43_combout\);

-- Location: FF_X35_Y19_N9
\M51|Mem[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[26][4]~q\);

-- Location: FF_X31_Y18_N11
\M51|Mem[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[30][4]~q\);

-- Location: LCCOMB_X34_Y22_N30
\M51|Mem[22][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[22][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M51|Mem[22][4]~feeder_combout\);

-- Location: FF_X34_Y22_N31
\M51|Mem[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[22][4]~feeder_combout\,
	ena => \M50|Mem[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[22][4]~q\);

-- Location: FF_X35_Y19_N19
\M51|Mem[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[18][4]~q\);

-- Location: LCCOMB_X35_Y19_N18
\Mu0|Mux3~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~49_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M51|Mem[22][4]~q\)) # (!\addr[2]~input_o\ & ((\M51|Mem[18][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[22][4]~q\,
	datac => \M51|Mem[18][4]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux3~49_combout\);

-- Location: LCCOMB_X31_Y18_N10
\Mu0|Mux3~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~50_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux3~49_combout\ & ((\M51|Mem[30][4]~q\))) # (!\Mu0|Mux3~49_combout\ & (\M51|Mem[26][4]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux3~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[26][4]~q\,
	datac => \M51|Mem[30][4]~q\,
	datad => \Mu0|Mux3~49_combout\,
	combout => \Mu0|Mux3~50_combout\);

-- Location: FF_X32_Y26_N29
\M51|Mem[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[10][4]~q\);

-- Location: FF_X31_Y26_N17
\M51|Mem[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[14][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[14][4]~q\);

-- Location: FF_X32_Y26_N23
\M51|Mem[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[2][4]~q\);

-- Location: FF_X31_Y26_N31
\M51|Mem[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[6][4]~q\);

-- Location: LCCOMB_X32_Y26_N22
\Mu0|Mux3~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~44_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M51|Mem[6][4]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M51|Mem[2][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[2][4]~q\,
	datad => \M51|Mem[6][4]~q\,
	combout => \Mu0|Mux3~44_combout\);

-- Location: LCCOMB_X31_Y26_N16
\Mu0|Mux3~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~45_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux3~44_combout\ & ((\M51|Mem[14][4]~q\))) # (!\Mu0|Mux3~44_combout\ & (\M51|Mem[10][4]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux3~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[10][4]~q\,
	datac => \M51|Mem[14][4]~q\,
	datad => \Mu0|Mux3~44_combout\,
	combout => \Mu0|Mux3~45_combout\);

-- Location: FF_X31_Y25_N11
\M41|Mem[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[6][4]~q\);

-- Location: FF_X31_Y25_N5
\M41|Mem[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[14][4]~q\);

-- Location: FF_X34_Y25_N15
\M41|Mem[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[2][4]~q\);

-- Location: FF_X34_Y25_N21
\M41|Mem[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[10][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[10][4]~q\);

-- Location: LCCOMB_X34_Y25_N14
\Mu0|Mux3~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~46_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M41|Mem[10][4]~q\))) # (!\addr[3]~input_o\ & (\M41|Mem[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[2][4]~q\,
	datad => \M41|Mem[10][4]~q\,
	combout => \Mu0|Mux3~46_combout\);

-- Location: LCCOMB_X31_Y25_N4
\Mu0|Mux3~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~47_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux3~46_combout\ & ((\M41|Mem[14][4]~q\))) # (!\Mu0|Mux3~46_combout\ & (\M41|Mem[6][4]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux3~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[6][4]~q\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[14][4]~q\,
	datad => \Mu0|Mux3~46_combout\,
	combout => \Mu0|Mux3~47_combout\);

-- Location: LCCOMB_X31_Y25_N14
\Mu0|Mux3~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~48_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux3~45_combout\) # ((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux3~47_combout\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~45_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux3~47_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux3~48_combout\);

-- Location: LCCOMB_X31_Y25_N0
\Mu0|Mux3~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~51_combout\ = (\Mu0|Mux3~48_combout\ & (((\Mu0|Mux3~50_combout\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux3~48_combout\ & (\Mu0|Mux3~43_combout\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~43_combout\,
	datab => \Mu0|Mux3~50_combout\,
	datac => \Mu0|Mux3~48_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux3~51_combout\);

-- Location: FF_X28_Y26_N17
\M41|Mem[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[31][4]~q\);

-- Location: FF_X28_Y26_N3
\M51|Mem[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[31][4]~q\);

-- Location: FF_X29_Y26_N23
\M51|Mem[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[15][4]~q\);

-- Location: FF_X29_Y26_N25
\M41|Mem[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[15][4]~q\);

-- Location: LCCOMB_X29_Y26_N24
\Mu0|Mux3~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~80_combout\ = (\addr[5]~input_o\ & ((\M51|Mem[15][4]~q\) # ((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (((\M41|Mem[15][4]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[15][4]~q\,
	datab => \addr[5]~input_o\,
	datac => \M41|Mem[15][4]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux3~80_combout\);

-- Location: LCCOMB_X28_Y26_N2
\Mu0|Mux3~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~81_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux3~80_combout\ & ((\M51|Mem[31][4]~q\))) # (!\Mu0|Mux3~80_combout\ & (\M41|Mem[31][4]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux3~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M41|Mem[31][4]~q\,
	datac => \M51|Mem[31][4]~q\,
	datad => \Mu0|Mux3~80_combout\,
	combout => \Mu0|Mux3~81_combout\);

-- Location: FF_X30_Y27_N5
\M41|Mem[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[27][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[27][4]~q\);

-- Location: FF_X30_Y27_N31
\M41|Mem[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[11][4]~q\);

-- Location: LCCOMB_X30_Y27_N30
\Mu0|Mux3~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~75_combout\ = (\addr[4]~input_o\ & ((\M41|Mem[27][4]~q\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((\M41|Mem[11][4]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M41|Mem[27][4]~q\,
	datac => \M41|Mem[11][4]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux3~75_combout\);

-- Location: FF_X30_Y26_N5
\M51|Mem[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[11][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[11][4]~q\);

-- Location: FF_X30_Y26_N7
\M51|Mem[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[27][4]~q\);

-- Location: LCCOMB_X30_Y26_N6
\Mu0|Mux3~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~76_combout\ = (\Mu0|Mux3~75_combout\ & (((\M51|Mem[27][4]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux3~75_combout\ & (\M51|Mem[11][4]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~75_combout\,
	datab => \M51|Mem[11][4]~q\,
	datac => \M51|Mem[27][4]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux3~76_combout\);

-- Location: LCCOMB_X31_Y23_N12
\M51|Mem[3][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[3][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M51|Mem[3][4]~feeder_combout\);

-- Location: FF_X31_Y23_N13
\M51|Mem[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[3][4]~feeder_combout\,
	ena => \M50|Mem[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[3][4]~q\);

-- Location: FF_X31_Y23_N7
\M51|Mem[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[19][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[19][4]~q\);

-- Location: FF_X32_Y23_N23
\M41|Mem[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[19][4]~q\);

-- Location: FF_X32_Y23_N25
\M41|Mem[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[3][4]~q\);

-- Location: LCCOMB_X32_Y23_N24
\Mu0|Mux3~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~77_combout\ = (\addr[4]~input_o\ & ((\M41|Mem[19][4]~q\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((\M41|Mem[3][4]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[19][4]~q\,
	datab => \addr[4]~input_o\,
	datac => \M41|Mem[3][4]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux3~77_combout\);

-- Location: LCCOMB_X31_Y23_N6
\Mu0|Mux3~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~78_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux3~77_combout\ & ((\M51|Mem[19][4]~q\))) # (!\Mu0|Mux3~77_combout\ & (\M51|Mem[3][4]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux3~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[3][4]~q\,
	datab => \addr[5]~input_o\,
	datac => \M51|Mem[19][4]~q\,
	datad => \Mu0|Mux3~77_combout\,
	combout => \Mu0|Mux3~78_combout\);

-- Location: LCCOMB_X31_Y25_N22
\Mu0|Mux3~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~79_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux3~76_combout\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((!\addr[2]~input_o\ & \Mu0|Mux3~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux3~76_combout\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux3~78_combout\,
	combout => \Mu0|Mux3~79_combout\);

-- Location: FF_X28_Y24_N5
\M51|Mem[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[7][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[7][4]~q\);

-- Location: FF_X28_Y24_N15
\M41|Mem[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[7][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[7][4]~q\);

-- Location: LCCOMB_X28_Y24_N14
\Mu0|Mux3~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~73_combout\ = (\addr[5]~input_o\ & ((\M51|Mem[7][4]~q\) # ((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (((\M41|Mem[7][4]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M51|Mem[7][4]~q\,
	datac => \M41|Mem[7][4]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux3~73_combout\);

-- Location: FF_X28_Y28_N19
\M51|Mem[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M50|Mem[23][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[23][4]~q\);

-- Location: FF_X28_Y28_N25
\M41|Mem[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M40|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[23][4]~q\);

-- Location: LCCOMB_X28_Y28_N18
\Mu0|Mux3~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~74_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux3~73_combout\ & (\M51|Mem[23][4]~q\)) # (!\Mu0|Mux3~73_combout\ & ((\M41|Mem[23][4]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux3~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux3~73_combout\,
	datac => \M51|Mem[23][4]~q\,
	datad => \M41|Mem[23][4]~q\,
	combout => \Mu0|Mux3~74_combout\);

-- Location: LCCOMB_X31_Y25_N24
\Mu0|Mux3~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~82_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux3~79_combout\ & (\Mu0|Mux3~81_combout\)) # (!\Mu0|Mux3~79_combout\ & ((\Mu0|Mux3~74_combout\))))) # (!\addr[2]~input_o\ & (((\Mu0|Mux3~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~81_combout\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux3~79_combout\,
	datad => \Mu0|Mux3~74_combout\,
	combout => \Mu0|Mux3~82_combout\);

-- Location: LCCOMB_X31_Y25_N26
\Mu0|Mux3~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~83_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux3~72_combout\ & ((\Mu0|Mux3~82_combout\))) # (!\Mu0|Mux3~72_combout\ & (\Mu0|Mux3~51_combout\)))) # (!\addr[1]~input_o\ & (\Mu0|Mux3~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux3~72_combout\,
	datac => \Mu0|Mux3~51_combout\,
	datad => \Mu0|Mux3~82_combout\,
	combout => \Mu0|Mux3~83_combout\);

-- Location: LCCOMB_X27_Y17_N20
\Mu0|Mux3~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~84_combout\ = (\addr[7]~input_o\ & ((\addr[6]~input_o\ & (\Mu0|Mux3~41_combout\)) # (!\addr[6]~input_o\ & ((\Mu0|Mux3~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[6]~input_o\,
	datab => \Mu0|Mux3~41_combout\,
	datac => \addr[7]~input_o\,
	datad => \Mu0|Mux3~83_combout\,
	combout => \Mu0|Mux3~84_combout\);

-- Location: FF_X32_Y14_N31
\M31|Mem[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[16][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[16][4]~q\);

-- Location: FF_X32_Y14_N21
\M31|Mem[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[24][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[24][4]~q\);

-- Location: LCCOMB_X32_Y14_N30
\Mu0|Mux3~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~142_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M31|Mem[24][4]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M31|Mem[16][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[16][4]~q\,
	datad => \M31|Mem[24][4]~q\,
	combout => \Mu0|Mux3~142_combout\);

-- Location: FF_X31_Y14_N15
\M31|Mem[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[20][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[20][4]~q\);

-- Location: FF_X31_Y14_N25
\M31|Mem[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[28][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[28][4]~q\);

-- Location: LCCOMB_X31_Y14_N24
\Mu0|Mux3~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~143_combout\ = (\Mu0|Mux3~142_combout\ & (((\M31|Mem[28][4]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux3~142_combout\ & (\M31|Mem[20][4]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~142_combout\,
	datab => \M31|Mem[20][4]~q\,
	datac => \M31|Mem[28][4]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux3~143_combout\);

-- Location: FF_X31_Y13_N13
\M31|Mem[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[25][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[25][4]~q\);

-- Location: FF_X30_Y13_N19
\M31|Mem[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[29][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[29][4]~q\);

-- Location: FF_X31_Y13_N7
\M31|Mem[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[17][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[17][4]~q\);

-- Location: FF_X32_Y12_N1
\M31|Mem[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[21][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[21][4]~q\);

-- Location: LCCOMB_X31_Y13_N6
\Mu0|Mux3~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~140_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M31|Mem[21][4]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M31|Mem[17][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[17][4]~q\,
	datad => \M31|Mem[21][4]~q\,
	combout => \Mu0|Mux3~140_combout\);

-- Location: LCCOMB_X30_Y13_N18
\Mu0|Mux3~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~141_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux3~140_combout\ & ((\M31|Mem[29][4]~q\))) # (!\Mu0|Mux3~140_combout\ & (\M31|Mem[25][4]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux3~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[25][4]~q\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[29][4]~q\,
	datad => \Mu0|Mux3~140_combout\,
	combout => \Mu0|Mux3~141_combout\);

-- Location: LCCOMB_X30_Y15_N12
\Mu0|Mux3~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~144_combout\ = (\addr[0]~input_o\ & (((\Mu0|Mux3~141_combout\) # (\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (\Mu0|Mux3~143_combout\ & ((!\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~143_combout\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux3~141_combout\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux3~144_combout\);

-- Location: LCCOMB_X31_Y12_N30
\M31|Mem[23][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[23][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M31|Mem[23][4]~feeder_combout\);

-- Location: FF_X31_Y12_N31
\M31|Mem[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[23][4]~feeder_combout\,
	ena => \M30|Mem[23][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[23][4]~q\);

-- Location: FF_X31_Y12_N9
\M31|Mem[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[19][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[19][4]~q\);

-- Location: LCCOMB_X31_Y12_N8
\Mu0|Mux3~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~145_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M31|Mem[23][4]~q\)) # (!\addr[2]~input_o\ & ((\M31|Mem[19][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[23][4]~q\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[19][4]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux3~145_combout\);

-- Location: FF_X30_Y15_N1
\M31|Mem[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[31][4]~q\);

-- Location: FF_X30_Y15_N7
\M31|Mem[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[27][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[27][4]~q\);

-- Location: LCCOMB_X30_Y15_N0
\Mu0|Mux3~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~146_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux3~145_combout\ & (\M31|Mem[31][4]~q\)) # (!\Mu0|Mux3~145_combout\ & ((\M31|Mem[27][4]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux3~145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux3~145_combout\,
	datac => \M31|Mem[31][4]~q\,
	datad => \M31|Mem[27][4]~q\,
	combout => \Mu0|Mux3~146_combout\);

-- Location: FF_X34_Y15_N3
\M31|Mem[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[22][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[22][4]~q\);

-- Location: FF_X34_Y15_N5
\M31|Mem[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[30][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[30][4]~q\);

-- Location: FF_X35_Y15_N21
\M31|Mem[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[18][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[18][4]~q\);

-- Location: FF_X35_Y15_N11
\M31|Mem[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[26][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[26][4]~q\);

-- Location: LCCOMB_X35_Y15_N20
\Mu0|Mux3~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~138_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M31|Mem[26][4]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M31|Mem[18][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[18][4]~q\,
	datad => \M31|Mem[26][4]~q\,
	combout => \Mu0|Mux3~138_combout\);

-- Location: LCCOMB_X34_Y15_N4
\Mu0|Mux3~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~139_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux3~138_combout\ & ((\M31|Mem[30][4]~q\))) # (!\Mu0|Mux3~138_combout\ & (\M31|Mem[22][4]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux3~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M31|Mem[22][4]~q\,
	datac => \M31|Mem[30][4]~q\,
	datad => \Mu0|Mux3~138_combout\,
	combout => \Mu0|Mux3~139_combout\);

-- Location: LCCOMB_X30_Y15_N10
\Mu0|Mux3~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~147_combout\ = (\Mu0|Mux3~144_combout\ & ((\Mu0|Mux3~146_combout\) # ((!\addr[1]~input_o\)))) # (!\Mu0|Mux3~144_combout\ & (((\addr[1]~input_o\ & \Mu0|Mux3~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~144_combout\,
	datab => \Mu0|Mux3~146_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux3~139_combout\,
	combout => \Mu0|Mux3~147_combout\);

-- Location: FF_X18_Y15_N13
\M11|Mem[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[16][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[16][4]~q\);

-- Location: FF_X18_Y15_N19
\M11|Mem[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[24][4]~q\);

-- Location: LCCOMB_X18_Y15_N12
\Mu0|Mux3~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~122_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M11|Mem[24][4]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M11|Mem[16][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M11|Mem[16][4]~q\,
	datad => \M11|Mem[24][4]~q\,
	combout => \Mu0|Mux3~122_combout\);

-- Location: FF_X12_Y15_N11
\M11|Mem[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[28][4]~q\);

-- Location: FF_X12_Y15_N1
\M11|Mem[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[20][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[20][4]~q\);

-- Location: LCCOMB_X12_Y15_N10
\Mu0|Mux3~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~123_combout\ = (\Mu0|Mux3~122_combout\ & (((\M11|Mem[28][4]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux3~122_combout\ & (\addr[2]~input_o\ & ((\M11|Mem[20][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~122_combout\,
	datab => \addr[2]~input_o\,
	datac => \M11|Mem[28][4]~q\,
	datad => \M11|Mem[20][4]~q\,
	combout => \Mu0|Mux3~123_combout\);

-- Location: FF_X16_Y15_N13
\M01|Mem[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[20][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[20][4]~q\);

-- Location: FF_X17_Y13_N5
\M01|Mem[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[24][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[24][4]~q\);

-- Location: FF_X17_Y13_N15
\M01|Mem[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[16][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[16][4]~q\);

-- Location: LCCOMB_X17_Y13_N14
\Mu0|Mux3~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~115_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M01|Mem[24][4]~q\)) # (!\addr[3]~input_o\ & ((\M01|Mem[16][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M01|Mem[24][4]~q\,
	datac => \M01|Mem[16][4]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux3~115_combout\);

-- Location: FF_X16_Y15_N23
\M01|Mem[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[28][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[28][4]~q\);

-- Location: LCCOMB_X16_Y15_N22
\Mu0|Mux3~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~116_combout\ = (\Mu0|Mux3~115_combout\ & (((\M01|Mem[28][4]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux3~115_combout\ & (\M01|Mem[20][4]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M01|Mem[20][4]~q\,
	datab => \Mu0|Mux3~115_combout\,
	datac => \M01|Mem[28][4]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux3~116_combout\);

-- Location: LCCOMB_X21_Y15_N10
\M11|Mem[8][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[8][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M11|Mem[8][4]~feeder_combout\);

-- Location: FF_X21_Y15_N11
\M11|Mem[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[8][4]~feeder_combout\,
	ena => \M10|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[8][4]~q\);

-- Location: FF_X17_Y19_N31
\M11|Mem[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[12][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[12][4]~q\);

-- Location: LCCOMB_X13_Y19_N14
\M11|Mem[4][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[4][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M11|Mem[4][4]~feeder_combout\);

-- Location: FF_X13_Y19_N15
\M11|Mem[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[4][4]~feeder_combout\,
	ena => \M10|Mem[4][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[4][4]~q\);

-- Location: FF_X17_Y19_N21
\M11|Mem[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[0][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[0][4]~q\);

-- Location: LCCOMB_X17_Y19_N20
\Mu0|Mux3~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~117_combout\ = (\addr[2]~input_o\ & ((\M11|Mem[4][4]~q\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\M11|Mem[0][4]~q\ & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[4][4]~q\,
	datab => \addr[2]~input_o\,
	datac => \M11|Mem[0][4]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux3~117_combout\);

-- Location: LCCOMB_X17_Y19_N30
\Mu0|Mux3~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~118_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux3~117_combout\ & ((\M11|Mem[12][4]~q\))) # (!\Mu0|Mux3~117_combout\ & (\M11|Mem[8][4]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux3~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[8][4]~q\,
	datab => \addr[3]~input_o\,
	datac => \M11|Mem[12][4]~q\,
	datad => \Mu0|Mux3~117_combout\,
	combout => \Mu0|Mux3~118_combout\);

-- Location: LCCOMB_X15_Y23_N16
\M01|Mem[4][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[4][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M01|Mem[4][4]~feeder_combout\);

-- Location: FF_X15_Y23_N17
\M01|Mem[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[4][4]~feeder_combout\,
	ena => \M00|Mem[4][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[4][4]~q\);

-- Location: FF_X14_Y20_N9
\M01|Mem[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[0][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[0][4]~q\);

-- Location: LCCOMB_X14_Y20_N8
\Mu0|Mux3~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~119_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M01|Mem[4][4]~q\)) # (!\addr[2]~input_o\ & ((\M01|Mem[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M01|Mem[4][4]~q\,
	datac => \M01|Mem[0][4]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux3~119_combout\);

-- Location: FF_X19_Y15_N7
\M01|Mem[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[12][4]~q\);

-- Location: FF_X21_Y16_N3
\M01|Mem[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[8][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[8][4]~q\);

-- Location: LCCOMB_X19_Y15_N6
\Mu0|Mux3~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~120_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux3~119_combout\ & (\M01|Mem[12][4]~q\)) # (!\Mu0|Mux3~119_combout\ & ((\M01|Mem[8][4]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux3~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux3~119_combout\,
	datac => \M01|Mem[12][4]~q\,
	datad => \M01|Mem[8][4]~q\,
	combout => \Mu0|Mux3~120_combout\);

-- Location: LCCOMB_X19_Y15_N16
\Mu0|Mux3~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~121_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux3~118_combout\) # ((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (((!\addr[4]~input_o\ & \Mu0|Mux3~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux3~118_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux3~120_combout\,
	combout => \Mu0|Mux3~121_combout\);

-- Location: LCCOMB_X19_Y15_N26
\Mu0|Mux3~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~124_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux3~121_combout\ & (\Mu0|Mux3~123_combout\)) # (!\Mu0|Mux3~121_combout\ & ((\Mu0|Mux3~116_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux3~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~123_combout\,
	datab => \Mu0|Mux3~116_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux3~121_combout\,
	combout => \Mu0|Mux3~124_combout\);

-- Location: FF_X21_Y16_N25
\M01|Mem[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[9][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[9][4]~q\);

-- Location: FF_X19_Y20_N13
\M01|Mem[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[13][4]~q\);

-- Location: FF_X19_Y20_N11
\M01|Mem[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[1][4]~q\);

-- Location: LCCOMB_X15_Y23_N22
\M01|Mem[5][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[5][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M01|Mem[5][4]~feeder_combout\);

-- Location: FF_X15_Y23_N23
\M01|Mem[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[5][4]~feeder_combout\,
	ena => \M00|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[5][4]~q\);

-- Location: LCCOMB_X19_Y20_N10
\Mu0|Mux3~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~109_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M01|Mem[5][4]~q\))) # (!\addr[2]~input_o\ & (\M01|Mem[1][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M01|Mem[1][4]~q\,
	datad => \M01|Mem[5][4]~q\,
	combout => \Mu0|Mux3~109_combout\);

-- Location: LCCOMB_X19_Y20_N12
\Mu0|Mux3~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~110_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux3~109_combout\ & ((\M01|Mem[13][4]~q\))) # (!\Mu0|Mux3~109_combout\ & (\M01|Mem[9][4]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux3~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M01|Mem[9][4]~q\,
	datac => \M01|Mem[13][4]~q\,
	datad => \Mu0|Mux3~109_combout\,
	combout => \Mu0|Mux3~110_combout\);

-- Location: FF_X18_Y19_N5
\M11|Mem[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[1][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[1][4]~q\);

-- Location: LCCOMB_X15_Y22_N18
\M11|Mem[5][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[5][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M11|Mem[5][4]~feeder_combout\);

-- Location: FF_X15_Y22_N19
\M11|Mem[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[5][4]~feeder_combout\,
	ena => \M10|Mem[5][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[5][4]~q\);

-- Location: LCCOMB_X18_Y19_N4
\Mu0|Mux3~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~107_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M11|Mem[5][4]~q\))) # (!\addr[2]~input_o\ & (\M11|Mem[1][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M11|Mem[1][4]~q\,
	datad => \M11|Mem[5][4]~q\,
	combout => \Mu0|Mux3~107_combout\);

-- Location: FF_X18_Y19_N7
\M11|Mem[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[13][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[13][4]~q\);

-- Location: LCCOMB_X21_Y15_N8
\M11|Mem[9][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[9][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M11|Mem[9][4]~feeder_combout\);

-- Location: FF_X21_Y15_N9
\M11|Mem[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[9][4]~feeder_combout\,
	ena => \M10|Mem[9][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[9][4]~q\);

-- Location: LCCOMB_X18_Y19_N6
\Mu0|Mux3~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~108_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux3~107_combout\ & (\M11|Mem[13][4]~q\)) # (!\Mu0|Mux3~107_combout\ & ((\M11|Mem[9][4]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux3~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux3~107_combout\,
	datac => \M11|Mem[13][4]~q\,
	datad => \M11|Mem[9][4]~q\,
	combout => \Mu0|Mux3~108_combout\);

-- Location: LCCOMB_X19_Y15_N2
\Mu0|Mux3~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~111_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\) # (\Mu0|Mux3~108_combout\)))) # (!\addr[5]~input_o\ & (\Mu0|Mux3~110_combout\ & (!\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux3~110_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux3~108_combout\,
	combout => \Mu0|Mux3~111_combout\);

-- Location: LCCOMB_X16_Y20_N28
\M11|Mem[25][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[25][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M11|Mem[25][4]~feeder_combout\);

-- Location: FF_X16_Y20_N29
\M11|Mem[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[25][4]~feeder_combout\,
	ena => \M10|Mem[25][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[25][4]~q\);

-- Location: FF_X16_Y20_N23
\M11|Mem[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[17][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[17][4]~q\);

-- Location: LCCOMB_X16_Y20_N22
\Mu0|Mux3~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~112_combout\ = (\addr[3]~input_o\ & ((\M11|Mem[25][4]~q\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((\M11|Mem[17][4]~q\ & !\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M11|Mem[25][4]~q\,
	datac => \M11|Mem[17][4]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux3~112_combout\);

-- Location: FF_X16_Y19_N7
\M11|Mem[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[29][4]~q\);

-- Location: FF_X16_Y19_N29
\M11|Mem[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[21][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[21][4]~q\);

-- Location: LCCOMB_X16_Y19_N6
\Mu0|Mux3~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~113_combout\ = (\Mu0|Mux3~112_combout\ & (((\M11|Mem[29][4]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux3~112_combout\ & (\addr[2]~input_o\ & ((\M11|Mem[21][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~112_combout\,
	datab => \addr[2]~input_o\,
	datac => \M11|Mem[29][4]~q\,
	datad => \M11|Mem[21][4]~q\,
	combout => \Mu0|Mux3~113_combout\);

-- Location: FF_X16_Y23_N1
\M01|Mem[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[21][4]~q\);

-- Location: FF_X16_Y23_N11
\M01|Mem[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[29][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[29][4]~q\);

-- Location: FF_X17_Y20_N29
\M01|Mem[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[17][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[17][4]~q\);

-- Location: FF_X18_Y12_N7
\M01|Mem[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[25][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[25][4]~q\);

-- Location: LCCOMB_X17_Y20_N28
\Mu0|Mux3~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~105_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M01|Mem[25][4]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M01|Mem[17][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M01|Mem[17][4]~q\,
	datad => \M01|Mem[25][4]~q\,
	combout => \Mu0|Mux3~105_combout\);

-- Location: LCCOMB_X16_Y23_N10
\Mu0|Mux3~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~106_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux3~105_combout\ & ((\M01|Mem[29][4]~q\))) # (!\Mu0|Mux3~105_combout\ & (\M01|Mem[21][4]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux3~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M01|Mem[21][4]~q\,
	datac => \M01|Mem[29][4]~q\,
	datad => \Mu0|Mux3~105_combout\,
	combout => \Mu0|Mux3~106_combout\);

-- Location: LCCOMB_X19_Y15_N28
\Mu0|Mux3~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~114_combout\ = (\Mu0|Mux3~111_combout\ & (((\Mu0|Mux3~113_combout\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux3~111_combout\ & (\addr[4]~input_o\ & ((\Mu0|Mux3~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~111_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux3~113_combout\,
	datad => \Mu0|Mux3~106_combout\,
	combout => \Mu0|Mux3~114_combout\);

-- Location: LCCOMB_X19_Y15_N12
\Mu0|Mux3~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~125_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\) # (\Mu0|Mux3~114_combout\)))) # (!\addr[0]~input_o\ & (\Mu0|Mux3~124_combout\ & (!\addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~124_combout\,
	datab => \addr[0]~input_o\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux3~114_combout\,
	combout => \Mu0|Mux3~125_combout\);

-- Location: FF_X14_Y13_N11
\M11|Mem[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[6][4]~q\);

-- Location: LCCOMB_X16_Y13_N30
\M11|Mem[14][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[14][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M11|Mem[14][4]~feeder_combout\);

-- Location: FF_X16_Y13_N31
\M11|Mem[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[14][4]~feeder_combout\,
	ena => \M10|Mem[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[14][4]~q\);

-- Location: LCCOMB_X14_Y13_N10
\Mu0|Mux3~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~102_combout\ = (\addr[3]~input_o\ & ((\addr[4]~input_o\) # ((\M11|Mem[14][4]~q\)))) # (!\addr[3]~input_o\ & (!\addr[4]~input_o\ & (\M11|Mem[6][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M11|Mem[6][4]~q\,
	datad => \M11|Mem[14][4]~q\,
	combout => \Mu0|Mux3~102_combout\);

-- Location: FF_X15_Y13_N23
\M11|Mem[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[30][4]~q\);

-- Location: FF_X15_Y13_N13
\M11|Mem[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[22][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[22][4]~q\);

-- Location: LCCOMB_X15_Y13_N22
\Mu0|Mux3~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~103_combout\ = (\Mu0|Mux3~102_combout\ & (((\M11|Mem[30][4]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux3~102_combout\ & (\addr[4]~input_o\ & ((\M11|Mem[22][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~102_combout\,
	datab => \addr[4]~input_o\,
	datac => \M11|Mem[30][4]~q\,
	datad => \M11|Mem[22][4]~q\,
	combout => \Mu0|Mux3~103_combout\);

-- Location: FF_X13_Y16_N15
\M01|Mem[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[10][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[10][4]~q\);

-- Location: FF_X13_Y16_N9
\M01|Mem[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[2][4]~q\);

-- Location: LCCOMB_X13_Y16_N8
\Mu0|Mux3~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~99_combout\ = (\addr[4]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & (\M01|Mem[10][4]~q\)) # (!\addr[3]~input_o\ & ((\M01|Mem[2][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M01|Mem[10][4]~q\,
	datac => \M01|Mem[2][4]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux3~99_combout\);

-- Location: FF_X14_Y14_N27
\M01|Mem[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[26][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[26][4]~q\);

-- Location: FF_X14_Y14_N1
\M01|Mem[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[18][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[18][4]~q\);

-- Location: LCCOMB_X14_Y14_N26
\Mu0|Mux3~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~100_combout\ = (\Mu0|Mux3~99_combout\ & (((\M01|Mem[26][4]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux3~99_combout\ & (\addr[4]~input_o\ & ((\M01|Mem[18][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~99_combout\,
	datab => \addr[4]~input_o\,
	datac => \M01|Mem[26][4]~q\,
	datad => \M01|Mem[18][4]~q\,
	combout => \Mu0|Mux3~100_combout\);

-- Location: FF_X15_Y17_N17
\M01|Mem[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[6][4]~q\);

-- Location: FF_X15_Y17_N7
\M01|Mem[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[14][4]~q\);

-- Location: LCCOMB_X15_Y17_N16
\Mu0|Mux3~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~97_combout\ = (\addr[3]~input_o\ & ((\addr[4]~input_o\) # ((\M01|Mem[14][4]~q\)))) # (!\addr[3]~input_o\ & (!\addr[4]~input_o\ & (\M01|Mem[6][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M01|Mem[6][4]~q\,
	datad => \M01|Mem[14][4]~q\,
	combout => \Mu0|Mux3~97_combout\);

-- Location: FF_X16_Y17_N29
\M01|Mem[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[22][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[22][4]~q\);

-- Location: FF_X16_Y17_N7
\M01|Mem[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[30][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[30][4]~q\);

-- Location: LCCOMB_X16_Y17_N6
\Mu0|Mux3~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~98_combout\ = (\Mu0|Mux3~97_combout\ & (((\M01|Mem[30][4]~q\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux3~97_combout\ & (\M01|Mem[22][4]~q\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~97_combout\,
	datab => \M01|Mem[22][4]~q\,
	datac => \M01|Mem[30][4]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux3~98_combout\);

-- Location: LCCOMB_X19_Y15_N22
\Mu0|Mux3~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~101_combout\ = (\addr[2]~input_o\ & (((\addr[5]~input_o\) # (\Mu0|Mux3~98_combout\)))) # (!\addr[2]~input_o\ & (\Mu0|Mux3~100_combout\ & (!\addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~100_combout\,
	datab => \addr[2]~input_o\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux3~98_combout\,
	combout => \Mu0|Mux3~101_combout\);

-- Location: FF_X13_Y15_N27
\M11|Mem[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[2][4]~q\);

-- Location: FF_X13_Y15_N17
\M11|Mem[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[10][4]~q\);

-- Location: LCCOMB_X13_Y15_N26
\Mu0|Mux3~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~95_combout\ = (\addr[4]~input_o\ & (\addr[3]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & ((\M11|Mem[10][4]~q\))) # (!\addr[3]~input_o\ & (\M11|Mem[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M11|Mem[2][4]~q\,
	datad => \M11|Mem[10][4]~q\,
	combout => \Mu0|Mux3~95_combout\);

-- Location: FF_X17_Y14_N9
\M11|Mem[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[26][4]~q\);

-- Location: FF_X17_Y14_N7
\M11|Mem[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[18][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[18][4]~q\);

-- Location: LCCOMB_X17_Y14_N8
\Mu0|Mux3~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~96_combout\ = (\Mu0|Mux3~95_combout\ & (((\M11|Mem[26][4]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux3~95_combout\ & (\addr[4]~input_o\ & ((\M11|Mem[18][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~95_combout\,
	datab => \addr[4]~input_o\,
	datac => \M11|Mem[26][4]~q\,
	datad => \M11|Mem[18][4]~q\,
	combout => \Mu0|Mux3~96_combout\);

-- Location: LCCOMB_X19_Y15_N8
\Mu0|Mux3~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~104_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux3~101_combout\ & (\Mu0|Mux3~103_combout\)) # (!\Mu0|Mux3~101_combout\ & ((\Mu0|Mux3~96_combout\))))) # (!\addr[5]~input_o\ & (((\Mu0|Mux3~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux3~103_combout\,
	datac => \Mu0|Mux3~101_combout\,
	datad => \Mu0|Mux3~96_combout\,
	combout => \Mu0|Mux3~104_combout\);

-- Location: LCCOMB_X12_Y17_N30
\M11|Mem[27][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[27][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M11|Mem[27][4]~feeder_combout\);

-- Location: FF_X12_Y17_N31
\M11|Mem[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[27][4]~feeder_combout\,
	ena => \M10|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[27][4]~q\);

-- Location: FF_X12_Y16_N1
\M11|Mem[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[31][4]~q\);

-- Location: FF_X18_Y14_N31
\M01|Mem[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[27][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[27][4]~q\);

-- Location: FF_X19_Y14_N5
\M01|Mem[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[31][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[31][4]~q\);

-- Location: LCCOMB_X18_Y14_N30
\Mu0|Mux3~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~133_combout\ = (\addr[2]~input_o\ & ((\addr[5]~input_o\) # ((\M01|Mem[31][4]~q\)))) # (!\addr[2]~input_o\ & (!\addr[5]~input_o\ & (\M01|Mem[27][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M01|Mem[27][4]~q\,
	datad => \M01|Mem[31][4]~q\,
	combout => \Mu0|Mux3~133_combout\);

-- Location: LCCOMB_X12_Y16_N0
\Mu0|Mux3~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~134_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux3~133_combout\ & ((\M11|Mem[31][4]~q\))) # (!\Mu0|Mux3~133_combout\ & (\M11|Mem[27][4]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux3~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[27][4]~q\,
	datab => \addr[5]~input_o\,
	datac => \M11|Mem[31][4]~q\,
	datad => \Mu0|Mux3~133_combout\,
	combout => \Mu0|Mux3~134_combout\);

-- Location: FF_X15_Y21_N27
\M01|Mem[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[7][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[7][4]~q\);

-- Location: FF_X27_Y21_N5
\M01|Mem[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[3][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[3][4]~q\);

-- Location: LCCOMB_X27_Y21_N4
\Mu0|Mux3~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~130_combout\ = (\addr[2]~input_o\ & ((\M01|Mem[7][4]~q\) # ((\addr[5]~input_o\)))) # (!\addr[2]~input_o\ & (((\M01|Mem[3][4]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M01|Mem[7][4]~q\,
	datac => \M01|Mem[3][4]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux3~130_combout\);

-- Location: FF_X16_Y21_N15
\M11|Mem[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[7][4]~q\);

-- Location: LCCOMB_X16_Y21_N20
\M11|Mem[3][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[3][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M11|Mem[3][4]~feeder_combout\);

-- Location: FF_X16_Y21_N21
\M11|Mem[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[3][4]~feeder_combout\,
	ena => \M10|Mem[3][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[3][4]~q\);

-- Location: LCCOMB_X16_Y21_N14
\Mu0|Mux3~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~131_combout\ = (\Mu0|Mux3~130_combout\ & (((\M11|Mem[7][4]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux3~130_combout\ & (\addr[5]~input_o\ & ((\M11|Mem[3][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~130_combout\,
	datab => \addr[5]~input_o\,
	datac => \M11|Mem[7][4]~q\,
	datad => \M11|Mem[3][4]~q\,
	combout => \Mu0|Mux3~131_combout\);

-- Location: FF_X21_Y17_N17
\M11|Mem[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[11][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[11][4]~q\);

-- Location: FF_X23_Y14_N27
\M01|Mem[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[11][4]~q\);

-- Location: FF_X19_Y18_N1
\M01|Mem[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[15][4]~q\);

-- Location: LCCOMB_X23_Y14_N26
\Mu0|Mux3~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~128_combout\ = (\addr[2]~input_o\ & ((\addr[5]~input_o\) # ((\M01|Mem[15][4]~q\)))) # (!\addr[2]~input_o\ & (!\addr[5]~input_o\ & (\M01|Mem[11][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M01|Mem[11][4]~q\,
	datad => \M01|Mem[15][4]~q\,
	combout => \Mu0|Mux3~128_combout\);

-- Location: FF_X22_Y17_N15
\M11|Mem[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[15][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[15][4]~q\);

-- Location: LCCOMB_X22_Y17_N14
\Mu0|Mux3~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~129_combout\ = (\Mu0|Mux3~128_combout\ & (((\M11|Mem[15][4]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux3~128_combout\ & (\M11|Mem[11][4]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[11][4]~q\,
	datab => \Mu0|Mux3~128_combout\,
	datac => \M11|Mem[15][4]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux3~129_combout\);

-- Location: LCCOMB_X16_Y21_N16
\Mu0|Mux3~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~132_combout\ = (\addr[4]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & ((\Mu0|Mux3~129_combout\))) # (!\addr[3]~input_o\ & (\Mu0|Mux3~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux3~131_combout\,
	datac => \Mu0|Mux3~129_combout\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux3~132_combout\);

-- Location: FF_X30_Y22_N31
\M01|Mem[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[19][4]~q\);

-- Location: FF_X30_Y22_N13
\M01|Mem[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M00|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[23][4]~q\);

-- Location: LCCOMB_X30_Y22_N30
\Mu0|Mux3~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~126_combout\ = (\addr[2]~input_o\ & ((\addr[5]~input_o\) # ((\M01|Mem[23][4]~q\)))) # (!\addr[2]~input_o\ & (!\addr[5]~input_o\ & (\M01|Mem[19][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M01|Mem[19][4]~q\,
	datad => \M01|Mem[23][4]~q\,
	combout => \Mu0|Mux3~126_combout\);

-- Location: LCCOMB_X24_Y14_N8
\M11|Mem[19][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[19][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M11|Mem[19][4]~feeder_combout\);

-- Location: FF_X24_Y14_N9
\M11|Mem[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[19][4]~feeder_combout\,
	ena => \M10|Mem[19][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[19][4]~q\);

-- Location: FF_X16_Y18_N5
\M11|Mem[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M10|Mem[23][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[23][4]~q\);

-- Location: LCCOMB_X16_Y18_N4
\Mu0|Mux3~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~127_combout\ = (\Mu0|Mux3~126_combout\ & (((\M11|Mem[23][4]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux3~126_combout\ & (\M11|Mem[19][4]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~126_combout\,
	datab => \M11|Mem[19][4]~q\,
	datac => \M11|Mem[23][4]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux3~127_combout\);

-- Location: LCCOMB_X16_Y21_N26
\Mu0|Mux3~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~135_combout\ = (\Mu0|Mux3~132_combout\ & ((\Mu0|Mux3~134_combout\) # ((!\addr[4]~input_o\)))) # (!\Mu0|Mux3~132_combout\ & (((\Mu0|Mux3~127_combout\ & \addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~134_combout\,
	datab => \Mu0|Mux3~132_combout\,
	datac => \Mu0|Mux3~127_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux3~135_combout\);

-- Location: LCCOMB_X19_Y15_N14
\Mu0|Mux3~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~136_combout\ = (\Mu0|Mux3~125_combout\ & (((\Mu0|Mux3~135_combout\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux3~125_combout\ & (\addr[1]~input_o\ & (\Mu0|Mux3~104_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~125_combout\,
	datab => \addr[1]~input_o\,
	datac => \Mu0|Mux3~104_combout\,
	datad => \Mu0|Mux3~135_combout\,
	combout => \Mu0|Mux3~136_combout\);

-- Location: FF_X25_Y14_N19
\M31|Mem[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[13][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[13][4]~q\);

-- Location: FF_X25_Y14_N5
\M31|Mem[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[15][4]~q\);

-- Location: FF_X26_Y14_N7
\M31|Mem[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[12][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[12][4]~q\);

-- Location: FF_X26_Y14_N21
\M31|Mem[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[14][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[14][4]~q\);

-- Location: LCCOMB_X26_Y14_N6
\Mu0|Mux3~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~92_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M31|Mem[14][4]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M31|Mem[12][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[12][4]~q\,
	datad => \M31|Mem[14][4]~q\,
	combout => \Mu0|Mux3~92_combout\);

-- Location: LCCOMB_X25_Y14_N4
\Mu0|Mux3~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~93_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux3~92_combout\ & ((\M31|Mem[15][4]~q\))) # (!\Mu0|Mux3~92_combout\ & (\M31|Mem[13][4]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux3~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M31|Mem[13][4]~q\,
	datac => \M31|Mem[15][4]~q\,
	datad => \Mu0|Mux3~92_combout\,
	combout => \Mu0|Mux3~93_combout\);

-- Location: FF_X23_Y11_N5
\M31|Mem[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[9][4]~q\);

-- Location: FF_X23_Y11_N7
\M31|Mem[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[8][4]~q\);

-- Location: LCCOMB_X23_Y11_N6
\Mu0|Mux3~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~85_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M31|Mem[9][4]~q\)) # (!\addr[0]~input_o\ & ((\M31|Mem[8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M31|Mem[9][4]~q\,
	datac => \M31|Mem[8][4]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux3~85_combout\);

-- Location: FF_X24_Y11_N21
\M31|Mem[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[11][4]~q\);

-- Location: LCCOMB_X24_Y11_N10
\M31|Mem[10][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[10][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M31|Mem[10][4]~feeder_combout\);

-- Location: FF_X24_Y11_N11
\M31|Mem[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[10][4]~feeder_combout\,
	ena => \M30|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[10][4]~q\);

-- Location: LCCOMB_X24_Y11_N20
\Mu0|Mux3~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~86_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux3~85_combout\ & (\M31|Mem[11][4]~q\)) # (!\Mu0|Mux3~85_combout\ & ((\M31|Mem[10][4]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux3~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux3~85_combout\,
	datac => \M31|Mem[11][4]~q\,
	datad => \M31|Mem[10][4]~q\,
	combout => \Mu0|Mux3~86_combout\);

-- Location: FF_X26_Y12_N31
\M31|Mem[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[2][4]~q\);

-- Location: FF_X27_Y12_N15
\M31|Mem[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[0][4]~q\);

-- Location: FF_X27_Y12_N29
\M31|Mem[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[1][4]~q\);

-- Location: LCCOMB_X27_Y12_N14
\Mu0|Mux3~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~89_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M31|Mem[1][4]~q\))) # (!\addr[0]~input_o\ & (\M31|Mem[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[0][4]~q\,
	datad => \M31|Mem[1][4]~q\,
	combout => \Mu0|Mux3~89_combout\);

-- Location: FF_X26_Y12_N1
\M31|Mem[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[3][4]~q\);

-- Location: LCCOMB_X26_Y12_N0
\Mu0|Mux3~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~90_combout\ = (\Mu0|Mux3~89_combout\ & (((\M31|Mem[3][4]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux3~89_combout\ & (\M31|Mem[2][4]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[2][4]~q\,
	datab => \Mu0|Mux3~89_combout\,
	datac => \M31|Mem[3][4]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux3~90_combout\);

-- Location: FF_X17_Y23_N15
\M31|Mem[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[4][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[4][4]~q\);

-- Location: FF_X17_Y23_N13
\M31|Mem[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[6][4]~q\);

-- Location: LCCOMB_X17_Y23_N14
\Mu0|Mux3~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~87_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M31|Mem[6][4]~q\))) # (!\addr[1]~input_o\ & (\M31|Mem[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M31|Mem[4][4]~q\,
	datad => \M31|Mem[6][4]~q\,
	combout => \Mu0|Mux3~87_combout\);

-- Location: FF_X18_Y23_N29
\M31|Mem[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[12]~input_o\,
	sload => VCC,
	ena => \M30|Mem[7][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[7][4]~q\);

-- Location: LCCOMB_X18_Y23_N18
\M31|Mem[5][4]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[5][4]~feeder_combout\ = \Din[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[12]~input_o\,
	combout => \M31|Mem[5][4]~feeder_combout\);

-- Location: FF_X18_Y23_N19
\M31|Mem[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[5][4]~feeder_combout\,
	ena => \M30|Mem[5][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[5][4]~q\);

-- Location: LCCOMB_X18_Y23_N28
\Mu0|Mux3~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~88_combout\ = (\Mu0|Mux3~87_combout\ & (((\M31|Mem[7][4]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux3~87_combout\ & (\addr[0]~input_o\ & ((\M31|Mem[5][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~87_combout\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[7][4]~q\,
	datad => \M31|Mem[5][4]~q\,
	combout => \Mu0|Mux3~88_combout\);

-- Location: LCCOMB_X19_Y15_N18
\Mu0|Mux3~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~91_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux3~88_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux3~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux3~90_combout\,
	datad => \Mu0|Mux3~88_combout\,
	combout => \Mu0|Mux3~91_combout\);

-- Location: LCCOMB_X19_Y15_N20
\Mu0|Mux3~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~94_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux3~91_combout\ & (\Mu0|Mux3~93_combout\)) # (!\Mu0|Mux3~91_combout\ & ((\Mu0|Mux3~86_combout\))))) # (!\addr[3]~input_o\ & (((\Mu0|Mux3~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~93_combout\,
	datab => \Mu0|Mux3~86_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux3~91_combout\,
	combout => \Mu0|Mux3~94_combout\);

-- Location: LCCOMB_X30_Y15_N18
\Mu0|Mux3~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~137_combout\ = (\Mu0|Mux14~0_combout\ & (((\Mu0|Mux14~1_combout\)))) # (!\Mu0|Mux14~0_combout\ & ((\Mu0|Mux14~1_combout\ & ((\Mu0|Mux3~94_combout\))) # (!\Mu0|Mux14~1_combout\ & (\Mu0|Mux3~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~136_combout\,
	datab => \Mu0|Mux3~94_combout\,
	datac => \Mu0|Mux14~0_combout\,
	datad => \Mu0|Mux14~1_combout\,
	combout => \Mu0|Mux3~137_combout\);

-- Location: LCCOMB_X30_Y15_N4
\Mu0|Mux3~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~148_combout\ = (\Mu0|Mux14~0_combout\ & ((\Mu0|Mux3~137_combout\ & (\Mu0|Mux3~147_combout\)) # (!\Mu0|Mux3~137_combout\ & ((\M20|Mux3~20_combout\))))) # (!\Mu0|Mux14~0_combout\ & (((\Mu0|Mux3~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux3~147_combout\,
	datab => \M20|Mux3~20_combout\,
	datac => \Mu0|Mux14~0_combout\,
	datad => \Mu0|Mux3~137_combout\,
	combout => \Mu0|Mux3~148_combout\);

-- Location: LCCOMB_X27_Y17_N22
\Mu0|Mux3~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux3~149_combout\ = (\Mu0|Mux3~84_combout\) # ((!\addr[7]~input_o\ & \Mu0|Mux3~148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mu0|Mux3~84_combout\,
	datac => \addr[7]~input_o\,
	datad => \Mu0|Mux3~148_combout\,
	combout => \Mu0|Mux3~149_combout\);

-- Location: IOIBUF_X31_Y0_N8
\Din[13]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Din(13),
	o => \Din[13]~input_o\);

-- Location: FF_X21_Y17_N21
\M01|Mem[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[11][5]~q\);

-- Location: FF_X21_Y17_N19
\M11|Mem[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[11][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[11][5]~q\);

-- Location: LCCOMB_X21_Y17_N20
\Mu0|Mux2~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~112_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M11|Mem[11][5]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M01|Mem[11][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M01|Mem[11][5]~q\,
	datad => \M11|Mem[11][5]~q\,
	combout => \Mu0|Mux2~112_combout\);

-- Location: FF_X22_Y14_N3
\M11|Mem[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[27][5]~q\);

-- Location: FF_X21_Y18_N25
\M01|Mem[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[27][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[27][5]~q\);

-- Location: LCCOMB_X22_Y14_N2
\Mu0|Mux2~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~113_combout\ = (\Mu0|Mux2~112_combout\ & (((\M11|Mem[27][5]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux2~112_combout\ & (\addr[4]~input_o\ & ((\M01|Mem[27][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~112_combout\,
	datab => \addr[4]~input_o\,
	datac => \M11|Mem[27][5]~q\,
	datad => \M01|Mem[27][5]~q\,
	combout => \Mu0|Mux2~113_combout\);

-- Location: FF_X21_Y14_N3
\M01|Mem[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[10][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[10][5]~q\);

-- Location: LCCOMB_X21_Y13_N24
\M11|Mem[10][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[10][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M11|Mem[10][5]~feeder_combout\);

-- Location: FF_X21_Y13_N25
\M11|Mem[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[10][5]~feeder_combout\,
	ena => \M10|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[10][5]~q\);

-- Location: LCCOMB_X21_Y14_N2
\Mu0|Mux2~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~105_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M11|Mem[10][5]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M01|Mem[10][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M01|Mem[10][5]~q\,
	datad => \M11|Mem[10][5]~q\,
	combout => \Mu0|Mux2~105_combout\);

-- Location: FF_X17_Y14_N3
\M11|Mem[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[26][5]~q\);

-- Location: FF_X16_Y14_N11
\M01|Mem[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[26][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[26][5]~q\);

-- Location: LCCOMB_X17_Y14_N2
\Mu0|Mux2~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~106_combout\ = (\Mu0|Mux2~105_combout\ & (((\M11|Mem[26][5]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux2~105_combout\ & (\addr[4]~input_o\ & ((\M01|Mem[26][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~105_combout\,
	datab => \addr[4]~input_o\,
	datac => \M11|Mem[26][5]~q\,
	datad => \M01|Mem[26][5]~q\,
	combout => \Mu0|Mux2~106_combout\);

-- Location: FF_X18_Y12_N17
\M01|Mem[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[25][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[25][5]~q\);

-- Location: FF_X16_Y20_N1
\M11|Mem[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[25][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[25][5]~q\);

-- Location: FF_X21_Y16_N5
\M01|Mem[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[9][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[9][5]~q\);

-- Location: LCCOMB_X21_Y15_N4
\M11|Mem[9][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[9][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M11|Mem[9][5]~feeder_combout\);

-- Location: FF_X21_Y15_N5
\M11|Mem[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[9][5]~feeder_combout\,
	ena => \M10|Mem[9][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[9][5]~q\);

-- Location: LCCOMB_X21_Y16_N4
\Mu0|Mux2~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~107_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M11|Mem[9][5]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M01|Mem[9][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M01|Mem[9][5]~q\,
	datad => \M11|Mem[9][5]~q\,
	combout => \Mu0|Mux2~107_combout\);

-- Location: LCCOMB_X16_Y20_N0
\Mu0|Mux2~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~108_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux2~107_combout\ & ((\M11|Mem[25][5]~q\))) # (!\Mu0|Mux2~107_combout\ & (\M01|Mem[25][5]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux2~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M01|Mem[25][5]~q\,
	datac => \M11|Mem[25][5]~q\,
	datad => \Mu0|Mux2~107_combout\,
	combout => \Mu0|Mux2~108_combout\);

-- Location: FF_X21_Y16_N31
\M01|Mem[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[8][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[8][5]~q\);

-- Location: LCCOMB_X21_Y15_N22
\M11|Mem[8][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[8][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M11|Mem[8][5]~feeder_combout\);

-- Location: FF_X21_Y15_N23
\M11|Mem[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[8][5]~feeder_combout\,
	ena => \M10|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[8][5]~q\);

-- Location: LCCOMB_X21_Y16_N30
\Mu0|Mux2~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~109_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M11|Mem[8][5]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M01|Mem[8][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M01|Mem[8][5]~q\,
	datad => \M11|Mem[8][5]~q\,
	combout => \Mu0|Mux2~109_combout\);

-- Location: FF_X18_Y15_N15
\M11|Mem[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[24][5]~q\);

-- Location: FF_X17_Y13_N25
\M01|Mem[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[24][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[24][5]~q\);

-- Location: LCCOMB_X18_Y15_N14
\Mu0|Mux2~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~110_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux2~109_combout\ & (\M11|Mem[24][5]~q\)) # (!\Mu0|Mux2~109_combout\ & ((\M01|Mem[24][5]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux2~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux2~109_combout\,
	datac => \M11|Mem[24][5]~q\,
	datad => \M01|Mem[24][5]~q\,
	combout => \Mu0|Mux2~110_combout\);

-- Location: LCCOMB_X21_Y18_N6
\Mu0|Mux2~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~111_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux2~108_combout\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((!\addr[1]~input_o\ & \Mu0|Mux2~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux2~108_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux2~110_combout\,
	combout => \Mu0|Mux2~111_combout\);

-- Location: LCCOMB_X21_Y18_N10
\Mu0|Mux2~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~114_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux2~111_combout\ & (\Mu0|Mux2~113_combout\)) # (!\Mu0|Mux2~111_combout\ & ((\Mu0|Mux2~106_combout\))))) # (!\addr[1]~input_o\ & (((\Mu0|Mux2~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~113_combout\,
	datab => \addr[1]~input_o\,
	datac => \Mu0|Mux2~106_combout\,
	datad => \Mu0|Mux2~111_combout\,
	combout => \Mu0|Mux2~114_combout\);

-- Location: FF_X17_Y13_N11
\M01|Mem[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[16][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[16][5]~q\);

-- Location: FF_X14_Y14_N29
\M01|Mem[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[18][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[18][5]~q\);

-- Location: LCCOMB_X17_Y13_N10
\Mu0|Mux2~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~115_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M01|Mem[18][5]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M01|Mem[16][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M01|Mem[16][5]~q\,
	datad => \M01|Mem[18][5]~q\,
	combout => \Mu0|Mux2~115_combout\);

-- Location: FF_X17_Y26_N17
\M01|Mem[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[19][5]~q\);

-- Location: LCCOMB_X17_Y20_N16
\M01|Mem[17][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[17][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M01|Mem[17][5]~feeder_combout\);

-- Location: FF_X17_Y20_N17
\M01|Mem[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[17][5]~feeder_combout\,
	ena => \M00|Mem[17][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[17][5]~q\);

-- Location: LCCOMB_X17_Y26_N16
\Mu0|Mux2~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~116_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux2~115_combout\ & (\M01|Mem[19][5]~q\)) # (!\Mu0|Mux2~115_combout\ & ((\M01|Mem[17][5]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux2~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux2~115_combout\,
	datac => \M01|Mem[19][5]~q\,
	datad => \M01|Mem[17][5]~q\,
	combout => \Mu0|Mux2~116_combout\);

-- Location: LCCOMB_X16_Y20_N10
\M11|Mem[17][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[17][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M11|Mem[17][5]~feeder_combout\);

-- Location: FF_X16_Y20_N11
\M11|Mem[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[17][5]~feeder_combout\,
	ena => \M10|Mem[17][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[17][5]~q\);

-- Location: FF_X24_Y14_N29
\M11|Mem[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[19][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[19][5]~q\);

-- Location: FF_X23_Y15_N9
\M11|Mem[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[18][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[18][5]~q\);

-- Location: FF_X24_Y14_N3
\M11|Mem[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[16][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[16][5]~q\);

-- Location: LCCOMB_X24_Y14_N2
\Mu0|Mux2~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~122_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M11|Mem[18][5]~q\)) # (!\addr[1]~input_o\ & ((\M11|Mem[16][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[18][5]~q\,
	datab => \addr[0]~input_o\,
	datac => \M11|Mem[16][5]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux2~122_combout\);

-- Location: LCCOMB_X24_Y14_N28
\Mu0|Mux2~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~123_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux2~122_combout\ & ((\M11|Mem[19][5]~q\))) # (!\Mu0|Mux2~122_combout\ & (\M11|Mem[17][5]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux2~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[17][5]~q\,
	datab => \addr[0]~input_o\,
	datac => \M11|Mem[19][5]~q\,
	datad => \Mu0|Mux2~122_combout\,
	combout => \Mu0|Mux2~123_combout\);

-- Location: LCCOMB_X13_Y16_N10
\M01|Mem[2][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[2][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M01|Mem[2][5]~feeder_combout\);

-- Location: FF_X13_Y16_N11
\M01|Mem[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[2][5]~feeder_combout\,
	ena => \M00|Mem[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[2][5]~q\);

-- Location: LCCOMB_X19_Y20_N14
\M01|Mem[1][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[1][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M01|Mem[1][5]~feeder_combout\);

-- Location: FF_X19_Y20_N15
\M01|Mem[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[1][5]~feeder_combout\,
	ena => \M00|Mem[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[1][5]~q\);

-- Location: FF_X14_Y20_N3
\M01|Mem[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[0][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[0][5]~q\);

-- Location: LCCOMB_X14_Y20_N2
\Mu0|Mux2~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~119_combout\ = (\addr[0]~input_o\ & ((\M01|Mem[1][5]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M01|Mem[0][5]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M01|Mem[1][5]~q\,
	datac => \M01|Mem[0][5]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux2~119_combout\);

-- Location: FF_X27_Y21_N17
\M01|Mem[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[3][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[3][5]~q\);

-- Location: LCCOMB_X27_Y21_N16
\Mu0|Mux2~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~120_combout\ = (\Mu0|Mux2~119_combout\ & (((\M01|Mem[3][5]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux2~119_combout\ & (\M01|Mem[2][5]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M01|Mem[2][5]~q\,
	datab => \Mu0|Mux2~119_combout\,
	datac => \M01|Mem[3][5]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux2~120_combout\);

-- Location: LCCOMB_X18_Y19_N24
\M11|Mem[1][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[1][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M11|Mem[1][5]~feeder_combout\);

-- Location: FF_X18_Y19_N25
\M11|Mem[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[1][5]~feeder_combout\,
	ena => \M10|Mem[1][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[1][5]~q\);

-- Location: FF_X14_Y21_N3
\M11|Mem[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[0][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[0][5]~q\);

-- Location: LCCOMB_X14_Y21_N2
\Mu0|Mux2~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~117_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M11|Mem[1][5]~q\)) # (!\addr[0]~input_o\ & ((\M11|Mem[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M11|Mem[1][5]~q\,
	datac => \M11|Mem[0][5]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux2~117_combout\);

-- Location: FF_X21_Y22_N27
\M11|Mem[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[3][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[3][5]~q\);

-- Location: FF_X14_Y21_N1
\M11|Mem[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[2][5]~q\);

-- Location: LCCOMB_X21_Y22_N26
\Mu0|Mux2~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~118_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux2~117_combout\ & (\M11|Mem[3][5]~q\)) # (!\Mu0|Mux2~117_combout\ & ((\M11|Mem[2][5]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux2~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux2~117_combout\,
	datac => \M11|Mem[3][5]~q\,
	datad => \M11|Mem[2][5]~q\,
	combout => \Mu0|Mux2~118_combout\);

-- Location: LCCOMB_X21_Y18_N20
\Mu0|Mux2~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~121_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux2~118_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux2~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux2~120_combout\,
	datac => \Mu0|Mux2~118_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux2~121_combout\);

-- Location: LCCOMB_X21_Y18_N22
\Mu0|Mux2~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~124_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux2~121_combout\ & ((\Mu0|Mux2~123_combout\))) # (!\Mu0|Mux2~121_combout\ & (\Mu0|Mux2~116_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux2~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux2~116_combout\,
	datac => \Mu0|Mux2~123_combout\,
	datad => \Mu0|Mux2~121_combout\,
	combout => \Mu0|Mux2~124_combout\);

-- Location: LCCOMB_X21_Y18_N0
\Mu0|Mux2~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~125_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux2~114_combout\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux2~124_combout\ & !\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~114_combout\,
	datab => \addr[3]~input_o\,
	datac => \Mu0|Mux2~124_combout\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux2~125_combout\);

-- Location: FF_X17_Y12_N27
\M01|Mem[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[12][5]~q\);

-- Location: LCCOMB_X17_Y12_N0
\M01|Mem[14][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[14][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M01|Mem[14][5]~feeder_combout\);

-- Location: FF_X17_Y12_N1
\M01|Mem[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[14][5]~feeder_combout\,
	ena => \M00|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[14][5]~q\);

-- Location: LCCOMB_X17_Y12_N26
\Mu0|Mux2~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~130_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M01|Mem[14][5]~q\))) # (!\addr[1]~input_o\ & (\M01|Mem[12][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M01|Mem[12][5]~q\,
	datad => \M01|Mem[14][5]~q\,
	combout => \Mu0|Mux2~130_combout\);

-- Location: FF_X19_Y18_N21
\M01|Mem[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[15][5]~q\);

-- Location: LCCOMB_X19_Y20_N8
\M01|Mem[13][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[13][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M01|Mem[13][5]~feeder_combout\);

-- Location: FF_X19_Y20_N9
\M01|Mem[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[13][5]~feeder_combout\,
	ena => \M00|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[13][5]~q\);

-- Location: LCCOMB_X19_Y18_N20
\Mu0|Mux2~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~131_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux2~130_combout\ & (\M01|Mem[15][5]~q\)) # (!\Mu0|Mux2~130_combout\ & ((\M01|Mem[13][5]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux2~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux2~130_combout\,
	datac => \M01|Mem[15][5]~q\,
	datad => \M01|Mem[13][5]~q\,
	combout => \Mu0|Mux2~131_combout\);

-- Location: FF_X17_Y19_N17
\M11|Mem[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[12][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[12][5]~q\);

-- Location: LCCOMB_X16_Y13_N24
\M11|Mem[14][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[14][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M11|Mem[14][5]~feeder_combout\);

-- Location: FF_X16_Y13_N25
\M11|Mem[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[14][5]~feeder_combout\,
	ena => \M10|Mem[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[14][5]~q\);

-- Location: LCCOMB_X17_Y19_N16
\Mu0|Mux2~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~128_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M11|Mem[14][5]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M11|Mem[12][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M11|Mem[12][5]~q\,
	datad => \M11|Mem[14][5]~q\,
	combout => \Mu0|Mux2~128_combout\);

-- Location: FF_X19_Y18_N3
\M11|Mem[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[15][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[15][5]~q\);

-- Location: LCCOMB_X18_Y19_N10
\M11|Mem[13][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[13][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M11|Mem[13][5]~feeder_combout\);

-- Location: FF_X18_Y19_N11
\M11|Mem[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[13][5]~feeder_combout\,
	ena => \M10|Mem[13][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[13][5]~q\);

-- Location: LCCOMB_X19_Y18_N2
\Mu0|Mux2~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~129_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux2~128_combout\ & (\M11|Mem[15][5]~q\)) # (!\Mu0|Mux2~128_combout\ & ((\M11|Mem[13][5]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux2~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux2~128_combout\,
	datac => \M11|Mem[15][5]~q\,
	datad => \M11|Mem[13][5]~q\,
	combout => \Mu0|Mux2~129_combout\);

-- Location: LCCOMB_X19_Y18_N22
\Mu0|Mux2~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~132_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\) # (\Mu0|Mux2~129_combout\)))) # (!\addr[5]~input_o\ & (\Mu0|Mux2~131_combout\ & (!\addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~131_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux2~129_combout\,
	combout => \Mu0|Mux2~132_combout\);

-- Location: LCCOMB_X15_Y13_N2
\M11|Mem[30][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[30][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M11|Mem[30][5]~feeder_combout\);

-- Location: FF_X15_Y13_N3
\M11|Mem[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[30][5]~feeder_combout\,
	ena => \M10|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[30][5]~q\);

-- Location: FF_X19_Y17_N27
\M11|Mem[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[31][5]~q\);

-- Location: FF_X19_Y17_N1
\M11|Mem[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[28][5]~q\);

-- Location: FF_X16_Y19_N19
\M11|Mem[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[29][5]~q\);

-- Location: LCCOMB_X19_Y17_N0
\Mu0|Mux2~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~133_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M11|Mem[29][5]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M11|Mem[28][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M11|Mem[28][5]~q\,
	datad => \M11|Mem[29][5]~q\,
	combout => \Mu0|Mux2~133_combout\);

-- Location: LCCOMB_X19_Y17_N26
\Mu0|Mux2~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~134_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux2~133_combout\ & ((\M11|Mem[31][5]~q\))) # (!\Mu0|Mux2~133_combout\ & (\M11|Mem[30][5]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux2~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[30][5]~q\,
	datab => \addr[1]~input_o\,
	datac => \M11|Mem[31][5]~q\,
	datad => \Mu0|Mux2~133_combout\,
	combout => \Mu0|Mux2~134_combout\);

-- Location: LCCOMB_X17_Y15_N24
\M01|Mem[29][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[29][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M01|Mem[29][5]~feeder_combout\);

-- Location: FF_X17_Y15_N25
\M01|Mem[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[29][5]~feeder_combout\,
	ena => \M00|Mem[29][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[29][5]~q\);

-- Location: FF_X16_Y15_N3
\M01|Mem[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[28][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[28][5]~q\);

-- Location: LCCOMB_X16_Y15_N2
\Mu0|Mux2~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~126_combout\ = (\addr[0]~input_o\ & ((\M01|Mem[29][5]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M01|Mem[28][5]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M01|Mem[29][5]~q\,
	datac => \M01|Mem[28][5]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux2~126_combout\);

-- Location: FF_X21_Y18_N3
\M01|Mem[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[31][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[31][5]~q\);

-- Location: LCCOMB_X16_Y17_N0
\M01|Mem[30][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[30][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M01|Mem[30][5]~feeder_combout\);

-- Location: FF_X16_Y17_N1
\M01|Mem[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[30][5]~feeder_combout\,
	ena => \M00|Mem[30][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[30][5]~q\);

-- Location: LCCOMB_X21_Y18_N2
\Mu0|Mux2~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~127_combout\ = (\Mu0|Mux2~126_combout\ & (((\M01|Mem[31][5]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux2~126_combout\ & (\addr[1]~input_o\ & ((\M01|Mem[30][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~126_combout\,
	datab => \addr[1]~input_o\,
	datac => \M01|Mem[31][5]~q\,
	datad => \M01|Mem[30][5]~q\,
	combout => \Mu0|Mux2~127_combout\);

-- Location: LCCOMB_X21_Y18_N4
\Mu0|Mux2~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~135_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux2~132_combout\ & (\Mu0|Mux2~134_combout\)) # (!\Mu0|Mux2~132_combout\ & ((\Mu0|Mux2~127_combout\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux2~132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux2~132_combout\,
	datac => \Mu0|Mux2~134_combout\,
	datad => \Mu0|Mux2~127_combout\,
	combout => \Mu0|Mux2~135_combout\);

-- Location: LCCOMB_X15_Y13_N16
\M11|Mem[22][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[22][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M11|Mem[22][5]~feeder_combout\);

-- Location: FF_X15_Y13_N17
\M11|Mem[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[22][5]~feeder_combout\,
	ena => \M10|Mem[22][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[22][5]~q\);

-- Location: FF_X16_Y18_N7
\M11|Mem[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[20][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[20][5]~q\);

-- Location: LCCOMB_X16_Y18_N6
\Mu0|Mux2~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~102_combout\ = (\addr[1]~input_o\ & ((\M11|Mem[22][5]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M11|Mem[20][5]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[22][5]~q\,
	datab => \addr[1]~input_o\,
	datac => \M11|Mem[20][5]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux2~102_combout\);

-- Location: FF_X16_Y19_N25
\M11|Mem[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[21][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[21][5]~q\);

-- Location: FF_X16_Y18_N25
\M11|Mem[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[23][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[23][5]~q\);

-- Location: LCCOMB_X16_Y18_N24
\Mu0|Mux2~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~103_combout\ = (\Mu0|Mux2~102_combout\ & (((\M11|Mem[23][5]~q\) # (!\addr[0]~input_o\)))) # (!\Mu0|Mux2~102_combout\ & (\M11|Mem[21][5]~q\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~102_combout\,
	datab => \M11|Mem[21][5]~q\,
	datac => \M11|Mem[23][5]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux2~103_combout\);

-- Location: FF_X15_Y24_N31
\M01|Mem[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[22][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[22][5]~q\);

-- Location: FF_X16_Y15_N9
\M01|Mem[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[20][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[20][5]~q\);

-- Location: LCCOMB_X16_Y15_N8
\Mu0|Mux2~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~95_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M01|Mem[22][5]~q\)) # (!\addr[1]~input_o\ & ((\M01|Mem[20][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M01|Mem[22][5]~q\,
	datac => \M01|Mem[20][5]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux2~95_combout\);

-- Location: FF_X16_Y22_N11
\M01|Mem[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[23][5]~q\);

-- Location: LCCOMB_X16_Y23_N12
\M01|Mem[21][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[21][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M01|Mem[21][5]~feeder_combout\);

-- Location: FF_X16_Y23_N13
\M01|Mem[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[21][5]~feeder_combout\,
	ena => \M00|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[21][5]~q\);

-- Location: LCCOMB_X16_Y22_N10
\Mu0|Mux2~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~96_combout\ = (\Mu0|Mux2~95_combout\ & (((\M01|Mem[23][5]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux2~95_combout\ & (\addr[0]~input_o\ & ((\M01|Mem[21][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~95_combout\,
	datab => \addr[0]~input_o\,
	datac => \M01|Mem[23][5]~q\,
	datad => \M01|Mem[21][5]~q\,
	combout => \Mu0|Mux2~96_combout\);

-- Location: FF_X15_Y23_N29
\M01|Mem[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[4][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[4][5]~q\);

-- Location: FF_X15_Y23_N19
\M01|Mem[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[5][5]~q\);

-- Location: LCCOMB_X15_Y23_N28
\Mu0|Mux2~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~99_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M01|Mem[5][5]~q\))) # (!\addr[0]~input_o\ & (\M01|Mem[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M01|Mem[4][5]~q\,
	datad => \M01|Mem[5][5]~q\,
	combout => \Mu0|Mux2~99_combout\);

-- Location: FF_X27_Y21_N7
\M01|Mem[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M00|Mem[7][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[7][5]~q\);

-- Location: LCCOMB_X15_Y17_N2
\M01|Mem[6][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[6][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M01|Mem[6][5]~feeder_combout\);

-- Location: FF_X15_Y17_N3
\M01|Mem[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[6][5]~feeder_combout\,
	ena => \M00|Mem[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[6][5]~q\);

-- Location: LCCOMB_X27_Y21_N6
\Mu0|Mux2~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~100_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux2~99_combout\ & (\M01|Mem[7][5]~q\)) # (!\Mu0|Mux2~99_combout\ & ((\M01|Mem[6][5]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux2~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux2~99_combout\,
	datac => \M01|Mem[7][5]~q\,
	datad => \M01|Mem[6][5]~q\,
	combout => \Mu0|Mux2~100_combout\);

-- Location: FF_X13_Y19_N1
\M11|Mem[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[4][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[4][5]~q\);

-- Location: FF_X15_Y22_N13
\M11|Mem[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[5][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[5][5]~q\);

-- Location: LCCOMB_X13_Y19_N0
\Mu0|Mux2~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~97_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M11|Mem[5][5]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M11|Mem[4][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M11|Mem[4][5]~q\,
	datad => \M11|Mem[5][5]~q\,
	combout => \Mu0|Mux2~97_combout\);

-- Location: FF_X14_Y17_N27
\M11|Mem[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[7][5]~q\);

-- Location: FF_X14_Y13_N21
\M11|Mem[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M10|Mem[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[6][5]~q\);

-- Location: LCCOMB_X14_Y17_N26
\Mu0|Mux2~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~98_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux2~97_combout\ & (\M11|Mem[7][5]~q\)) # (!\Mu0|Mux2~97_combout\ & ((\M11|Mem[6][5]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux2~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux2~97_combout\,
	datac => \M11|Mem[7][5]~q\,
	datad => \M11|Mem[6][5]~q\,
	combout => \Mu0|Mux2~98_combout\);

-- Location: LCCOMB_X21_Y18_N18
\Mu0|Mux2~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~101_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux2~98_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux2~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux2~100_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux2~98_combout\,
	combout => \Mu0|Mux2~101_combout\);

-- Location: LCCOMB_X21_Y18_N28
\Mu0|Mux2~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~104_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux2~101_combout\ & (\Mu0|Mux2~103_combout\)) # (!\Mu0|Mux2~101_combout\ & ((\Mu0|Mux2~96_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux2~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux2~103_combout\,
	datac => \Mu0|Mux2~96_combout\,
	datad => \Mu0|Mux2~101_combout\,
	combout => \Mu0|Mux2~104_combout\);

-- Location: LCCOMB_X21_Y18_N30
\Mu0|Mux2~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~136_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux2~125_combout\ & (\Mu0|Mux2~135_combout\)) # (!\Mu0|Mux2~125_combout\ & ((\Mu0|Mux2~104_combout\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux2~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux2~125_combout\,
	datac => \Mu0|Mux2~135_combout\,
	datad => \Mu0|Mux2~104_combout\,
	combout => \Mu0|Mux2~136_combout\);

-- Location: LCCOMB_X21_Y18_N16
\Mu0|Mux2~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~137_combout\ = (\Mu0|Mux14~0_combout\ & (((\M20|Mux2~20_combout\) # (\Mu0|Mux14~1_combout\)))) # (!\Mu0|Mux14~0_combout\ & (\Mu0|Mux2~136_combout\ & ((!\Mu0|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~136_combout\,
	datab => \Mu0|Mux14~0_combout\,
	datac => \M20|Mux2~20_combout\,
	datad => \Mu0|Mux14~1_combout\,
	combout => \Mu0|Mux2~137_combout\);

-- Location: FF_X26_Y14_N3
\M31|Mem[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[12][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[12][5]~q\);

-- Location: LCCOMB_X29_Y12_N10
\M31|Mem[13][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[13][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M31|Mem[13][5]~feeder_combout\);

-- Location: FF_X29_Y12_N11
\M31|Mem[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[13][5]~feeder_combout\,
	ena => \M30|Mem[13][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[13][5]~q\);

-- Location: LCCOMB_X26_Y14_N2
\Mu0|Mux2~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~92_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M31|Mem[13][5]~q\))) # (!\addr[0]~input_o\ & (\M31|Mem[12][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[12][5]~q\,
	datad => \M31|Mem[13][5]~q\,
	combout => \Mu0|Mux2~92_combout\);

-- Location: FF_X25_Y14_N25
\M31|Mem[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[15][5]~q\);

-- Location: FF_X26_Y14_N17
\M31|Mem[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[14][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[14][5]~q\);

-- Location: LCCOMB_X25_Y14_N24
\Mu0|Mux2~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~93_combout\ = (\Mu0|Mux2~92_combout\ & (((\M31|Mem[15][5]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux2~92_combout\ & (\addr[1]~input_o\ & ((\M31|Mem[14][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~92_combout\,
	datab => \addr[1]~input_o\,
	datac => \M31|Mem[15][5]~q\,
	datad => \M31|Mem[14][5]~q\,
	combout => \Mu0|Mux2~93_combout\);

-- Location: FF_X23_Y11_N11
\M31|Mem[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[8][5]~q\);

-- Location: FF_X24_Y11_N7
\M31|Mem[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[10][5]~q\);

-- Location: LCCOMB_X23_Y11_N10
\Mu0|Mux2~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~87_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M31|Mem[10][5]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M31|Mem[8][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[8][5]~q\,
	datad => \M31|Mem[10][5]~q\,
	combout => \Mu0|Mux2~87_combout\);

-- Location: FF_X24_Y11_N17
\M31|Mem[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[11][5]~q\);

-- Location: FF_X23_Y11_N9
\M31|Mem[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[9][5]~q\);

-- Location: LCCOMB_X24_Y11_N16
\Mu0|Mux2~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~88_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux2~87_combout\ & (\M31|Mem[11][5]~q\)) # (!\Mu0|Mux2~87_combout\ & ((\M31|Mem[9][5]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux2~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux2~87_combout\,
	datac => \M31|Mem[11][5]~q\,
	datad => \M31|Mem[9][5]~q\,
	combout => \Mu0|Mux2~88_combout\);

-- Location: FF_X27_Y12_N19
\M31|Mem[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[0][5]~q\);

-- Location: LCCOMB_X29_Y12_N8
\M31|Mem[2][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[2][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M31|Mem[2][5]~feeder_combout\);

-- Location: FF_X29_Y12_N9
\M31|Mem[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[2][5]~feeder_combout\,
	ena => \M30|Mem[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[2][5]~q\);

-- Location: LCCOMB_X27_Y12_N18
\Mu0|Mux2~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~89_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M31|Mem[2][5]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M31|Mem[0][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[0][5]~q\,
	datad => \M31|Mem[2][5]~q\,
	combout => \Mu0|Mux2~89_combout\);

-- Location: FF_X26_Y12_N3
\M31|Mem[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[3][5]~q\);

-- Location: LCCOMB_X27_Y12_N16
\M31|Mem[1][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[1][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M31|Mem[1][5]~feeder_combout\);

-- Location: FF_X27_Y12_N17
\M31|Mem[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[1][5]~feeder_combout\,
	ena => \M30|Mem[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[1][5]~q\);

-- Location: LCCOMB_X26_Y12_N2
\Mu0|Mux2~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~90_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux2~89_combout\ & (\M31|Mem[3][5]~q\)) # (!\Mu0|Mux2~89_combout\ & ((\M31|Mem[1][5]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux2~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux2~89_combout\,
	datac => \M31|Mem[3][5]~q\,
	datad => \M31|Mem[1][5]~q\,
	combout => \Mu0|Mux2~90_combout\);

-- Location: LCCOMB_X25_Y14_N30
\Mu0|Mux2~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~91_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\Mu0|Mux2~88_combout\)) # (!\addr[3]~input_o\ & ((\Mu0|Mux2~90_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux2~88_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux2~90_combout\,
	combout => \Mu0|Mux2~91_combout\);

-- Location: FF_X17_Y23_N27
\M31|Mem[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[4][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[4][5]~q\);

-- Location: FF_X18_Y23_N7
\M31|Mem[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[5][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[5][5]~q\);

-- Location: LCCOMB_X17_Y23_N26
\Mu0|Mux2~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~85_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M31|Mem[5][5]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M31|Mem[4][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M31|Mem[4][5]~q\,
	datad => \M31|Mem[5][5]~q\,
	combout => \Mu0|Mux2~85_combout\);

-- Location: FF_X18_Y23_N25
\M31|Mem[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[7][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[7][5]~q\);

-- Location: FF_X17_Y23_N9
\M31|Mem[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[6][5]~q\);

-- Location: LCCOMB_X18_Y23_N24
\Mu0|Mux2~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~86_combout\ = (\Mu0|Mux2~85_combout\ & (((\M31|Mem[7][5]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux2~85_combout\ & (\addr[1]~input_o\ & ((\M31|Mem[6][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~85_combout\,
	datab => \addr[1]~input_o\,
	datac => \M31|Mem[7][5]~q\,
	datad => \M31|Mem[6][5]~q\,
	combout => \Mu0|Mux2~86_combout\);

-- Location: LCCOMB_X25_Y14_N2
\Mu0|Mux2~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~94_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux2~91_combout\ & (\Mu0|Mux2~93_combout\)) # (!\Mu0|Mux2~91_combout\ & ((\Mu0|Mux2~86_combout\))))) # (!\addr[2]~input_o\ & (((\Mu0|Mux2~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux2~93_combout\,
	datac => \Mu0|Mux2~91_combout\,
	datad => \Mu0|Mux2~86_combout\,
	combout => \Mu0|Mux2~94_combout\);

-- Location: FF_X34_Y12_N9
\M31|Mem[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[19][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[19][5]~q\);

-- Location: FF_X34_Y12_N23
\M31|Mem[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[27][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[27][5]~q\);

-- Location: LCCOMB_X34_Y12_N8
\Mu0|Mux2~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~145_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M31|Mem[27][5]~q\))) # (!\addr[3]~input_o\ & (\M31|Mem[19][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[19][5]~q\,
	datad => \M31|Mem[27][5]~q\,
	combout => \Mu0|Mux2~145_combout\);

-- Location: LCCOMB_X31_Y12_N18
\M31|Mem[23][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[23][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M31|Mem[23][5]~feeder_combout\);

-- Location: FF_X31_Y12_N19
\M31|Mem[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[23][5]~feeder_combout\,
	ena => \M30|Mem[23][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[23][5]~q\);

-- Location: FF_X30_Y12_N27
\M31|Mem[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[31][5]~q\);

-- Location: LCCOMB_X30_Y12_N26
\Mu0|Mux2~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~146_combout\ = (\Mu0|Mux2~145_combout\ & (((\M31|Mem[31][5]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux2~145_combout\ & (\M31|Mem[23][5]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~145_combout\,
	datab => \M31|Mem[23][5]~q\,
	datac => \M31|Mem[31][5]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux2~146_combout\);

-- Location: FF_X32_Y14_N9
\M31|Mem[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[24][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[24][5]~q\);

-- Location: FF_X32_Y13_N5
\M31|Mem[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[28][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[28][5]~q\);

-- Location: FF_X32_Y14_N11
\M31|Mem[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[16][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[16][5]~q\);

-- Location: FF_X32_Y13_N19
\M31|Mem[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[20][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[20][5]~q\);

-- Location: LCCOMB_X32_Y14_N10
\Mu0|Mux2~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~142_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M31|Mem[20][5]~q\))) # (!\addr[2]~input_o\ & (\M31|Mem[16][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[16][5]~q\,
	datad => \M31|Mem[20][5]~q\,
	combout => \Mu0|Mux2~142_combout\);

-- Location: LCCOMB_X32_Y13_N4
\Mu0|Mux2~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~143_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux2~142_combout\ & ((\M31|Mem[28][5]~q\))) # (!\Mu0|Mux2~142_combout\ & (\M31|Mem[24][5]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux2~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[24][5]~q\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[28][5]~q\,
	datad => \Mu0|Mux2~142_combout\,
	combout => \Mu0|Mux2~143_combout\);

-- Location: FF_X35_Y15_N31
\M31|Mem[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[26][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[26][5]~q\);

-- Location: FF_X34_Y15_N25
\M31|Mem[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[30][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[30][5]~q\);

-- Location: FF_X35_Y15_N25
\M31|Mem[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[18][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[18][5]~q\);

-- Location: FF_X34_Y15_N15
\M31|Mem[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[22][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[22][5]~q\);

-- Location: LCCOMB_X35_Y15_N24
\Mu0|Mux2~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~140_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M31|Mem[22][5]~q\))) # (!\addr[2]~input_o\ & (\M31|Mem[18][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[18][5]~q\,
	datad => \M31|Mem[22][5]~q\,
	combout => \Mu0|Mux2~140_combout\);

-- Location: LCCOMB_X34_Y15_N24
\Mu0|Mux2~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~141_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux2~140_combout\ & ((\M31|Mem[30][5]~q\))) # (!\Mu0|Mux2~140_combout\ & (\M31|Mem[26][5]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux2~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[26][5]~q\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[30][5]~q\,
	datad => \Mu0|Mux2~140_combout\,
	combout => \Mu0|Mux2~141_combout\);

-- Location: LCCOMB_X32_Y13_N22
\Mu0|Mux2~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~144_combout\ = (\addr[1]~input_o\ & (((\Mu0|Mux2~141_combout\) # (\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (\Mu0|Mux2~143_combout\ & ((!\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux2~143_combout\,
	datac => \Mu0|Mux2~141_combout\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux2~144_combout\);

-- Location: FF_X30_Y13_N29
\M31|Mem[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[21][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[21][5]~q\);

-- Location: FF_X30_Y13_N7
\M31|Mem[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[29][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[29][5]~q\);

-- Location: FF_X31_Y13_N19
\M31|Mem[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[17][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[17][5]~q\);

-- Location: FF_X31_Y13_N25
\M31|Mem[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M30|Mem[25][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[25][5]~q\);

-- Location: LCCOMB_X31_Y13_N18
\Mu0|Mux2~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~138_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M31|Mem[25][5]~q\))) # (!\addr[3]~input_o\ & (\M31|Mem[17][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[17][5]~q\,
	datad => \M31|Mem[25][5]~q\,
	combout => \Mu0|Mux2~138_combout\);

-- Location: LCCOMB_X30_Y13_N6
\Mu0|Mux2~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~139_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux2~138_combout\ & ((\M31|Mem[29][5]~q\))) # (!\Mu0|Mux2~138_combout\ & (\M31|Mem[21][5]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux2~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M31|Mem[21][5]~q\,
	datac => \M31|Mem[29][5]~q\,
	datad => \Mu0|Mux2~138_combout\,
	combout => \Mu0|Mux2~139_combout\);

-- Location: LCCOMB_X32_Y13_N0
\Mu0|Mux2~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~147_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux2~144_combout\ & (\Mu0|Mux2~146_combout\)) # (!\Mu0|Mux2~144_combout\ & ((\Mu0|Mux2~139_combout\))))) # (!\addr[0]~input_o\ & (((\Mu0|Mux2~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~146_combout\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux2~144_combout\,
	datad => \Mu0|Mux2~139_combout\,
	combout => \Mu0|Mux2~147_combout\);

-- Location: LCCOMB_X21_Y18_N26
\Mu0|Mux2~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~148_combout\ = (\Mu0|Mux14~1_combout\ & ((\Mu0|Mux2~137_combout\ & ((\Mu0|Mux2~147_combout\))) # (!\Mu0|Mux2~137_combout\ & (\Mu0|Mux2~94_combout\)))) # (!\Mu0|Mux14~1_combout\ & (\Mu0|Mux2~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~1_combout\,
	datab => \Mu0|Mux2~137_combout\,
	datac => \Mu0|Mux2~94_combout\,
	datad => \Mu0|Mux2~147_combout\,
	combout => \Mu0|Mux2~148_combout\);

-- Location: FF_X22_Y21_N19
\M71|Mem[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[14][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[14][5]~q\);

-- Location: FF_X22_Y23_N5
\M61|Mem[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[14][5]~q\);

-- Location: LCCOMB_X22_Y23_N4
\Mu0|Mux2~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~31_combout\ = (\addr[5]~input_o\ & ((\M71|Mem[14][5]~q\) # ((\addr[0]~input_o\)))) # (!\addr[5]~input_o\ & (((\M61|Mem[14][5]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M71|Mem[14][5]~q\,
	datac => \M61|Mem[14][5]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux2~31_combout\);

-- Location: FF_X21_Y22_N17
\M71|Mem[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[15][5]~q\);

-- Location: LCCOMB_X21_Y23_N12
\M61|Mem[15][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[15][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M61|Mem[15][5]~feeder_combout\);

-- Location: FF_X21_Y23_N13
\M61|Mem[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[15][5]~feeder_combout\,
	ena => \M60|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[15][5]~q\);

-- Location: LCCOMB_X21_Y22_N16
\Mu0|Mux2~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~32_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux2~31_combout\ & (\M71|Mem[15][5]~q\)) # (!\Mu0|Mux2~31_combout\ & ((\M61|Mem[15][5]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux2~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux2~31_combout\,
	datac => \M71|Mem[15][5]~q\,
	datad => \M61|Mem[15][5]~q\,
	combout => \Mu0|Mux2~32_combout\);

-- Location: FF_X22_Y22_N7
\M61|Mem[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[30][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[30][5]~q\);

-- Location: LCCOMB_X36_Y20_N0
\M71|Mem[30][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[30][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M71|Mem[30][5]~feeder_combout\);

-- Location: FF_X36_Y20_N1
\M71|Mem[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[30][5]~feeder_combout\,
	ena => \M70|Mem[30][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[30][5]~q\);

-- Location: LCCOMB_X22_Y22_N6
\Mu0|Mux2~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~38_combout\ = (\addr[5]~input_o\ & ((\addr[0]~input_o\) # ((\M71|Mem[30][5]~q\)))) # (!\addr[5]~input_o\ & (!\addr[0]~input_o\ & (\M61|Mem[30][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[30][5]~q\,
	datad => \M71|Mem[30][5]~q\,
	combout => \Mu0|Mux2~38_combout\);

-- Location: LCCOMB_X26_Y22_N22
\M61|Mem[31][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[31][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M61|Mem[31][5]~feeder_combout\);

-- Location: FF_X26_Y22_N23
\M61|Mem[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[31][5]~feeder_combout\,
	ena => \M60|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[31][5]~q\);

-- Location: FF_X22_Y22_N17
\M71|Mem[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[31][5]~q\);

-- Location: LCCOMB_X22_Y22_N16
\Mu0|Mux2~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~39_combout\ = (\Mu0|Mux2~38_combout\ & (((\M71|Mem[31][5]~q\) # (!\addr[0]~input_o\)))) # (!\Mu0|Mux2~38_combout\ & (\M61|Mem[31][5]~q\ & ((\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~38_combout\,
	datab => \M61|Mem[31][5]~q\,
	datac => \M71|Mem[31][5]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux2~39_combout\);

-- Location: FF_X22_Y23_N7
\M61|Mem[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[12][5]~q\);

-- Location: LCCOMB_X21_Y23_N22
\M61|Mem[13][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[13][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M61|Mem[13][5]~feeder_combout\);

-- Location: FF_X21_Y23_N23
\M61|Mem[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[13][5]~feeder_combout\,
	ena => \M60|Mem[13][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[13][5]~q\);

-- Location: LCCOMB_X22_Y23_N6
\Mu0|Mux2~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~35_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M61|Mem[13][5]~q\))) # (!\addr[0]~input_o\ & (\M61|Mem[12][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[12][5]~q\,
	datad => \M61|Mem[13][5]~q\,
	combout => \Mu0|Mux2~35_combout\);

-- Location: FF_X27_Y16_N17
\M71|Mem[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[13][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[13][5]~q\);

-- Location: FF_X23_Y21_N19
\M71|Mem[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[12][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[12][5]~q\);

-- Location: LCCOMB_X27_Y16_N16
\Mu0|Mux2~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~36_combout\ = (\Mu0|Mux2~35_combout\ & (((\M71|Mem[13][5]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux2~35_combout\ & (\addr[5]~input_o\ & ((\M71|Mem[12][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~35_combout\,
	datab => \addr[5]~input_o\,
	datac => \M71|Mem[13][5]~q\,
	datad => \M71|Mem[12][5]~q\,
	combout => \Mu0|Mux2~36_combout\);

-- Location: LCCOMB_X17_Y20_N22
\M71|Mem[28][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[28][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M71|Mem[28][5]~feeder_combout\);

-- Location: FF_X17_Y20_N23
\M71|Mem[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[28][5]~feeder_combout\,
	ena => \M70|Mem[28][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[28][5]~q\);

-- Location: FF_X25_Y21_N23
\M71|Mem[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[29][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[29][5]~q\);

-- Location: FF_X25_Y24_N5
\M61|Mem[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[28][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[28][5]~q\);

-- Location: LCCOMB_X26_Y22_N4
\M61|Mem[29][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[29][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M61|Mem[29][5]~feeder_combout\);

-- Location: FF_X26_Y22_N5
\M61|Mem[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[29][5]~feeder_combout\,
	ena => \M60|Mem[29][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[29][5]~q\);

-- Location: LCCOMB_X25_Y24_N4
\Mu0|Mux2~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~33_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M61|Mem[29][5]~q\))) # (!\addr[0]~input_o\ & (\M61|Mem[28][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[28][5]~q\,
	datad => \M61|Mem[29][5]~q\,
	combout => \Mu0|Mux2~33_combout\);

-- Location: LCCOMB_X25_Y21_N22
\Mu0|Mux2~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~34_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux2~33_combout\ & ((\M71|Mem[29][5]~q\))) # (!\Mu0|Mux2~33_combout\ & (\M71|Mem[28][5]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux2~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[28][5]~q\,
	datab => \addr[5]~input_o\,
	datac => \M71|Mem[29][5]~q\,
	datad => \Mu0|Mux2~33_combout\,
	combout => \Mu0|Mux2~34_combout\);

-- Location: LCCOMB_X22_Y22_N28
\Mu0|Mux2~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~37_combout\ = (\addr[4]~input_o\ & (((\addr[1]~input_o\) # (\Mu0|Mux2~34_combout\)))) # (!\addr[4]~input_o\ & (\Mu0|Mux2~36_combout\ & (!\addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux2~36_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux2~34_combout\,
	combout => \Mu0|Mux2~37_combout\);

-- Location: LCCOMB_X22_Y22_N2
\Mu0|Mux2~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~40_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux2~37_combout\ & ((\Mu0|Mux2~39_combout\))) # (!\Mu0|Mux2~37_combout\ & (\Mu0|Mux2~32_combout\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux2~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~32_combout\,
	datab => \Mu0|Mux2~39_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux2~37_combout\,
	combout => \Mu0|Mux2~40_combout\);

-- Location: LCCOMB_X24_Y20_N28
\M61|Mem[25][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[25][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M61|Mem[25][5]~feeder_combout\);

-- Location: FF_X24_Y20_N29
\M61|Mem[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[25][5]~feeder_combout\,
	ena => \M60|Mem[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[25][5]~q\);

-- Location: FF_X26_Y20_N3
\M61|Mem[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[27][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[27][5]~q\);

-- Location: FF_X26_Y20_N17
\M61|Mem[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[9][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[9][5]~q\);

-- Location: LCCOMB_X29_Y19_N26
\M61|Mem[11][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[11][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M61|Mem[11][5]~feeder_combout\);

-- Location: FF_X29_Y19_N27
\M61|Mem[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[11][5]~feeder_combout\,
	ena => \M60|Mem[11][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[11][5]~q\);

-- Location: LCCOMB_X26_Y20_N16
\Mu0|Mux2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~10_combout\ = (\addr[4]~input_o\ & (\addr[1]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[1]~input_o\ & ((\M61|Mem[11][5]~q\))) # (!\addr[1]~input_o\ & (\M61|Mem[9][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M61|Mem[9][5]~q\,
	datad => \M61|Mem[11][5]~q\,
	combout => \Mu0|Mux2~10_combout\);

-- Location: LCCOMB_X26_Y20_N2
\Mu0|Mux2~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~11_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux2~10_combout\ & ((\M61|Mem[27][5]~q\))) # (!\Mu0|Mux2~10_combout\ & (\M61|Mem[25][5]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M61|Mem[25][5]~q\,
	datab => \addr[4]~input_o\,
	datac => \M61|Mem[27][5]~q\,
	datad => \Mu0|Mux2~10_combout\,
	combout => \Mu0|Mux2~11_combout\);

-- Location: LCCOMB_X24_Y20_N6
\M71|Mem[25][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[25][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M71|Mem[25][5]~feeder_combout\);

-- Location: FF_X24_Y20_N7
\M71|Mem[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[25][5]~feeder_combout\,
	ena => \M70|Mem[25][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[25][5]~q\);

-- Location: FF_X27_Y20_N27
\M71|Mem[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[27][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[27][5]~q\);

-- Location: FF_X31_Y20_N23
\M71|Mem[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[9][5]~q\);

-- Location: LCCOMB_X30_Y18_N10
\M71|Mem[11][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[11][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M71|Mem[11][5]~feeder_combout\);

-- Location: FF_X30_Y18_N11
\M71|Mem[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[11][5]~feeder_combout\,
	ena => \M70|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[11][5]~q\);

-- Location: LCCOMB_X31_Y20_N22
\Mu0|Mux2~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~17_combout\ = (\addr[4]~input_o\ & (\addr[1]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[1]~input_o\ & ((\M71|Mem[11][5]~q\))) # (!\addr[1]~input_o\ & (\M71|Mem[9][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[9][5]~q\,
	datad => \M71|Mem[11][5]~q\,
	combout => \Mu0|Mux2~17_combout\);

-- Location: LCCOMB_X27_Y20_N26
\Mu0|Mux2~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~18_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux2~17_combout\ & ((\M71|Mem[27][5]~q\))) # (!\Mu0|Mux2~17_combout\ & (\M71|Mem[25][5]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[25][5]~q\,
	datab => \addr[4]~input_o\,
	datac => \M71|Mem[27][5]~q\,
	datad => \Mu0|Mux2~17_combout\,
	combout => \Mu0|Mux2~18_combout\);

-- Location: LCCOMB_X23_Y23_N26
\M71|Mem[24][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[24][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M71|Mem[24][5]~feeder_combout\);

-- Location: FF_X23_Y23_N27
\M71|Mem[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[24][5]~feeder_combout\,
	ena => \M70|Mem[24][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[24][5]~q\);

-- Location: FF_X30_Y20_N7
\M71|Mem[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[8][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[8][5]~q\);

-- Location: LCCOMB_X30_Y20_N6
\Mu0|Mux2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~12_combout\ = (\addr[4]~input_o\ & ((\M71|Mem[24][5]~q\) # ((\addr[1]~input_o\)))) # (!\addr[4]~input_o\ & (((\M71|Mem[8][5]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[24][5]~q\,
	datab => \addr[4]~input_o\,
	datac => \M71|Mem[8][5]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux2~12_combout\);

-- Location: LCCOMB_X22_Y26_N2
\M71|Mem[10][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[10][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M71|Mem[10][5]~feeder_combout\);

-- Location: FF_X22_Y26_N3
\M71|Mem[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[10][5]~feeder_combout\,
	ena => \M70|Mem[10][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[10][5]~q\);

-- Location: FF_X22_Y26_N29
\M71|Mem[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[26][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[26][5]~q\);

-- Location: LCCOMB_X22_Y26_N28
\Mu0|Mux2~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~13_combout\ = (\Mu0|Mux2~12_combout\ & (((\M71|Mem[26][5]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux2~12_combout\ & (\M71|Mem[10][5]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~12_combout\,
	datab => \M71|Mem[10][5]~q\,
	datac => \M71|Mem[26][5]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux2~13_combout\);

-- Location: LCCOMB_X29_Y19_N12
\M61|Mem[10][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[10][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M61|Mem[10][5]~feeder_combout\);

-- Location: FF_X29_Y19_N13
\M61|Mem[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[10][5]~feeder_combout\,
	ena => \M60|Mem[10][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[10][5]~q\);

-- Location: FF_X27_Y20_N1
\M61|Mem[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[26][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[26][5]~q\);

-- Location: FF_X30_Y20_N9
\M61|Mem[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[8][5]~q\);

-- Location: LCCOMB_X25_Y20_N22
\M61|Mem[24][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[24][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M61|Mem[24][5]~feeder_combout\);

-- Location: FF_X25_Y20_N23
\M61|Mem[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[24][5]~feeder_combout\,
	ena => \M60|Mem[24][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[24][5]~q\);

-- Location: LCCOMB_X30_Y20_N8
\Mu0|Mux2~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~14_combout\ = (\addr[4]~input_o\ & ((\addr[1]~input_o\) # ((\M61|Mem[24][5]~q\)))) # (!\addr[4]~input_o\ & (!\addr[1]~input_o\ & (\M61|Mem[8][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M61|Mem[8][5]~q\,
	datad => \M61|Mem[24][5]~q\,
	combout => \Mu0|Mux2~14_combout\);

-- Location: LCCOMB_X27_Y20_N0
\Mu0|Mux2~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~15_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux2~14_combout\ & ((\M61|Mem[26][5]~q\))) # (!\Mu0|Mux2~14_combout\ & (\M61|Mem[10][5]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M61|Mem[10][5]~q\,
	datab => \addr[1]~input_o\,
	datac => \M61|Mem[26][5]~q\,
	datad => \Mu0|Mux2~14_combout\,
	combout => \Mu0|Mux2~15_combout\);

-- Location: LCCOMB_X23_Y22_N20
\Mu0|Mux2~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~16_combout\ = (\addr[0]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[5]~input_o\ & (\Mu0|Mux2~13_combout\)) # (!\addr[5]~input_o\ & ((\Mu0|Mux2~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux2~13_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux2~15_combout\,
	combout => \Mu0|Mux2~16_combout\);

-- Location: LCCOMB_X23_Y22_N30
\Mu0|Mux2~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~19_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux2~16_combout\ & ((\Mu0|Mux2~18_combout\))) # (!\Mu0|Mux2~16_combout\ & (\Mu0|Mux2~11_combout\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~11_combout\,
	datab => \Mu0|Mux2~18_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux2~16_combout\,
	combout => \Mu0|Mux2~19_combout\);

-- Location: FF_X25_Y13_N19
\M71|Mem[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[16][5]~q\);

-- Location: FF_X25_Y13_N25
\M71|Mem[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[18][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[18][5]~q\);

-- Location: LCCOMB_X25_Y13_N18
\Mu0|Mux2~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~27_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M71|Mem[18][5]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M71|Mem[16][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[16][5]~q\,
	datad => \M71|Mem[18][5]~q\,
	combout => \Mu0|Mux2~27_combout\);

-- Location: FF_X24_Y16_N3
\M71|Mem[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[19][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[19][5]~q\);

-- Location: FF_X24_Y16_N1
\M71|Mem[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[17][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[17][5]~q\);

-- Location: LCCOMB_X24_Y16_N2
\Mu0|Mux2~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~28_combout\ = (\Mu0|Mux2~27_combout\ & (((\M71|Mem[19][5]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux2~27_combout\ & (\addr[0]~input_o\ & ((\M71|Mem[17][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~27_combout\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[19][5]~q\,
	datad => \M71|Mem[17][5]~q\,
	combout => \Mu0|Mux2~28_combout\);

-- Location: LCCOMB_X27_Y13_N16
\M61|Mem[2][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[2][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M61|Mem[2][5]~feeder_combout\);

-- Location: FF_X27_Y13_N17
\M61|Mem[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[2][5]~feeder_combout\,
	ena => \M60|Mem[2][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[2][5]~q\);

-- Location: FF_X27_Y13_N27
\M61|Mem[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[3][5]~q\);

-- Location: FF_X28_Y13_N27
\M61|Mem[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[0][5]~q\);

-- Location: FF_X28_Y13_N17
\M61|Mem[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[1][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[1][5]~q\);

-- Location: LCCOMB_X28_Y13_N26
\Mu0|Mux2~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~24_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M61|Mem[1][5]~q\))) # (!\addr[0]~input_o\ & (\M61|Mem[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[0][5]~q\,
	datad => \M61|Mem[1][5]~q\,
	combout => \Mu0|Mux2~24_combout\);

-- Location: LCCOMB_X27_Y13_N26
\Mu0|Mux2~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~25_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux2~24_combout\ & ((\M61|Mem[3][5]~q\))) # (!\Mu0|Mux2~24_combout\ & (\M61|Mem[2][5]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M61|Mem[2][5]~q\,
	datac => \M61|Mem[3][5]~q\,
	datad => \Mu0|Mux2~24_combout\,
	combout => \Mu0|Mux2~25_combout\);

-- Location: FF_X28_Y17_N7
\M71|Mem[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[2][5]~q\);

-- Location: FF_X28_Y17_N25
\M71|Mem[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[3][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[3][5]~q\);

-- Location: FF_X29_Y17_N19
\M71|Mem[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[0][5]~q\);

-- Location: FF_X29_Y17_N17
\M71|Mem[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[1][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[1][5]~q\);

-- Location: LCCOMB_X29_Y17_N18
\Mu0|Mux2~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~22_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M71|Mem[1][5]~q\))) # (!\addr[0]~input_o\ & (\M71|Mem[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[0][5]~q\,
	datad => \M71|Mem[1][5]~q\,
	combout => \Mu0|Mux2~22_combout\);

-- Location: LCCOMB_X28_Y17_N24
\Mu0|Mux2~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~23_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux2~22_combout\ & ((\M71|Mem[3][5]~q\))) # (!\Mu0|Mux2~22_combout\ & (\M71|Mem[2][5]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[2][5]~q\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[3][5]~q\,
	datad => \Mu0|Mux2~22_combout\,
	combout => \Mu0|Mux2~23_combout\);

-- Location: LCCOMB_X27_Y13_N28
\Mu0|Mux2~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~26_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux2~23_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux2~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~25_combout\,
	datab => \addr[4]~input_o\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux2~23_combout\,
	combout => \Mu0|Mux2~26_combout\);

-- Location: FF_X34_Y13_N17
\M61|Mem[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[17][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[17][5]~q\);

-- Location: FF_X35_Y13_N19
\M61|Mem[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[16][5]~q\);

-- Location: LCCOMB_X35_Y13_N18
\Mu0|Mux2~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~20_combout\ = (\addr[0]~input_o\ & ((\M61|Mem[17][5]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M61|Mem[16][5]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M61|Mem[17][5]~q\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[16][5]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux2~20_combout\);

-- Location: FF_X34_Y13_N3
\M61|Mem[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[19][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[19][5]~q\);

-- Location: FF_X35_Y13_N25
\M61|Mem[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[18][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[18][5]~q\);

-- Location: LCCOMB_X34_Y13_N2
\Mu0|Mux2~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~21_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux2~20_combout\ & (\M61|Mem[19][5]~q\)) # (!\Mu0|Mux2~20_combout\ & ((\M61|Mem[18][5]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux2~20_combout\,
	datac => \M61|Mem[19][5]~q\,
	datad => \M61|Mem[18][5]~q\,
	combout => \Mu0|Mux2~21_combout\);

-- Location: LCCOMB_X27_Y13_N6
\Mu0|Mux2~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~29_combout\ = (\Mu0|Mux2~26_combout\ & ((\Mu0|Mux2~28_combout\) # ((!\addr[4]~input_o\)))) # (!\Mu0|Mux2~26_combout\ & (((\addr[4]~input_o\ & \Mu0|Mux2~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~28_combout\,
	datab => \Mu0|Mux2~26_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux2~21_combout\,
	combout => \Mu0|Mux2~29_combout\);

-- Location: LCCOMB_X23_Y22_N16
\Mu0|Mux2~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~30_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux2~19_combout\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((!\addr[2]~input_o\ & \Mu0|Mux2~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~19_combout\,
	datab => \addr[3]~input_o\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux2~29_combout\,
	combout => \Mu0|Mux2~30_combout\);

-- Location: FF_X18_Y25_N19
\M71|Mem[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[4][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[4][5]~q\);

-- Location: LCCOMB_X18_Y25_N0
\M71|Mem[5][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[5][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M71|Mem[5][5]~feeder_combout\);

-- Location: FF_X18_Y25_N1
\M71|Mem[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[5][5]~feeder_combout\,
	ena => \M70|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[5][5]~q\);

-- Location: LCCOMB_X18_Y25_N18
\Mu0|Mux2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~0_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M71|Mem[5][5]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M71|Mem[4][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[4][5]~q\,
	datad => \M71|Mem[5][5]~q\,
	combout => \Mu0|Mux2~0_combout\);

-- Location: FF_X19_Y25_N15
\M71|Mem[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[7][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[7][5]~q\);

-- Location: FF_X19_Y25_N13
\M71|Mem[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[6][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[6][5]~q\);

-- Location: LCCOMB_X19_Y25_N14
\Mu0|Mux2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~1_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux2~0_combout\ & (\M71|Mem[7][5]~q\)) # (!\Mu0|Mux2~0_combout\ & ((\M71|Mem[6][5]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux2~0_combout\,
	datac => \M71|Mem[7][5]~q\,
	datad => \M71|Mem[6][5]~q\,
	combout => \Mu0|Mux2~1_combout\);

-- Location: FF_X19_Y24_N27
\M61|Mem[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[20][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[20][5]~q\);

-- Location: FF_X19_Y24_N1
\M61|Mem[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[22][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[22][5]~q\);

-- Location: LCCOMB_X19_Y24_N26
\Mu0|Mux2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~2_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M61|Mem[22][5]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M61|Mem[20][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[20][5]~q\,
	datad => \M61|Mem[22][5]~q\,
	combout => \Mu0|Mux2~2_combout\);

-- Location: FF_X19_Y23_N31
\M61|Mem[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[23][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[23][5]~q\);

-- Location: FF_X19_Y23_N13
\M61|Mem[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[21][5]~q\);

-- Location: LCCOMB_X19_Y23_N30
\Mu0|Mux2~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~3_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux2~2_combout\ & (\M61|Mem[23][5]~q\)) # (!\Mu0|Mux2~2_combout\ & ((\M61|Mem[21][5]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux2~2_combout\,
	datac => \M61|Mem[23][5]~q\,
	datad => \M61|Mem[21][5]~q\,
	combout => \Mu0|Mux2~3_combout\);

-- Location: FF_X32_Y18_N21
\M61|Mem[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[6][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[6][5]~q\);

-- Location: FF_X32_Y18_N31
\M61|Mem[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[7][5]~q\);

-- Location: FF_X35_Y16_N25
\M61|Mem[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[5][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[5][5]~q\);

-- Location: FF_X35_Y16_N3
\M61|Mem[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M60|Mem[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[4][5]~q\);

-- Location: LCCOMB_X35_Y16_N2
\Mu0|Mux2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~4_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M61|Mem[5][5]~q\)) # (!\addr[0]~input_o\ & ((\M61|Mem[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M61|Mem[5][5]~q\,
	datac => \M61|Mem[4][5]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux2~4_combout\);

-- Location: LCCOMB_X32_Y18_N30
\Mu0|Mux2~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~5_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux2~4_combout\ & ((\M61|Mem[7][5]~q\))) # (!\Mu0|Mux2~4_combout\ & (\M61|Mem[6][5]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M61|Mem[6][5]~q\,
	datac => \M61|Mem[7][5]~q\,
	datad => \Mu0|Mux2~4_combout\,
	combout => \Mu0|Mux2~5_combout\);

-- Location: LCCOMB_X23_Y22_N24
\Mu0|Mux2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~6_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & (\Mu0|Mux2~3_combout\)) # (!\addr[4]~input_o\ & ((\Mu0|Mux2~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux2~3_combout\,
	datad => \Mu0|Mux2~5_combout\,
	combout => \Mu0|Mux2~6_combout\);

-- Location: FF_X24_Y27_N1
\M71|Mem[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[21][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[21][5]~q\);

-- Location: FF_X24_Y27_N27
\M71|Mem[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[23][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[23][5]~q\);

-- Location: FF_X25_Y27_N27
\M71|Mem[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[20][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[20][5]~q\);

-- Location: FF_X25_Y27_N17
\M71|Mem[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M70|Mem[22][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[22][5]~q\);

-- Location: LCCOMB_X25_Y27_N26
\Mu0|Mux2~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~7_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M71|Mem[22][5]~q\))) # (!\addr[1]~input_o\ & (\M71|Mem[20][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[20][5]~q\,
	datad => \M71|Mem[22][5]~q\,
	combout => \Mu0|Mux2~7_combout\);

-- Location: LCCOMB_X24_Y27_N26
\Mu0|Mux2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~8_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux2~7_combout\ & ((\M71|Mem[23][5]~q\))) # (!\Mu0|Mux2~7_combout\ & (\M71|Mem[21][5]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M71|Mem[21][5]~q\,
	datac => \M71|Mem[23][5]~q\,
	datad => \Mu0|Mux2~7_combout\,
	combout => \Mu0|Mux2~8_combout\);

-- Location: LCCOMB_X23_Y22_N18
\Mu0|Mux2~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~9_combout\ = (\Mu0|Mux2~6_combout\ & (((\Mu0|Mux2~8_combout\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux2~6_combout\ & (\Mu0|Mux2~1_combout\ & (\addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~1_combout\,
	datab => \Mu0|Mux2~6_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux2~8_combout\,
	combout => \Mu0|Mux2~9_combout\);

-- Location: LCCOMB_X23_Y22_N10
\Mu0|Mux2~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~41_combout\ = (\Mu0|Mux2~30_combout\ & ((\Mu0|Mux2~40_combout\) # ((!\addr[2]~input_o\)))) # (!\Mu0|Mux2~30_combout\ & (((\addr[2]~input_o\ & \Mu0|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~40_combout\,
	datab => \Mu0|Mux2~30_combout\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux2~9_combout\,
	combout => \Mu0|Mux2~41_combout\);

-- Location: FF_X29_Y26_N3
\M51|Mem[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[15][5]~q\);

-- Location: FF_X29_Y27_N15
\M51|Mem[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[31][5]~q\);

-- Location: FF_X28_Y27_N11
\M41|Mem[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[15][5]~q\);

-- Location: FF_X29_Y27_N5
\M41|Mem[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[31][5]~q\);

-- Location: LCCOMB_X28_Y27_N10
\Mu0|Mux2~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~80_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M41|Mem[31][5]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M41|Mem[15][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M41|Mem[15][5]~q\,
	datad => \M41|Mem[31][5]~q\,
	combout => \Mu0|Mux2~80_combout\);

-- Location: LCCOMB_X29_Y27_N14
\Mu0|Mux2~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~81_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux2~80_combout\ & ((\M51|Mem[31][5]~q\))) # (!\Mu0|Mux2~80_combout\ & (\M51|Mem[15][5]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux2~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M51|Mem[15][5]~q\,
	datac => \M51|Mem[31][5]~q\,
	datad => \Mu0|Mux2~80_combout\,
	combout => \Mu0|Mux2~81_combout\);

-- Location: FF_X32_Y23_N27
\M41|Mem[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[19][5]~q\);

-- Location: FF_X25_Y24_N7
\M51|Mem[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[19][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[19][5]~q\);

-- Location: FF_X32_Y23_N13
\M41|Mem[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[3][5]~q\);

-- Location: LCCOMB_X32_Y20_N6
\M51|Mem[3][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[3][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M51|Mem[3][5]~feeder_combout\);

-- Location: FF_X32_Y20_N7
\M51|Mem[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[3][5]~feeder_combout\,
	ena => \M50|Mem[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[3][5]~q\);

-- Location: LCCOMB_X32_Y23_N12
\Mu0|Mux2~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~77_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M51|Mem[3][5]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M41|Mem[3][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M41|Mem[3][5]~q\,
	datad => \M51|Mem[3][5]~q\,
	combout => \Mu0|Mux2~77_combout\);

-- Location: LCCOMB_X25_Y24_N6
\Mu0|Mux2~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~78_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux2~77_combout\ & ((\M51|Mem[19][5]~q\))) # (!\Mu0|Mux2~77_combout\ & (\M41|Mem[19][5]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux2~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[19][5]~q\,
	datab => \addr[4]~input_o\,
	datac => \M51|Mem[19][5]~q\,
	datad => \Mu0|Mux2~77_combout\,
	combout => \Mu0|Mux2~78_combout\);

-- Location: FF_X28_Y24_N3
\M41|Mem[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[7][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[7][5]~q\);

-- Location: FF_X28_Y24_N1
\M51|Mem[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[7][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[7][5]~q\);

-- Location: LCCOMB_X28_Y24_N2
\Mu0|Mux2~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~75_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M51|Mem[7][5]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M41|Mem[7][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M41|Mem[7][5]~q\,
	datad => \M51|Mem[7][5]~q\,
	combout => \Mu0|Mux2~75_combout\);

-- Location: FF_X28_Y28_N17
\M51|Mem[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[23][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[23][5]~q\);

-- Location: FF_X28_Y28_N7
\M41|Mem[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[23][5]~q\);

-- Location: LCCOMB_X28_Y28_N16
\Mu0|Mux2~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~76_combout\ = (\Mu0|Mux2~75_combout\ & (((\M51|Mem[23][5]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux2~75_combout\ & (\addr[4]~input_o\ & ((\M41|Mem[23][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~75_combout\,
	datab => \addr[4]~input_o\,
	datac => \M51|Mem[23][5]~q\,
	datad => \M41|Mem[23][5]~q\,
	combout => \Mu0|Mux2~76_combout\);

-- Location: LCCOMB_X28_Y28_N2
\Mu0|Mux2~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~79_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux2~76_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux2~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux2~78_combout\,
	datad => \Mu0|Mux2~76_combout\,
	combout => \Mu0|Mux2~79_combout\);

-- Location: FF_X30_Y28_N15
\M41|Mem[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[11][5]~q\);

-- Location: LCCOMB_X31_Y28_N28
\M51|Mem[11][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[11][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M51|Mem[11][5]~feeder_combout\);

-- Location: FF_X31_Y28_N29
\M51|Mem[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[11][5]~feeder_combout\,
	ena => \M50|Mem[11][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[11][5]~q\);

-- Location: LCCOMB_X30_Y28_N14
\Mu0|Mux2~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~73_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M51|Mem[11][5]~q\))) # (!\addr[5]~input_o\ & (\M41|Mem[11][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M41|Mem[11][5]~q\,
	datad => \M51|Mem[11][5]~q\,
	combout => \Mu0|Mux2~73_combout\);

-- Location: FF_X31_Y28_N31
\M51|Mem[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[27][5]~q\);

-- Location: LCCOMB_X30_Y28_N4
\M41|Mem[27][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[27][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M41|Mem[27][5]~feeder_combout\);

-- Location: FF_X30_Y28_N5
\M41|Mem[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[27][5]~feeder_combout\,
	ena => \M40|Mem[27][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[27][5]~q\);

-- Location: LCCOMB_X31_Y28_N30
\Mu0|Mux2~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~74_combout\ = (\Mu0|Mux2~73_combout\ & (((\M51|Mem[27][5]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux2~73_combout\ & (\addr[4]~input_o\ & ((\M41|Mem[27][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~73_combout\,
	datab => \addr[4]~input_o\,
	datac => \M51|Mem[27][5]~q\,
	datad => \M41|Mem[27][5]~q\,
	combout => \Mu0|Mux2~74_combout\);

-- Location: LCCOMB_X28_Y28_N20
\Mu0|Mux2~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~82_combout\ = (\Mu0|Mux2~79_combout\ & ((\Mu0|Mux2~81_combout\) # ((!\addr[3]~input_o\)))) # (!\Mu0|Mux2~79_combout\ & (((\addr[3]~input_o\ & \Mu0|Mux2~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~81_combout\,
	datab => \Mu0|Mux2~79_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux2~74_combout\,
	combout => \Mu0|Mux2~82_combout\);

-- Location: LCCOMB_X22_Y27_N6
\M41|Mem[20][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[20][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M41|Mem[20][5]~feeder_combout\);

-- Location: FF_X22_Y27_N7
\M41|Mem[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[20][5]~feeder_combout\,
	ena => \M40|Mem[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[20][5]~q\);

-- Location: FF_X30_Y23_N25
\M41|Mem[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[28][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[28][5]~q\);

-- Location: LCCOMB_X30_Y25_N0
\M41|Mem[24][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[24][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M41|Mem[24][5]~feeder_combout\);

-- Location: FF_X30_Y25_N1
\M41|Mem[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[24][5]~feeder_combout\,
	ena => \M40|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[24][5]~q\);

-- Location: FF_X22_Y27_N25
\M41|Mem[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[16][5]~q\);

-- Location: LCCOMB_X22_Y27_N24
\Mu0|Mux2~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~62_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M41|Mem[24][5]~q\)) # (!\addr[3]~input_o\ & ((\M41|Mem[16][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[24][5]~q\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[16][5]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux2~62_combout\);

-- Location: LCCOMB_X30_Y23_N24
\Mu0|Mux2~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~63_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux2~62_combout\ & ((\M41|Mem[28][5]~q\))) # (!\Mu0|Mux2~62_combout\ & (\M41|Mem[20][5]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux2~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M41|Mem[20][5]~q\,
	datac => \M41|Mem[28][5]~q\,
	datad => \Mu0|Mux2~62_combout\,
	combout => \Mu0|Mux2~63_combout\);

-- Location: FF_X28_Y21_N5
\M51|Mem[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[8][5]~q\);

-- Location: FF_X25_Y21_N9
\M51|Mem[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[12][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[12][5]~q\);

-- Location: FF_X32_Y21_N27
\M51|Mem[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[4][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[4][5]~q\);

-- Location: FF_X28_Y21_N7
\M51|Mem[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[0][5]~q\);

-- Location: LCCOMB_X28_Y21_N6
\Mu0|Mux2~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~64_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M51|Mem[4][5]~q\)) # (!\addr[2]~input_o\ & ((\M51|Mem[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[4][5]~q\,
	datac => \M51|Mem[0][5]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux2~64_combout\);

-- Location: LCCOMB_X25_Y21_N8
\Mu0|Mux2~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~65_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux2~64_combout\ & ((\M51|Mem[12][5]~q\))) # (!\Mu0|Mux2~64_combout\ & (\M51|Mem[8][5]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux2~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[8][5]~q\,
	datac => \M51|Mem[12][5]~q\,
	datad => \Mu0|Mux2~64_combout\,
	combout => \Mu0|Mux2~65_combout\);

-- Location: FF_X30_Y21_N15
\M41|Mem[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[0][5]~q\);

-- Location: FF_X30_Y21_N21
\M41|Mem[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[4][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[4][5]~q\);

-- Location: LCCOMB_X30_Y21_N14
\Mu0|Mux2~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~66_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M41|Mem[4][5]~q\))) # (!\addr[2]~input_o\ & (\M41|Mem[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[0][5]~q\,
	datad => \M41|Mem[4][5]~q\,
	combout => \Mu0|Mux2~66_combout\);

-- Location: FF_X31_Y21_N29
\M41|Mem[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[12][5]~q\);

-- Location: FF_X31_Y21_N11
\M41|Mem[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[8][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[8][5]~q\);

-- Location: LCCOMB_X31_Y21_N28
\Mu0|Mux2~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~67_combout\ = (\Mu0|Mux2~66_combout\ & (((\M41|Mem[12][5]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux2~66_combout\ & (\addr[3]~input_o\ & ((\M41|Mem[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~66_combout\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[12][5]~q\,
	datad => \M41|Mem[8][5]~q\,
	combout => \Mu0|Mux2~67_combout\);

-- Location: LCCOMB_X31_Y21_N14
\Mu0|Mux2~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~68_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux2~65_combout\) # ((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (((!\addr[4]~input_o\ & \Mu0|Mux2~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~65_combout\,
	datab => \addr[5]~input_o\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux2~67_combout\,
	combout => \Mu0|Mux2~68_combout\);

-- Location: FF_X30_Y24_N1
\M51|Mem[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[20][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[20][5]~q\);

-- Location: FF_X29_Y24_N27
\M51|Mem[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[28][5]~q\);

-- Location: FF_X30_Y24_N19
\M51|Mem[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[16][5]~q\);

-- Location: FF_X34_Y21_N3
\M51|Mem[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[24][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[24][5]~q\);

-- Location: LCCOMB_X30_Y24_N18
\Mu0|Mux2~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~69_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M51|Mem[24][5]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M51|Mem[16][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[16][5]~q\,
	datad => \M51|Mem[24][5]~q\,
	combout => \Mu0|Mux2~69_combout\);

-- Location: LCCOMB_X29_Y24_N26
\Mu0|Mux2~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~70_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux2~69_combout\ & ((\M51|Mem[28][5]~q\))) # (!\Mu0|Mux2~69_combout\ & (\M51|Mem[20][5]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux2~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M51|Mem[20][5]~q\,
	datac => \M51|Mem[28][5]~q\,
	datad => \Mu0|Mux2~69_combout\,
	combout => \Mu0|Mux2~70_combout\);

-- Location: LCCOMB_X31_Y21_N24
\Mu0|Mux2~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~71_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux2~68_combout\ & ((\Mu0|Mux2~70_combout\))) # (!\Mu0|Mux2~68_combout\ & (\Mu0|Mux2~63_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux2~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~63_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux2~68_combout\,
	datad => \Mu0|Mux2~70_combout\,
	combout => \Mu0|Mux2~71_combout\);

-- Location: LCCOMB_X34_Y22_N16
\M41|Mem[22][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[22][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M41|Mem[22][5]~feeder_combout\);

-- Location: FF_X34_Y22_N17
\M41|Mem[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[22][5]~feeder_combout\,
	ena => \M40|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[22][5]~q\);

-- Location: FF_X30_Y25_N7
\M41|Mem[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[30][5]~q\);

-- Location: FF_X35_Y22_N15
\M41|Mem[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[26][5]~q\);

-- Location: FF_X35_Y22_N1
\M41|Mem[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[18][5]~q\);

-- Location: LCCOMB_X35_Y22_N0
\Mu0|Mux2~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~52_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M41|Mem[26][5]~q\)) # (!\addr[3]~input_o\ & ((\M41|Mem[18][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M41|Mem[26][5]~q\,
	datac => \M41|Mem[18][5]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux2~52_combout\);

-- Location: LCCOMB_X30_Y25_N6
\Mu0|Mux2~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~53_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux2~52_combout\ & ((\M41|Mem[30][5]~q\))) # (!\Mu0|Mux2~52_combout\ & (\M41|Mem[22][5]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux2~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[22][5]~q\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[30][5]~q\,
	datad => \Mu0|Mux2~52_combout\,
	combout => \Mu0|Mux2~53_combout\);

-- Location: LCCOMB_X34_Y22_N26
\M51|Mem[22][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[22][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M51|Mem[22][5]~feeder_combout\);

-- Location: FF_X34_Y22_N27
\M51|Mem[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[22][5]~feeder_combout\,
	ena => \M50|Mem[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[22][5]~q\);

-- Location: FF_X31_Y18_N21
\M51|Mem[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[30][5]~q\);

-- Location: FF_X35_Y23_N27
\M51|Mem[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[18][5]~q\);

-- Location: FF_X35_Y23_N25
\M51|Mem[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[26][5]~q\);

-- Location: LCCOMB_X35_Y23_N26
\Mu0|Mux2~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~59_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M51|Mem[26][5]~q\))) # (!\addr[3]~input_o\ & (\M51|Mem[18][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[18][5]~q\,
	datad => \M51|Mem[26][5]~q\,
	combout => \Mu0|Mux2~59_combout\);

-- Location: LCCOMB_X31_Y18_N20
\Mu0|Mux2~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~60_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux2~59_combout\ & ((\M51|Mem[30][5]~q\))) # (!\Mu0|Mux2~59_combout\ & (\M51|Mem[22][5]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux2~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[22][5]~q\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[30][5]~q\,
	datad => \Mu0|Mux2~59_combout\,
	combout => \Mu0|Mux2~60_combout\);

-- Location: FF_X34_Y25_N25
\M41|Mem[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[10][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[10][5]~q\);

-- Location: FF_X36_Y20_N3
\M41|Mem[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[14][5]~q\);

-- Location: FF_X34_Y25_N11
\M41|Mem[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[2][5]~q\);

-- Location: FF_X35_Y24_N15
\M41|Mem[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[6][5]~q\);

-- Location: LCCOMB_X34_Y25_N10
\Mu0|Mux2~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~56_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M41|Mem[6][5]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M41|Mem[2][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[2][5]~q\,
	datad => \M41|Mem[6][5]~q\,
	combout => \Mu0|Mux2~56_combout\);

-- Location: LCCOMB_X36_Y20_N2
\Mu0|Mux2~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~57_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux2~56_combout\ & ((\M41|Mem[14][5]~q\))) # (!\Mu0|Mux2~56_combout\ & (\M41|Mem[10][5]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux2~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M41|Mem[10][5]~q\,
	datac => \M41|Mem[14][5]~q\,
	datad => \Mu0|Mux2~56_combout\,
	combout => \Mu0|Mux2~57_combout\);

-- Location: FF_X31_Y26_N3
\M51|Mem[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[6][5]~q\);

-- Location: FF_X32_Y26_N27
\M51|Mem[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[2][5]~q\);

-- Location: LCCOMB_X32_Y26_N26
\Mu0|Mux2~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~54_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M51|Mem[6][5]~q\)) # (!\addr[2]~input_o\ & ((\M51|Mem[2][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[6][5]~q\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[2][5]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux2~54_combout\);

-- Location: FF_X32_Y26_N17
\M51|Mem[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[10][5]~q\);

-- Location: FF_X31_Y26_N21
\M51|Mem[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[14][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[14][5]~q\);

-- Location: LCCOMB_X31_Y26_N20
\Mu0|Mux2~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~55_combout\ = (\Mu0|Mux2~54_combout\ & (((\M51|Mem[14][5]~q\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux2~54_combout\ & (\M51|Mem[10][5]~q\ & ((\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~54_combout\,
	datab => \M51|Mem[10][5]~q\,
	datac => \M51|Mem[14][5]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux2~55_combout\);

-- Location: LCCOMB_X31_Y21_N6
\Mu0|Mux2~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~58_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux2~55_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux2~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~57_combout\,
	datab => \Mu0|Mux2~55_combout\,
	datac => \addr[4]~input_o\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux2~58_combout\);

-- Location: LCCOMB_X31_Y21_N0
\Mu0|Mux2~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~61_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux2~58_combout\ & ((\Mu0|Mux2~60_combout\))) # (!\Mu0|Mux2~58_combout\ & (\Mu0|Mux2~53_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux2~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~53_combout\,
	datab => \Mu0|Mux2~60_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux2~58_combout\,
	combout => \Mu0|Mux2~61_combout\);

-- Location: LCCOMB_X31_Y21_N26
\Mu0|Mux2~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~72_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\Mu0|Mux2~61_combout\))) # (!\addr[1]~input_o\ & (\Mu0|Mux2~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux2~71_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux2~61_combout\,
	combout => \Mu0|Mux2~72_combout\);

-- Location: FF_X22_Y20_N13
\M41|Mem[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[25][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[25][5]~q\);

-- Location: FF_X21_Y20_N27
\M41|Mem[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[17][5]~q\);

-- Location: LCCOMB_X21_Y20_N26
\Mu0|Mux2~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~42_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M41|Mem[25][5]~q\)) # (!\addr[3]~input_o\ & ((\M41|Mem[17][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M41|Mem[25][5]~q\,
	datac => \M41|Mem[17][5]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux2~42_combout\);

-- Location: FF_X22_Y20_N7
\M41|Mem[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[29][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[29][5]~q\);

-- Location: FF_X21_Y20_N25
\M41|Mem[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[21][5]~q\);

-- Location: LCCOMB_X22_Y20_N6
\Mu0|Mux2~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~43_combout\ = (\Mu0|Mux2~42_combout\ & (((\M41|Mem[29][5]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux2~42_combout\ & (\addr[2]~input_o\ & ((\M41|Mem[21][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux2~42_combout\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[29][5]~q\,
	datad => \M41|Mem[21][5]~q\,
	combout => \Mu0|Mux2~43_combout\);

-- Location: FF_X36_Y25_N31
\M51|Mem[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[21][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[21][5]~q\);

-- Location: FF_X35_Y25_N17
\M51|Mem[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[29][5]~q\);

-- Location: FF_X36_Y25_N17
\M51|Mem[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[17][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[17][5]~q\);

-- Location: FF_X35_Y25_N23
\M51|Mem[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[25][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[25][5]~q\);

-- Location: LCCOMB_X36_Y25_N16
\Mu0|Mux2~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~49_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M51|Mem[25][5]~q\))) # (!\addr[3]~input_o\ & (\M51|Mem[17][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[17][5]~q\,
	datad => \M51|Mem[25][5]~q\,
	combout => \Mu0|Mux2~49_combout\);

-- Location: LCCOMB_X35_Y25_N16
\Mu0|Mux2~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~50_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux2~49_combout\ & ((\M51|Mem[29][5]~q\))) # (!\Mu0|Mux2~49_combout\ & (\M51|Mem[21][5]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux2~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[21][5]~q\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[29][5]~q\,
	datad => \Mu0|Mux2~49_combout\,
	combout => \Mu0|Mux2~50_combout\);

-- Location: FF_X26_Y28_N17
\M41|Mem[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[9][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[9][5]~q\);

-- Location: FF_X27_Y28_N9
\M41|Mem[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[13][5]~q\);

-- Location: FF_X26_Y28_N19
\M41|Mem[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[1][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[1][5]~q\);

-- Location: FF_X27_Y28_N23
\M41|Mem[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M40|Mem[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[5][5]~q\);

-- Location: LCCOMB_X26_Y28_N18
\Mu0|Mux2~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~46_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M41|Mem[5][5]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M41|Mem[1][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[1][5]~q\,
	datad => \M41|Mem[5][5]~q\,
	combout => \Mu0|Mux2~46_combout\);

-- Location: LCCOMB_X27_Y28_N8
\Mu0|Mux2~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~47_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux2~46_combout\ & ((\M41|Mem[13][5]~q\))) # (!\Mu0|Mux2~46_combout\ & (\M41|Mem[9][5]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[9][5]~q\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[13][5]~q\,
	datad => \Mu0|Mux2~46_combout\,
	combout => \Mu0|Mux2~47_combout\);

-- Location: FF_X35_Y21_N17
\M51|Mem[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[9][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[9][5]~q\);

-- Location: FF_X34_Y21_N17
\M51|Mem[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[13][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[13][5]~q\);

-- Location: FF_X35_Y21_N3
\M51|Mem[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[13]~input_o\,
	sload => VCC,
	ena => \M50|Mem[1][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[1][5]~q\);

-- Location: LCCOMB_X32_Y20_N20
\M51|Mem[5][5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[5][5]~feeder_combout\ = \Din[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[13]~input_o\,
	combout => \M51|Mem[5][5]~feeder_combout\);

-- Location: FF_X32_Y20_N21
\M51|Mem[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[5][5]~feeder_combout\,
	ena => \M50|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[5][5]~q\);

-- Location: LCCOMB_X35_Y21_N2
\Mu0|Mux2~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~44_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M51|Mem[5][5]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M51|Mem[1][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[1][5]~q\,
	datad => \M51|Mem[5][5]~q\,
	combout => \Mu0|Mux2~44_combout\);

-- Location: LCCOMB_X34_Y21_N16
\Mu0|Mux2~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~45_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux2~44_combout\ & ((\M51|Mem[13][5]~q\))) # (!\Mu0|Mux2~44_combout\ & (\M51|Mem[9][5]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[9][5]~q\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[13][5]~q\,
	datad => \Mu0|Mux2~44_combout\,
	combout => \Mu0|Mux2~45_combout\);

-- Location: LCCOMB_X27_Y28_N2
\Mu0|Mux2~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~48_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux2~45_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux2~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux2~47_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux2~45_combout\,
	combout => \Mu0|Mux2~48_combout\);

-- Location: LCCOMB_X28_Y28_N28
\Mu0|Mux2~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~51_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux2~48_combout\ & ((\Mu0|Mux2~50_combout\))) # (!\Mu0|Mux2~48_combout\ & (\Mu0|Mux2~43_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux2~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux2~43_combout\,
	datac => \Mu0|Mux2~50_combout\,
	datad => \Mu0|Mux2~48_combout\,
	combout => \Mu0|Mux2~51_combout\);

-- Location: LCCOMB_X28_Y28_N22
\Mu0|Mux2~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~83_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux2~72_combout\ & (\Mu0|Mux2~82_combout\)) # (!\Mu0|Mux2~72_combout\ & ((\Mu0|Mux2~51_combout\))))) # (!\addr[0]~input_o\ & (((\Mu0|Mux2~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux2~82_combout\,
	datac => \Mu0|Mux2~72_combout\,
	datad => \Mu0|Mux2~51_combout\,
	combout => \Mu0|Mux2~83_combout\);

-- Location: LCCOMB_X24_Y18_N12
\Mu0|Mux2~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~84_combout\ = (\addr[7]~input_o\ & ((\addr[6]~input_o\ & (\Mu0|Mux2~41_combout\)) # (!\addr[6]~input_o\ & ((\Mu0|Mux2~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[7]~input_o\,
	datab => \addr[6]~input_o\,
	datac => \Mu0|Mux2~41_combout\,
	datad => \Mu0|Mux2~83_combout\,
	combout => \Mu0|Mux2~84_combout\);

-- Location: LCCOMB_X24_Y18_N22
\Mu0|Mux2~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux2~149_combout\ = (\Mu0|Mux2~84_combout\) # ((!\addr[7]~input_o\ & \Mu0|Mux2~148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[7]~input_o\,
	datac => \Mu0|Mux2~148_combout\,
	datad => \Mu0|Mux2~84_combout\,
	combout => \Mu0|Mux2~149_combout\);

-- Location: IOIBUF_X14_Y0_N1
\Din[14]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Din(14),
	o => \Din[14]~input_o\);

-- Location: FF_X23_Y12_N7
\M71|Mem[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[16][6]~q\);

-- Location: FF_X23_Y12_N5
\M71|Mem[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[18][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[18][6]~q\);

-- Location: LCCOMB_X23_Y12_N6
\Mu0|Mux1~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~27_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M71|Mem[18][6]~q\))) # (!\addr[1]~input_o\ & (\M71|Mem[16][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[16][6]~q\,
	datad => \M71|Mem[18][6]~q\,
	combout => \Mu0|Mux1~27_combout\);

-- Location: FF_X26_Y13_N9
\M71|Mem[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[19][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[19][6]~q\);

-- Location: FF_X26_Y13_N7
\M71|Mem[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[17][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[17][6]~q\);

-- Location: LCCOMB_X26_Y13_N8
\Mu0|Mux1~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~28_combout\ = (\Mu0|Mux1~27_combout\ & (((\M71|Mem[19][6]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux1~27_combout\ & (\addr[0]~input_o\ & ((\M71|Mem[17][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~27_combout\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[19][6]~q\,
	datad => \M71|Mem[17][6]~q\,
	combout => \Mu0|Mux1~28_combout\);

-- Location: FF_X28_Y17_N11
\M71|Mem[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[2][6]~q\);

-- Location: FF_X28_Y17_N21
\M71|Mem[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[3][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[3][6]~q\);

-- Location: FF_X29_Y17_N15
\M71|Mem[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[0][6]~q\);

-- Location: FF_X29_Y17_N29
\M71|Mem[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[1][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[1][6]~q\);

-- Location: LCCOMB_X29_Y17_N14
\Mu0|Mux1~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~20_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M71|Mem[1][6]~q\))) # (!\addr[0]~input_o\ & (\M71|Mem[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[0][6]~q\,
	datad => \M71|Mem[1][6]~q\,
	combout => \Mu0|Mux1~20_combout\);

-- Location: LCCOMB_X28_Y17_N20
\Mu0|Mux1~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~21_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux1~20_combout\ & ((\M71|Mem[3][6]~q\))) # (!\Mu0|Mux1~20_combout\ & (\M71|Mem[2][6]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[2][6]~q\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[3][6]~q\,
	datad => \Mu0|Mux1~20_combout\,
	combout => \Mu0|Mux1~21_combout\);

-- Location: LCCOMB_X34_Y13_N28
\M61|Mem[17][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[17][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M61|Mem[17][6]~feeder_combout\);

-- Location: FF_X34_Y13_N29
\M61|Mem[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[17][6]~feeder_combout\,
	ena => \M60|Mem[17][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[17][6]~q\);

-- Location: FF_X34_Y13_N7
\M61|Mem[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[19][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[19][6]~q\);

-- Location: FF_X35_Y13_N23
\M61|Mem[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[16][6]~q\);

-- Location: FF_X35_Y13_N29
\M61|Mem[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[18][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[18][6]~q\);

-- Location: LCCOMB_X35_Y13_N22
\Mu0|Mux1~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~22_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M61|Mem[18][6]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M61|Mem[16][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[16][6]~q\,
	datad => \M61|Mem[18][6]~q\,
	combout => \Mu0|Mux1~22_combout\);

-- Location: LCCOMB_X34_Y13_N6
\Mu0|Mux1~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~23_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux1~22_combout\ & ((\M61|Mem[19][6]~q\))) # (!\Mu0|Mux1~22_combout\ & (\M61|Mem[17][6]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M61|Mem[17][6]~q\,
	datac => \M61|Mem[19][6]~q\,
	datad => \Mu0|Mux1~22_combout\,
	combout => \Mu0|Mux1~23_combout\);

-- Location: FF_X28_Y13_N31
\M61|Mem[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[0][6]~q\);

-- Location: FF_X28_Y13_N13
\M61|Mem[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[1][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[1][6]~q\);

-- Location: LCCOMB_X28_Y13_N30
\Mu0|Mux1~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~24_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M61|Mem[1][6]~q\))) # (!\addr[0]~input_o\ & (\M61|Mem[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[0][6]~q\,
	datad => \M61|Mem[1][6]~q\,
	combout => \Mu0|Mux1~24_combout\);

-- Location: FF_X27_Y13_N11
\M61|Mem[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[3][6]~q\);

-- Location: LCCOMB_X27_Y13_N24
\M61|Mem[2][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[2][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M61|Mem[2][6]~feeder_combout\);

-- Location: FF_X27_Y13_N25
\M61|Mem[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[2][6]~feeder_combout\,
	ena => \M60|Mem[2][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[2][6]~q\);

-- Location: LCCOMB_X27_Y13_N10
\Mu0|Mux1~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~25_combout\ = (\Mu0|Mux1~24_combout\ & (((\M61|Mem[3][6]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux1~24_combout\ & (\addr[1]~input_o\ & ((\M61|Mem[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~24_combout\,
	datab => \addr[1]~input_o\,
	datac => \M61|Mem[3][6]~q\,
	datad => \M61|Mem[2][6]~q\,
	combout => \Mu0|Mux1~25_combout\);

-- Location: LCCOMB_X27_Y13_N12
\Mu0|Mux1~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~26_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & (\Mu0|Mux1~23_combout\)) # (!\addr[4]~input_o\ & ((\Mu0|Mux1~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux1~23_combout\,
	datad => \Mu0|Mux1~25_combout\,
	combout => \Mu0|Mux1~26_combout\);

-- Location: LCCOMB_X27_Y13_N22
\Mu0|Mux1~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~29_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux1~26_combout\ & (\Mu0|Mux1~28_combout\)) # (!\Mu0|Mux1~26_combout\ & ((\Mu0|Mux1~21_combout\))))) # (!\addr[5]~input_o\ & (((\Mu0|Mux1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~28_combout\,
	datab => \Mu0|Mux1~21_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux1~26_combout\,
	combout => \Mu0|Mux1~29_combout\);

-- Location: LCCOMB_X19_Y23_N24
\M61|Mem[21][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[21][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M61|Mem[21][6]~feeder_combout\);

-- Location: FF_X19_Y23_N25
\M61|Mem[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[21][6]~feeder_combout\,
	ena => \M60|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[21][6]~q\);

-- Location: FF_X23_Y22_N7
\M61|Mem[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[23][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[23][6]~q\);

-- Location: FF_X19_Y24_N23
\M61|Mem[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[20][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[20][6]~q\);

-- Location: FF_X19_Y24_N13
\M61|Mem[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[22][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[22][6]~q\);

-- Location: LCCOMB_X19_Y24_N22
\Mu0|Mux1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~10_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M61|Mem[22][6]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M61|Mem[20][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[20][6]~q\,
	datad => \M61|Mem[22][6]~q\,
	combout => \Mu0|Mux1~10_combout\);

-- Location: LCCOMB_X23_Y22_N6
\Mu0|Mux1~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~11_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux1~10_combout\ & ((\M61|Mem[23][6]~q\))) # (!\Mu0|Mux1~10_combout\ & (\M61|Mem[21][6]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M61|Mem[21][6]~q\,
	datac => \M61|Mem[23][6]~q\,
	datad => \Mu0|Mux1~10_combout\,
	combout => \Mu0|Mux1~11_combout\);

-- Location: FF_X26_Y27_N29
\M71|Mem[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[21][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[21][6]~q\);

-- Location: FF_X23_Y22_N27
\M71|Mem[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[23][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[23][6]~q\);

-- Location: FF_X25_Y27_N5
\M71|Mem[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[22][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[22][6]~q\);

-- Location: FF_X25_Y27_N31
\M71|Mem[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[20][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[20][6]~q\);

-- Location: LCCOMB_X25_Y27_N30
\Mu0|Mux1~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~17_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M71|Mem[22][6]~q\)) # (!\addr[1]~input_o\ & ((\M71|Mem[20][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M71|Mem[22][6]~q\,
	datac => \M71|Mem[20][6]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux1~17_combout\);

-- Location: LCCOMB_X23_Y22_N26
\Mu0|Mux1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~18_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux1~17_combout\ & ((\M71|Mem[23][6]~q\))) # (!\Mu0|Mux1~17_combout\ & (\M71|Mem[21][6]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M71|Mem[21][6]~q\,
	datac => \M71|Mem[23][6]~q\,
	datad => \Mu0|Mux1~17_combout\,
	combout => \Mu0|Mux1~18_combout\);

-- Location: FF_X18_Y25_N23
\M71|Mem[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[4][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[4][6]~q\);

-- Location: FF_X18_Y25_N29
\M71|Mem[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[5][6]~q\);

-- Location: LCCOMB_X18_Y25_N22
\Mu0|Mux1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~12_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M71|Mem[5][6]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M71|Mem[4][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[4][6]~q\,
	datad => \M71|Mem[5][6]~q\,
	combout => \Mu0|Mux1~12_combout\);

-- Location: FF_X19_Y25_N19
\M71|Mem[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[7][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[7][6]~q\);

-- Location: FF_X19_Y25_N17
\M71|Mem[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[6][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[6][6]~q\);

-- Location: LCCOMB_X19_Y25_N18
\Mu0|Mux1~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~13_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux1~12_combout\ & (\M71|Mem[7][6]~q\)) # (!\Mu0|Mux1~12_combout\ & ((\M71|Mem[6][6]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux1~12_combout\,
	datac => \M71|Mem[7][6]~q\,
	datad => \M71|Mem[6][6]~q\,
	combout => \Mu0|Mux1~13_combout\);

-- Location: FF_X35_Y16_N29
\M61|Mem[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[5][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[5][6]~q\);

-- Location: FF_X35_Y16_N23
\M61|Mem[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[4][6]~q\);

-- Location: LCCOMB_X35_Y16_N22
\Mu0|Mux1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~14_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & (\M61|Mem[5][6]~q\)) # (!\addr[0]~input_o\ & ((\M61|Mem[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M61|Mem[5][6]~q\,
	datac => \M61|Mem[4][6]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux1~14_combout\);

-- Location: FF_X32_Y18_N19
\M61|Mem[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[7][6]~q\);

-- Location: FF_X32_Y18_N17
\M61|Mem[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[6][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[6][6]~q\);

-- Location: LCCOMB_X32_Y18_N18
\Mu0|Mux1~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~15_combout\ = (\Mu0|Mux1~14_combout\ & (((\M61|Mem[7][6]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux1~14_combout\ & (\addr[1]~input_o\ & ((\M61|Mem[6][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~14_combout\,
	datab => \addr[1]~input_o\,
	datac => \M61|Mem[7][6]~q\,
	datad => \M61|Mem[6][6]~q\,
	combout => \Mu0|Mux1~15_combout\);

-- Location: LCCOMB_X23_Y22_N0
\Mu0|Mux1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~16_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\Mu0|Mux1~13_combout\)) # (!\addr[5]~input_o\ & ((\Mu0|Mux1~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~13_combout\,
	datab => \addr[4]~input_o\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux1~15_combout\,
	combout => \Mu0|Mux1~16_combout\);

-- Location: LCCOMB_X23_Y22_N12
\Mu0|Mux1~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~19_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux1~16_combout\ & ((\Mu0|Mux1~18_combout\))) # (!\Mu0|Mux1~16_combout\ & (\Mu0|Mux1~11_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~11_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux1~18_combout\,
	datad => \Mu0|Mux1~16_combout\,
	combout => \Mu0|Mux1~19_combout\);

-- Location: LCCOMB_X23_Y22_N22
\Mu0|Mux1~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~30_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\) # (\Mu0|Mux1~19_combout\)))) # (!\addr[2]~input_o\ & (\Mu0|Mux1~29_combout\ & (!\addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux1~29_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux1~19_combout\,
	combout => \Mu0|Mux1~30_combout\);

-- Location: FF_X23_Y23_N15
\M71|Mem[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[24][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[24][6]~q\);

-- Location: FF_X23_Y23_N29
\M71|Mem[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[26][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[26][6]~q\);

-- Location: LCCOMB_X23_Y23_N14
\Mu0|Mux1~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~7_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M71|Mem[26][6]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M71|Mem[24][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[24][6]~q\,
	datad => \M71|Mem[26][6]~q\,
	combout => \Mu0|Mux1~7_combout\);

-- Location: FF_X24_Y23_N31
\M71|Mem[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[27][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[27][6]~q\);

-- Location: LCCOMB_X24_Y23_N12
\M71|Mem[25][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[25][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M71|Mem[25][6]~feeder_combout\);

-- Location: FF_X24_Y23_N13
\M71|Mem[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[25][6]~feeder_combout\,
	ena => \M70|Mem[25][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[25][6]~q\);

-- Location: LCCOMB_X24_Y23_N30
\Mu0|Mux1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~8_combout\ = (\Mu0|Mux1~7_combout\ & (((\M71|Mem[27][6]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux1~7_combout\ & (\addr[0]~input_o\ & ((\M71|Mem[25][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~7_combout\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[27][6]~q\,
	datad => \M71|Mem[25][6]~q\,
	combout => \Mu0|Mux1~8_combout\);

-- Location: FF_X31_Y19_N17
\M71|Mem[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[8][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[8][6]~q\);

-- Location: FF_X31_Y19_N7
\M71|Mem[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[9][6]~q\);

-- Location: LCCOMB_X31_Y19_N16
\Mu0|Mux1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~0_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M71|Mem[9][6]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M71|Mem[8][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[8][6]~q\,
	datad => \M71|Mem[9][6]~q\,
	combout => \Mu0|Mux1~0_combout\);

-- Location: FF_X29_Y20_N15
\M71|Mem[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[11][6]~q\);

-- Location: LCCOMB_X29_Y20_N28
\M71|Mem[10][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[10][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M71|Mem[10][6]~feeder_combout\);

-- Location: FF_X29_Y20_N29
\M71|Mem[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[10][6]~feeder_combout\,
	ena => \M70|Mem[10][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[10][6]~q\);

-- Location: LCCOMB_X29_Y20_N14
\Mu0|Mux1~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~1_combout\ = (\Mu0|Mux1~0_combout\ & (((\M71|Mem[11][6]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux1~0_combout\ & (\addr[1]~input_o\ & ((\M71|Mem[10][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~0_combout\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[11][6]~q\,
	datad => \M71|Mem[10][6]~q\,
	combout => \Mu0|Mux1~1_combout\);

-- Location: LCCOMB_X24_Y20_N8
\M61|Mem[25][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[25][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M61|Mem[25][6]~feeder_combout\);

-- Location: FF_X24_Y20_N9
\M61|Mem[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[25][6]~feeder_combout\,
	ena => \M60|Mem[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[25][6]~q\);

-- Location: FF_X26_Y20_N21
\M61|Mem[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[27][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[27][6]~q\);

-- Location: FF_X25_Y20_N9
\M61|Mem[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[24][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[24][6]~q\);

-- Location: LCCOMB_X27_Y20_N28
\M61|Mem[26][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[26][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M61|Mem[26][6]~feeder_combout\);

-- Location: FF_X27_Y20_N29
\M61|Mem[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[26][6]~feeder_combout\,
	ena => \M60|Mem[26][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[26][6]~q\);

-- Location: LCCOMB_X25_Y20_N8
\Mu0|Mux1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~2_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M61|Mem[26][6]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M61|Mem[24][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[24][6]~q\,
	datad => \M61|Mem[26][6]~q\,
	combout => \Mu0|Mux1~2_combout\);

-- Location: LCCOMB_X26_Y20_N20
\Mu0|Mux1~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~3_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux1~2_combout\ & ((\M61|Mem[27][6]~q\))) # (!\Mu0|Mux1~2_combout\ & (\M61|Mem[25][6]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M61|Mem[25][6]~q\,
	datac => \M61|Mem[27][6]~q\,
	datad => \Mu0|Mux1~2_combout\,
	combout => \Mu0|Mux1~3_combout\);

-- Location: FF_X29_Y19_N31
\M61|Mem[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[10][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[10][6]~q\);

-- Location: FF_X29_Y19_N25
\M61|Mem[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[11][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[11][6]~q\);

-- Location: FF_X30_Y20_N27
\M61|Mem[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[8][6]~q\);

-- Location: FF_X26_Y20_N31
\M61|Mem[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[9][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[9][6]~q\);

-- Location: LCCOMB_X30_Y20_N26
\Mu0|Mux1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~4_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M61|Mem[9][6]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M61|Mem[8][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M61|Mem[8][6]~q\,
	datad => \M61|Mem[9][6]~q\,
	combout => \Mu0|Mux1~4_combout\);

-- Location: LCCOMB_X29_Y19_N24
\Mu0|Mux1~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~5_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux1~4_combout\ & ((\M61|Mem[11][6]~q\))) # (!\Mu0|Mux1~4_combout\ & (\M61|Mem[10][6]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M61|Mem[10][6]~q\,
	datab => \addr[1]~input_o\,
	datac => \M61|Mem[11][6]~q\,
	datad => \Mu0|Mux1~4_combout\,
	combout => \Mu0|Mux1~5_combout\);

-- Location: LCCOMB_X26_Y18_N8
\Mu0|Mux1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~6_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux1~3_combout\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux1~5_combout\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~3_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux1~5_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux1~6_combout\);

-- Location: LCCOMB_X23_Y22_N4
\Mu0|Mux1~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~9_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux1~6_combout\ & (\Mu0|Mux1~8_combout\)) # (!\Mu0|Mux1~6_combout\ & ((\Mu0|Mux1~1_combout\))))) # (!\addr[5]~input_o\ & (((\Mu0|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~8_combout\,
	datab => \Mu0|Mux1~1_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux1~6_combout\,
	combout => \Mu0|Mux1~9_combout\);

-- Location: FF_X22_Y21_N7
\M71|Mem[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[12][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[12][6]~q\);

-- Location: FF_X22_Y21_N29
\M71|Mem[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[14][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[14][6]~q\);

-- Location: LCCOMB_X22_Y21_N6
\Mu0|Mux1~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~31_combout\ = (\addr[4]~input_o\ & (\addr[1]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[1]~input_o\ & ((\M71|Mem[14][6]~q\))) # (!\addr[1]~input_o\ & (\M71|Mem[12][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[12][6]~q\,
	datad => \M71|Mem[14][6]~q\,
	combout => \Mu0|Mux1~31_combout\);

-- Location: FF_X21_Y21_N25
\M71|Mem[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[30][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[30][6]~q\);

-- Location: FF_X21_Y21_N7
\M71|Mem[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[28][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[28][6]~q\);

-- Location: LCCOMB_X21_Y21_N24
\Mu0|Mux1~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~32_combout\ = (\Mu0|Mux1~31_combout\ & (((\M71|Mem[30][6]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux1~31_combout\ & (\addr[4]~input_o\ & ((\M71|Mem[28][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~31_combout\,
	datab => \addr[4]~input_o\,
	datac => \M71|Mem[30][6]~q\,
	datad => \M71|Mem[28][6]~q\,
	combout => \Mu0|Mux1~32_combout\);

-- Location: FF_X23_Y25_N19
\M61|Mem[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[12][6]~q\);

-- Location: FF_X23_Y25_N25
\M61|Mem[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[14][6]~q\);

-- Location: LCCOMB_X23_Y25_N18
\Mu0|Mux1~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~35_combout\ = (\addr[1]~input_o\ & ((\addr[4]~input_o\) # ((\M61|Mem[14][6]~q\)))) # (!\addr[1]~input_o\ & (!\addr[4]~input_o\ & (\M61|Mem[12][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M61|Mem[12][6]~q\,
	datad => \M61|Mem[14][6]~q\,
	combout => \Mu0|Mux1~35_combout\);

-- Location: FF_X24_Y25_N27
\M61|Mem[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[30][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[30][6]~q\);

-- Location: FF_X24_Y25_N17
\M61|Mem[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[28][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[28][6]~q\);

-- Location: LCCOMB_X24_Y25_N26
\Mu0|Mux1~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~36_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux1~35_combout\ & (\M61|Mem[30][6]~q\)) # (!\Mu0|Mux1~35_combout\ & ((\M61|Mem[28][6]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux1~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux1~35_combout\,
	datac => \M61|Mem[30][6]~q\,
	datad => \M61|Mem[28][6]~q\,
	combout => \Mu0|Mux1~36_combout\);

-- Location: FF_X24_Y22_N9
\M61|Mem[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[29][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[29][6]~q\);

-- Location: FF_X24_Y22_N3
\M61|Mem[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[31][6]~q\);

-- Location: FF_X25_Y22_N31
\M61|Mem[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[15][6]~q\);

-- Location: FF_X25_Y22_N17
\M61|Mem[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M60|Mem[13][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[13][6]~q\);

-- Location: LCCOMB_X25_Y22_N16
\Mu0|Mux1~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~33_combout\ = (\addr[1]~input_o\ & ((\M61|Mem[15][6]~q\) # ((\addr[4]~input_o\)))) # (!\addr[1]~input_o\ & (((\M61|Mem[13][6]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M61|Mem[15][6]~q\,
	datab => \addr[1]~input_o\,
	datac => \M61|Mem[13][6]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux1~33_combout\);

-- Location: LCCOMB_X24_Y22_N2
\Mu0|Mux1~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~34_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux1~33_combout\ & ((\M61|Mem[31][6]~q\))) # (!\Mu0|Mux1~33_combout\ & (\M61|Mem[29][6]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux1~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M61|Mem[29][6]~q\,
	datac => \M61|Mem[31][6]~q\,
	datad => \Mu0|Mux1~33_combout\,
	combout => \Mu0|Mux1~34_combout\);

-- Location: LCCOMB_X23_Y22_N8
\Mu0|Mux1~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~37_combout\ = (\addr[0]~input_o\ & (((\addr[5]~input_o\) # (\Mu0|Mux1~34_combout\)))) # (!\addr[0]~input_o\ & (\Mu0|Mux1~36_combout\ & (!\addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux1~36_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux1~34_combout\,
	combout => \Mu0|Mux1~37_combout\);

-- Location: FF_X21_Y24_N23
\M71|Mem[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[29][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[29][6]~q\);

-- Location: FF_X26_Y21_N31
\M71|Mem[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[13][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[13][6]~q\);

-- Location: FF_X26_Y21_N29
\M71|Mem[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[15][6]~q\);

-- Location: LCCOMB_X26_Y21_N30
\Mu0|Mux1~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~38_combout\ = (\addr[4]~input_o\ & (\addr[1]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[1]~input_o\ & ((\M71|Mem[15][6]~q\))) # (!\addr[1]~input_o\ & (\M71|Mem[13][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[13][6]~q\,
	datad => \M71|Mem[15][6]~q\,
	combout => \Mu0|Mux1~38_combout\);

-- Location: FF_X21_Y24_N25
\M71|Mem[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M70|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[31][6]~q\);

-- Location: LCCOMB_X21_Y24_N24
\Mu0|Mux1~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~39_combout\ = (\Mu0|Mux1~38_combout\ & (((\M71|Mem[31][6]~q\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux1~38_combout\ & (\M71|Mem[29][6]~q\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[29][6]~q\,
	datab => \Mu0|Mux1~38_combout\,
	datac => \M71|Mem[31][6]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux1~39_combout\);

-- Location: LCCOMB_X23_Y22_N2
\Mu0|Mux1~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~40_combout\ = (\Mu0|Mux1~37_combout\ & (((\Mu0|Mux1~39_combout\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux1~37_combout\ & (\Mu0|Mux1~32_combout\ & (\addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~32_combout\,
	datab => \Mu0|Mux1~37_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux1~39_combout\,
	combout => \Mu0|Mux1~40_combout\);

-- Location: LCCOMB_X23_Y22_N28
\Mu0|Mux1~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~41_combout\ = (\Mu0|Mux1~30_combout\ & (((\Mu0|Mux1~40_combout\) # (!\addr[3]~input_o\)))) # (!\Mu0|Mux1~30_combout\ & (\Mu0|Mux1~9_combout\ & (\addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~30_combout\,
	datab => \Mu0|Mux1~9_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux1~40_combout\,
	combout => \Mu0|Mux1~41_combout\);

-- Location: LCCOMB_X28_Y26_N4
\M41|Mem[31][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[31][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M41|Mem[31][6]~feeder_combout\);

-- Location: FF_X28_Y26_N5
\M41|Mem[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[31][6]~feeder_combout\,
	ena => \M40|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[31][6]~q\);

-- Location: FF_X28_Y26_N23
\M51|Mem[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[31][6]~q\);

-- Location: FF_X29_Y26_N7
\M41|Mem[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[15][6]~q\);

-- Location: FF_X29_Y26_N29
\M51|Mem[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[15][6]~q\);

-- Location: LCCOMB_X29_Y26_N6
\Mu0|Mux1~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~80_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M51|Mem[15][6]~q\))) # (!\addr[5]~input_o\ & (\M41|Mem[15][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M41|Mem[15][6]~q\,
	datad => \M51|Mem[15][6]~q\,
	combout => \Mu0|Mux1~80_combout\);

-- Location: LCCOMB_X28_Y26_N22
\Mu0|Mux1~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~81_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux1~80_combout\ & ((\M51|Mem[31][6]~q\))) # (!\Mu0|Mux1~80_combout\ & (\M41|Mem[31][6]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux1~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M41|Mem[31][6]~q\,
	datac => \M51|Mem[31][6]~q\,
	datad => \Mu0|Mux1~80_combout\,
	combout => \Mu0|Mux1~81_combout\);

-- Location: FF_X28_Y24_N31
\M41|Mem[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[7][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[7][6]~q\);

-- Location: LCCOMB_X28_Y24_N20
\M51|Mem[7][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[7][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M51|Mem[7][6]~feeder_combout\);

-- Location: FF_X28_Y24_N21
\M51|Mem[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[7][6]~feeder_combout\,
	ena => \M50|Mem[7][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[7][6]~q\);

-- Location: LCCOMB_X28_Y24_N30
\Mu0|Mux1~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~73_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\M51|Mem[7][6]~q\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\M41|Mem[7][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M41|Mem[7][6]~q\,
	datad => \M51|Mem[7][6]~q\,
	combout => \Mu0|Mux1~73_combout\);

-- Location: FF_X28_Y28_N11
\M51|Mem[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[23][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[23][6]~q\);

-- Location: LCCOMB_X28_Y28_N0
\M41|Mem[23][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[23][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M41|Mem[23][6]~feeder_combout\);

-- Location: FF_X28_Y28_N1
\M41|Mem[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[23][6]~feeder_combout\,
	ena => \M40|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[23][6]~q\);

-- Location: LCCOMB_X28_Y28_N10
\Mu0|Mux1~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~74_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux1~73_combout\ & (\M51|Mem[23][6]~q\)) # (!\Mu0|Mux1~73_combout\ & ((\M41|Mem[23][6]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux1~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux1~73_combout\,
	datac => \M51|Mem[23][6]~q\,
	datad => \M41|Mem[23][6]~q\,
	combout => \Mu0|Mux1~74_combout\);

-- Location: FF_X30_Y26_N17
\M51|Mem[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[11][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[11][6]~q\);

-- Location: FF_X30_Y26_N3
\M51|Mem[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[27][6]~q\);

-- Location: FF_X30_Y28_N27
\M41|Mem[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[11][6]~q\);

-- Location: LCCOMB_X30_Y28_N0
\M41|Mem[27][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[27][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M41|Mem[27][6]~feeder_combout\);

-- Location: FF_X30_Y28_N1
\M41|Mem[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[27][6]~feeder_combout\,
	ena => \M40|Mem[27][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[27][6]~q\);

-- Location: LCCOMB_X30_Y28_N26
\Mu0|Mux1~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~75_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M41|Mem[27][6]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M41|Mem[11][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M41|Mem[11][6]~q\,
	datad => \M41|Mem[27][6]~q\,
	combout => \Mu0|Mux1~75_combout\);

-- Location: LCCOMB_X30_Y26_N2
\Mu0|Mux1~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~76_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux1~75_combout\ & ((\M51|Mem[27][6]~q\))) # (!\Mu0|Mux1~75_combout\ & (\M51|Mem[11][6]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux1~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M51|Mem[11][6]~q\,
	datac => \M51|Mem[27][6]~q\,
	datad => \Mu0|Mux1~75_combout\,
	combout => \Mu0|Mux1~76_combout\);

-- Location: LCCOMB_X32_Y23_N30
\M41|Mem[19][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[19][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M41|Mem[19][6]~feeder_combout\);

-- Location: FF_X32_Y23_N31
\M41|Mem[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[19][6]~feeder_combout\,
	ena => \M40|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[19][6]~q\);

-- Location: FF_X32_Y23_N1
\M41|Mem[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[3][6]~q\);

-- Location: LCCOMB_X32_Y23_N0
\Mu0|Mux1~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~77_combout\ = (\addr[4]~input_o\ & ((\M41|Mem[19][6]~q\) # ((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & (((\M41|Mem[3][6]~q\ & !\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[19][6]~q\,
	datab => \addr[4]~input_o\,
	datac => \M41|Mem[3][6]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux1~77_combout\);

-- Location: FF_X31_Y23_N3
\M51|Mem[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[19][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[19][6]~q\);

-- Location: FF_X31_Y23_N1
\M51|Mem[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[3][6]~q\);

-- Location: LCCOMB_X31_Y23_N2
\Mu0|Mux1~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~78_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux1~77_combout\ & (\M51|Mem[19][6]~q\)) # (!\Mu0|Mux1~77_combout\ & ((\M51|Mem[3][6]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux1~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux1~77_combout\,
	datac => \M51|Mem[19][6]~q\,
	datad => \M51|Mem[3][6]~q\,
	combout => \Mu0|Mux1~78_combout\);

-- Location: LCCOMB_X32_Y24_N24
\Mu0|Mux1~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~79_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\Mu0|Mux1~76_combout\)) # (!\addr[3]~input_o\ & ((\Mu0|Mux1~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux1~76_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux1~78_combout\,
	combout => \Mu0|Mux1~79_combout\);

-- Location: LCCOMB_X32_Y24_N10
\Mu0|Mux1~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~82_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux1~79_combout\ & (\Mu0|Mux1~81_combout\)) # (!\Mu0|Mux1~79_combout\ & ((\Mu0|Mux1~74_combout\))))) # (!\addr[2]~input_o\ & (((\Mu0|Mux1~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux1~81_combout\,
	datac => \Mu0|Mux1~74_combout\,
	datad => \Mu0|Mux1~79_combout\,
	combout => \Mu0|Mux1~82_combout\);

-- Location: FF_X34_Y25_N23
\M41|Mem[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[2][6]~q\);

-- Location: LCCOMB_X34_Y25_N28
\M41|Mem[10][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[10][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M41|Mem[10][6]~feeder_combout\);

-- Location: FF_X34_Y25_N29
\M41|Mem[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[10][6]~feeder_combout\,
	ena => \M40|Mem[10][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[10][6]~q\);

-- Location: LCCOMB_X34_Y25_N22
\Mu0|Mux1~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~56_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M41|Mem[10][6]~q\))) # (!\addr[3]~input_o\ & (\M41|Mem[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[2][6]~q\,
	datad => \M41|Mem[10][6]~q\,
	combout => \Mu0|Mux1~56_combout\);

-- Location: FF_X31_Y25_N31
\M41|Mem[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[14][6]~q\);

-- Location: FF_X31_Y25_N13
\M41|Mem[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[6][6]~q\);

-- Location: LCCOMB_X31_Y25_N30
\Mu0|Mux1~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~57_combout\ = (\Mu0|Mux1~56_combout\ & (((\M41|Mem[14][6]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux1~56_combout\ & (\addr[2]~input_o\ & ((\M41|Mem[6][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~56_combout\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[14][6]~q\,
	datad => \M41|Mem[6][6]~q\,
	combout => \Mu0|Mux1~57_combout\);

-- Location: FF_X32_Y26_N13
\M51|Mem[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[10][6]~q\);

-- Location: FF_X32_Y26_N31
\M51|Mem[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[2][6]~q\);

-- Location: LCCOMB_X32_Y26_N30
\Mu0|Mux1~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~54_combout\ = (\addr[3]~input_o\ & ((\M51|Mem[10][6]~q\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((\M51|Mem[2][6]~q\ & !\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[10][6]~q\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[2][6]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux1~54_combout\);

-- Location: LCCOMB_X34_Y24_N8
\M51|Mem[6][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[6][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M51|Mem[6][6]~feeder_combout\);

-- Location: FF_X34_Y24_N9
\M51|Mem[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[6][6]~feeder_combout\,
	ena => \M50|Mem[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[6][6]~q\);

-- Location: FF_X34_Y24_N27
\M51|Mem[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[14][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[14][6]~q\);

-- Location: LCCOMB_X34_Y24_N26
\Mu0|Mux1~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~55_combout\ = (\Mu0|Mux1~54_combout\ & (((\M51|Mem[14][6]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux1~54_combout\ & (\M51|Mem[6][6]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~54_combout\,
	datab => \M51|Mem[6][6]~q\,
	datac => \M51|Mem[14][6]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux1~55_combout\);

-- Location: LCCOMB_X32_Y24_N16
\Mu0|Mux1~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~58_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux1~55_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~57_combout\,
	datab => \addr[4]~input_o\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux1~55_combout\,
	combout => \Mu0|Mux1~58_combout\);

-- Location: FF_X35_Y19_N29
\M51|Mem[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[26][6]~q\);

-- Location: FF_X32_Y22_N7
\M51|Mem[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[30][6]~q\);

-- Location: LCCOMB_X34_Y22_N14
\M51|Mem[22][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[22][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M51|Mem[22][6]~feeder_combout\);

-- Location: FF_X34_Y22_N15
\M51|Mem[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[22][6]~feeder_combout\,
	ena => \M50|Mem[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[22][6]~q\);

-- Location: FF_X35_Y19_N15
\M51|Mem[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[18][6]~q\);

-- Location: LCCOMB_X35_Y19_N14
\Mu0|Mux1~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~59_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M51|Mem[22][6]~q\)) # (!\addr[2]~input_o\ & ((\M51|Mem[18][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[22][6]~q\,
	datac => \M51|Mem[18][6]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux1~59_combout\);

-- Location: LCCOMB_X32_Y22_N6
\Mu0|Mux1~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~60_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux1~59_combout\ & ((\M51|Mem[30][6]~q\))) # (!\Mu0|Mux1~59_combout\ & (\M51|Mem[26][6]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux1~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[26][6]~q\,
	datac => \M51|Mem[30][6]~q\,
	datad => \Mu0|Mux1~59_combout\,
	combout => \Mu0|Mux1~60_combout\);

-- Location: LCCOMB_X34_Y22_N20
\M41|Mem[22][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[22][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M41|Mem[22][6]~feeder_combout\);

-- Location: FF_X34_Y22_N21
\M41|Mem[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[22][6]~feeder_combout\,
	ena => \M40|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[22][6]~q\);

-- Location: FF_X35_Y22_N21
\M41|Mem[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[18][6]~q\);

-- Location: LCCOMB_X35_Y22_N20
\Mu0|Mux1~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~52_combout\ = (\addr[2]~input_o\ & ((\M41|Mem[22][6]~q\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\M41|Mem[18][6]~q\ & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M41|Mem[22][6]~q\,
	datac => \M41|Mem[18][6]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux1~52_combout\);

-- Location: FF_X32_Y22_N13
\M41|Mem[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[30][6]~q\);

-- Location: FF_X35_Y22_N3
\M41|Mem[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[26][6]~q\);

-- Location: LCCOMB_X32_Y22_N12
\Mu0|Mux1~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~53_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux1~52_combout\ & (\M41|Mem[30][6]~q\)) # (!\Mu0|Mux1~52_combout\ & ((\M41|Mem[26][6]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux1~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux1~52_combout\,
	datac => \M41|Mem[30][6]~q\,
	datad => \M41|Mem[26][6]~q\,
	combout => \Mu0|Mux1~53_combout\);

-- Location: LCCOMB_X32_Y24_N26
\Mu0|Mux1~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~61_combout\ = (\Mu0|Mux1~58_combout\ & ((\Mu0|Mux1~60_combout\) # ((!\addr[4]~input_o\)))) # (!\Mu0|Mux1~58_combout\ & (((\Mu0|Mux1~53_combout\ & \addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~58_combout\,
	datab => \Mu0|Mux1~60_combout\,
	datac => \Mu0|Mux1~53_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux1~61_combout\);

-- Location: FF_X29_Y22_N21
\M41|Mem[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[8][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[8][6]~q\);

-- Location: FF_X30_Y21_N19
\M41|Mem[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[0][6]~q\);

-- Location: LCCOMB_X30_Y21_N18
\Mu0|Mux1~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~66_combout\ = (\addr[3]~input_o\ & ((\M41|Mem[8][6]~q\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((\M41|Mem[0][6]~q\ & !\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M41|Mem[8][6]~q\,
	datac => \M41|Mem[0][6]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux1~66_combout\);

-- Location: FF_X29_Y21_N13
\M41|Mem[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[12][6]~q\);

-- Location: LCCOMB_X30_Y21_N24
\M41|Mem[4][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[4][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M41|Mem[4][6]~feeder_combout\);

-- Location: FF_X30_Y21_N25
\M41|Mem[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[4][6]~feeder_combout\,
	ena => \M40|Mem[4][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[4][6]~q\);

-- Location: LCCOMB_X29_Y21_N12
\Mu0|Mux1~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~67_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux1~66_combout\ & (\M41|Mem[12][6]~q\)) # (!\Mu0|Mux1~66_combout\ & ((\M41|Mem[4][6]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux1~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux1~66_combout\,
	datac => \M41|Mem[12][6]~q\,
	datad => \M41|Mem[4][6]~q\,
	combout => \Mu0|Mux1~67_combout\);

-- Location: FF_X28_Y21_N1
\M51|Mem[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[8][6]~q\);

-- Location: FF_X28_Y21_N27
\M51|Mem[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[0][6]~q\);

-- Location: LCCOMB_X28_Y21_N26
\Mu0|Mux1~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~64_combout\ = (\addr[3]~input_o\ & ((\M51|Mem[8][6]~q\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((\M51|Mem[0][6]~q\ & !\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[8][6]~q\,
	datac => \M51|Mem[0][6]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux1~64_combout\);

-- Location: FF_X32_Y21_N15
\M51|Mem[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[4][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[4][6]~q\);

-- Location: FF_X29_Y21_N27
\M51|Mem[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[12][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[12][6]~q\);

-- Location: LCCOMB_X29_Y21_N26
\Mu0|Mux1~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~65_combout\ = (\Mu0|Mux1~64_combout\ & (((\M51|Mem[12][6]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux1~64_combout\ & (\M51|Mem[4][6]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~64_combout\,
	datab => \M51|Mem[4][6]~q\,
	datac => \M51|Mem[12][6]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux1~65_combout\);

-- Location: LCCOMB_X29_Y21_N30
\Mu0|Mux1~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~68_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\Mu0|Mux1~65_combout\))) # (!\addr[5]~input_o\ & (\Mu0|Mux1~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~67_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux1~65_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux1~68_combout\);

-- Location: FF_X30_Y24_N15
\M51|Mem[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[16][6]~q\);

-- Location: FF_X30_Y24_N29
\M51|Mem[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[20][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[20][6]~q\);

-- Location: LCCOMB_X30_Y24_N14
\Mu0|Mux1~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~69_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M51|Mem[20][6]~q\))) # (!\addr[2]~input_o\ & (\M51|Mem[16][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[16][6]~q\,
	datad => \M51|Mem[20][6]~q\,
	combout => \Mu0|Mux1~69_combout\);

-- Location: FF_X29_Y24_N31
\M51|Mem[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[28][6]~q\);

-- Location: FF_X29_Y24_N13
\M51|Mem[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[24][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[24][6]~q\);

-- Location: LCCOMB_X29_Y24_N30
\Mu0|Mux1~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~70_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux1~69_combout\ & (\M51|Mem[28][6]~q\)) # (!\Mu0|Mux1~69_combout\ & ((\M51|Mem[24][6]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux1~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux1~69_combout\,
	datac => \M51|Mem[28][6]~q\,
	datad => \M51|Mem[24][6]~q\,
	combout => \Mu0|Mux1~70_combout\);

-- Location: FF_X22_Y27_N27
\M41|Mem[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[20][6]~q\);

-- Location: FF_X22_Y27_N13
\M41|Mem[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[16][6]~q\);

-- Location: LCCOMB_X22_Y27_N12
\Mu0|Mux1~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~62_combout\ = (\addr[2]~input_o\ & ((\M41|Mem[20][6]~q\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\M41|Mem[16][6]~q\ & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M41|Mem[20][6]~q\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[16][6]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux1~62_combout\);

-- Location: FF_X23_Y27_N7
\M41|Mem[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[28][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[28][6]~q\);

-- Location: FF_X23_Y27_N13
\M41|Mem[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[24][6]~q\);

-- Location: LCCOMB_X23_Y27_N6
\Mu0|Mux1~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~63_combout\ = (\Mu0|Mux1~62_combout\ & (((\M41|Mem[28][6]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux1~62_combout\ & (\addr[3]~input_o\ & ((\M41|Mem[24][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~62_combout\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[28][6]~q\,
	datad => \M41|Mem[24][6]~q\,
	combout => \Mu0|Mux1~63_combout\);

-- Location: LCCOMB_X32_Y24_N28
\Mu0|Mux1~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~71_combout\ = (\Mu0|Mux1~68_combout\ & (((\Mu0|Mux1~70_combout\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux1~68_combout\ & (\addr[4]~input_o\ & ((\Mu0|Mux1~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~68_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux1~70_combout\,
	datad => \Mu0|Mux1~63_combout\,
	combout => \Mu0|Mux1~71_combout\);

-- Location: LCCOMB_X32_Y24_N22
\Mu0|Mux1~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~72_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux1~61_combout\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((!\addr[0]~input_o\ & \Mu0|Mux1~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~61_combout\,
	datab => \addr[1]~input_o\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux1~71_combout\,
	combout => \Mu0|Mux1~72_combout\);

-- Location: FF_X35_Y25_N19
\M51|Mem[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[25][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[25][6]~q\);

-- Location: FF_X32_Y24_N13
\M51|Mem[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[29][6]~q\);

-- Location: FF_X36_Y25_N29
\M51|Mem[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[17][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[17][6]~q\);

-- Location: FF_X36_Y25_N27
\M51|Mem[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[21][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[21][6]~q\);

-- Location: LCCOMB_X36_Y25_N28
\Mu0|Mux1~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~49_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M51|Mem[21][6]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M51|Mem[17][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[17][6]~q\,
	datad => \M51|Mem[21][6]~q\,
	combout => \Mu0|Mux1~49_combout\);

-- Location: LCCOMB_X32_Y24_N12
\Mu0|Mux1~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~50_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux1~49_combout\ & ((\M51|Mem[29][6]~q\))) # (!\Mu0|Mux1~49_combout\ & (\M51|Mem[25][6]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[25][6]~q\,
	datac => \M51|Mem[29][6]~q\,
	datad => \Mu0|Mux1~49_combout\,
	combout => \Mu0|Mux1~50_combout\);

-- Location: FF_X26_Y28_N5
\M41|Mem[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[9][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[9][6]~q\);

-- Location: FF_X26_Y28_N23
\M41|Mem[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[1][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[1][6]~q\);

-- Location: LCCOMB_X26_Y28_N22
\Mu0|Mux1~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~46_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M41|Mem[9][6]~q\)) # (!\addr[3]~input_o\ & ((\M41|Mem[1][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M41|Mem[9][6]~q\,
	datac => \M41|Mem[1][6]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux1~46_combout\);

-- Location: FF_X27_Y28_N15
\M41|Mem[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[13][6]~q\);

-- Location: LCCOMB_X27_Y28_N20
\M41|Mem[5][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[5][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M41|Mem[5][6]~feeder_combout\);

-- Location: FF_X27_Y28_N21
\M41|Mem[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[5][6]~feeder_combout\,
	ena => \M40|Mem[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[5][6]~q\);

-- Location: LCCOMB_X27_Y28_N14
\Mu0|Mux1~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~47_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux1~46_combout\ & (\M41|Mem[13][6]~q\)) # (!\Mu0|Mux1~46_combout\ & ((\M41|Mem[5][6]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux1~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux1~46_combout\,
	datac => \M41|Mem[13][6]~q\,
	datad => \M41|Mem[5][6]~q\,
	combout => \Mu0|Mux1~47_combout\);

-- Location: FF_X21_Y20_N31
\M41|Mem[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[17][6]~q\);

-- Location: FF_X21_Y20_N5
\M41|Mem[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[21][6]~q\);

-- Location: LCCOMB_X21_Y20_N30
\Mu0|Mux1~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~44_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M41|Mem[21][6]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M41|Mem[17][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[17][6]~q\,
	datad => \M41|Mem[21][6]~q\,
	combout => \Mu0|Mux1~44_combout\);

-- Location: FF_X24_Y24_N3
\M41|Mem[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[29][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[29][6]~q\);

-- Location: FF_X24_Y24_N25
\M41|Mem[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M40|Mem[25][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[25][6]~q\);

-- Location: LCCOMB_X24_Y24_N2
\Mu0|Mux1~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~45_combout\ = (\Mu0|Mux1~44_combout\ & (((\M41|Mem[29][6]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux1~44_combout\ & (\addr[3]~input_o\ & ((\M41|Mem[25][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~44_combout\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[29][6]~q\,
	datad => \M41|Mem[25][6]~q\,
	combout => \Mu0|Mux1~45_combout\);

-- Location: LCCOMB_X32_Y24_N18
\Mu0|Mux1~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~48_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\Mu0|Mux1~45_combout\))) # (!\addr[4]~input_o\ & (\Mu0|Mux1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~47_combout\,
	datab => \Mu0|Mux1~45_combout\,
	datac => \addr[5]~input_o\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux1~48_combout\);

-- Location: FF_X32_Y21_N29
\M51|Mem[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[5][6]~q\);

-- Location: FF_X35_Y21_N23
\M51|Mem[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[1][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[1][6]~q\);

-- Location: FF_X35_Y21_N29
\M51|Mem[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[9][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[9][6]~q\);

-- Location: LCCOMB_X35_Y21_N22
\Mu0|Mux1~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~42_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M51|Mem[9][6]~q\))) # (!\addr[3]~input_o\ & (\M51|Mem[1][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[1][6]~q\,
	datad => \M51|Mem[9][6]~q\,
	combout => \Mu0|Mux1~42_combout\);

-- Location: FF_X32_Y24_N1
\M51|Mem[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M50|Mem[13][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[13][6]~q\);

-- Location: LCCOMB_X32_Y24_N0
\Mu0|Mux1~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~43_combout\ = (\Mu0|Mux1~42_combout\ & (((\M51|Mem[13][6]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux1~42_combout\ & (\M51|Mem[5][6]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M51|Mem[5][6]~q\,
	datab => \Mu0|Mux1~42_combout\,
	datac => \M51|Mem[13][6]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux1~43_combout\);

-- Location: LCCOMB_X32_Y24_N6
\Mu0|Mux1~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~51_combout\ = (\Mu0|Mux1~48_combout\ & ((\Mu0|Mux1~50_combout\) # ((!\addr[5]~input_o\)))) # (!\Mu0|Mux1~48_combout\ & (((\addr[5]~input_o\ & \Mu0|Mux1~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~50_combout\,
	datab => \Mu0|Mux1~48_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux1~43_combout\,
	combout => \Mu0|Mux1~51_combout\);

-- Location: LCCOMB_X32_Y24_N20
\Mu0|Mux1~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~83_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux1~72_combout\ & (\Mu0|Mux1~82_combout\)) # (!\Mu0|Mux1~72_combout\ & ((\Mu0|Mux1~51_combout\))))) # (!\addr[0]~input_o\ & (((\Mu0|Mux1~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~82_combout\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux1~72_combout\,
	datad => \Mu0|Mux1~51_combout\,
	combout => \Mu0|Mux1~83_combout\);

-- Location: LCCOMB_X22_Y15_N2
\Mu0|Mux1~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~84_combout\ = (\addr[7]~input_o\ & ((\addr[6]~input_o\ & (\Mu0|Mux1~41_combout\)) # (!\addr[6]~input_o\ & ((\Mu0|Mux1~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[6]~input_o\,
	datab => \Mu0|Mux1~41_combout\,
	datac => \Mu0|Mux1~83_combout\,
	datad => \addr[7]~input_o\,
	combout => \Mu0|Mux1~84_combout\);

-- Location: FF_X31_Y14_N27
\M31|Mem[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[20][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[20][6]~q\);

-- Location: FF_X32_Y14_N15
\M31|Mem[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[16][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[16][6]~q\);

-- Location: FF_X32_Y14_N29
\M31|Mem[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[24][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[24][6]~q\);

-- Location: LCCOMB_X32_Y14_N14
\Mu0|Mux1~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~142_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M31|Mem[24][6]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M31|Mem[16][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[16][6]~q\,
	datad => \M31|Mem[24][6]~q\,
	combout => \Mu0|Mux1~142_combout\);

-- Location: FF_X31_Y14_N21
\M31|Mem[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[28][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[28][6]~q\);

-- Location: LCCOMB_X31_Y14_N20
\Mu0|Mux1~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~143_combout\ = (\Mu0|Mux1~142_combout\ & (((\M31|Mem[28][6]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux1~142_combout\ & (\M31|Mem[20][6]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[20][6]~q\,
	datab => \Mu0|Mux1~142_combout\,
	datac => \M31|Mem[28][6]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux1~143_combout\);

-- Location: FF_X31_Y13_N21
\M31|Mem[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[25][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[25][6]~q\);

-- Location: FF_X30_Y13_N27
\M31|Mem[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[29][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[29][6]~q\);

-- Location: FF_X31_Y13_N23
\M31|Mem[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[17][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[17][6]~q\);

-- Location: FF_X30_Y13_N9
\M31|Mem[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[21][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[21][6]~q\);

-- Location: LCCOMB_X31_Y13_N22
\Mu0|Mux1~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~140_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M31|Mem[21][6]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M31|Mem[17][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[17][6]~q\,
	datad => \M31|Mem[21][6]~q\,
	combout => \Mu0|Mux1~140_combout\);

-- Location: LCCOMB_X30_Y13_N26
\Mu0|Mux1~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~141_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux1~140_combout\ & ((\M31|Mem[29][6]~q\))) # (!\Mu0|Mux1~140_combout\ & (\M31|Mem[25][6]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux1~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[25][6]~q\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[29][6]~q\,
	datad => \Mu0|Mux1~140_combout\,
	combout => \Mu0|Mux1~141_combout\);

-- Location: LCCOMB_X29_Y15_N30
\Mu0|Mux1~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~144_combout\ = (\addr[1]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\Mu0|Mux1~141_combout\))) # (!\addr[0]~input_o\ & (\Mu0|Mux1~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~143_combout\,
	datab => \addr[1]~input_o\,
	datac => \Mu0|Mux1~141_combout\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux1~144_combout\);

-- Location: FF_X30_Y15_N15
\M31|Mem[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[27][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[27][6]~q\);

-- Location: FF_X29_Y15_N25
\M31|Mem[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[31][6]~q\);

-- Location: FF_X31_Y12_N15
\M31|Mem[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[19][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[19][6]~q\);

-- Location: FF_X31_Y12_N29
\M31|Mem[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[23][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[23][6]~q\);

-- Location: LCCOMB_X31_Y12_N14
\Mu0|Mux1~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~145_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M31|Mem[23][6]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M31|Mem[19][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[19][6]~q\,
	datad => \M31|Mem[23][6]~q\,
	combout => \Mu0|Mux1~145_combout\);

-- Location: LCCOMB_X29_Y15_N24
\Mu0|Mux1~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~146_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux1~145_combout\ & ((\M31|Mem[31][6]~q\))) # (!\Mu0|Mux1~145_combout\ & (\M31|Mem[27][6]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux1~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M31|Mem[27][6]~q\,
	datac => \M31|Mem[31][6]~q\,
	datad => \Mu0|Mux1~145_combout\,
	combout => \Mu0|Mux1~146_combout\);

-- Location: LCCOMB_X29_Y16_N26
\M31|Mem[22][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[22][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M31|Mem[22][6]~feeder_combout\);

-- Location: FF_X29_Y16_N27
\M31|Mem[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[22][6]~feeder_combout\,
	ena => \M30|Mem[22][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[22][6]~q\);

-- Location: FF_X29_Y15_N29
\M31|Mem[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[30][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[30][6]~q\);

-- Location: FF_X35_Y15_N5
\M31|Mem[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[18][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[18][6]~q\);

-- Location: FF_X35_Y15_N19
\M31|Mem[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[26][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[26][6]~q\);

-- Location: LCCOMB_X35_Y15_N4
\Mu0|Mux1~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~138_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M31|Mem[26][6]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M31|Mem[18][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[18][6]~q\,
	datad => \M31|Mem[26][6]~q\,
	combout => \Mu0|Mux1~138_combout\);

-- Location: LCCOMB_X29_Y15_N28
\Mu0|Mux1~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~139_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux1~138_combout\ & ((\M31|Mem[30][6]~q\))) # (!\Mu0|Mux1~138_combout\ & (\M31|Mem[22][6]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux1~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M31|Mem[22][6]~q\,
	datac => \M31|Mem[30][6]~q\,
	datad => \Mu0|Mux1~138_combout\,
	combout => \Mu0|Mux1~139_combout\);

-- Location: LCCOMB_X29_Y15_N10
\Mu0|Mux1~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~147_combout\ = (\Mu0|Mux1~144_combout\ & ((\Mu0|Mux1~146_combout\) # ((!\addr[1]~input_o\)))) # (!\Mu0|Mux1~144_combout\ & (((\addr[1]~input_o\ & \Mu0|Mux1~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~144_combout\,
	datab => \Mu0|Mux1~146_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux1~139_combout\,
	combout => \Mu0|Mux1~147_combout\);

-- Location: FF_X26_Y14_N23
\M31|Mem[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[12][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[12][6]~q\);

-- Location: FF_X26_Y14_N29
\M31|Mem[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[14][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[14][6]~q\);

-- Location: LCCOMB_X26_Y14_N22
\Mu0|Mux1~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~92_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M31|Mem[14][6]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M31|Mem[12][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[12][6]~q\,
	datad => \M31|Mem[14][6]~q\,
	combout => \Mu0|Mux1~92_combout\);

-- Location: FF_X25_Y14_N7
\M31|Mem[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[15][6]~q\);

-- Location: FF_X25_Y14_N13
\M31|Mem[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[13][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[13][6]~q\);

-- Location: LCCOMB_X25_Y14_N6
\Mu0|Mux1~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~93_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux1~92_combout\ & (\M31|Mem[15][6]~q\)) # (!\Mu0|Mux1~92_combout\ & ((\M31|Mem[13][6]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux1~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux1~92_combout\,
	datac => \M31|Mem[15][6]~q\,
	datad => \M31|Mem[13][6]~q\,
	combout => \Mu0|Mux1~93_combout\);

-- Location: FF_X24_Y11_N19
\M31|Mem[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[10][6]~q\);

-- Location: FF_X24_Y11_N13
\M31|Mem[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[11][6]~q\);

-- Location: FF_X23_Y11_N15
\M31|Mem[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[8][6]~q\);

-- Location: FF_X23_Y11_N13
\M31|Mem[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[9][6]~q\);

-- Location: LCCOMB_X23_Y11_N14
\Mu0|Mux1~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~85_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M31|Mem[9][6]~q\))) # (!\addr[0]~input_o\ & (\M31|Mem[8][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[8][6]~q\,
	datad => \M31|Mem[9][6]~q\,
	combout => \Mu0|Mux1~85_combout\);

-- Location: LCCOMB_X24_Y11_N12
\Mu0|Mux1~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~86_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux1~85_combout\ & ((\M31|Mem[11][6]~q\))) # (!\Mu0|Mux1~85_combout\ & (\M31|Mem[10][6]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux1~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M31|Mem[10][6]~q\,
	datac => \M31|Mem[11][6]~q\,
	datad => \Mu0|Mux1~85_combout\,
	combout => \Mu0|Mux1~86_combout\);

-- Location: FF_X26_Y12_N13
\M31|Mem[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[2][6]~q\);

-- Location: FF_X26_Y12_N15
\M31|Mem[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[3][6]~q\);

-- Location: FF_X27_Y12_N23
\M31|Mem[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[0][6]~q\);

-- Location: LCCOMB_X27_Y12_N20
\M31|Mem[1][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[1][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M31|Mem[1][6]~feeder_combout\);

-- Location: FF_X27_Y12_N21
\M31|Mem[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[1][6]~feeder_combout\,
	ena => \M30|Mem[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[1][6]~q\);

-- Location: LCCOMB_X27_Y12_N22
\Mu0|Mux1~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~89_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M31|Mem[1][6]~q\))) # (!\addr[0]~input_o\ & (\M31|Mem[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[0][6]~q\,
	datad => \M31|Mem[1][6]~q\,
	combout => \Mu0|Mux1~89_combout\);

-- Location: LCCOMB_X26_Y12_N14
\Mu0|Mux1~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~90_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux1~89_combout\ & ((\M31|Mem[3][6]~q\))) # (!\Mu0|Mux1~89_combout\ & (\M31|Mem[2][6]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux1~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[2][6]~q\,
	datab => \addr[1]~input_o\,
	datac => \M31|Mem[3][6]~q\,
	datad => \Mu0|Mux1~89_combout\,
	combout => \Mu0|Mux1~90_combout\);

-- Location: FF_X18_Y23_N27
\M31|Mem[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[5][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[5][6]~q\);

-- Location: FF_X18_Y23_N21
\M31|Mem[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[7][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[7][6]~q\);

-- Location: FF_X17_Y23_N23
\M31|Mem[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[4][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[4][6]~q\);

-- Location: FF_X17_Y23_N29
\M31|Mem[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M30|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[6][6]~q\);

-- Location: LCCOMB_X17_Y23_N22
\Mu0|Mux1~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~87_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M31|Mem[6][6]~q\))) # (!\addr[1]~input_o\ & (\M31|Mem[4][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M31|Mem[4][6]~q\,
	datad => \M31|Mem[6][6]~q\,
	combout => \Mu0|Mux1~87_combout\);

-- Location: LCCOMB_X18_Y23_N20
\Mu0|Mux1~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~88_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux1~87_combout\ & ((\M31|Mem[7][6]~q\))) # (!\Mu0|Mux1~87_combout\ & (\M31|Mem[5][6]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux1~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[5][6]~q\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[7][6]~q\,
	datad => \Mu0|Mux1~87_combout\,
	combout => \Mu0|Mux1~88_combout\);

-- Location: LCCOMB_X29_Y15_N22
\Mu0|Mux1~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~91_combout\ = (\addr[2]~input_o\ & (((\Mu0|Mux1~88_combout\) # (\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (\Mu0|Mux1~90_combout\ & ((!\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux1~90_combout\,
	datac => \Mu0|Mux1~88_combout\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux1~91_combout\);

-- Location: LCCOMB_X29_Y15_N8
\Mu0|Mux1~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~94_combout\ = (\Mu0|Mux1~91_combout\ & ((\Mu0|Mux1~93_combout\) # ((!\addr[3]~input_o\)))) # (!\Mu0|Mux1~91_combout\ & (((\Mu0|Mux1~86_combout\ & \addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~93_combout\,
	datab => \Mu0|Mux1~86_combout\,
	datac => \Mu0|Mux1~91_combout\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux1~94_combout\);

-- Location: FF_X13_Y15_N31
\M11|Mem[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[2][6]~q\);

-- Location: FF_X13_Y15_N13
\M11|Mem[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[10][6]~q\);

-- Location: LCCOMB_X13_Y15_N30
\Mu0|Mux1~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~105_combout\ = (\addr[4]~input_o\ & (\addr[3]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & ((\M11|Mem[10][6]~q\))) # (!\addr[3]~input_o\ & (\M11|Mem[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M11|Mem[2][6]~q\,
	datad => \M11|Mem[10][6]~q\,
	combout => \Mu0|Mux1~105_combout\);

-- Location: FF_X17_Y14_N29
\M11|Mem[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[18][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[18][6]~q\);

-- Location: FF_X17_Y14_N31
\M11|Mem[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[26][6]~q\);

-- Location: LCCOMB_X17_Y14_N30
\Mu0|Mux1~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~106_combout\ = (\Mu0|Mux1~105_combout\ & (((\M11|Mem[26][6]~q\) # (!\addr[4]~input_o\)))) # (!\Mu0|Mux1~105_combout\ & (\M11|Mem[18][6]~q\ & ((\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~105_combout\,
	datab => \M11|Mem[18][6]~q\,
	datac => \M11|Mem[26][6]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux1~106_combout\);

-- Location: FF_X15_Y13_N29
\M11|Mem[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[22][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[22][6]~q\);

-- Location: FF_X15_Y13_N15
\M11|Mem[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[30][6]~q\);

-- Location: FF_X16_Y13_N19
\M11|Mem[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[14][6]~q\);

-- Location: FF_X14_Y13_N15
\M11|Mem[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[6][6]~q\);

-- Location: LCCOMB_X14_Y13_N14
\Mu0|Mux1~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~112_combout\ = (\addr[4]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & (\M11|Mem[14][6]~q\)) # (!\addr[3]~input_o\ & ((\M11|Mem[6][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[14][6]~q\,
	datab => \addr[4]~input_o\,
	datac => \M11|Mem[6][6]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux1~112_combout\);

-- Location: LCCOMB_X15_Y13_N14
\Mu0|Mux1~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~113_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux1~112_combout\ & ((\M11|Mem[30][6]~q\))) # (!\Mu0|Mux1~112_combout\ & (\M11|Mem[22][6]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux1~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M11|Mem[22][6]~q\,
	datac => \M11|Mem[30][6]~q\,
	datad => \Mu0|Mux1~112_combout\,
	combout => \Mu0|Mux1~113_combout\);

-- Location: FF_X13_Y16_N7
\M01|Mem[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[2][6]~q\);

-- Location: FF_X13_Y16_N29
\M01|Mem[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[10][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[10][6]~q\);

-- Location: LCCOMB_X13_Y16_N6
\Mu0|Mux1~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~109_combout\ = (\addr[4]~input_o\ & (\addr[3]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & ((\M01|Mem[10][6]~q\))) # (!\addr[3]~input_o\ & (\M01|Mem[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M01|Mem[2][6]~q\,
	datad => \M01|Mem[10][6]~q\,
	combout => \Mu0|Mux1~109_combout\);

-- Location: FF_X16_Y14_N23
\M01|Mem[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[26][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[26][6]~q\);

-- Location: FF_X16_Y14_N13
\M01|Mem[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[18][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[18][6]~q\);

-- Location: LCCOMB_X16_Y14_N22
\Mu0|Mux1~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~110_combout\ = (\Mu0|Mux1~109_combout\ & (((\M01|Mem[26][6]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux1~109_combout\ & (\addr[4]~input_o\ & ((\M01|Mem[18][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~109_combout\,
	datab => \addr[4]~input_o\,
	datac => \M01|Mem[26][6]~q\,
	datad => \M01|Mem[18][6]~q\,
	combout => \Mu0|Mux1~110_combout\);

-- Location: FF_X16_Y17_N19
\M01|Mem[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[22][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[22][6]~q\);

-- Location: FF_X16_Y17_N21
\M01|Mem[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[30][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[30][6]~q\);

-- Location: LCCOMB_X15_Y17_N20
\M01|Mem[14][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[14][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M01|Mem[14][6]~feeder_combout\);

-- Location: FF_X15_Y17_N21
\M01|Mem[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[14][6]~feeder_combout\,
	ena => \M00|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[14][6]~q\);

-- Location: FF_X15_Y17_N15
\M01|Mem[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[6][6]~q\);

-- Location: LCCOMB_X15_Y17_N14
\Mu0|Mux1~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~107_combout\ = (\addr[4]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[3]~input_o\ & (\M01|Mem[14][6]~q\)) # (!\addr[3]~input_o\ & ((\M01|Mem[6][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M01|Mem[14][6]~q\,
	datac => \M01|Mem[6][6]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux1~107_combout\);

-- Location: LCCOMB_X16_Y17_N20
\Mu0|Mux1~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~108_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux1~107_combout\ & ((\M01|Mem[30][6]~q\))) # (!\Mu0|Mux1~107_combout\ & (\M01|Mem[22][6]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux1~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M01|Mem[22][6]~q\,
	datac => \M01|Mem[30][6]~q\,
	datad => \Mu0|Mux1~107_combout\,
	combout => \Mu0|Mux1~108_combout\);

-- Location: LCCOMB_X22_Y15_N24
\Mu0|Mux1~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~111_combout\ = (\addr[5]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux1~108_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux1~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~110_combout\,
	datab => \Mu0|Mux1~108_combout\,
	datac => \addr[5]~input_o\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux1~111_combout\);

-- Location: LCCOMB_X22_Y15_N10
\Mu0|Mux1~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~114_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux1~111_combout\ & ((\Mu0|Mux1~113_combout\))) # (!\Mu0|Mux1~111_combout\ & (\Mu0|Mux1~106_combout\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux1~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~106_combout\,
	datab => \Mu0|Mux1~113_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux1~111_combout\,
	combout => \Mu0|Mux1~114_combout\);

-- Location: FF_X15_Y15_N29
\M11|Mem[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[20][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[20][6]~q\);

-- Location: FF_X15_Y15_N31
\M11|Mem[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[28][6]~q\);

-- Location: FF_X18_Y15_N11
\M11|Mem[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[16][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[16][6]~q\);

-- Location: FF_X18_Y15_N25
\M11|Mem[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[24][6]~q\);

-- Location: LCCOMB_X18_Y15_N10
\Mu0|Mux1~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~122_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M11|Mem[24][6]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M11|Mem[16][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M11|Mem[16][6]~q\,
	datad => \M11|Mem[24][6]~q\,
	combout => \Mu0|Mux1~122_combout\);

-- Location: LCCOMB_X15_Y15_N30
\Mu0|Mux1~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~123_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux1~122_combout\ & ((\M11|Mem[28][6]~q\))) # (!\Mu0|Mux1~122_combout\ & (\M11|Mem[20][6]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux1~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M11|Mem[20][6]~q\,
	datac => \M11|Mem[28][6]~q\,
	datad => \Mu0|Mux1~122_combout\,
	combout => \Mu0|Mux1~123_combout\);

-- Location: FF_X17_Y13_N31
\M01|Mem[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[16][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[16][6]~q\);

-- Location: FF_X17_Y13_N29
\M01|Mem[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[24][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[24][6]~q\);

-- Location: LCCOMB_X17_Y13_N30
\Mu0|Mux1~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~115_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M01|Mem[24][6]~q\))) # (!\addr[3]~input_o\ & (\M01|Mem[16][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M01|Mem[16][6]~q\,
	datad => \M01|Mem[24][6]~q\,
	combout => \Mu0|Mux1~115_combout\);

-- Location: FF_X16_Y15_N5
\M01|Mem[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[20][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[20][6]~q\);

-- Location: FF_X16_Y15_N15
\M01|Mem[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[28][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[28][6]~q\);

-- Location: LCCOMB_X16_Y15_N14
\Mu0|Mux1~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~116_combout\ = (\Mu0|Mux1~115_combout\ & (((\M01|Mem[28][6]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux1~115_combout\ & (\M01|Mem[20][6]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~115_combout\,
	datab => \M01|Mem[20][6]~q\,
	datac => \M01|Mem[28][6]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux1~116_combout\);

-- Location: FF_X19_Y15_N25
\M01|Mem[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[0][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[0][6]~q\);

-- Location: FF_X14_Y23_N11
\M01|Mem[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[4][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[4][6]~q\);

-- Location: LCCOMB_X19_Y15_N24
\Mu0|Mux1~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~119_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M01|Mem[4][6]~q\))) # (!\addr[2]~input_o\ & (\M01|Mem[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M01|Mem[0][6]~q\,
	datad => \M01|Mem[4][6]~q\,
	combout => \Mu0|Mux1~119_combout\);

-- Location: FF_X19_Y15_N11
\M01|Mem[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[12][6]~q\);

-- Location: FF_X21_Y16_N27
\M01|Mem[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[8][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[8][6]~q\);

-- Location: LCCOMB_X19_Y15_N10
\Mu0|Mux1~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~120_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux1~119_combout\ & (\M01|Mem[12][6]~q\)) # (!\Mu0|Mux1~119_combout\ & ((\M01|Mem[8][6]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux1~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux1~119_combout\,
	datac => \M01|Mem[12][6]~q\,
	datad => \M01|Mem[8][6]~q\,
	combout => \Mu0|Mux1~120_combout\);

-- Location: LCCOMB_X21_Y15_N26
\M11|Mem[8][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[8][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M11|Mem[8][6]~feeder_combout\);

-- Location: FF_X21_Y15_N27
\M11|Mem[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[8][6]~feeder_combout\,
	ena => \M10|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[8][6]~q\);

-- Location: FF_X17_Y19_N13
\M11|Mem[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[12][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[12][6]~q\);

-- Location: LCCOMB_X13_Y19_N10
\M11|Mem[4][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[4][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M11|Mem[4][6]~feeder_combout\);

-- Location: FF_X13_Y19_N11
\M11|Mem[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[4][6]~feeder_combout\,
	ena => \M10|Mem[4][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[4][6]~q\);

-- Location: FF_X17_Y19_N19
\M11|Mem[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[0][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[0][6]~q\);

-- Location: LCCOMB_X17_Y19_N18
\Mu0|Mux1~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~117_combout\ = (\addr[2]~input_o\ & ((\M11|Mem[4][6]~q\) # ((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & (((\M11|Mem[0][6]~q\ & !\addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[4][6]~q\,
	datab => \addr[2]~input_o\,
	datac => \M11|Mem[0][6]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux1~117_combout\);

-- Location: LCCOMB_X17_Y19_N12
\Mu0|Mux1~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~118_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux1~117_combout\ & ((\M11|Mem[12][6]~q\))) # (!\Mu0|Mux1~117_combout\ & (\M11|Mem[8][6]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux1~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[8][6]~q\,
	datab => \addr[3]~input_o\,
	datac => \M11|Mem[12][6]~q\,
	datad => \Mu0|Mux1~117_combout\,
	combout => \Mu0|Mux1~118_combout\);

-- Location: LCCOMB_X22_Y15_N28
\Mu0|Mux1~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~121_combout\ = (\addr[5]~input_o\ & (((\Mu0|Mux1~118_combout\) # (\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (\Mu0|Mux1~120_combout\ & ((!\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux1~120_combout\,
	datac => \Mu0|Mux1~118_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux1~121_combout\);

-- Location: LCCOMB_X22_Y15_N14
\Mu0|Mux1~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~124_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux1~121_combout\ & (\Mu0|Mux1~123_combout\)) # (!\Mu0|Mux1~121_combout\ & ((\Mu0|Mux1~116_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux1~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux1~123_combout\,
	datac => \Mu0|Mux1~116_combout\,
	datad => \Mu0|Mux1~121_combout\,
	combout => \Mu0|Mux1~124_combout\);

-- Location: LCCOMB_X22_Y15_N16
\Mu0|Mux1~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~125_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\Mu0|Mux1~114_combout\)) # (!\addr[1]~input_o\ & ((\Mu0|Mux1~124_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~114_combout\,
	datab => \Mu0|Mux1~124_combout\,
	datac => \addr[0]~input_o\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux1~125_combout\);

-- Location: FF_X16_Y20_N21
\M11|Mem[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[25][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[25][6]~q\);

-- Location: FF_X16_Y20_N31
\M11|Mem[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[17][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[17][6]~q\);

-- Location: LCCOMB_X16_Y20_N30
\Mu0|Mux1~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~102_combout\ = (\addr[3]~input_o\ & ((\M11|Mem[25][6]~q\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((\M11|Mem[17][6]~q\ & !\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M11|Mem[25][6]~q\,
	datac => \M11|Mem[17][6]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux1~102_combout\);

-- Location: FF_X16_Y19_N31
\M11|Mem[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[29][6]~q\);

-- Location: FF_X16_Y19_N21
\M11|Mem[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[21][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[21][6]~q\);

-- Location: LCCOMB_X16_Y19_N30
\Mu0|Mux1~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~103_combout\ = (\Mu0|Mux1~102_combout\ & (((\M11|Mem[29][6]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux1~102_combout\ & (\addr[2]~input_o\ & ((\M11|Mem[21][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~102_combout\,
	datab => \addr[2]~input_o\,
	datac => \M11|Mem[29][6]~q\,
	datad => \M11|Mem[21][6]~q\,
	combout => \Mu0|Mux1~103_combout\);

-- Location: FF_X14_Y15_N29
\M01|Mem[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[17][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[17][6]~q\);

-- Location: FF_X18_Y12_N27
\M01|Mem[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[25][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[25][6]~q\);

-- Location: LCCOMB_X14_Y15_N28
\Mu0|Mux1~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~95_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M01|Mem[25][6]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M01|Mem[17][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M01|Mem[17][6]~q\,
	datad => \M01|Mem[25][6]~q\,
	combout => \Mu0|Mux1~95_combout\);

-- Location: FF_X17_Y15_N11
\M01|Mem[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[29][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[29][6]~q\);

-- Location: FF_X16_Y23_N15
\M01|Mem[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[21][6]~q\);

-- Location: LCCOMB_X17_Y15_N10
\Mu0|Mux1~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~96_combout\ = (\Mu0|Mux1~95_combout\ & (((\M01|Mem[29][6]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux1~95_combout\ & (\addr[2]~input_o\ & ((\M01|Mem[21][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~95_combout\,
	datab => \addr[2]~input_o\,
	datac => \M01|Mem[29][6]~q\,
	datad => \M01|Mem[21][6]~q\,
	combout => \Mu0|Mux1~96_combout\);

-- Location: LCCOMB_X15_Y22_N6
\M11|Mem[5][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[5][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M11|Mem[5][6]~feeder_combout\);

-- Location: FF_X15_Y22_N7
\M11|Mem[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[5][6]~feeder_combout\,
	ena => \M10|Mem[5][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[5][6]~q\);

-- Location: FF_X18_Y19_N29
\M11|Mem[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[1][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[1][6]~q\);

-- Location: LCCOMB_X18_Y19_N28
\Mu0|Mux1~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~97_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M11|Mem[5][6]~q\)) # (!\addr[2]~input_o\ & ((\M11|Mem[1][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M11|Mem[5][6]~q\,
	datac => \M11|Mem[1][6]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux1~97_combout\);

-- Location: FF_X18_Y19_N23
\M11|Mem[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[13][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[13][6]~q\);

-- Location: LCCOMB_X21_Y15_N16
\M11|Mem[9][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[9][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M11|Mem[9][6]~feeder_combout\);

-- Location: FF_X21_Y15_N17
\M11|Mem[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[9][6]~feeder_combout\,
	ena => \M10|Mem[9][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[9][6]~q\);

-- Location: LCCOMB_X18_Y19_N22
\Mu0|Mux1~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~98_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux1~97_combout\ & (\M11|Mem[13][6]~q\)) # (!\Mu0|Mux1~97_combout\ & ((\M11|Mem[9][6]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux1~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux1~97_combout\,
	datac => \M11|Mem[13][6]~q\,
	datad => \M11|Mem[9][6]~q\,
	combout => \Mu0|Mux1~98_combout\);

-- Location: FF_X15_Y23_N15
\M01|Mem[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[5][6]~q\);

-- Location: FF_X19_Y20_N19
\M01|Mem[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[1][6]~q\);

-- Location: LCCOMB_X19_Y20_N18
\Mu0|Mux1~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~99_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M01|Mem[5][6]~q\)) # (!\addr[2]~input_o\ & ((\M01|Mem[1][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M01|Mem[5][6]~q\,
	datac => \M01|Mem[1][6]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux1~99_combout\);

-- Location: FF_X19_Y20_N29
\M01|Mem[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[13][6]~q\);

-- Location: FF_X21_Y16_N9
\M01|Mem[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[9][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[9][6]~q\);

-- Location: LCCOMB_X19_Y20_N28
\Mu0|Mux1~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~100_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux1~99_combout\ & (\M01|Mem[13][6]~q\)) # (!\Mu0|Mux1~99_combout\ & ((\M01|Mem[9][6]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux1~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux1~99_combout\,
	datac => \M01|Mem[13][6]~q\,
	datad => \M01|Mem[9][6]~q\,
	combout => \Mu0|Mux1~100_combout\);

-- Location: LCCOMB_X22_Y15_N20
\Mu0|Mux1~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~101_combout\ = (\addr[4]~input_o\ & (((\addr[5]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & (\Mu0|Mux1~98_combout\)) # (!\addr[5]~input_o\ & ((\Mu0|Mux1~100_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux1~98_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux1~100_combout\,
	combout => \Mu0|Mux1~101_combout\);

-- Location: LCCOMB_X22_Y15_N22
\Mu0|Mux1~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~104_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux1~101_combout\ & (\Mu0|Mux1~103_combout\)) # (!\Mu0|Mux1~101_combout\ & ((\Mu0|Mux1~96_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux1~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux1~103_combout\,
	datac => \Mu0|Mux1~96_combout\,
	datad => \Mu0|Mux1~101_combout\,
	combout => \Mu0|Mux1~104_combout\);

-- Location: LCCOMB_X14_Y15_N14
\M11|Mem[19][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[19][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M11|Mem[19][6]~feeder_combout\);

-- Location: FF_X14_Y15_N15
\M11|Mem[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[19][6]~feeder_combout\,
	ena => \M10|Mem[19][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[19][6]~q\);

-- Location: FF_X22_Y15_N19
\M11|Mem[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[23][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[23][6]~q\);

-- Location: FF_X30_Y22_N19
\M01|Mem[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[19][6]~q\);

-- Location: LCCOMB_X30_Y22_N24
\M01|Mem[23][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[23][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M01|Mem[23][6]~feeder_combout\);

-- Location: FF_X30_Y22_N25
\M01|Mem[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[23][6]~feeder_combout\,
	ena => \M00|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[23][6]~q\);

-- Location: LCCOMB_X30_Y22_N18
\Mu0|Mux1~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~126_combout\ = (\addr[2]~input_o\ & ((\addr[5]~input_o\) # ((\M01|Mem[23][6]~q\)))) # (!\addr[2]~input_o\ & (!\addr[5]~input_o\ & (\M01|Mem[19][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M01|Mem[19][6]~q\,
	datad => \M01|Mem[23][6]~q\,
	combout => \Mu0|Mux1~126_combout\);

-- Location: LCCOMB_X22_Y15_N18
\Mu0|Mux1~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~127_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux1~126_combout\ & ((\M11|Mem[23][6]~q\))) # (!\Mu0|Mux1~126_combout\ & (\M11|Mem[19][6]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux1~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M11|Mem[19][6]~q\,
	datac => \M11|Mem[23][6]~q\,
	datad => \Mu0|Mux1~126_combout\,
	combout => \Mu0|Mux1~127_combout\);

-- Location: FF_X12_Y17_N9
\M11|Mem[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[27][6]~q\);

-- Location: FF_X22_Y15_N31
\M11|Mem[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[31][6]~q\);

-- Location: FF_X21_Y18_N15
\M01|Mem[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[27][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[27][6]~q\);

-- Location: FF_X21_Y18_N13
\M01|Mem[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[31][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[31][6]~q\);

-- Location: LCCOMB_X21_Y18_N14
\Mu0|Mux1~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~133_combout\ = (\addr[5]~input_o\ & (\addr[2]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[2]~input_o\ & ((\M01|Mem[31][6]~q\))) # (!\addr[2]~input_o\ & (\M01|Mem[27][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M01|Mem[27][6]~q\,
	datad => \M01|Mem[31][6]~q\,
	combout => \Mu0|Mux1~133_combout\);

-- Location: LCCOMB_X22_Y15_N30
\Mu0|Mux1~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~134_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux1~133_combout\ & ((\M11|Mem[31][6]~q\))) # (!\Mu0|Mux1~133_combout\ & (\M11|Mem[27][6]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux1~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M11|Mem[27][6]~q\,
	datac => \M11|Mem[31][6]~q\,
	datad => \Mu0|Mux1~133_combout\,
	combout => \Mu0|Mux1~134_combout\);

-- Location: FF_X27_Y21_N21
\M01|Mem[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[3][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[3][6]~q\);

-- Location: FF_X27_Y21_N19
\M01|Mem[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[7][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[7][6]~q\);

-- Location: LCCOMB_X27_Y21_N20
\Mu0|Mux1~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~130_combout\ = (\addr[2]~input_o\ & ((\addr[5]~input_o\) # ((\M01|Mem[7][6]~q\)))) # (!\addr[2]~input_o\ & (!\addr[5]~input_o\ & (\M01|Mem[3][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M01|Mem[3][6]~q\,
	datad => \M01|Mem[7][6]~q\,
	combout => \Mu0|Mux1~130_combout\);

-- Location: FF_X16_Y21_N23
\M11|Mem[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[7][6]~q\);

-- Location: FF_X16_Y21_N29
\M11|Mem[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[3][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[3][6]~q\);

-- Location: LCCOMB_X16_Y21_N22
\Mu0|Mux1~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~131_combout\ = (\Mu0|Mux1~130_combout\ & (((\M11|Mem[7][6]~q\)) # (!\addr[5]~input_o\))) # (!\Mu0|Mux1~130_combout\ & (\addr[5]~input_o\ & ((\M11|Mem[3][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~130_combout\,
	datab => \addr[5]~input_o\,
	datac => \M11|Mem[7][6]~q\,
	datad => \M11|Mem[3][6]~q\,
	combout => \Mu0|Mux1~131_combout\);

-- Location: LCCOMB_X21_Y17_N14
\M11|Mem[11][6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[11][6]~feeder_combout\ = \Din[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[14]~input_o\,
	combout => \M11|Mem[11][6]~feeder_combout\);

-- Location: FF_X21_Y17_N15
\M11|Mem[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[11][6]~feeder_combout\,
	ena => \M10|Mem[11][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[11][6]~q\);

-- Location: FF_X23_Y14_N23
\M01|Mem[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[11][6]~q\);

-- Location: FF_X23_Y14_N21
\M01|Mem[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M00|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[15][6]~q\);

-- Location: LCCOMB_X23_Y14_N22
\Mu0|Mux1~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~128_combout\ = (\addr[2]~input_o\ & ((\addr[5]~input_o\) # ((\M01|Mem[15][6]~q\)))) # (!\addr[2]~input_o\ & (!\addr[5]~input_o\ & (\M01|Mem[11][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M01|Mem[11][6]~q\,
	datad => \M01|Mem[15][6]~q\,
	combout => \Mu0|Mux1~128_combout\);

-- Location: FF_X22_Y17_N17
\M11|Mem[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[14]~input_o\,
	sload => VCC,
	ena => \M10|Mem[15][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[15][6]~q\);

-- Location: LCCOMB_X22_Y17_N16
\Mu0|Mux1~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~129_combout\ = (\Mu0|Mux1~128_combout\ & (((\M11|Mem[15][6]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux1~128_combout\ & (\M11|Mem[11][6]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[11][6]~q\,
	datab => \Mu0|Mux1~128_combout\,
	datac => \M11|Mem[15][6]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux1~129_combout\);

-- Location: LCCOMB_X22_Y15_N12
\Mu0|Mux1~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~132_combout\ = (\addr[3]~input_o\ & (((\Mu0|Mux1~129_combout\) # (\addr[4]~input_o\)))) # (!\addr[3]~input_o\ & (\Mu0|Mux1~131_combout\ & ((!\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~131_combout\,
	datab => \Mu0|Mux1~129_combout\,
	datac => \addr[3]~input_o\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux1~132_combout\);

-- Location: LCCOMB_X22_Y15_N0
\Mu0|Mux1~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~135_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux1~132_combout\ & ((\Mu0|Mux1~134_combout\))) # (!\Mu0|Mux1~132_combout\ & (\Mu0|Mux1~127_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux1~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux1~127_combout\,
	datac => \Mu0|Mux1~134_combout\,
	datad => \Mu0|Mux1~132_combout\,
	combout => \Mu0|Mux1~135_combout\);

-- Location: LCCOMB_X22_Y15_N26
\Mu0|Mux1~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~136_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux1~125_combout\ & ((\Mu0|Mux1~135_combout\))) # (!\Mu0|Mux1~125_combout\ & (\Mu0|Mux1~104_combout\)))) # (!\addr[0]~input_o\ & (\Mu0|Mux1~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux1~125_combout\,
	datac => \Mu0|Mux1~104_combout\,
	datad => \Mu0|Mux1~135_combout\,
	combout => \Mu0|Mux1~136_combout\);

-- Location: LCCOMB_X29_Y15_N18
\Mu0|Mux1~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~137_combout\ = (\Mu0|Mux14~1_combout\ & ((\Mu0|Mux14~0_combout\) # ((\Mu0|Mux1~94_combout\)))) # (!\Mu0|Mux14~1_combout\ & (!\Mu0|Mux14~0_combout\ & ((\Mu0|Mux1~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~1_combout\,
	datab => \Mu0|Mux14~0_combout\,
	datac => \Mu0|Mux1~94_combout\,
	datad => \Mu0|Mux1~136_combout\,
	combout => \Mu0|Mux1~137_combout\);

-- Location: LCCOMB_X29_Y15_N20
\Mu0|Mux1~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~148_combout\ = (\Mu0|Mux14~0_combout\ & ((\Mu0|Mux1~137_combout\ & (\Mu0|Mux1~147_combout\)) # (!\Mu0|Mux1~137_combout\ & ((\M20|Mux1~20_combout\))))) # (!\Mu0|Mux14~0_combout\ & (((\Mu0|Mux1~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux1~147_combout\,
	datab => \M20|Mux1~20_combout\,
	datac => \Mu0|Mux14~0_combout\,
	datad => \Mu0|Mux1~137_combout\,
	combout => \Mu0|Mux1~148_combout\);

-- Location: LCCOMB_X22_Y15_N4
\Mu0|Mux1~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux1~149_combout\ = (\Mu0|Mux1~84_combout\) # ((\Mu0|Mux1~148_combout\ & !\addr[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mu0|Mux1~84_combout\,
	datac => \Mu0|Mux1~148_combout\,
	datad => \addr[7]~input_o\,
	combout => \Mu0|Mux1~149_combout\);

-- Location: IOIBUF_X21_Y41_N8
\Din[15]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Din(15),
	o => \Din[15]~input_o\);

-- Location: FF_X21_Y25_N15
\M41|Mem[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[16][7]~q\);

-- Location: FF_X21_Y25_N13
\M41|Mem[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[20][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[20][7]~q\);

-- Location: LCCOMB_X21_Y25_N14
\Mu0|Mux0~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~64_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M41|Mem[20][7]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M41|Mem[16][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[16][7]~q\,
	datad => \M41|Mem[20][7]~q\,
	combout => \Mu0|Mux0~64_combout\);

-- Location: FF_X22_Y25_N31
\M41|Mem[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[28][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[28][7]~q\);

-- Location: FF_X22_Y25_N29
\M41|Mem[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[24][7]~q\);

-- Location: LCCOMB_X22_Y25_N30
\Mu0|Mux0~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~65_combout\ = (\Mu0|Mux0~64_combout\ & (((\M41|Mem[28][7]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux0~64_combout\ & (\addr[3]~input_o\ & ((\M41|Mem[24][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~64_combout\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[28][7]~q\,
	datad => \M41|Mem[24][7]~q\,
	combout => \Mu0|Mux0~65_combout\);

-- Location: FF_X31_Y21_N5
\M41|Mem[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[8][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[8][7]~q\);

-- Location: FF_X31_Y21_N23
\M41|Mem[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[12][7]~q\);

-- Location: FF_X30_Y21_N23
\M41|Mem[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[0][7]~q\);

-- Location: LCCOMB_X30_Y21_N28
\M41|Mem[4][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[4][7]~feeder_combout\ = \Din[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[15]~input_o\,
	combout => \M41|Mem[4][7]~feeder_combout\);

-- Location: FF_X30_Y21_N29
\M41|Mem[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[4][7]~feeder_combout\,
	ena => \M40|Mem[4][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[4][7]~q\);

-- Location: LCCOMB_X30_Y21_N22
\Mu0|Mux0~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~66_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M41|Mem[4][7]~q\))) # (!\addr[2]~input_o\ & (\M41|Mem[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[0][7]~q\,
	datad => \M41|Mem[4][7]~q\,
	combout => \Mu0|Mux0~66_combout\);

-- Location: LCCOMB_X31_Y21_N22
\Mu0|Mux0~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~67_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux0~66_combout\ & ((\M41|Mem[12][7]~q\))) # (!\Mu0|Mux0~66_combout\ & (\M41|Mem[8][7]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux0~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M41|Mem[8][7]~q\,
	datac => \M41|Mem[12][7]~q\,
	datad => \Mu0|Mux0~66_combout\,
	combout => \Mu0|Mux0~67_combout\);

-- Location: LCCOMB_X27_Y23_N22
\Mu0|Mux0~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~68_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & (\Mu0|Mux0~65_combout\)) # (!\addr[4]~input_o\ & ((\Mu0|Mux0~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~65_combout\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux0~67_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux0~68_combout\);

-- Location: FF_X25_Y26_N21
\M51|Mem[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[24][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[24][7]~q\);

-- Location: FF_X25_Y26_N23
\M51|Mem[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[16][7]~q\);

-- Location: LCCOMB_X25_Y26_N22
\Mu0|Mux0~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~69_combout\ = (\addr[2]~input_o\ & (((\addr[3]~input_o\)))) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\M51|Mem[24][7]~q\)) # (!\addr[3]~input_o\ & ((\M51|Mem[16][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M51|Mem[24][7]~q\,
	datac => \M51|Mem[16][7]~q\,
	datad => \addr[3]~input_o\,
	combout => \Mu0|Mux0~69_combout\);

-- Location: FF_X26_Y26_N21
\M51|Mem[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[28][7]~q\);

-- Location: FF_X26_Y26_N19
\M51|Mem[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[20][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[20][7]~q\);

-- Location: LCCOMB_X26_Y26_N20
\Mu0|Mux0~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~70_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux0~69_combout\ & (\M51|Mem[28][7]~q\)) # (!\Mu0|Mux0~69_combout\ & ((\M51|Mem[20][7]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux0~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux0~69_combout\,
	datac => \M51|Mem[28][7]~q\,
	datad => \M51|Mem[20][7]~q\,
	combout => \Mu0|Mux0~70_combout\);

-- Location: FF_X31_Y22_N3
\M51|Mem[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[4][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[4][7]~q\);

-- Location: FF_X31_Y22_N5
\M51|Mem[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[12][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[12][7]~q\);

-- Location: FF_X28_Y21_N21
\M51|Mem[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[8][7]~q\);

-- Location: FF_X28_Y21_N31
\M51|Mem[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[0][7]~q\);

-- Location: LCCOMB_X28_Y21_N30
\Mu0|Mux0~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~62_combout\ = (\addr[3]~input_o\ & ((\M51|Mem[8][7]~q\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((\M51|Mem[0][7]~q\ & !\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[8][7]~q\,
	datac => \M51|Mem[0][7]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux0~62_combout\);

-- Location: LCCOMB_X31_Y22_N4
\Mu0|Mux0~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~63_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux0~62_combout\ & ((\M51|Mem[12][7]~q\))) # (!\Mu0|Mux0~62_combout\ & (\M51|Mem[4][7]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M51|Mem[4][7]~q\,
	datac => \M51|Mem[12][7]~q\,
	datad => \Mu0|Mux0~62_combout\,
	combout => \Mu0|Mux0~63_combout\);

-- Location: LCCOMB_X27_Y23_N24
\Mu0|Mux0~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~71_combout\ = (\Mu0|Mux0~68_combout\ & ((\Mu0|Mux0~70_combout\) # ((!\addr[5]~input_o\)))) # (!\Mu0|Mux0~68_combout\ & (((\addr[5]~input_o\ & \Mu0|Mux0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~68_combout\,
	datab => \Mu0|Mux0~70_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux0~63_combout\,
	combout => \Mu0|Mux0~71_combout\);

-- Location: FF_X35_Y20_N15
\M51|Mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[1][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[1][7]~q\);

-- Location: FF_X35_Y20_N29
\M51|Mem[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[9][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[9][7]~q\);

-- Location: LCCOMB_X35_Y20_N14
\Mu0|Mux0~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~52_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M51|Mem[9][7]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M51|Mem[1][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[1][7]~q\,
	datad => \M51|Mem[9][7]~q\,
	combout => \Mu0|Mux0~52_combout\);

-- Location: FF_X34_Y20_N7
\M51|Mem[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[13][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[13][7]~q\);

-- Location: FF_X34_Y20_N21
\M51|Mem[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[5][7]~q\);

-- Location: LCCOMB_X34_Y20_N6
\Mu0|Mux0~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~53_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux0~52_combout\ & (\M51|Mem[13][7]~q\)) # (!\Mu0|Mux0~52_combout\ & ((\M51|Mem[5][7]~q\))))) # (!\addr[2]~input_o\ & (\Mu0|Mux0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \Mu0|Mux0~52_combout\,
	datac => \M51|Mem[13][7]~q\,
	datad => \M51|Mem[5][7]~q\,
	combout => \Mu0|Mux0~53_combout\);

-- Location: FF_X23_Y20_N23
\M41|Mem[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[17][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[17][7]~q\);

-- Location: FF_X23_Y20_N13
\M41|Mem[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[21][7]~q\);

-- Location: LCCOMB_X23_Y20_N22
\Mu0|Mux0~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~54_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M41|Mem[21][7]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M41|Mem[17][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[17][7]~q\,
	datad => \M41|Mem[21][7]~q\,
	combout => \Mu0|Mux0~54_combout\);

-- Location: FF_X24_Y24_N31
\M41|Mem[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[29][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[29][7]~q\);

-- Location: FF_X24_Y24_N29
\M41|Mem[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[25][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[25][7]~q\);

-- Location: LCCOMB_X24_Y24_N30
\Mu0|Mux0~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~55_combout\ = (\Mu0|Mux0~54_combout\ & (((\M41|Mem[29][7]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux0~54_combout\ & (\addr[3]~input_o\ & ((\M41|Mem[25][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~54_combout\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[29][7]~q\,
	datad => \M41|Mem[25][7]~q\,
	combout => \Mu0|Mux0~55_combout\);

-- Location: FF_X26_Y29_N21
\M41|Mem[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[9][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[9][7]~q\);

-- Location: FF_X26_Y29_N31
\M41|Mem[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[13][7]~q\);

-- Location: FF_X27_Y29_N23
\M41|Mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[1][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[1][7]~q\);

-- Location: FF_X27_Y29_N21
\M41|Mem[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[5][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[5][7]~q\);

-- Location: LCCOMB_X27_Y29_N22
\Mu0|Mux0~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~56_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M41|Mem[5][7]~q\))) # (!\addr[2]~input_o\ & (\M41|Mem[1][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[1][7]~q\,
	datad => \M41|Mem[5][7]~q\,
	combout => \Mu0|Mux0~56_combout\);

-- Location: LCCOMB_X26_Y29_N30
\Mu0|Mux0~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~57_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux0~56_combout\ & ((\M41|Mem[13][7]~q\))) # (!\Mu0|Mux0~56_combout\ & (\M41|Mem[9][7]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M41|Mem[9][7]~q\,
	datac => \M41|Mem[13][7]~q\,
	datad => \Mu0|Mux0~56_combout\,
	combout => \Mu0|Mux0~57_combout\);

-- Location: LCCOMB_X27_Y23_N18
\Mu0|Mux0~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~58_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\Mu0|Mux0~55_combout\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & ((\Mu0|Mux0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \Mu0|Mux0~55_combout\,
	datad => \Mu0|Mux0~57_combout\,
	combout => \Mu0|Mux0~58_combout\);

-- Location: FF_X24_Y28_N5
\M51|Mem[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[25][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[25][7]~q\);

-- Location: FF_X24_Y28_N15
\M51|Mem[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[17][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[17][7]~q\);

-- Location: LCCOMB_X24_Y28_N14
\Mu0|Mux0~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~59_combout\ = (\addr[3]~input_o\ & ((\M51|Mem[25][7]~q\) # ((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & (((\M51|Mem[17][7]~q\ & !\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M51|Mem[25][7]~q\,
	datac => \M51|Mem[17][7]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux0~59_combout\);

-- Location: FF_X25_Y28_N31
\M51|Mem[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[29][7]~q\);

-- Location: FF_X25_Y28_N29
\M51|Mem[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[21][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[21][7]~q\);

-- Location: LCCOMB_X25_Y28_N30
\Mu0|Mux0~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~60_combout\ = (\Mu0|Mux0~59_combout\ & (((\M51|Mem[29][7]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux0~59_combout\ & (\addr[2]~input_o\ & ((\M51|Mem[21][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~59_combout\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[29][7]~q\,
	datad => \M51|Mem[21][7]~q\,
	combout => \Mu0|Mux0~60_combout\);

-- Location: LCCOMB_X27_Y23_N12
\Mu0|Mux0~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~61_combout\ = (\Mu0|Mux0~58_combout\ & (((\Mu0|Mux0~60_combout\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux0~58_combout\ & (\Mu0|Mux0~53_combout\ & (\addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~53_combout\,
	datab => \Mu0|Mux0~58_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux0~60_combout\,
	combout => \Mu0|Mux0~61_combout\);

-- Location: LCCOMB_X27_Y23_N10
\Mu0|Mux0~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~72_combout\ = (\addr[0]~input_o\ & (((\Mu0|Mux0~61_combout\) # (\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (\Mu0|Mux0~71_combout\ & ((!\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux0~71_combout\,
	datac => \Mu0|Mux0~61_combout\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux0~72_combout\);

-- Location: LCCOMB_X30_Y26_N28
\M51|Mem[11][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[11][7]~feeder_combout\ = \Din[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[15]~input_o\,
	combout => \M51|Mem[11][7]~feeder_combout\);

-- Location: FF_X30_Y26_N29
\M51|Mem[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[11][7]~feeder_combout\,
	ena => \M50|Mem[11][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[11][7]~q\);

-- Location: FF_X30_Y26_N31
\M51|Mem[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[27][7]~q\);

-- Location: FF_X30_Y28_N23
\M41|Mem[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[11][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[11][7]~q\);

-- Location: FF_X30_Y28_N13
\M41|Mem[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[27][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[27][7]~q\);

-- Location: LCCOMB_X30_Y28_N22
\Mu0|Mux0~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~73_combout\ = (\addr[4]~input_o\ & ((\addr[5]~input_o\) # ((\M41|Mem[27][7]~q\)))) # (!\addr[4]~input_o\ & (!\addr[5]~input_o\ & (\M41|Mem[11][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M41|Mem[11][7]~q\,
	datad => \M41|Mem[27][7]~q\,
	combout => \Mu0|Mux0~73_combout\);

-- Location: LCCOMB_X30_Y26_N30
\Mu0|Mux0~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~74_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux0~73_combout\ & ((\M51|Mem[27][7]~q\))) # (!\Mu0|Mux0~73_combout\ & (\M51|Mem[11][7]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M51|Mem[11][7]~q\,
	datac => \M51|Mem[27][7]~q\,
	datad => \Mu0|Mux0~73_combout\,
	combout => \Mu0|Mux0~74_combout\);

-- Location: FF_X28_Y27_N23
\M41|Mem[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[15][7]~q\);

-- Location: FF_X28_Y27_N13
\M51|Mem[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[15][7]~q\);

-- Location: LCCOMB_X28_Y27_N22
\Mu0|Mux0~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~80_combout\ = (\addr[4]~input_o\ & (\addr[5]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[5]~input_o\ & ((\M51|Mem[15][7]~q\))) # (!\addr[5]~input_o\ & (\M41|Mem[15][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M41|Mem[15][7]~q\,
	datad => \M51|Mem[15][7]~q\,
	combout => \Mu0|Mux0~80_combout\);

-- Location: FF_X26_Y25_N7
\M51|Mem[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[31][7]~q\);

-- Location: FF_X26_Y25_N13
\M41|Mem[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[31][7]~q\);

-- Location: LCCOMB_X26_Y25_N6
\Mu0|Mux0~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~81_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux0~80_combout\ & (\M51|Mem[31][7]~q\)) # (!\Mu0|Mux0~80_combout\ & ((\M41|Mem[31][7]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux0~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux0~80_combout\,
	datac => \M51|Mem[31][7]~q\,
	datad => \M41|Mem[31][7]~q\,
	combout => \Mu0|Mux0~81_combout\);

-- Location: FF_X27_Y25_N5
\M41|Mem[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[23][7]~q\);

-- Location: FF_X27_Y25_N23
\M41|Mem[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[7][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[7][7]~q\);

-- Location: LCCOMB_X27_Y25_N22
\Mu0|Mux0~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~75_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & (\M41|Mem[23][7]~q\)) # (!\addr[4]~input_o\ & ((\M41|Mem[7][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M41|Mem[23][7]~q\,
	datac => \M41|Mem[7][7]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux0~75_combout\);

-- Location: FF_X28_Y25_N23
\M51|Mem[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[23][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[23][7]~q\);

-- Location: FF_X28_Y25_N29
\M51|Mem[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[7][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[7][7]~q\);

-- Location: LCCOMB_X28_Y25_N22
\Mu0|Mux0~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~76_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux0~75_combout\ & (\M51|Mem[23][7]~q\)) # (!\Mu0|Mux0~75_combout\ & ((\M51|Mem[7][7]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux0~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux0~75_combout\,
	datac => \M51|Mem[23][7]~q\,
	datad => \M51|Mem[7][7]~q\,
	combout => \Mu0|Mux0~76_combout\);

-- Location: FF_X31_Y23_N5
\M51|Mem[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[3][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[3][7]~q\);

-- Location: FF_X31_Y23_N23
\M51|Mem[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[19][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[19][7]~q\);

-- Location: FF_X32_Y23_N29
\M41|Mem[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[3][7]~q\);

-- Location: FF_X32_Y23_N11
\M41|Mem[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[19][7]~q\);

-- Location: LCCOMB_X32_Y23_N28
\Mu0|Mux0~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~77_combout\ = (\addr[5]~input_o\ & (\addr[4]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\M41|Mem[19][7]~q\))) # (!\addr[4]~input_o\ & (\M41|Mem[3][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M41|Mem[3][7]~q\,
	datad => \M41|Mem[19][7]~q\,
	combout => \Mu0|Mux0~77_combout\);

-- Location: LCCOMB_X31_Y23_N22
\Mu0|Mux0~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~78_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux0~77_combout\ & ((\M51|Mem[19][7]~q\))) # (!\Mu0|Mux0~77_combout\ & (\M51|Mem[3][7]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M51|Mem[3][7]~q\,
	datac => \M51|Mem[19][7]~q\,
	datad => \Mu0|Mux0~77_combout\,
	combout => \Mu0|Mux0~78_combout\);

-- Location: LCCOMB_X27_Y23_N28
\Mu0|Mux0~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~79_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\Mu0|Mux0~76_combout\)) # (!\addr[2]~input_o\ & ((\Mu0|Mux0~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux0~76_combout\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux0~78_combout\,
	combout => \Mu0|Mux0~79_combout\);

-- Location: LCCOMB_X27_Y23_N30
\Mu0|Mux0~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~82_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux0~79_combout\ & ((\Mu0|Mux0~81_combout\))) # (!\Mu0|Mux0~79_combout\ & (\Mu0|Mux0~74_combout\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux0~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~74_combout\,
	datab => \Mu0|Mux0~81_combout\,
	datac => \addr[3]~input_o\,
	datad => \Mu0|Mux0~79_combout\,
	combout => \Mu0|Mux0~82_combout\);

-- Location: LCCOMB_X34_Y23_N28
\M51|Mem[22][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M51|Mem[22][7]~feeder_combout\ = \Din[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[15]~input_o\,
	combout => \M51|Mem[22][7]~feeder_combout\);

-- Location: FF_X34_Y23_N29
\M51|Mem[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M51|Mem[22][7]~feeder_combout\,
	ena => \M50|Mem[22][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[22][7]~q\);

-- Location: FF_X27_Y23_N7
\M51|Mem[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[30][7]~q\);

-- Location: FF_X35_Y23_N31
\M51|Mem[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[18][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[18][7]~q\);

-- Location: FF_X35_Y23_N21
\M51|Mem[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[26][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[26][7]~q\);

-- Location: LCCOMB_X35_Y23_N30
\Mu0|Mux0~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~49_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M51|Mem[26][7]~q\))) # (!\addr[3]~input_o\ & (\M51|Mem[18][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M51|Mem[18][7]~q\,
	datad => \M51|Mem[26][7]~q\,
	combout => \Mu0|Mux0~49_combout\);

-- Location: LCCOMB_X27_Y23_N6
\Mu0|Mux0~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~50_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux0~49_combout\ & ((\M51|Mem[30][7]~q\))) # (!\Mu0|Mux0~49_combout\ & (\M51|Mem[22][7]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M51|Mem[22][7]~q\,
	datac => \M51|Mem[30][7]~q\,
	datad => \Mu0|Mux0~49_combout\,
	combout => \Mu0|Mux0~50_combout\);

-- Location: FF_X35_Y18_N15
\M41|Mem[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[18][7]~q\);

-- Location: LCCOMB_X35_Y18_N12
\M41|Mem[22][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M41|Mem[22][7]~feeder_combout\ = \Din[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[15]~input_o\,
	combout => \M41|Mem[22][7]~feeder_combout\);

-- Location: FF_X35_Y18_N13
\M41|Mem[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M41|Mem[22][7]~feeder_combout\,
	ena => \M40|Mem[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[22][7]~q\);

-- Location: LCCOMB_X35_Y18_N14
\Mu0|Mux0~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~44_combout\ = (\addr[2]~input_o\ & ((\addr[3]~input_o\) # ((\M41|Mem[22][7]~q\)))) # (!\addr[2]~input_o\ & (!\addr[3]~input_o\ & (\M41|Mem[18][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M41|Mem[18][7]~q\,
	datad => \M41|Mem[22][7]~q\,
	combout => \Mu0|Mux0~44_combout\);

-- Location: FF_X34_Y18_N23
\M41|Mem[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[30][7]~q\);

-- Location: FF_X34_Y18_N13
\M41|Mem[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[26][7]~q\);

-- Location: LCCOMB_X34_Y18_N22
\Mu0|Mux0~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~45_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux0~44_combout\ & (\M41|Mem[30][7]~q\)) # (!\Mu0|Mux0~44_combout\ & ((\M41|Mem[26][7]~q\))))) # (!\addr[3]~input_o\ & (\Mu0|Mux0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux0~44_combout\,
	datac => \M41|Mem[30][7]~q\,
	datad => \M41|Mem[26][7]~q\,
	combout => \Mu0|Mux0~45_combout\);

-- Location: FF_X34_Y26_N5
\M41|Mem[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[10][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[10][7]~q\);

-- Location: FF_X34_Y26_N31
\M41|Mem[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[14][7]~q\);

-- Location: FF_X35_Y26_N27
\M41|Mem[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[2][7]~q\);

-- Location: FF_X35_Y26_N17
\M41|Mem[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M40|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M41|Mem[6][7]~q\);

-- Location: LCCOMB_X35_Y26_N26
\Mu0|Mux0~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~46_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M41|Mem[6][7]~q\))) # (!\addr[2]~input_o\ & (\M41|Mem[2][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M41|Mem[2][7]~q\,
	datad => \M41|Mem[6][7]~q\,
	combout => \Mu0|Mux0~46_combout\);

-- Location: LCCOMB_X34_Y26_N30
\Mu0|Mux0~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~47_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux0~46_combout\ & ((\M41|Mem[14][7]~q\))) # (!\Mu0|Mux0~46_combout\ & (\M41|Mem[10][7]~q\)))) # (!\addr[3]~input_o\ & (((\Mu0|Mux0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M41|Mem[10][7]~q\,
	datac => \M41|Mem[14][7]~q\,
	datad => \Mu0|Mux0~46_combout\,
	combout => \Mu0|Mux0~47_combout\);

-- Location: LCCOMB_X27_Y23_N20
\Mu0|Mux0~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~48_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & (\Mu0|Mux0~45_combout\)) # (!\addr[4]~input_o\ & ((\Mu0|Mux0~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~45_combout\,
	datab => \Mu0|Mux0~47_combout\,
	datac => \addr[5]~input_o\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux0~48_combout\);

-- Location: FF_X34_Y24_N5
\M51|Mem[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[6][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[6][7]~q\);

-- Location: FF_X27_Y23_N3
\M51|Mem[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[14][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[14][7]~q\);

-- Location: FF_X31_Y27_N31
\M51|Mem[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[2][7]~q\);

-- Location: FF_X31_Y27_N29
\M51|Mem[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M50|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M51|Mem[10][7]~q\);

-- Location: LCCOMB_X31_Y27_N30
\Mu0|Mux0~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~42_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\M51|Mem[10][7]~q\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & (\M51|Mem[2][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M51|Mem[2][7]~q\,
	datad => \M51|Mem[10][7]~q\,
	combout => \Mu0|Mux0~42_combout\);

-- Location: LCCOMB_X27_Y23_N2
\Mu0|Mux0~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~43_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux0~42_combout\ & ((\M51|Mem[14][7]~q\))) # (!\Mu0|Mux0~42_combout\ & (\M51|Mem[6][7]~q\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \M51|Mem[6][7]~q\,
	datac => \M51|Mem[14][7]~q\,
	datad => \Mu0|Mux0~42_combout\,
	combout => \Mu0|Mux0~43_combout\);

-- Location: LCCOMB_X27_Y23_N0
\Mu0|Mux0~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~51_combout\ = (\Mu0|Mux0~48_combout\ & ((\Mu0|Mux0~50_combout\) # ((!\addr[5]~input_o\)))) # (!\Mu0|Mux0~48_combout\ & (((\addr[5]~input_o\ & \Mu0|Mux0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~50_combout\,
	datab => \Mu0|Mux0~48_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux0~43_combout\,
	combout => \Mu0|Mux0~51_combout\);

-- Location: LCCOMB_X27_Y23_N8
\Mu0|Mux0~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~83_combout\ = (\Mu0|Mux0~72_combout\ & (((\Mu0|Mux0~82_combout\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux0~72_combout\ & (\addr[1]~input_o\ & ((\Mu0|Mux0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~72_combout\,
	datab => \addr[1]~input_o\,
	datac => \Mu0|Mux0~82_combout\,
	datad => \Mu0|Mux0~51_combout\,
	combout => \Mu0|Mux0~83_combout\);

-- Location: FF_X29_Y18_N7
\M61|Mem[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[10][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[10][7]~q\);

-- Location: FF_X29_Y18_N21
\M61|Mem[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[11][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[11][7]~q\);

-- Location: LCCOMB_X29_Y18_N6
\Mu0|Mux0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~10_combout\ = (\addr[0]~input_o\ & ((\addr[5]~input_o\) # ((\M61|Mem[11][7]~q\)))) # (!\addr[0]~input_o\ & (!\addr[5]~input_o\ & (\M61|Mem[10][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[5]~input_o\,
	datac => \M61|Mem[10][7]~q\,
	datad => \M61|Mem[11][7]~q\,
	combout => \Mu0|Mux0~10_combout\);

-- Location: FF_X30_Y18_N15
\M71|Mem[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[11][7]~q\);

-- Location: FF_X30_Y18_N29
\M71|Mem[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[10][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[10][7]~q\);

-- Location: LCCOMB_X30_Y18_N14
\Mu0|Mux0~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~11_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux0~10_combout\ & (\M71|Mem[11][7]~q\)) # (!\Mu0|Mux0~10_combout\ & ((\M71|Mem[10][7]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux0~10_combout\,
	datac => \M71|Mem[11][7]~q\,
	datad => \M71|Mem[10][7]~q\,
	combout => \Mu0|Mux0~11_combout\);

-- Location: FF_X25_Y19_N27
\M61|Mem[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[26][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[26][7]~q\);

-- Location: FF_X25_Y19_N25
\M61|Mem[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[27][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[27][7]~q\);

-- Location: LCCOMB_X25_Y19_N26
\Mu0|Mux0~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~17_combout\ = (\addr[5]~input_o\ & (\addr[0]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[0]~input_o\ & ((\M61|Mem[27][7]~q\))) # (!\addr[0]~input_o\ & (\M61|Mem[26][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[26][7]~q\,
	datad => \M61|Mem[27][7]~q\,
	combout => \Mu0|Mux0~17_combout\);

-- Location: FF_X28_Y19_N19
\M71|Mem[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[27][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[27][7]~q\);

-- Location: LCCOMB_X24_Y19_N14
\M71|Mem[26][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[26][7]~feeder_combout\ = \Din[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[15]~input_o\,
	combout => \M71|Mem[26][7]~feeder_combout\);

-- Location: FF_X24_Y19_N15
\M71|Mem[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[26][7]~feeder_combout\,
	ena => \M70|Mem[26][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[26][7]~q\);

-- Location: LCCOMB_X28_Y19_N18
\Mu0|Mux0~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~18_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux0~17_combout\ & (\M71|Mem[27][7]~q\)) # (!\Mu0|Mux0~17_combout\ & ((\M71|Mem[26][7]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux0~17_combout\,
	datac => \M71|Mem[27][7]~q\,
	datad => \M71|Mem[26][7]~q\,
	combout => \Mu0|Mux0~18_combout\);

-- Location: FF_X31_Y20_N1
\M61|Mem[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[9][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[9][7]~q\);

-- Location: FF_X31_Y20_N27
\M71|Mem[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[9][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[9][7]~q\);

-- Location: FF_X30_Y20_N15
\M61|Mem[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[8][7]~q\);

-- Location: FF_X30_Y20_N21
\M71|Mem[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[8][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[8][7]~q\);

-- Location: LCCOMB_X30_Y20_N14
\Mu0|Mux0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~14_combout\ = (\addr[5]~input_o\ & ((\addr[0]~input_o\) # ((\M71|Mem[8][7]~q\)))) # (!\addr[5]~input_o\ & (!\addr[0]~input_o\ & (\M61|Mem[8][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[8][7]~q\,
	datad => \M71|Mem[8][7]~q\,
	combout => \Mu0|Mux0~14_combout\);

-- Location: LCCOMB_X31_Y20_N26
\Mu0|Mux0~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~15_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux0~14_combout\ & ((\M71|Mem[9][7]~q\))) # (!\Mu0|Mux0~14_combout\ & (\M61|Mem[9][7]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M61|Mem[9][7]~q\,
	datac => \M71|Mem[9][7]~q\,
	datad => \Mu0|Mux0~14_combout\,
	combout => \Mu0|Mux0~15_combout\);

-- Location: LCCOMB_X24_Y20_N26
\M61|Mem[25][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[25][7]~feeder_combout\ = \Din[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[15]~input_o\,
	combout => \M61|Mem[25][7]~feeder_combout\);

-- Location: FF_X24_Y20_N27
\M61|Mem[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[25][7]~feeder_combout\,
	ena => \M60|Mem[25][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[25][7]~q\);

-- Location: FF_X24_Y20_N13
\M71|Mem[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[25][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[25][7]~q\);

-- Location: FF_X25_Y20_N29
\M61|Mem[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[24][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[24][7]~q\);

-- Location: FF_X25_Y20_N11
\M71|Mem[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[24][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[24][7]~q\);

-- Location: LCCOMB_X25_Y20_N28
\Mu0|Mux0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~12_combout\ = (\addr[5]~input_o\ & ((\addr[0]~input_o\) # ((\M71|Mem[24][7]~q\)))) # (!\addr[5]~input_o\ & (!\addr[0]~input_o\ & (\M61|Mem[24][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[24][7]~q\,
	datad => \M71|Mem[24][7]~q\,
	combout => \Mu0|Mux0~12_combout\);

-- Location: LCCOMB_X24_Y20_N12
\Mu0|Mux0~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~13_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux0~12_combout\ & ((\M71|Mem[25][7]~q\))) # (!\Mu0|Mux0~12_combout\ & (\M61|Mem[25][7]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M61|Mem[25][7]~q\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[25][7]~q\,
	datad => \Mu0|Mux0~12_combout\,
	combout => \Mu0|Mux0~13_combout\);

-- Location: LCCOMB_X28_Y19_N0
\Mu0|Mux0~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~16_combout\ = (\addr[4]~input_o\ & (((\addr[1]~input_o\) # (\Mu0|Mux0~13_combout\)))) # (!\addr[4]~input_o\ & (\Mu0|Mux0~15_combout\ & (!\addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~15_combout\,
	datab => \addr[4]~input_o\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux0~13_combout\,
	combout => \Mu0|Mux0~16_combout\);

-- Location: LCCOMB_X28_Y19_N4
\Mu0|Mux0~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~19_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux0~16_combout\ & ((\Mu0|Mux0~18_combout\))) # (!\Mu0|Mux0~16_combout\ & (\Mu0|Mux0~11_combout\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~11_combout\,
	datab => \Mu0|Mux0~18_combout\,
	datac => \addr[1]~input_o\,
	datad => \Mu0|Mux0~16_combout\,
	combout => \Mu0|Mux0~19_combout\);

-- Location: FF_X27_Y11_N21
\M61|Mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[1][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[1][7]~q\);

-- Location: FF_X27_Y11_N23
\M61|Mem[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[3][7]~q\);

-- Location: LCCOMB_X26_Y11_N26
\M61|Mem[2][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[2][7]~feeder_combout\ = \Din[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[15]~input_o\,
	combout => \M61|Mem[2][7]~feeder_combout\);

-- Location: FF_X26_Y11_N27
\M61|Mem[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[2][7]~feeder_combout\,
	ena => \M60|Mem[2][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[2][7]~q\);

-- Location: FF_X26_Y11_N13
\M61|Mem[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[0][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[0][7]~q\);

-- Location: LCCOMB_X26_Y11_N12
\Mu0|Mux0~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~24_combout\ = (\addr[1]~input_o\ & ((\M61|Mem[2][7]~q\) # ((\addr[0]~input_o\)))) # (!\addr[1]~input_o\ & (((\M61|Mem[0][7]~q\ & !\addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M61|Mem[2][7]~q\,
	datab => \addr[1]~input_o\,
	datac => \M61|Mem[0][7]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux0~24_combout\);

-- Location: LCCOMB_X27_Y11_N22
\Mu0|Mux0~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~25_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux0~24_combout\ & ((\M61|Mem[3][7]~q\))) # (!\Mu0|Mux0~24_combout\ & (\M61|Mem[1][7]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M61|Mem[1][7]~q\,
	datac => \M61|Mem[3][7]~q\,
	datad => \Mu0|Mux0~24_combout\,
	combout => \Mu0|Mux0~25_combout\);

-- Location: FF_X29_Y11_N29
\M61|Mem[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[18][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[18][7]~q\);

-- Location: FF_X29_Y11_N7
\M61|Mem[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[19][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[19][7]~q\);

-- Location: FF_X30_Y11_N23
\M61|Mem[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[16][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[16][7]~q\);

-- Location: FF_X30_Y11_N29
\M61|Mem[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[17][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[17][7]~q\);

-- Location: LCCOMB_X30_Y11_N22
\Mu0|Mux0~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~22_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M61|Mem[17][7]~q\))) # (!\addr[0]~input_o\ & (\M61|Mem[16][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M61|Mem[16][7]~q\,
	datad => \M61|Mem[17][7]~q\,
	combout => \Mu0|Mux0~22_combout\);

-- Location: LCCOMB_X29_Y11_N6
\Mu0|Mux0~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~23_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux0~22_combout\ & ((\M61|Mem[19][7]~q\))) # (!\Mu0|Mux0~22_combout\ & (\M61|Mem[18][7]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \M61|Mem[18][7]~q\,
	datac => \M61|Mem[19][7]~q\,
	datad => \Mu0|Mux0~22_combout\,
	combout => \Mu0|Mux0~23_combout\);

-- Location: LCCOMB_X28_Y19_N22
\Mu0|Mux0~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~26_combout\ = (\addr[5]~input_o\ & (((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[4]~input_o\ & ((\Mu0|Mux0~23_combout\))) # (!\addr[4]~input_o\ & (\Mu0|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux0~25_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux0~23_combout\,
	combout => \Mu0|Mux0~26_combout\);

-- Location: FF_X25_Y13_N31
\M71|Mem[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[16][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[16][7]~q\);

-- Location: FF_X25_Y13_N13
\M71|Mem[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[18][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[18][7]~q\);

-- Location: LCCOMB_X25_Y13_N30
\Mu0|Mux0~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~27_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M71|Mem[18][7]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M71|Mem[16][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[16][7]~q\,
	datad => \M71|Mem[18][7]~q\,
	combout => \Mu0|Mux0~27_combout\);

-- Location: FF_X24_Y16_N23
\M71|Mem[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[19][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[19][7]~q\);

-- Location: LCCOMB_X24_Y16_N20
\M71|Mem[17][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M71|Mem[17][7]~feeder_combout\ = \Din[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[15]~input_o\,
	combout => \M71|Mem[17][7]~feeder_combout\);

-- Location: FF_X24_Y16_N21
\M71|Mem[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M71|Mem[17][7]~feeder_combout\,
	ena => \M70|Mem[17][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[17][7]~q\);

-- Location: LCCOMB_X24_Y16_N22
\Mu0|Mux0~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~28_combout\ = (\Mu0|Mux0~27_combout\ & (((\M71|Mem[19][7]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux0~27_combout\ & (\addr[0]~input_o\ & ((\M71|Mem[17][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~27_combout\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[19][7]~q\,
	datad => \M71|Mem[17][7]~q\,
	combout => \Mu0|Mux0~28_combout\);

-- Location: FF_X27_Y18_N27
\M71|Mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[1][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[1][7]~q\);

-- Location: FF_X27_Y18_N29
\M71|Mem[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[3][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[3][7]~q\);

-- Location: FF_X28_Y18_N7
\M71|Mem[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[0][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[0][7]~q\);

-- Location: FF_X28_Y18_N21
\M71|Mem[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[2][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[2][7]~q\);

-- Location: LCCOMB_X28_Y18_N6
\Mu0|Mux0~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~20_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M71|Mem[2][7]~q\))) # (!\addr[1]~input_o\ & (\M71|Mem[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[0][7]~q\,
	datad => \M71|Mem[2][7]~q\,
	combout => \Mu0|Mux0~20_combout\);

-- Location: LCCOMB_X27_Y18_N28
\Mu0|Mux0~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~21_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux0~20_combout\ & ((\M71|Mem[3][7]~q\))) # (!\Mu0|Mux0~20_combout\ & (\M71|Mem[1][7]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M71|Mem[1][7]~q\,
	datab => \addr[0]~input_o\,
	datac => \M71|Mem[3][7]~q\,
	datad => \Mu0|Mux0~20_combout\,
	combout => \Mu0|Mux0~21_combout\);

-- Location: LCCOMB_X28_Y19_N16
\Mu0|Mux0~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~29_combout\ = (\Mu0|Mux0~26_combout\ & ((\Mu0|Mux0~28_combout\) # ((!\addr[5]~input_o\)))) # (!\Mu0|Mux0~26_combout\ & (((\Mu0|Mux0~21_combout\ & \addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~26_combout\,
	datab => \Mu0|Mux0~28_combout\,
	datac => \Mu0|Mux0~21_combout\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux0~29_combout\);

-- Location: LCCOMB_X28_Y19_N26
\Mu0|Mux0~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~30_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & (\Mu0|Mux0~19_combout\)) # (!\addr[3]~input_o\ & ((\Mu0|Mux0~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \Mu0|Mux0~19_combout\,
	datad => \Mu0|Mux0~29_combout\,
	combout => \Mu0|Mux0~30_combout\);

-- Location: FF_X23_Y21_N23
\M71|Mem[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[12][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[12][7]~q\);

-- Location: FF_X23_Y21_N13
\M71|Mem[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[28][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[28][7]~q\);

-- Location: LCCOMB_X23_Y21_N22
\Mu0|Mux0~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~33_combout\ = (\addr[4]~input_o\ & ((\addr[1]~input_o\) # ((\M71|Mem[28][7]~q\)))) # (!\addr[4]~input_o\ & (!\addr[1]~input_o\ & (\M71|Mem[12][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[12][7]~q\,
	datad => \M71|Mem[28][7]~q\,
	combout => \Mu0|Mux0~33_combout\);

-- Location: FF_X23_Y18_N3
\M71|Mem[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[30][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[30][7]~q\);

-- Location: FF_X23_Y18_N1
\M71|Mem[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[14][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[14][7]~q\);

-- Location: LCCOMB_X23_Y18_N2
\Mu0|Mux0~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~34_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux0~33_combout\ & (\M71|Mem[30][7]~q\)) # (!\Mu0|Mux0~33_combout\ & ((\M71|Mem[14][7]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux0~33_combout\,
	datac => \M71|Mem[30][7]~q\,
	datad => \M71|Mem[14][7]~q\,
	combout => \Mu0|Mux0~34_combout\);

-- Location: FF_X24_Y25_N5
\M61|Mem[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[28][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[28][7]~q\);

-- Location: FF_X24_Y25_N7
\M61|Mem[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[30][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[30][7]~q\);

-- Location: FF_X23_Y25_N31
\M61|Mem[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[12][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[12][7]~q\);

-- Location: FF_X23_Y25_N29
\M61|Mem[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[14][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[14][7]~q\);

-- Location: LCCOMB_X23_Y25_N30
\Mu0|Mux0~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~35_combout\ = (\addr[1]~input_o\ & ((\addr[4]~input_o\) # ((\M61|Mem[14][7]~q\)))) # (!\addr[1]~input_o\ & (!\addr[4]~input_o\ & (\M61|Mem[12][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M61|Mem[12][7]~q\,
	datad => \M61|Mem[14][7]~q\,
	combout => \Mu0|Mux0~35_combout\);

-- Location: LCCOMB_X24_Y25_N6
\Mu0|Mux0~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~36_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux0~35_combout\ & ((\M61|Mem[30][7]~q\))) # (!\Mu0|Mux0~35_combout\ & (\M61|Mem[28][7]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M61|Mem[28][7]~q\,
	datac => \M61|Mem[30][7]~q\,
	datad => \Mu0|Mux0~35_combout\,
	combout => \Mu0|Mux0~36_combout\);

-- Location: LCCOMB_X23_Y18_N4
\Mu0|Mux0~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~37_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux0~34_combout\) # ((\addr[0]~input_o\)))) # (!\addr[5]~input_o\ & (((!\addr[0]~input_o\ & \Mu0|Mux0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux0~34_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux0~36_combout\,
	combout => \Mu0|Mux0~37_combout\);

-- Location: FF_X21_Y19_N23
\M71|Mem[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[13][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[13][7]~q\);

-- Location: FF_X21_Y19_N13
\M71|Mem[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[29][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[29][7]~q\);

-- Location: LCCOMB_X21_Y19_N22
\Mu0|Mux0~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~38_combout\ = (\addr[1]~input_o\ & (\addr[4]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[4]~input_o\ & ((\M71|Mem[29][7]~q\))) # (!\addr[4]~input_o\ & (\M71|Mem[13][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M71|Mem[13][7]~q\,
	datad => \M71|Mem[29][7]~q\,
	combout => \Mu0|Mux0~38_combout\);

-- Location: FF_X22_Y19_N19
\M71|Mem[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[31][7]~q\);

-- Location: FF_X22_Y19_N1
\M71|Mem[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[15][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[15][7]~q\);

-- Location: LCCOMB_X22_Y19_N18
\Mu0|Mux0~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~39_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux0~38_combout\ & (\M71|Mem[31][7]~q\)) # (!\Mu0|Mux0~38_combout\ & ((\M71|Mem[15][7]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux0~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux0~38_combout\,
	datac => \M71|Mem[31][7]~q\,
	datad => \M71|Mem[15][7]~q\,
	combout => \Mu0|Mux0~39_combout\);

-- Location: LCCOMB_X25_Y22_N26
\M61|Mem[15][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[15][7]~feeder_combout\ = \Din[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[15]~input_o\,
	combout => \M61|Mem[15][7]~feeder_combout\);

-- Location: FF_X25_Y22_N27
\M61|Mem[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[15][7]~feeder_combout\,
	ena => \M60|Mem[15][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[15][7]~q\);

-- Location: FF_X25_Y22_N5
\M61|Mem[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[13][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[13][7]~q\);

-- Location: LCCOMB_X25_Y22_N4
\Mu0|Mux0~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~31_combout\ = (\addr[1]~input_o\ & ((\M61|Mem[15][7]~q\) # ((\addr[4]~input_o\)))) # (!\addr[1]~input_o\ & (((\M61|Mem[13][7]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M61|Mem[15][7]~q\,
	datab => \addr[1]~input_o\,
	datac => \M61|Mem[13][7]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux0~31_combout\);

-- Location: FF_X24_Y22_N7
\M61|Mem[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[31][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[31][7]~q\);

-- Location: LCCOMB_X24_Y22_N20
\M61|Mem[29][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[29][7]~feeder_combout\ = \Din[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[15]~input_o\,
	combout => \M61|Mem[29][7]~feeder_combout\);

-- Location: FF_X24_Y22_N21
\M61|Mem[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[29][7]~feeder_combout\,
	ena => \M60|Mem[29][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[29][7]~q\);

-- Location: LCCOMB_X24_Y22_N6
\Mu0|Mux0~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~32_combout\ = (\Mu0|Mux0~31_combout\ & (((\M61|Mem[31][7]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux0~31_combout\ & (\addr[4]~input_o\ & ((\M61|Mem[29][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~31_combout\,
	datab => \addr[4]~input_o\,
	datac => \M61|Mem[31][7]~q\,
	datad => \M61|Mem[29][7]~q\,
	combout => \Mu0|Mux0~32_combout\);

-- Location: LCCOMB_X27_Y23_N16
\Mu0|Mux0~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~40_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux0~37_combout\ & (\Mu0|Mux0~39_combout\)) # (!\Mu0|Mux0~37_combout\ & ((\Mu0|Mux0~32_combout\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux0~37_combout\,
	datac => \Mu0|Mux0~39_combout\,
	datad => \Mu0|Mux0~32_combout\,
	combout => \Mu0|Mux0~40_combout\);

-- Location: LCCOMB_X22_Y24_N28
\M61|Mem[21][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[21][7]~feeder_combout\ = \Din[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[15]~input_o\,
	combout => \M61|Mem[21][7]~feeder_combout\);

-- Location: FF_X22_Y24_N29
\M61|Mem[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[21][7]~feeder_combout\,
	ena => \M60|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[21][7]~q\);

-- Location: FF_X22_Y24_N7
\M61|Mem[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[20][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[20][7]~q\);

-- Location: LCCOMB_X22_Y24_N6
\Mu0|Mux0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~0_combout\ = (\addr[0]~input_o\ & ((\M61|Mem[21][7]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M61|Mem[20][7]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M61|Mem[21][7]~q\,
	datac => \M61|Mem[20][7]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux0~0_combout\);

-- Location: FF_X23_Y24_N31
\M61|Mem[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[23][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[23][7]~q\);

-- Location: LCCOMB_X23_Y24_N28
\M61|Mem[22][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M61|Mem[22][7]~feeder_combout\ = \Din[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[15]~input_o\,
	combout => \M61|Mem[22][7]~feeder_combout\);

-- Location: FF_X23_Y24_N29
\M61|Mem[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M61|Mem[22][7]~feeder_combout\,
	ena => \M60|Mem[22][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[22][7]~q\);

-- Location: LCCOMB_X23_Y24_N30
\Mu0|Mux0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~1_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux0~0_combout\ & (\M61|Mem[23][7]~q\)) # (!\Mu0|Mux0~0_combout\ & ((\M61|Mem[22][7]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux0~0_combout\,
	datac => \M61|Mem[23][7]~q\,
	datad => \M61|Mem[22][7]~q\,
	combout => \Mu0|Mux0~1_combout\);

-- Location: FF_X24_Y27_N29
\M71|Mem[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[21][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[21][7]~q\);

-- Location: FF_X24_Y27_N7
\M71|Mem[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[23][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[23][7]~q\);

-- Location: FF_X27_Y27_N15
\M71|Mem[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[20][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[20][7]~q\);

-- Location: FF_X27_Y27_N29
\M71|Mem[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[22][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[22][7]~q\);

-- Location: LCCOMB_X27_Y27_N14
\Mu0|Mux0~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~7_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M71|Mem[22][7]~q\))) # (!\addr[1]~input_o\ & (\M71|Mem[20][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M71|Mem[20][7]~q\,
	datad => \M71|Mem[22][7]~q\,
	combout => \Mu0|Mux0~7_combout\);

-- Location: LCCOMB_X24_Y27_N6
\Mu0|Mux0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~8_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux0~7_combout\ & ((\M71|Mem[23][7]~q\))) # (!\Mu0|Mux0~7_combout\ & (\M71|Mem[21][7]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M71|Mem[21][7]~q\,
	datac => \M71|Mem[23][7]~q\,
	datad => \Mu0|Mux0~7_combout\,
	combout => \Mu0|Mux0~8_combout\);

-- Location: FF_X16_Y25_N5
\M71|Mem[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[6][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[6][7]~q\);

-- Location: FF_X16_Y25_N23
\M71|Mem[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[4][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[4][7]~q\);

-- Location: LCCOMB_X16_Y25_N22
\Mu0|Mux0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~2_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M71|Mem[6][7]~q\)) # (!\addr[1]~input_o\ & ((\M71|Mem[4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M71|Mem[6][7]~q\,
	datac => \M71|Mem[4][7]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux0~2_combout\);

-- Location: FF_X17_Y25_N23
\M71|Mem[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[7][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[7][7]~q\);

-- Location: FF_X17_Y25_N13
\M71|Mem[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M70|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M71|Mem[5][7]~q\);

-- Location: LCCOMB_X17_Y25_N22
\Mu0|Mux0~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~3_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux0~2_combout\ & (\M71|Mem[7][7]~q\)) # (!\Mu0|Mux0~2_combout\ & ((\M71|Mem[5][7]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux0~2_combout\,
	datac => \M71|Mem[7][7]~q\,
	datad => \M71|Mem[5][7]~q\,
	combout => \Mu0|Mux0~3_combout\);

-- Location: FF_X32_Y16_N29
\M61|Mem[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[4][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[4][7]~q\);

-- Location: FF_X32_Y16_N19
\M61|Mem[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[5][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[5][7]~q\);

-- Location: LCCOMB_X32_Y16_N28
\Mu0|Mux0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~4_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M61|Mem[5][7]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M61|Mem[4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M61|Mem[4][7]~q\,
	datad => \M61|Mem[5][7]~q\,
	combout => \Mu0|Mux0~4_combout\);

-- Location: FF_X32_Y18_N15
\M61|Mem[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[7][7]~q\);

-- Location: FF_X32_Y18_N29
\M61|Mem[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M60|Mem[6][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M61|Mem[6][7]~q\);

-- Location: LCCOMB_X32_Y18_N14
\Mu0|Mux0~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~5_combout\ = (\Mu0|Mux0~4_combout\ & (((\M61|Mem[7][7]~q\)) # (!\addr[1]~input_o\))) # (!\Mu0|Mux0~4_combout\ & (\addr[1]~input_o\ & ((\M61|Mem[6][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~4_combout\,
	datab => \addr[1]~input_o\,
	datac => \M61|Mem[7][7]~q\,
	datad => \M61|Mem[6][7]~q\,
	combout => \Mu0|Mux0~5_combout\);

-- Location: LCCOMB_X28_Y19_N20
\Mu0|Mux0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~6_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux0~3_combout\) # ((\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (((!\addr[4]~input_o\ & \Mu0|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux0~3_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux0~5_combout\,
	combout => \Mu0|Mux0~6_combout\);

-- Location: LCCOMB_X28_Y19_N6
\Mu0|Mux0~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~9_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux0~6_combout\ & ((\Mu0|Mux0~8_combout\))) # (!\Mu0|Mux0~6_combout\ & (\Mu0|Mux0~1_combout\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~1_combout\,
	datab => \Mu0|Mux0~8_combout\,
	datac => \addr[4]~input_o\,
	datad => \Mu0|Mux0~6_combout\,
	combout => \Mu0|Mux0~9_combout\);

-- Location: LCCOMB_X28_Y19_N28
\Mu0|Mux0~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~41_combout\ = (\Mu0|Mux0~30_combout\ & ((\Mu0|Mux0~40_combout\) # ((!\addr[2]~input_o\)))) # (!\Mu0|Mux0~30_combout\ & (((\addr[2]~input_o\ & \Mu0|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~30_combout\,
	datab => \Mu0|Mux0~40_combout\,
	datac => \addr[2]~input_o\,
	datad => \Mu0|Mux0~9_combout\,
	combout => \Mu0|Mux0~41_combout\);

-- Location: LCCOMB_X26_Y16_N26
\Mu0|Mux0~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~84_combout\ = (\addr[7]~input_o\ & ((\addr[6]~input_o\ & ((\Mu0|Mux0~41_combout\))) # (!\addr[6]~input_o\ & (\Mu0|Mux0~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[6]~input_o\,
	datab => \addr[7]~input_o\,
	datac => \Mu0|Mux0~83_combout\,
	datad => \Mu0|Mux0~41_combout\,
	combout => \Mu0|Mux0~84_combout\);

-- Location: FF_X34_Y12_N21
\M31|Mem[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[19][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[19][7]~q\);

-- Location: FF_X34_Y12_N19
\M31|Mem[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[27][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[27][7]~q\);

-- Location: LCCOMB_X34_Y12_N20
\Mu0|Mux0~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~145_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M31|Mem[27][7]~q\))) # (!\addr[3]~input_o\ & (\M31|Mem[19][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[19][7]~q\,
	datad => \M31|Mem[27][7]~q\,
	combout => \Mu0|Mux0~145_combout\);

-- Location: FF_X30_Y12_N15
\M31|Mem[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[31][7]~q\);

-- Location: FF_X30_Y12_N29
\M31|Mem[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[23][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[23][7]~q\);

-- Location: LCCOMB_X30_Y12_N14
\Mu0|Mux0~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~146_combout\ = (\Mu0|Mux0~145_combout\ & (((\M31|Mem[31][7]~q\)) # (!\addr[2]~input_o\))) # (!\Mu0|Mux0~145_combout\ & (\addr[2]~input_o\ & ((\M31|Mem[23][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~145_combout\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[31][7]~q\,
	datad => \M31|Mem[23][7]~q\,
	combout => \Mu0|Mux0~146_combout\);

-- Location: FF_X30_Y14_N31
\M31|Mem[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[16][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[16][7]~q\);

-- Location: FF_X30_Y14_N29
\M31|Mem[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[20][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[20][7]~q\);

-- Location: LCCOMB_X30_Y14_N30
\Mu0|Mux0~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~142_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\M31|Mem[20][7]~q\))) # (!\addr[2]~input_o\ & (\M31|Mem[16][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \M31|Mem[16][7]~q\,
	datad => \M31|Mem[20][7]~q\,
	combout => \Mu0|Mux0~142_combout\);

-- Location: FF_X29_Y14_N15
\M31|Mem[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[28][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[28][7]~q\);

-- Location: FF_X29_Y14_N13
\M31|Mem[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[24][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[24][7]~q\);

-- Location: LCCOMB_X29_Y14_N14
\Mu0|Mux0~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~143_combout\ = (\Mu0|Mux0~142_combout\ & (((\M31|Mem[28][7]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux0~142_combout\ & (\addr[3]~input_o\ & ((\M31|Mem[24][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~142_combout\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[28][7]~q\,
	datad => \M31|Mem[24][7]~q\,
	combout => \Mu0|Mux0~143_combout\);

-- Location: FF_X29_Y16_N5
\M31|Mem[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[22][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[22][7]~q\);

-- Location: FF_X29_Y16_N23
\M31|Mem[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[18][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[18][7]~q\);

-- Location: LCCOMB_X29_Y16_N22
\Mu0|Mux0~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~140_combout\ = (\addr[3]~input_o\ & (((\addr[2]~input_o\)))) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & (\M31|Mem[22][7]~q\)) # (!\addr[2]~input_o\ & ((\M31|Mem[18][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \M31|Mem[22][7]~q\,
	datac => \M31|Mem[18][7]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux0~140_combout\);

-- Location: FF_X30_Y16_N23
\M31|Mem[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[30][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[30][7]~q\);

-- Location: FF_X30_Y16_N21
\M31|Mem[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[26][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[26][7]~q\);

-- Location: LCCOMB_X30_Y16_N22
\Mu0|Mux0~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~141_combout\ = (\Mu0|Mux0~140_combout\ & (((\M31|Mem[30][7]~q\)) # (!\addr[3]~input_o\))) # (!\Mu0|Mux0~140_combout\ & (\addr[3]~input_o\ & ((\M31|Mem[26][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~140_combout\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[30][7]~q\,
	datad => \M31|Mem[26][7]~q\,
	combout => \Mu0|Mux0~141_combout\);

-- Location: LCCOMB_X26_Y16_N0
\Mu0|Mux0~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~144_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\Mu0|Mux0~141_combout\))) # (!\addr[1]~input_o\ & (\Mu0|Mux0~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~143_combout\,
	datab => \addr[0]~input_o\,
	datac => \Mu0|Mux0~141_combout\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux0~144_combout\);

-- Location: FF_X32_Y15_N31
\M31|Mem[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[17][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[17][7]~q\);

-- Location: FF_X32_Y15_N21
\M31|Mem[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[25][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[25][7]~q\);

-- Location: LCCOMB_X32_Y15_N30
\Mu0|Mux0~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~138_combout\ = (\addr[2]~input_o\ & (\addr[3]~input_o\)) # (!\addr[2]~input_o\ & ((\addr[3]~input_o\ & ((\M31|Mem[25][7]~q\))) # (!\addr[3]~input_o\ & (\M31|Mem[17][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[2]~input_o\,
	datab => \addr[3]~input_o\,
	datac => \M31|Mem[17][7]~q\,
	datad => \M31|Mem[25][7]~q\,
	combout => \Mu0|Mux0~138_combout\);

-- Location: FF_X31_Y15_N29
\M31|Mem[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[21][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[21][7]~q\);

-- Location: FF_X31_Y15_N7
\M31|Mem[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[29][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[29][7]~q\);

-- Location: LCCOMB_X31_Y15_N6
\Mu0|Mux0~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~139_combout\ = (\Mu0|Mux0~138_combout\ & (((\M31|Mem[29][7]~q\) # (!\addr[2]~input_o\)))) # (!\Mu0|Mux0~138_combout\ & (\M31|Mem[21][7]~q\ & ((\addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~138_combout\,
	datab => \M31|Mem[21][7]~q\,
	datac => \M31|Mem[29][7]~q\,
	datad => \addr[2]~input_o\,
	combout => \Mu0|Mux0~139_combout\);

-- Location: LCCOMB_X26_Y16_N10
\Mu0|Mux0~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~147_combout\ = (\Mu0|Mux0~144_combout\ & ((\Mu0|Mux0~146_combout\) # ((!\addr[0]~input_o\)))) # (!\Mu0|Mux0~144_combout\ & (((\addr[0]~input_o\ & \Mu0|Mux0~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~146_combout\,
	datab => \Mu0|Mux0~144_combout\,
	datac => \addr[0]~input_o\,
	datad => \Mu0|Mux0~139_combout\,
	combout => \Mu0|Mux0~147_combout\);

-- Location: FF_X18_Y16_N29
\M01|Mem[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[13][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[13][7]~q\);

-- Location: FF_X18_Y16_N19
\M01|Mem[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[15][7]~q\);

-- Location: LCCOMB_X18_Y16_N28
\Mu0|Mux0~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~128_combout\ = (\addr[5]~input_o\ & (\addr[1]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[1]~input_o\ & ((\M01|Mem[15][7]~q\))) # (!\addr[1]~input_o\ & (\M01|Mem[13][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M01|Mem[13][7]~q\,
	datad => \M01|Mem[15][7]~q\,
	combout => \Mu0|Mux0~128_combout\);

-- Location: FF_X22_Y17_N19
\M11|Mem[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[13][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[13][7]~q\);

-- Location: FF_X22_Y17_N29
\M11|Mem[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[15][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[15][7]~q\);

-- Location: LCCOMB_X22_Y17_N28
\Mu0|Mux0~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~129_combout\ = (\Mu0|Mux0~128_combout\ & (((\M11|Mem[15][7]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux0~128_combout\ & (\M11|Mem[13][7]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~128_combout\,
	datab => \M11|Mem[13][7]~q\,
	datac => \M11|Mem[15][7]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux0~129_combout\);

-- Location: FF_X16_Y13_N13
\M11|Mem[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[12][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[12][7]~q\);

-- Location: FF_X16_Y13_N15
\M11|Mem[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[14][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[14][7]~q\);

-- Location: FF_X17_Y12_N13
\M01|Mem[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[14][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[14][7]~q\);

-- Location: FF_X17_Y12_N23
\M01|Mem[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[12][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[12][7]~q\);

-- Location: LCCOMB_X17_Y12_N22
\Mu0|Mux0~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~130_combout\ = (\addr[5]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[1]~input_o\ & (\M01|Mem[14][7]~q\)) # (!\addr[1]~input_o\ & ((\M01|Mem[12][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M01|Mem[14][7]~q\,
	datab => \addr[5]~input_o\,
	datac => \M01|Mem[12][7]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux0~130_combout\);

-- Location: LCCOMB_X16_Y13_N14
\Mu0|Mux0~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~131_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux0~130_combout\ & ((\M11|Mem[14][7]~q\))) # (!\Mu0|Mux0~130_combout\ & (\M11|Mem[12][7]~q\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux0~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[12][7]~q\,
	datab => \addr[5]~input_o\,
	datac => \M11|Mem[14][7]~q\,
	datad => \Mu0|Mux0~130_combout\,
	combout => \Mu0|Mux0~131_combout\);

-- Location: LCCOMB_X18_Y17_N30
\Mu0|Mux0~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~132_combout\ = (\addr[4]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[0]~input_o\ & (\Mu0|Mux0~129_combout\)) # (!\addr[0]~input_o\ & ((\Mu0|Mux0~131_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~129_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux0~131_combout\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux0~132_combout\);

-- Location: FF_X22_Y16_N31
\M11|Mem[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[29][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[29][7]~q\);

-- Location: FF_X17_Y15_N23
\M01|Mem[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[29][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[29][7]~q\);

-- Location: FF_X17_Y15_N13
\M01|Mem[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[31][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[31][7]~q\);

-- Location: LCCOMB_X17_Y15_N22
\Mu0|Mux0~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~133_combout\ = (\addr[5]~input_o\ & (\addr[1]~input_o\)) # (!\addr[5]~input_o\ & ((\addr[1]~input_o\ & ((\M01|Mem[31][7]~q\))) # (!\addr[1]~input_o\ & (\M01|Mem[29][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M01|Mem[29][7]~q\,
	datad => \M01|Mem[31][7]~q\,
	combout => \Mu0|Mux0~133_combout\);

-- Location: FF_X22_Y16_N17
\M11|Mem[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[31][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[31][7]~q\);

-- Location: LCCOMB_X22_Y16_N16
\Mu0|Mux0~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~134_combout\ = (\Mu0|Mux0~133_combout\ & (((\M11|Mem[31][7]~q\) # (!\addr[5]~input_o\)))) # (!\Mu0|Mux0~133_combout\ & (\M11|Mem[29][7]~q\ & ((\addr[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[29][7]~q\,
	datab => \Mu0|Mux0~133_combout\,
	datac => \M11|Mem[31][7]~q\,
	datad => \addr[5]~input_o\,
	combout => \Mu0|Mux0~134_combout\);

-- Location: LCCOMB_X16_Y17_N14
\M01|Mem[30][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[30][7]~feeder_combout\ = \Din[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[15]~input_o\,
	combout => \M01|Mem[30][7]~feeder_combout\);

-- Location: FF_X16_Y17_N15
\M01|Mem[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[30][7]~feeder_combout\,
	ena => \M00|Mem[30][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[30][7]~q\);

-- Location: FF_X18_Y17_N19
\M01|Mem[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[28][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[28][7]~q\);

-- Location: LCCOMB_X18_Y17_N18
\Mu0|Mux0~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~126_combout\ = (\addr[5]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[5]~input_o\ & ((\addr[1]~input_o\ & (\M01|Mem[30][7]~q\)) # (!\addr[1]~input_o\ & ((\M01|Mem[28][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \M01|Mem[30][7]~q\,
	datac => \M01|Mem[28][7]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux0~126_combout\);

-- Location: FF_X18_Y17_N13
\M11|Mem[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[30][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[30][7]~q\);

-- Location: LCCOMB_X21_Y12_N2
\M11|Mem[28][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[28][7]~feeder_combout\ = \Din[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[15]~input_o\,
	combout => \M11|Mem[28][7]~feeder_combout\);

-- Location: FF_X21_Y12_N3
\M11|Mem[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[28][7]~feeder_combout\,
	ena => \M10|Mem[28][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[28][7]~q\);

-- Location: LCCOMB_X18_Y17_N12
\Mu0|Mux0~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~127_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux0~126_combout\ & (\M11|Mem[30][7]~q\)) # (!\Mu0|Mux0~126_combout\ & ((\M11|Mem[28][7]~q\))))) # (!\addr[5]~input_o\ & (\Mu0|Mux0~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux0~126_combout\,
	datac => \M11|Mem[30][7]~q\,
	datad => \M11|Mem[28][7]~q\,
	combout => \Mu0|Mux0~127_combout\);

-- Location: LCCOMB_X18_Y17_N24
\Mu0|Mux0~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~135_combout\ = (\Mu0|Mux0~132_combout\ & (((\Mu0|Mux0~134_combout\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux0~132_combout\ & (\addr[4]~input_o\ & ((\Mu0|Mux0~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~132_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux0~134_combout\,
	datad => \Mu0|Mux0~127_combout\,
	combout => \Mu0|Mux0~135_combout\);

-- Location: FF_X21_Y15_N7
\M11|Mem[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[8][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[8][7]~q\);

-- Location: FF_X21_Y15_N29
\M11|Mem[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[9][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[9][7]~q\);

-- Location: LCCOMB_X21_Y15_N6
\Mu0|Mux0~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~95_combout\ = (\addr[4]~input_o\ & (\addr[0]~input_o\)) # (!\addr[4]~input_o\ & ((\addr[0]~input_o\ & ((\M11|Mem[9][7]~q\))) # (!\addr[0]~input_o\ & (\M11|Mem[8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M11|Mem[8][7]~q\,
	datad => \M11|Mem[9][7]~q\,
	combout => \Mu0|Mux0~95_combout\);

-- Location: FF_X18_Y13_N29
\M11|Mem[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[25][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[25][7]~q\);

-- Location: FF_X18_Y13_N11
\M11|Mem[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[24][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[24][7]~q\);

-- Location: LCCOMB_X18_Y13_N28
\Mu0|Mux0~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~96_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux0~95_combout\ & (\M11|Mem[25][7]~q\)) # (!\Mu0|Mux0~95_combout\ & ((\M11|Mem[24][7]~q\))))) # (!\addr[4]~input_o\ & (\Mu0|Mux0~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \Mu0|Mux0~95_combout\,
	datac => \M11|Mem[25][7]~q\,
	datad => \M11|Mem[24][7]~q\,
	combout => \Mu0|Mux0~96_combout\);

-- Location: FF_X21_Y13_N27
\M11|Mem[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[11][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[11][7]~q\);

-- Location: FF_X21_Y13_N29
\M11|Mem[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[10][7]~q\);

-- Location: LCCOMB_X21_Y13_N28
\Mu0|Mux0~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~102_combout\ = (\addr[0]~input_o\ & ((\M11|Mem[11][7]~q\) # ((\addr[4]~input_o\)))) # (!\addr[0]~input_o\ & (((\M11|Mem[10][7]~q\ & !\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[11][7]~q\,
	datab => \addr[0]~input_o\,
	datac => \M11|Mem[10][7]~q\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux0~102_combout\);

-- Location: FF_X22_Y14_N23
\M11|Mem[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[27][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[27][7]~q\);

-- Location: FF_X22_Y14_N13
\M11|Mem[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[26][7]~q\);

-- Location: LCCOMB_X22_Y14_N22
\Mu0|Mux0~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~103_combout\ = (\Mu0|Mux0~102_combout\ & (((\M11|Mem[27][7]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux0~102_combout\ & (\addr[4]~input_o\ & ((\M11|Mem[26][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~102_combout\,
	datab => \addr[4]~input_o\,
	datac => \M11|Mem[27][7]~q\,
	datad => \M11|Mem[26][7]~q\,
	combout => \Mu0|Mux0~103_combout\);

-- Location: FF_X18_Y12_N29
\M01|Mem[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[24][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[24][7]~q\);

-- Location: FF_X18_Y12_N31
\M01|Mem[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[25][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[25][7]~q\);

-- Location: FF_X21_Y16_N13
\M01|Mem[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[9][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[9][7]~q\);

-- Location: FF_X21_Y16_N7
\M01|Mem[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[8][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[8][7]~q\);

-- Location: LCCOMB_X21_Y16_N6
\Mu0|Mux0~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~99_combout\ = (\addr[4]~input_o\ & (((\addr[0]~input_o\)))) # (!\addr[4]~input_o\ & ((\addr[0]~input_o\ & (\M01|Mem[9][7]~q\)) # (!\addr[0]~input_o\ & ((\M01|Mem[8][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M01|Mem[9][7]~q\,
	datab => \addr[4]~input_o\,
	datac => \M01|Mem[8][7]~q\,
	datad => \addr[0]~input_o\,
	combout => \Mu0|Mux0~99_combout\);

-- Location: LCCOMB_X18_Y12_N30
\Mu0|Mux0~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~100_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux0~99_combout\ & ((\M01|Mem[25][7]~q\))) # (!\Mu0|Mux0~99_combout\ & (\M01|Mem[24][7]~q\)))) # (!\addr[4]~input_o\ & (((\Mu0|Mux0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[4]~input_o\,
	datab => \M01|Mem[24][7]~q\,
	datac => \M01|Mem[25][7]~q\,
	datad => \Mu0|Mux0~99_combout\,
	combout => \Mu0|Mux0~100_combout\);

-- Location: FF_X21_Y14_N7
\M01|Mem[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[10][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[10][7]~q\);

-- Location: FF_X21_Y14_N29
\M01|Mem[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[11][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[11][7]~q\);

-- Location: LCCOMB_X21_Y14_N6
\Mu0|Mux0~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~97_combout\ = (\addr[0]~input_o\ & ((\addr[4]~input_o\) # ((\M01|Mem[11][7]~q\)))) # (!\addr[0]~input_o\ & (!\addr[4]~input_o\ & (\M01|Mem[10][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \M01|Mem[10][7]~q\,
	datad => \M01|Mem[11][7]~q\,
	combout => \Mu0|Mux0~97_combout\);

-- Location: FF_X18_Y14_N3
\M01|Mem[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[27][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[27][7]~q\);

-- Location: FF_X18_Y14_N1
\M01|Mem[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[26][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[26][7]~q\);

-- Location: LCCOMB_X18_Y14_N2
\Mu0|Mux0~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~98_combout\ = (\Mu0|Mux0~97_combout\ & (((\M01|Mem[27][7]~q\)) # (!\addr[4]~input_o\))) # (!\Mu0|Mux0~97_combout\ & (\addr[4]~input_o\ & ((\M01|Mem[26][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~97_combout\,
	datab => \addr[4]~input_o\,
	datac => \M01|Mem[27][7]~q\,
	datad => \M01|Mem[26][7]~q\,
	combout => \Mu0|Mux0~98_combout\);

-- Location: LCCOMB_X18_Y17_N20
\Mu0|Mux0~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~101_combout\ = (\addr[1]~input_o\ & (((\addr[5]~input_o\) # (\Mu0|Mux0~98_combout\)))) # (!\addr[1]~input_o\ & (\Mu0|Mux0~100_combout\ & (!\addr[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux0~100_combout\,
	datac => \addr[5]~input_o\,
	datad => \Mu0|Mux0~98_combout\,
	combout => \Mu0|Mux0~101_combout\);

-- Location: LCCOMB_X18_Y17_N22
\Mu0|Mux0~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~104_combout\ = (\addr[5]~input_o\ & ((\Mu0|Mux0~101_combout\ & ((\Mu0|Mux0~103_combout\))) # (!\Mu0|Mux0~101_combout\ & (\Mu0|Mux0~96_combout\)))) # (!\addr[5]~input_o\ & (((\Mu0|Mux0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \Mu0|Mux0~96_combout\,
	datac => \Mu0|Mux0~103_combout\,
	datad => \Mu0|Mux0~101_combout\,
	combout => \Mu0|Mux0~104_combout\);

-- Location: FF_X14_Y16_N13
\M11|Mem[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[18][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[18][7]~q\);

-- Location: FF_X15_Y16_N15
\M11|Mem[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[16][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[16][7]~q\);

-- Location: FF_X15_Y16_N13
\M11|Mem[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[17][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[17][7]~q\);

-- Location: LCCOMB_X15_Y16_N14
\Mu0|Mux0~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~122_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M11|Mem[17][7]~q\))) # (!\addr[0]~input_o\ & (\M11|Mem[16][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M11|Mem[16][7]~q\,
	datad => \M11|Mem[17][7]~q\,
	combout => \Mu0|Mux0~122_combout\);

-- Location: FF_X14_Y16_N23
\M11|Mem[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[19][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[19][7]~q\);

-- Location: LCCOMB_X14_Y16_N22
\Mu0|Mux0~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~123_combout\ = (\Mu0|Mux0~122_combout\ & (((\M11|Mem[19][7]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux0~122_combout\ & (\M11|Mem[18][7]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[18][7]~q\,
	datab => \Mu0|Mux0~122_combout\,
	datac => \M11|Mem[19][7]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux0~123_combout\);

-- Location: FF_X15_Y18_N31
\M01|Mem[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[16][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[16][7]~q\);

-- Location: FF_X15_Y18_N21
\M01|Mem[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[17][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[17][7]~q\);

-- Location: LCCOMB_X15_Y18_N30
\Mu0|Mux0~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~115_combout\ = (\addr[0]~input_o\ & ((\addr[1]~input_o\) # ((\M01|Mem[17][7]~q\)))) # (!\addr[0]~input_o\ & (!\addr[1]~input_o\ & (\M01|Mem[16][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M01|Mem[16][7]~q\,
	datad => \M01|Mem[17][7]~q\,
	combout => \Mu0|Mux0~115_combout\);

-- Location: FF_X14_Y18_N31
\M01|Mem[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[19][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[19][7]~q\);

-- Location: LCCOMB_X14_Y18_N28
\M01|Mem[18][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M01|Mem[18][7]~feeder_combout\ = \Din[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[15]~input_o\,
	combout => \M01|Mem[18][7]~feeder_combout\);

-- Location: FF_X14_Y18_N29
\M01|Mem[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M01|Mem[18][7]~feeder_combout\,
	ena => \M00|Mem[18][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[18][7]~q\);

-- Location: LCCOMB_X14_Y18_N30
\Mu0|Mux0~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~116_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux0~115_combout\ & (\M01|Mem[19][7]~q\)) # (!\Mu0|Mux0~115_combout\ & ((\M01|Mem[18][7]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux0~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux0~115_combout\,
	datac => \M01|Mem[19][7]~q\,
	datad => \M01|Mem[18][7]~q\,
	combout => \Mu0|Mux0~116_combout\);

-- Location: FF_X14_Y20_N5
\M01|Mem[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[2][7]~q\);

-- Location: FF_X14_Y20_N31
\M01|Mem[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[0][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[0][7]~q\);

-- Location: LCCOMB_X14_Y20_N30
\Mu0|Mux0~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~119_combout\ = (\addr[0]~input_o\ & (((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & (\M01|Mem[2][7]~q\)) # (!\addr[1]~input_o\ & ((\M01|Mem[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M01|Mem[2][7]~q\,
	datac => \M01|Mem[0][7]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux0~119_combout\);

-- Location: FF_X13_Y18_N31
\M01|Mem[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[3][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[3][7]~q\);

-- Location: FF_X13_Y18_N29
\M01|Mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[1][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[1][7]~q\);

-- Location: LCCOMB_X13_Y18_N30
\Mu0|Mux0~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~120_combout\ = (\Mu0|Mux0~119_combout\ & (((\M01|Mem[3][7]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux0~119_combout\ & (\addr[0]~input_o\ & ((\M01|Mem[1][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~119_combout\,
	datab => \addr[0]~input_o\,
	datac => \M01|Mem[3][7]~q\,
	datad => \M01|Mem[1][7]~q\,
	combout => \Mu0|Mux0~120_combout\);

-- Location: FF_X13_Y17_N21
\M11|Mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[1][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[1][7]~q\);

-- Location: FF_X13_Y17_N23
\M11|Mem[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[3][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[3][7]~q\);

-- Location: FF_X14_Y21_N31
\M11|Mem[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[0][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[0][7]~q\);

-- Location: FF_X14_Y21_N13
\M11|Mem[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[2][7]~q\);

-- Location: LCCOMB_X14_Y21_N30
\Mu0|Mux0~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~117_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M11|Mem[2][7]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M11|Mem[0][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M11|Mem[0][7]~q\,
	datad => \M11|Mem[2][7]~q\,
	combout => \Mu0|Mux0~117_combout\);

-- Location: LCCOMB_X13_Y17_N22
\Mu0|Mux0~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~118_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux0~117_combout\ & ((\M11|Mem[3][7]~q\))) # (!\Mu0|Mux0~117_combout\ & (\M11|Mem[1][7]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux0~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M11|Mem[1][7]~q\,
	datac => \M11|Mem[3][7]~q\,
	datad => \Mu0|Mux0~117_combout\,
	combout => \Mu0|Mux0~118_combout\);

-- Location: LCCOMB_X18_Y17_N28
\Mu0|Mux0~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~121_combout\ = (\addr[5]~input_o\ & ((\addr[4]~input_o\) # ((\Mu0|Mux0~118_combout\)))) # (!\addr[5]~input_o\ & (!\addr[4]~input_o\ & (\Mu0|Mux0~120_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[5]~input_o\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux0~120_combout\,
	datad => \Mu0|Mux0~118_combout\,
	combout => \Mu0|Mux0~121_combout\);

-- Location: LCCOMB_X18_Y17_N14
\Mu0|Mux0~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~124_combout\ = (\addr[4]~input_o\ & ((\Mu0|Mux0~121_combout\ & (\Mu0|Mux0~123_combout\)) # (!\Mu0|Mux0~121_combout\ & ((\Mu0|Mux0~116_combout\))))) # (!\addr[4]~input_o\ & (((\Mu0|Mux0~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~123_combout\,
	datab => \addr[4]~input_o\,
	datac => \Mu0|Mux0~116_combout\,
	datad => \Mu0|Mux0~121_combout\,
	combout => \Mu0|Mux0~124_combout\);

-- Location: FF_X15_Y19_N7
\M11|Mem[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[22][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[22][7]~q\);

-- Location: FF_X15_Y19_N1
\M11|Mem[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[23][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[23][7]~q\);

-- Location: LCCOMB_X14_Y19_N2
\M11|Mem[21][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M11|Mem[21][7]~feeder_combout\ = \Din[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[15]~input_o\,
	combout => \M11|Mem[21][7]~feeder_combout\);

-- Location: FF_X14_Y19_N3
\M11|Mem[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M11|Mem[21][7]~feeder_combout\,
	ena => \M10|Mem[21][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[21][7]~q\);

-- Location: FF_X14_Y19_N29
\M11|Mem[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[20][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[20][7]~q\);

-- Location: LCCOMB_X14_Y19_N28
\Mu0|Mux0~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~112_combout\ = (\addr[0]~input_o\ & ((\M11|Mem[21][7]~q\) # ((\addr[1]~input_o\)))) # (!\addr[0]~input_o\ & (((\M11|Mem[20][7]~q\ & !\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \M11|Mem[21][7]~q\,
	datac => \M11|Mem[20][7]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux0~112_combout\);

-- Location: LCCOMB_X15_Y19_N0
\Mu0|Mux0~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~113_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux0~112_combout\ & ((\M11|Mem[23][7]~q\))) # (!\Mu0|Mux0~112_combout\ & (\M11|Mem[22][7]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux0~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M11|Mem[22][7]~q\,
	datab => \addr[1]~input_o\,
	datac => \M11|Mem[23][7]~q\,
	datad => \Mu0|Mux0~112_combout\,
	combout => \Mu0|Mux0~113_combout\);

-- Location: FF_X14_Y22_N23
\M01|Mem[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[20][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[20][7]~q\);

-- Location: FF_X14_Y22_N29
\M01|Mem[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[21][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[21][7]~q\);

-- Location: LCCOMB_X14_Y22_N22
\Mu0|Mux0~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~105_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M01|Mem[21][7]~q\))) # (!\addr[0]~input_o\ & (\M01|Mem[20][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M01|Mem[20][7]~q\,
	datad => \M01|Mem[21][7]~q\,
	combout => \Mu0|Mux0~105_combout\);

-- Location: FF_X16_Y22_N31
\M01|Mem[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[23][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[23][7]~q\);

-- Location: FF_X16_Y22_N13
\M01|Mem[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[22][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[22][7]~q\);

-- Location: LCCOMB_X16_Y22_N30
\Mu0|Mux0~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~106_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux0~105_combout\ & (\M01|Mem[23][7]~q\)) # (!\Mu0|Mux0~105_combout\ & ((\M01|Mem[22][7]~q\))))) # (!\addr[1]~input_o\ & (\Mu0|Mux0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \Mu0|Mux0~105_combout\,
	datac => \M01|Mem[23][7]~q\,
	datad => \M01|Mem[22][7]~q\,
	combout => \Mu0|Mux0~106_combout\);

-- Location: FF_X14_Y23_N7
\M01|Mem[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[4][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[4][7]~q\);

-- Location: FF_X14_Y23_N13
\M01|Mem[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[6][7]~q\);

-- Location: LCCOMB_X14_Y23_N6
\Mu0|Mux0~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~109_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M01|Mem[6][7]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M01|Mem[4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M01|Mem[4][7]~q\,
	datad => \M01|Mem[6][7]~q\,
	combout => \Mu0|Mux0~109_combout\);

-- Location: FF_X15_Y21_N31
\M01|Mem[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[7][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[7][7]~q\);

-- Location: FF_X15_Y21_N29
\M01|Mem[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M00|Mem[5][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M01|Mem[5][7]~q\);

-- Location: LCCOMB_X15_Y21_N30
\Mu0|Mux0~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~110_combout\ = (\Mu0|Mux0~109_combout\ & (((\M01|Mem[7][7]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux0~109_combout\ & (\addr[0]~input_o\ & ((\M01|Mem[5][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~109_combout\,
	datab => \addr[0]~input_o\,
	datac => \M01|Mem[7][7]~q\,
	datad => \M01|Mem[5][7]~q\,
	combout => \Mu0|Mux0~110_combout\);

-- Location: FF_X13_Y19_N7
\M11|Mem[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[4][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[4][7]~q\);

-- Location: FF_X13_Y19_N21
\M11|Mem[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[6][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[6][7]~q\);

-- Location: LCCOMB_X13_Y19_N6
\Mu0|Mux0~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~107_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M11|Mem[6][7]~q\))) # (!\addr[1]~input_o\ & (\M11|Mem[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M11|Mem[4][7]~q\,
	datad => \M11|Mem[6][7]~q\,
	combout => \Mu0|Mux0~107_combout\);

-- Location: FF_X14_Y17_N31
\M11|Mem[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[7][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[7][7]~q\);

-- Location: FF_X14_Y17_N21
\M11|Mem[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M10|Mem[5][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M11|Mem[5][7]~q\);

-- Location: LCCOMB_X14_Y17_N30
\Mu0|Mux0~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~108_combout\ = (\Mu0|Mux0~107_combout\ & (((\M11|Mem[7][7]~q\)) # (!\addr[0]~input_o\))) # (!\Mu0|Mux0~107_combout\ & (\addr[0]~input_o\ & ((\M11|Mem[5][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~107_combout\,
	datab => \addr[0]~input_o\,
	datac => \M11|Mem[7][7]~q\,
	datad => \M11|Mem[5][7]~q\,
	combout => \Mu0|Mux0~108_combout\);

-- Location: LCCOMB_X18_Y17_N8
\Mu0|Mux0~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~111_combout\ = (\addr[5]~input_o\ & (((\Mu0|Mux0~108_combout\) # (\addr[4]~input_o\)))) # (!\addr[5]~input_o\ & (\Mu0|Mux0~110_combout\ & ((!\addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~110_combout\,
	datab => \Mu0|Mux0~108_combout\,
	datac => \addr[5]~input_o\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux0~111_combout\);

-- Location: LCCOMB_X18_Y17_N2
\Mu0|Mux0~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~114_combout\ = (\Mu0|Mux0~111_combout\ & ((\Mu0|Mux0~113_combout\) # ((!\addr[4]~input_o\)))) # (!\Mu0|Mux0~111_combout\ & (((\Mu0|Mux0~106_combout\ & \addr[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~113_combout\,
	datab => \Mu0|Mux0~106_combout\,
	datac => \Mu0|Mux0~111_combout\,
	datad => \addr[4]~input_o\,
	combout => \Mu0|Mux0~114_combout\);

-- Location: LCCOMB_X18_Y17_N0
\Mu0|Mux0~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~125_combout\ = (\addr[3]~input_o\ & (\addr[2]~input_o\)) # (!\addr[3]~input_o\ & ((\addr[2]~input_o\ & ((\Mu0|Mux0~114_combout\))) # (!\addr[2]~input_o\ & (\Mu0|Mux0~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux0~124_combout\,
	datad => \Mu0|Mux0~114_combout\,
	combout => \Mu0|Mux0~125_combout\);

-- Location: LCCOMB_X18_Y17_N10
\Mu0|Mux0~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~136_combout\ = (\addr[3]~input_o\ & ((\Mu0|Mux0~125_combout\ & (\Mu0|Mux0~135_combout\)) # (!\Mu0|Mux0~125_combout\ & ((\Mu0|Mux0~104_combout\))))) # (!\addr[3]~input_o\ & (((\Mu0|Mux0~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \Mu0|Mux0~135_combout\,
	datac => \Mu0|Mux0~104_combout\,
	datad => \Mu0|Mux0~125_combout\,
	combout => \Mu0|Mux0~136_combout\);

-- Location: LCCOMB_X26_Y16_N30
\Mu0|Mux0~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~137_combout\ = (\Mu0|Mux14~0_combout\ & ((\M20|Mux0~20_combout\) # ((\Mu0|Mux14~1_combout\)))) # (!\Mu0|Mux14~0_combout\ & (((\Mu0|Mux0~136_combout\ & !\Mu0|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux14~0_combout\,
	datab => \M20|Mux0~20_combout\,
	datac => \Mu0|Mux0~136_combout\,
	datad => \Mu0|Mux14~1_combout\,
	combout => \Mu0|Mux0~137_combout\);

-- Location: FF_X18_Y21_N19
\M31|Mem[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[6][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[6][7]~q\);

-- Location: FF_X17_Y21_N21
\M31|Mem[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[4][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[4][7]~q\);

-- Location: FF_X17_Y21_N19
\M31|Mem[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[5][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[5][7]~q\);

-- Location: LCCOMB_X17_Y21_N20
\Mu0|Mux0~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~85_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M31|Mem[5][7]~q\))) # (!\addr[0]~input_o\ & (\M31|Mem[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[4][7]~q\,
	datad => \M31|Mem[5][7]~q\,
	combout => \Mu0|Mux0~85_combout\);

-- Location: FF_X18_Y21_N29
\M31|Mem[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[7][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[7][7]~q\);

-- Location: LCCOMB_X18_Y21_N28
\Mu0|Mux0~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~86_combout\ = (\Mu0|Mux0~85_combout\ & (((\M31|Mem[7][7]~q\) # (!\addr[1]~input_o\)))) # (!\Mu0|Mux0~85_combout\ & (\M31|Mem[6][7]~q\ & ((\addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[6][7]~q\,
	datab => \Mu0|Mux0~85_combout\,
	datac => \M31|Mem[7][7]~q\,
	datad => \addr[1]~input_o\,
	combout => \Mu0|Mux0~86_combout\);

-- Location: FF_X27_Y14_N27
\M31|Mem[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[14][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[14][7]~q\);

-- Location: FF_X27_Y14_N13
\M31|Mem[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[15][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[15][7]~q\);

-- Location: FF_X28_Y14_N23
\M31|Mem[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[12][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[12][7]~q\);

-- Location: FF_X28_Y14_N21
\M31|Mem[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[13][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[13][7]~q\);

-- Location: LCCOMB_X28_Y14_N22
\Mu0|Mux0~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~92_combout\ = (\addr[1]~input_o\ & (\addr[0]~input_o\)) # (!\addr[1]~input_o\ & ((\addr[0]~input_o\ & ((\M31|Mem[13][7]~q\))) # (!\addr[0]~input_o\ & (\M31|Mem[12][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[12][7]~q\,
	datad => \M31|Mem[13][7]~q\,
	combout => \Mu0|Mux0~92_combout\);

-- Location: LCCOMB_X27_Y14_N12
\Mu0|Mux0~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~93_combout\ = (\addr[1]~input_o\ & ((\Mu0|Mux0~92_combout\ & ((\M31|Mem[15][7]~q\))) # (!\Mu0|Mux0~92_combout\ & (\M31|Mem[14][7]~q\)))) # (!\addr[1]~input_o\ & (((\Mu0|Mux0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[14][7]~q\,
	datab => \addr[1]~input_o\,
	datac => \M31|Mem[15][7]~q\,
	datad => \Mu0|Mux0~92_combout\,
	combout => \Mu0|Mux0~93_combout\);

-- Location: FF_X23_Y13_N23
\M31|Mem[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[8][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[8][7]~q\);

-- Location: FF_X23_Y13_N29
\M31|Mem[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[10][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[10][7]~q\);

-- Location: LCCOMB_X23_Y13_N22
\Mu0|Mux0~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~87_combout\ = (\addr[0]~input_o\ & (\addr[1]~input_o\)) # (!\addr[0]~input_o\ & ((\addr[1]~input_o\ & ((\M31|Mem[10][7]~q\))) # (!\addr[1]~input_o\ & (\M31|Mem[8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \addr[1]~input_o\,
	datac => \M31|Mem[8][7]~q\,
	datad => \M31|Mem[10][7]~q\,
	combout => \Mu0|Mux0~87_combout\);

-- Location: FF_X24_Y13_N31
\M31|Mem[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[11][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[11][7]~q\);

-- Location: FF_X24_Y13_N29
\M31|Mem[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[9][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[9][7]~q\);

-- Location: LCCOMB_X24_Y13_N30
\Mu0|Mux0~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~88_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux0~87_combout\ & (\M31|Mem[11][7]~q\)) # (!\Mu0|Mux0~87_combout\ & ((\M31|Mem[9][7]~q\))))) # (!\addr[0]~input_o\ & (\Mu0|Mux0~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[0]~input_o\,
	datab => \Mu0|Mux0~87_combout\,
	datac => \M31|Mem[11][7]~q\,
	datad => \M31|Mem[9][7]~q\,
	combout => \Mu0|Mux0~88_combout\);

-- Location: LCCOMB_X24_Y12_N10
\M31|Mem[1][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[1][7]~feeder_combout\ = \Din[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[15]~input_o\,
	combout => \M31|Mem[1][7]~feeder_combout\);

-- Location: FF_X24_Y12_N11
\M31|Mem[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[1][7]~feeder_combout\,
	ena => \M30|Mem[1][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[1][7]~q\);

-- Location: FF_X24_Y12_N29
\M31|Mem[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[3][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[3][7]~q\);

-- Location: FF_X25_Y12_N23
\M31|Mem[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Din[15]~input_o\,
	sload => VCC,
	ena => \M30|Mem[0][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[0][7]~q\);

-- Location: LCCOMB_X25_Y12_N28
\M31|Mem[2][7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \M31|Mem[2][7]~feeder_combout\ = \Din[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Din[15]~input_o\,
	combout => \M31|Mem[2][7]~feeder_combout\);

-- Location: FF_X25_Y12_N29
\M31|Mem[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \M31|Mem[2][7]~feeder_combout\,
	ena => \M30|Mem[2][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M31|Mem[2][7]~q\);

-- Location: LCCOMB_X25_Y12_N22
\Mu0|Mux0~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~89_combout\ = (\addr[1]~input_o\ & ((\addr[0]~input_o\) # ((\M31|Mem[2][7]~q\)))) # (!\addr[1]~input_o\ & (!\addr[0]~input_o\ & (\M31|Mem[0][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[1]~input_o\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[0][7]~q\,
	datad => \M31|Mem[2][7]~q\,
	combout => \Mu0|Mux0~89_combout\);

-- Location: LCCOMB_X24_Y12_N28
\Mu0|Mux0~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~90_combout\ = (\addr[0]~input_o\ & ((\Mu0|Mux0~89_combout\ & ((\M31|Mem[3][7]~q\))) # (!\Mu0|Mux0~89_combout\ & (\M31|Mem[1][7]~q\)))) # (!\addr[0]~input_o\ & (((\Mu0|Mux0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \M31|Mem[1][7]~q\,
	datab => \addr[0]~input_o\,
	datac => \M31|Mem[3][7]~q\,
	datad => \Mu0|Mux0~89_combout\,
	combout => \Mu0|Mux0~90_combout\);

-- Location: LCCOMB_X24_Y12_N30
\Mu0|Mux0~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~91_combout\ = (\addr[3]~input_o\ & ((\addr[2]~input_o\) # ((\Mu0|Mux0~88_combout\)))) # (!\addr[3]~input_o\ & (!\addr[2]~input_o\ & ((\Mu0|Mux0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr[3]~input_o\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux0~88_combout\,
	datad => \Mu0|Mux0~90_combout\,
	combout => \Mu0|Mux0~91_combout\);

-- Location: LCCOMB_X26_Y16_N20
\Mu0|Mux0~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~94_combout\ = (\addr[2]~input_o\ & ((\Mu0|Mux0~91_combout\ & ((\Mu0|Mux0~93_combout\))) # (!\Mu0|Mux0~91_combout\ & (\Mu0|Mux0~86_combout\)))) # (!\addr[2]~input_o\ & (((\Mu0|Mux0~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~86_combout\,
	datab => \addr[2]~input_o\,
	datac => \Mu0|Mux0~93_combout\,
	datad => \Mu0|Mux0~91_combout\,
	combout => \Mu0|Mux0~94_combout\);

-- Location: LCCOMB_X26_Y16_N12
\Mu0|Mux0~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~148_combout\ = (\Mu0|Mux14~1_combout\ & ((\Mu0|Mux0~137_combout\ & (\Mu0|Mux0~147_combout\)) # (!\Mu0|Mux0~137_combout\ & ((\Mu0|Mux0~94_combout\))))) # (!\Mu0|Mux14~1_combout\ & (((\Mu0|Mux0~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mu0|Mux0~147_combout\,
	datab => \Mu0|Mux14~1_combout\,
	datac => \Mu0|Mux0~137_combout\,
	datad => \Mu0|Mux0~94_combout\,
	combout => \Mu0|Mux0~148_combout\);

-- Location: LCCOMB_X26_Y16_N6
\Mu0|Mux0~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \Mu0|Mux0~149_combout\ = (\Mu0|Mux0~84_combout\) # ((!\addr[7]~input_o\ & \Mu0|Mux0~148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \addr[7]~input_o\,
	datac => \Mu0|Mux0~84_combout\,
	datad => \Mu0|Mux0~148_combout\,
	combout => \Mu0|Mux0~149_combout\);

ww_Dout(0) <= \Dout[0]~output_o\;

ww_Dout(1) <= \Dout[1]~output_o\;

ww_Dout(2) <= \Dout[2]~output_o\;

ww_Dout(3) <= \Dout[3]~output_o\;

ww_Dout(4) <= \Dout[4]~output_o\;

ww_Dout(5) <= \Dout[5]~output_o\;

ww_Dout(6) <= \Dout[6]~output_o\;

ww_Dout(7) <= \Dout[7]~output_o\;

ww_Dout(8) <= \Dout[8]~output_o\;

ww_Dout(9) <= \Dout[9]~output_o\;

ww_Dout(10) <= \Dout[10]~output_o\;

ww_Dout(11) <= \Dout[11]~output_o\;

ww_Dout(12) <= \Dout[12]~output_o\;

ww_Dout(13) <= \Dout[13]~output_o\;

ww_Dout(14) <= \Dout[14]~output_o\;

ww_Dout(15) <= \Dout[15]~output_o\;
END structure;


