// Seed: 2759027990
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    input tri1 id_2,
    output wand id_3,
    input tri id_4,
    output wor id_5
);
  wire [-1  +  1 : 1] id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd4,
    parameter id_3 = 32'd18
) (
    input wire id_0,
    input wire _id_1,
    input wor id_2,
    input wire _id_3,
    output tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    output tri1 id_7,
    output wor id_8,
    output tri0 id_9,
    input uwire id_10,
    input supply1 id_11,
    input tri id_12,
    output tri0 id_13
);
  assign id_13 = id_2;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_2,
      id_5,
      id_6,
      id_5
  );
  assign modCall_1.id_4 = 0;
  tri id_15 = 1 + id_12;
  wire [id_3 : id_1] id_16;
  wire id_17;
  ;
endmodule
