{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 11:50:35 2015 " "Info: Processing started: Wed Dec 09 11:50:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IT -c IT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IT -c IT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } } { "c:/js/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/js/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock memory DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0 register DP:dp1\|nBitsRegister:Areg\|Q\[5\] 140.19 MHz 7.133 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 140.19 MHz between source memory \"DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"DP:dp1\|nBitsRegister:Areg\|Q\[5\]\" (period= 7.133 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.817 ns + Longest memory register " "Info: + Longest memory to register delay is 6.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X41_Y19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y19; Fanout = 8; MEM Node = 'DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|q_b\[0\] 2 MEM M4K_X41_Y19 3 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y19; Fanout = 3; MEM Node = 'DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|q_b\[0\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.178 ns) 4.345 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~327 3 COMB LCCOMB_X39_Y19_N0 2 " "Info: 3: + IC(0.793 ns) + CELL(0.178 ns) = 4.345 ns; Loc. = LCCOMB_X39_Y19_N0; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~327'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0] DP:dp1|SubOrAdd:SubAdd|Add0~327 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.596 ns) 5.241 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~331 4 COMB LCCOMB_X39_Y19_N14 2 " "Info: 4: + IC(0.300 ns) + CELL(0.596 ns) = 5.241 ns; Loc. = LCCOMB_X39_Y19_N14; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~331'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~327 DP:dp1|SubOrAdd:SubAdd|Add0~331 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.321 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~334 5 COMB LCCOMB_X39_Y19_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.321 ns; Loc. = LCCOMB_X39_Y19_N16; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~334'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~331 DP:dp1|SubOrAdd:SubAdd|Add0~334 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.401 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~337 6 COMB LCCOMB_X39_Y19_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.401 ns; Loc. = LCCOMB_X39_Y19_N18; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~337'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~334 DP:dp1|SubOrAdd:SubAdd|Add0~337 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.481 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~340 7 COMB LCCOMB_X39_Y19_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.481 ns; Loc. = LCCOMB_X39_Y19_N20; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~340'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~337 DP:dp1|SubOrAdd:SubAdd|Add0~340 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.561 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~343 8 COMB LCCOMB_X39_Y19_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.561 ns; Loc. = LCCOMB_X39_Y19_N22; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~343'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~340 DP:dp1|SubOrAdd:SubAdd|Add0~343 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.019 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~345 9 COMB LCCOMB_X39_Y19_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 6.019 ns; Loc. = LCCOMB_X39_Y19_N24; Fanout = 1; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~345'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~343 DP:dp1|SubOrAdd:SubAdd|Add0~345 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.178 ns) 6.721 ns DP:dp1\|nBitsRegister:Areg\|Q\[5\]~77 10 COMB LCCOMB_X39_Y19_N10 1 " "Info: 10: + IC(0.524 ns) + CELL(0.178 ns) = 6.721 ns; Loc. = LCCOMB_X39_Y19_N10; Fanout = 1; COMB Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[5\]~77'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~345 DP:dp1|nBitsRegister:Areg|Q[5]~77 } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.817 ns DP:dp1\|nBitsRegister:Areg\|Q\[5\] 11 REG LCFF_X39_Y19_N11 5 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 6.817 ns; Loc. = LCFF_X39_Y19_N11; Fanout = 5; REG Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[5\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DP:dp1|nBitsRegister:Areg|Q[5]~77 DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.200 ns ( 76.28 % ) " "Info: Total cell delay = 5.200 ns ( 76.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.617 ns ( 23.72 % ) " "Info: Total interconnect delay = 1.617 ns ( 23.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.817 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0] DP:dp1|SubOrAdd:SubAdd|Add0~327 DP:dp1|SubOrAdd:SubAdd|Add0~331 DP:dp1|SubOrAdd:SubAdd|Add0~334 DP:dp1|SubOrAdd:SubAdd|Add0~337 DP:dp1|SubOrAdd:SubAdd|Add0~340 DP:dp1|SubOrAdd:SubAdd|Add0~343 DP:dp1|SubOrAdd:SubAdd|Add0~345 DP:dp1|nBitsRegister:Areg|Q[5]~77 DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.817 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0] {} DP:dp1|SubOrAdd:SubAdd|Add0~327 {} DP:dp1|SubOrAdd:SubAdd|Add0~331 {} DP:dp1|SubOrAdd:SubAdd|Add0~334 {} DP:dp1|SubOrAdd:SubAdd|Add0~337 {} DP:dp1|SubOrAdd:SubAdd|Add0~340 {} DP:dp1|SubOrAdd:SubAdd|Add0~343 {} DP:dp1|SubOrAdd:SubAdd|Add0~345 {} DP:dp1|nBitsRegister:Areg|Q[5]~77 {} DP:dp1|nBitsRegister:Areg|Q[5] {} } { 0.000ns 0.000ns 0.793ns 0.300ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.524ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.596ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.120 ns - Smallest " "Info: - Smallest clock skew is -0.120 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.843 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 2.843 ns DP:dp1\|nBitsRegister:Areg\|Q\[5\] 3 REG LCFF_X39_Y19_N11 5 " "Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X39_Y19_N11; Fanout = 5; REG Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[5\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.26 % ) " "Info: Total cell delay = 1.628 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.215 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[5] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.963 ns - Longest memory " "Info: - Longest clock path from clock \"Clock\" to source memory is 2.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.783 ns) 2.963 ns DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X41_Y19 8 " "Info: 3: + IC(0.916 ns) + CELL(0.783 ns) = 2.963 ns; Loc. = M4K_X41_Y19; Fanout = 8; MEM Node = 'DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { Clock~clkctrl DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.05 % ) " "Info: Total cell delay = 1.809 ns ( 61.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 38.95 % ) " "Info: Total interconnect delay = 1.154 ns ( 38.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { Clock Clock~clkctrl DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[5] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { Clock Clock~clkctrl DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.817 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0] DP:dp1|SubOrAdd:SubAdd|Add0~327 DP:dp1|SubOrAdd:SubAdd|Add0~331 DP:dp1|SubOrAdd:SubAdd|Add0~334 DP:dp1|SubOrAdd:SubAdd|Add0~337 DP:dp1|SubOrAdd:SubAdd|Add0~340 DP:dp1|SubOrAdd:SubAdd|Add0~343 DP:dp1|SubOrAdd:SubAdd|Add0~345 DP:dp1|nBitsRegister:Areg|Q[5]~77 DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.817 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0] {} DP:dp1|SubOrAdd:SubAdd|Add0~327 {} DP:dp1|SubOrAdd:SubAdd|Add0~331 {} DP:dp1|SubOrAdd:SubAdd|Add0~334 {} DP:dp1|SubOrAdd:SubAdd|Add0~337 {} DP:dp1|SubOrAdd:SubAdd|Add0~340 {} DP:dp1|SubOrAdd:SubAdd|Add0~343 {} DP:dp1|SubOrAdd:SubAdd|Add0~345 {} DP:dp1|nBitsRegister:Areg|Q[5]~77 {} DP:dp1|nBitsRegister:Areg|Q[5] {} } { 0.000ns 0.000ns 0.793ns 0.300ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.524ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.596ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[5] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { Clock Clock~clkctrl DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~porta_address_reg4 programEn Clock 5.939 ns memory " "Info: tsu for memory \"DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~porta_address_reg4\" (data pin = \"programEn\", clock pin = \"Clock\") is 5.939 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.826 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns programEn 1 PIN PIN_D16 18 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_D16; Fanout = 18; PIN Node = 'programEn'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { programEn } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.814 ns) + CELL(0.545 ns) 7.202 ns DP:dp1\|AddrIn\[4\]~557 2 COMB LCCOMB_X42_Y19_N2 1 " "Info: 2: + IC(5.814 ns) + CELL(0.545 ns) = 7.202 ns; Loc. = LCCOMB_X42_Y19_N2; Fanout = 1; COMB Node = 'DP:dp1\|AddrIn\[4\]~557'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.359 ns" { programEn DP:dp1|AddrIn[4]~557 } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.521 ns) 8.018 ns DP:dp1\|AddrIn\[4\]~558 3 COMB LCCOMB_X42_Y19_N14 2 " "Info: 3: + IC(0.295 ns) + CELL(0.521 ns) = 8.018 ns; Loc. = LCCOMB_X42_Y19_N14; Fanout = 2; COMB Node = 'DP:dp1\|AddrIn\[4\]~558'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { DP:dp1|AddrIn[4]~557 DP:dp1|AddrIn[4]~558 } "NODE_NAME" } } { "DP.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/DP.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.159 ns) 8.826 ns DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~porta_address_reg4 4 MEM M4K_X41_Y19 0 " "Info: 4: + IC(0.649 ns) + CELL(0.159 ns) = 8.826 ns; Loc. = M4K_X41_Y19; Fanout = 0; MEM Node = 'DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { DP:dp1|AddrIn[4]~558 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.068 ns ( 23.43 % ) " "Info: Total cell delay = 2.068 ns ( 23.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.758 ns ( 76.57 % ) " "Info: Total interconnect delay = 6.758 ns ( 76.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.826 ns" { programEn DP:dp1|AddrIn[4]~557 DP:dp1|AddrIn[4]~558 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.826 ns" { programEn {} programEn~combout {} DP:dp1|AddrIn[4]~557 {} DP:dp1|AddrIn[4]~558 {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 5.814ns 0.295ns 0.649ns } { 0.000ns 0.843ns 0.545ns 0.521ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.927 ns - Shortest memory " "Info: - Shortest clock path from clock \"Clock\" to destination memory is 2.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.747 ns) 2.927 ns DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M4K_X41_Y19 0 " "Info: 3: + IC(0.916 ns) + CELL(0.747 ns) = 2.927 ns; Loc. = M4K_X41_Y19; Fanout = 0; MEM Node = 'DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { Clock~clkctrl DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.57 % ) " "Info: Total cell delay = 1.773 ns ( 60.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 39.43 % ) " "Info: Total interconnect delay = 1.154 ns ( 39.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { Clock Clock~clkctrl DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.927 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.826 ns" { programEn DP:dp1|AddrIn[4]~557 DP:dp1|AddrIn[4]~558 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.826 ns" { programEn {} programEn~combout {} DP:dp1|AddrIn[4]~557 {} DP:dp1|AddrIn[4]~558 {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 5.814ns 0.295ns 0.649ns } { 0.000ns 0.843ns 0.545ns 0.521ns 0.159ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { Clock Clock~clkctrl DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.927 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Output\[5\] DP:dp1\|nBitsRegister:Areg\|Q\[5\] 7.849 ns register " "Info: tco from clock \"Clock\" to destination pin \"Output\[5\]\" through register \"DP:dp1\|nBitsRegister:Areg\|Q\[5\]\" is 7.849 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.843 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 2.843 ns DP:dp1\|nBitsRegister:Areg\|Q\[5\] 3 REG LCFF_X39_Y19_N11 5 " "Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X39_Y19_N11; Fanout = 5; REG Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[5\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.26 % ) " "Info: Total cell delay = 1.628 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.215 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[5] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.729 ns + Longest register pin " "Info: + Longest register to pin delay is 4.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DP:dp1\|nBitsRegister:Areg\|Q\[5\] 1 REG LCFF_X39_Y19_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y19_N11; Fanout = 5; REG Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[5\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(2.820 ns) 4.729 ns Output\[5\] 2 PIN PIN_H17 0 " "Info: 2: + IC(1.909 ns) + CELL(2.820 ns) = 4.729 ns; Loc. = PIN_H17; Fanout = 0; PIN Node = 'Output\[5\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { DP:dp1|nBitsRegister:Areg|Q[5] Output[5] } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.820 ns ( 59.63 % ) " "Info: Total cell delay = 2.820 ns ( 59.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 40.37 % ) " "Info: Total interconnect delay = 1.909 ns ( 40.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { DP:dp1|nBitsRegister:Areg|Q[5] Output[5] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.729 ns" { DP:dp1|nBitsRegister:Areg|Q[5] {} Output[5] {} } { 0.000ns 1.909ns } { 0.000ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[5] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[5] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { DP:dp1|nBitsRegister:Areg|Q[5] Output[5] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.729 ns" { DP:dp1|nBitsRegister:Areg|Q[5] {} Output[5] {} } { 0.000ns 1.909ns } { 0.000ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "DP:dp1\|nBitsRegister:ProgramReg\|Q\[0\] AddrSel\[0\] Clock -3.502 ns register " "Info: th for register \"DP:dp1\|nBitsRegister:ProgramReg\|Q\[0\]\" (data pin = \"AddrSel\[0\]\", clock pin = \"Clock\") is -3.502 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.850 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns DP:dp1\|nBitsRegister:ProgramReg\|Q\[0\] 3 REG LCFF_X42_Y19_N19 1 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X42_Y19_N19; Fanout = 1; REG Node = 'DP:dp1\|nBitsRegister:ProgramReg\|Q\[0\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Clock~clkctrl DP:dp1|nBitsRegister:ProgramReg|Q[0] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:ProgramReg|Q[0] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:ProgramReg|Q[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.638 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns AddrSel\[0\] 1 PIN PIN_J17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_J17; Fanout = 1; PIN Node = 'AddrSel\[0\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddrSel[0] } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.381 ns) + CELL(0.413 ns) 6.638 ns DP:dp1\|nBitsRegister:ProgramReg\|Q\[0\] 2 REG LCFF_X42_Y19_N19 1 " "Info: 2: + IC(5.381 ns) + CELL(0.413 ns) = 6.638 ns; Loc. = LCFF_X42_Y19_N19; Fanout = 1; REG Node = 'DP:dp1\|nBitsRegister:ProgramReg\|Q\[0\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.794 ns" { AddrSel[0] DP:dp1|nBitsRegister:ProgramReg|Q[0] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.257 ns ( 18.94 % ) " "Info: Total cell delay = 1.257 ns ( 18.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.381 ns ( 81.06 % ) " "Info: Total interconnect delay = 5.381 ns ( 81.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { AddrSel[0] DP:dp1|nBitsRegister:ProgramReg|Q[0] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.638 ns" { AddrSel[0] {} AddrSel[0]~combout {} DP:dp1|nBitsRegister:ProgramReg|Q[0] {} } { 0.000ns 0.000ns 5.381ns } { 0.000ns 0.844ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:ProgramReg|Q[0] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:ProgramReg|Q[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { AddrSel[0] DP:dp1|nBitsRegister:ProgramReg|Q[0] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.638 ns" { AddrSel[0] {} AddrSel[0]~combout {} DP:dp1|nBitsRegister:ProgramReg|Q[0] {} } { 0.000ns 0.000ns 5.381ns } { 0.000ns 0.844ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 11:50:35 2015 " "Info: Processing ended: Wed Dec 09 11:50:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
