/*
 * dts file for tdpzu9 (Topic Developmentkit Plus) board without PL
 *
 * (C) Copyright 2020, Topic Embedded Products BV
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 */

#include "zynqmp-topic-miamiplusmp.dts"

/ {
	gpio-poweroff {
		compatible = "gpio-poweroff";
		gpios = <&tdp_gpioex11 2 GPIO_ACTIVE_LOW>;
		force-pm-power-off; /* Replace the PSCI power-off callback */
	};

	gpio-key-power {
		compatible = "gpio-keys";
		#address-cells = <1>;
		#size-cells = <0>;
		power {
			label = "power";
			gpios = <&tdp_gpioex10 0 GPIO_ACTIVE_LOW>; /* Input 0, active low */
			linux,code = <116>; /* KEY_POWER */
			gpio-key,wakeup;
		};
	};

	/* Regulator for the 5V USB VBUS power line. */
	reg_usb0_vbus: regulator-usb0 {
		compatible = "regulator-fixed";
		regulator-name = "usb0-vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&tdp_gpioex11 0 0>;
		enable-active-high;
	};
	reg_usb1_vbus: regulator-usb1 {
		compatible = "regulator-fixed";
		regulator-name = "usb1-vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&tdp_gpioex11 1 0>;
		enable-active-high;
	};

	/* USB PHY reset IO pin */
	usb_phy0: usb2phy0 {
		compatible = "usb-nop-xceiv";
		vcc-supply = <&reg_1v8_miami>;
		#phy-cells = <0>;
		reset-gpios = <&gpioex 3 GPIO_ACTIVE_LOW>;
	};
	usb_phy1: usb2phy1 {
		compatible = "usb-nop-xceiv";
		vcc-supply = <&reg_1v8_miami>;
		#phy-cells = <0>;
		reset-gpios = <&gpioex 4 GPIO_ACTIVE_LOW>;
	};
};

/* SD1 */
&sdhci1 {
	status = "okay";
	bus-width = <4>;
	xlnx,mio_bank = <1>;
	no-1-8-v; /* No UHS capability, 3v3 only */
	/delete-property/ disable-wp; /* WP is connected on this board */
};

&i2c0 {
	status = "okay";
	clock-frequency = <400000>;

	/* GPIO expander U10 */
	tdp_gpioex10: pca9534@23 {
		compatible = "nxp,pca9534";
		reg = <0x23>;
		vcc-supply = <&reg_3v3_miami>;
		gpio-line-names = "PWR_BTN_IRQ_N", "PEWAKE0", "USB_OTG_OC_N0", "USB_OTG_OC_N1", "PRSNT_M2C_N0", "PRSNT_M2C_N1", "PG_M2C0", "PG_M2C1";
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		interrupt-parent = <&gpio>;
		interrupts = <40 IRQ_TYPE_LEVEL_LOW>;
	};

	/* GPIO expander U11 */
	tdp_gpioex11: pca9534@24 {
		compatible = "nxp,pca9534";
		reg = <0x24>;
		vcc-supply = <&reg_3v3_miami>;
		gpio-line-names = "USB_OTG_EN0", "USB_OTG_EN1", "PWR_KILL_N", "", "", "", "", "";
		gpio-controller;
		#gpio-cells = <2>;
		/* Drive unused outputs low to prevent interrupts */
		hog3 {
			gpio-hog;
			gpios = <3 0>;
			output-low;
		};
		hog4 {
			gpio-hog;
			gpios = <4 0>;
			output-low;
		};
		hog5 {
			gpio-hog;
			gpios = <5 0>;
			output-low;
		};
		hog6 {
			gpio-hog;
			gpios = <6 0>;
			output-low;
		};
		hog7 {
			gpio-hog;
			gpios = <7 0>;
			output-low;
		};
	};
};

&usb0 {
	status = "okay";
	/* see: https://forums.xilinx.com/t5/Embedded-Linux/Zynqmp-USB2-0/td-p/790522/page/2 */
	/delete-property/ clocks;
	/delete-property/ clock-names;
	clocks = <&zynqmp_clk USB0_BUS_REF>;
	clock-names = "bus_clk";
};

&uart1 {
	status = "disabled";
};

&dwc3_0 {
	status = "okay";
	dr_mode = "otg"; /* "host", "peripheral" or "otg" */
	maximum-speed = "high-speed"; /* super-speed not available on carrier */
	/* see: https://forums.xilinx.com/t5/Embedded-Linux/Zynqmp-USB2-0/td-p/790522/page/2 */
	snps,dis_u2_susphy_quirk;
	snps,dis_u3_susphy_quirk;
	/delete-property/ phy-names;
	/delete-property/ phys;
	/delete-property/ snps,usb3_lpm_capable;
	usb-phy = <&usb_phy0>;
	vbus-supply = <&reg_usb0_vbus>;
	connector {
		compatible = "usb-b-connector";
		label = "micro-USB-otg";
		type = "micro";
	};
};

&usb1 {
	status = "okay";
};

&dwc3_1 {
	status = "okay";
	dr_mode = "host";
	/* refclk for USB3 from clock synth */
	assigned-clocks      = <&si5345 0 8>;
	assigned-clock-rates = <26000000>;
	phy-names = "usb3-phy";
	phys = <&lane3 PHY_TYPE_USB3 1 3 26000000>;
	maximum-speed = "super-speed";
	snps,usb3_lpm_capable;
	usb-phy = <&usb_phy1>;
	vbus-supply = <&reg_usb1_vbus>;
	connector {
		compatible = "usb-c-connector";
		label = "USB3";
	};
};

&pcie {
	status = "okay";
	phys = <&lane0 PHY_TYPE_PCIE 0 0 100000000>;
	/* refclk0 from clock synth */
	assigned-clocks      = <&si5345 0 0>;
	assigned-clock-rates =   <100000000>;
};

&gpio {
	eth-led1 {
		gpio-hog;
		gpios = <86 0>; /* EMIO 8 */
		input;
		line-name = "eth_led1";
	};
	eth-switch-ctrl {
		gpio-hog;
		gpios = <87 0>; /* EMIO 9 */
		output-low;
		line-name = "eth_switch_ctrl";
	};
	eth-config-fpga {
		gpio-hog;
		gpios = <88 0>; /* EMIO 10 */
		output-high;
		line-name = "eth_config_fpga";
	};
	eth-clk-switch-ctrl {
		gpio-hog;
		gpios = <89 0>; /* EMIO 11 */
		output-low;
		line-name = "eth_clk_switch_ctrl";
	};
	bt-dev-wake {
		gpio-hog;
		gpios = <90 0>; /* EMIO 12 */
		input;
		line-name = "bt-dev-wake";
	};
	bt-en {
		gpio-hog;
		gpios = <91 0>; /* EMIO 13 */
		output-high; /* Enable by default */
		line-name = "bt-en";
	};
	wifi-en {
		gpio-hog;
		gpios = <92 0>; /* EMIO 14 */
		output-low; /* Disable, no SDIO controller available */
		line-name = "wifi-en";
	};
};

&serdes {
	status = "okay";
};

/* Postpone ethernet until after FPGA programming to workaround "spike" on IO pads issue */
&gem2 {
	status = "disabled";
};

/* Carrier provides VBAT for RTC */
&rtc {
	status = "okay";
};
