-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FNR is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    stream_in_V_dout : IN STD_LOGIC_VECTOR (128 downto 0);
    stream_in_V_empty_n : IN STD_LOGIC;
    stream_in_V_read : OUT STD_LOGIC;
    stream_out_V_din : OUT STD_LOGIC_VECTOR (80 downto 0);
    stream_out_V_full_n : IN STD_LOGIC;
    stream_out_V_write : OUT STD_LOGIC );
end;


architecture behav of FNR is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "FNR,hls_ip_2018_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcku115-flva1517-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.703000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=156,HLS_SYN_LUT=290}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011101";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100001";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv9_1FE : STD_LOGIC_VECTOR (8 downto 0) := "111111110";

    signal stream_in_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_p_s_phi_fu_154_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_nbreadreq_fu_143_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_V_blk_n : STD_LOGIC;
    signal tmp_2_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_2_reg_398 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal p_s_reg_151 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_407 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_077_1_reg_161 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_173_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_predicate_op50_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op60_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal grp_fu_183_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_193_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_V_1_reg_392 : STD_LOGIC_VECTOR (0 downto 0);
    signal currPayloadOut_data_s_fu_334_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal currPayloadOut_data_s_reg_402 : STD_LOGIC_VECTOR (63 downto 0);
    signal currPayloadOut_data_1_fu_377_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal currPayloadOut_data_1_reg_411 : STD_LOGIC_VECTOR (63 downto 0);
    signal currPayloadOut_last_s_reg_416 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_phi_reg_pp0_iter0_p_077_1_reg_161 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_320_fu_342_p5 : STD_LOGIC_VECTOR (80 downto 0);
    signal tmp_11_fu_355_p4 : STD_LOGIC_VECTOR (80 downto 0);
    signal tmp_210_fu_366_p5 : STD_LOGIC_VECTOR (80 downto 0);
    signal tmp_5_fu_381_p5 : STD_LOGIC_VECTOR (80 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_Result_s_fu_224_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_1_fu_240_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_s_fu_210_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal loc_V_trunc_fu_250_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_fu_276_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_id_V_load_new_fu_214_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_1_trunc_fu_272_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_286_p5 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_6_fu_298_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal tmp_7_fu_302_p3 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_1_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_46_fu_254_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal sel_tmp1_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_314_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_4_fu_310_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_104 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((tmp_2_reg_398 = ap_const_lv1_1) and (stream_out_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((not(((tmp_2_reg_398 = ap_const_lv1_1) and (stream_out_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    p_077_1_reg_161_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_104)) then
                if (((tmp_3_nbreadreq_fu_143_p3 = ap_const_lv1_0) and (ap_phi_mux_p_s_phi_fu_154_p4 = ap_const_lv1_0))) then 
                    p_077_1_reg_161 <= ap_const_lv1_0;
                elsif (((tmp_3_nbreadreq_fu_143_p3 = ap_const_lv1_1) and (ap_phi_mux_p_s_phi_fu_154_p4 = ap_const_lv1_0))) then 
                    p_077_1_reg_161 <= stream_in_V_dout(80 downto 80);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_077_1_reg_161 <= ap_phi_reg_pp0_iter0_p_077_1_reg_161;
                end if;
            end if; 
        end if;
    end process;

    p_s_reg_151_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_s_reg_151 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_s_reg_151 <= p_077_1_reg_161;
            elsif ((not(((tmp_2_reg_398 = ap_const_lv1_1) and (stream_out_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_s_reg_151 <= last_V_1_reg_392;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op50_read_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                currPayloadOut_data_1_reg_411 <= currPayloadOut_data_1_fu_377_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((stream_in_V_empty_n = ap_const_logic_0) or ((tmp_2_fu_266_p2 = ap_const_lv1_0) and (stream_out_V_full_n = ap_const_logic_0)) or ((tmp_2_fu_266_p2 = ap_const_lv1_1) and (stream_out_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                currPayloadOut_data_s_reg_402 <= currPayloadOut_data_s_fu_334_p3;
                last_V_1_reg_392 <= stream_in_V_dout(80 downto 80);
                tmp_2_reg_398 <= tmp_2_fu_266_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op50_read_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                currPayloadOut_last_s_reg_416 <= stream_in_V_dout(80 downto 80);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op50_read_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((stream_in_V_empty_n = ap_const_logic_0) or ((tmp_2_fu_266_p2 = ap_const_lv1_0) and (stream_out_V_full_n = ap_const_logic_0)) or ((tmp_2_fu_266_p2 = ap_const_lv1_1) and (stream_out_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then
                reg_202 <= stream_in_V_dout(71 downto 64);
                reg_206 <= stream_in_V_dout(79 downto 72);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_s_phi_fu_154_p4 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_3_reg_407 <= (0=>stream_in_V_empty_n, others=>'-');
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (stream_in_V_empty_n, stream_out_V_full_n, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, ap_phi_mux_p_s_phi_fu_154_p4, tmp_2_fu_266_p2, ap_CS_fsm_state2, tmp_2_reg_398, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((stream_in_V_empty_n = ap_const_logic_0) or ((tmp_2_fu_266_p2 = ap_const_lv1_0) and (stream_out_V_full_n = ap_const_logic_0)) or ((tmp_2_fu_266_p2 = ap_const_lv1_1) and (stream_out_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((tmp_2_reg_398 = ap_const_lv1_1) and (stream_out_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_phi_mux_p_s_phi_fu_154_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_phi_mux_p_s_phi_fu_154_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(stream_in_V_empty_n, stream_out_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_predicate_op50_read_state3, ap_predicate_op60_write_state4)
    begin
                ap_block_pp0_stage0_01001 <= (((stream_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op60_write_state4 = ap_const_boolean_1)) or ((stream_in_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op50_read_state3 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(stream_in_V_empty_n, stream_out_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_predicate_op50_read_state3, ap_predicate_op60_write_state4)
    begin
                ap_block_pp0_stage0_11001 <= (((stream_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op60_write_state4 = ap_const_boolean_1)) or ((stream_in_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op50_read_state3 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(stream_in_V_empty_n, stream_out_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_predicate_op50_read_state3, ap_predicate_op60_write_state4)
    begin
                ap_block_pp0_stage0_subdone <= (((stream_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op60_write_state4 = ap_const_boolean_1)) or ((stream_in_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op50_read_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state1_assign_proc : process(stream_in_V_empty_n, stream_out_V_full_n, tmp_2_fu_266_p2)
    begin
                ap_block_state1 <= ((stream_in_V_empty_n = ap_const_logic_0) or ((tmp_2_fu_266_p2 = ap_const_lv1_0) and (stream_out_V_full_n = ap_const_logic_0)) or ((tmp_2_fu_266_p2 = ap_const_lv1_1) and (stream_out_V_full_n = ap_const_logic_0)));
    end process;


    ap_block_state2_assign_proc : process(stream_out_V_full_n, tmp_2_reg_398)
    begin
                ap_block_state2 <= ((tmp_2_reg_398 = ap_const_lv1_1) and (stream_out_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter0_assign_proc : process(stream_in_V_empty_n, ap_predicate_op50_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter0 <= ((stream_in_V_empty_n = ap_const_logic_0) and (ap_predicate_op50_read_state3 = ap_const_boolean_1));
    end process;


    ap_block_state4_pp0_stage0_iter1_assign_proc : process(stream_out_V_full_n, ap_predicate_op60_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter1 <= ((stream_out_V_full_n = ap_const_logic_0) and (ap_predicate_op60_write_state4 = ap_const_boolean_1));
    end process;


    ap_condition_104_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_104 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(ap_phi_mux_p_s_phi_fu_154_p4)
    begin
        if ((ap_phi_mux_p_s_phi_fu_154_p4 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_p_s_phi_fu_154_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_s_reg_151, p_077_1_reg_161)
    begin
        if (((p_s_reg_151 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_s_phi_fu_154_p4 <= p_077_1_reg_161;
        else 
            ap_phi_mux_p_s_phi_fu_154_p4 <= p_s_reg_151;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_077_1_reg_161 <= "X";

    ap_predicate_op50_read_state3_assign_proc : process(ap_phi_mux_p_s_phi_fu_154_p4, tmp_3_nbreadreq_fu_143_p3)
    begin
                ap_predicate_op50_read_state3 <= ((tmp_3_nbreadreq_fu_143_p3 = ap_const_lv1_1) and (ap_phi_mux_p_s_phi_fu_154_p4 = ap_const_lv1_0));
    end process;


    ap_predicate_op60_write_state4_assign_proc : process(p_s_reg_151, tmp_3_reg_407)
    begin
                ap_predicate_op60_write_state4 <= ((tmp_3_reg_407 = ap_const_lv1_1) and (p_s_reg_151 = ap_const_lv1_0));
    end process;

    currPayloadOut_data_1_fu_377_p1 <= stream_in_V_dout(64 - 1 downto 0);
    currPayloadOut_data_s_fu_334_p3 <= 
        p_Val2_s_fu_210_p1 when (sel_tmp2_fu_328_p2(0) = '1') else 
        sel_tmp_fu_314_p3;
    grp_fu_173_p4 <= stream_in_V_dout(71 downto 64);
    grp_fu_183_p4 <= stream_in_V_dout(79 downto 72);
    grp_fu_193_p3 <= stream_in_V_dout(80 downto 80);
    loc_V_1_trunc_fu_272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_173_p4),16));
    loc_V_trunc_fu_250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_fu_240_p4),8));
    p_Result_1_fu_240_p4 <= stream_in_V_dout(92 downto 89);
    p_Result_2_fu_276_p4 <= stream_in_V_dout(112 downto 97);
    p_Result_4_fu_310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_302_p3),64));
    p_Result_s_46_fu_254_p5 <= (loc_V_trunc_fu_250_p1 & p_Val2_s_fu_210_p1(55 downto 0));
    p_Result_s_fu_224_p4 <= stream_in_V_dout(96 downto 93);
    p_Val2_s_fu_210_p1 <= stream_in_V_dout(64 - 1 downto 0);
    sel_tmp1_fu_322_p2 <= (tmp_1_fu_234_p2 xor ap_const_lv1_1);
    sel_tmp2_fu_328_p2 <= (tmp_2_fu_266_p2 and sel_tmp1_fu_322_p2);
    sel_tmp_fu_314_p3 <= 
        p_Result_s_46_fu_254_p5 when (tmp_1_fu_234_p2(0) = '1') else 
        p_Val2_s_fu_210_p1;

    stream_in_V_blk_n_assign_proc : process(stream_in_V_empty_n, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_phi_mux_p_s_phi_fu_154_p4, tmp_3_nbreadreq_fu_143_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or ((tmp_3_nbreadreq_fu_143_p3 = ap_const_lv1_1) and (ap_phi_mux_p_s_phi_fu_154_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            stream_in_V_blk_n <= stream_in_V_empty_n;
        else 
            stream_in_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream_in_V_read_assign_proc : process(stream_in_V_empty_n, stream_out_V_full_n, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, tmp_2_fu_266_p2, ap_predicate_op50_read_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op50_read_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((stream_in_V_empty_n = ap_const_logic_0) or ((tmp_2_fu_266_p2 = ap_const_lv1_0) and (stream_out_V_full_n = ap_const_logic_0)) or ((tmp_2_fu_266_p2 = ap_const_lv1_1) and (stream_out_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            stream_in_V_read <= ap_const_logic_1;
        else 
            stream_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    stream_out_V_blk_n_assign_proc : process(stream_out_V_full_n, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_2_fu_266_p2, ap_CS_fsm_state2, tmp_2_reg_398, ap_enable_reg_pp0_iter1, p_s_reg_151, tmp_3_reg_407)
    begin
        if ((((tmp_2_reg_398 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((tmp_3_reg_407 = ap_const_lv1_1) and (p_s_reg_151 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_2_fu_266_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((tmp_2_fu_266_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            stream_out_V_blk_n <= stream_out_V_full_n;
        else 
            stream_out_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream_out_V_din_assign_proc : process(stream_in_V_empty_n, stream_out_V_full_n, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, tmp_2_fu_266_p2, ap_CS_fsm_state2, tmp_2_reg_398, ap_enable_reg_pp0_iter1, ap_predicate_op60_write_state4, tmp_320_fu_342_p5, tmp_11_fu_355_p4, tmp_210_fu_366_p5, tmp_5_fu_381_p5, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op60_write_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            stream_out_V_din <= tmp_5_fu_381_p5;
        elsif ((not(((tmp_2_reg_398 = ap_const_lv1_1) and (stream_out_V_full_n = ap_const_logic_0))) and (tmp_2_reg_398 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            stream_out_V_din <= tmp_210_fu_366_p5;
        elsif ((not(((stream_in_V_empty_n = ap_const_logic_0) or ((tmp_2_fu_266_p2 = ap_const_lv1_0) and (stream_out_V_full_n = ap_const_logic_0)) or ((tmp_2_fu_266_p2 = ap_const_lv1_1) and (stream_out_V_full_n = ap_const_logic_0)))) and (tmp_2_fu_266_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            stream_out_V_din <= tmp_11_fu_355_p4;
        elsif ((not(((stream_in_V_empty_n = ap_const_logic_0) or ((tmp_2_fu_266_p2 = ap_const_lv1_0) and (stream_out_V_full_n = ap_const_logic_0)) or ((tmp_2_fu_266_p2 = ap_const_lv1_1) and (stream_out_V_full_n = ap_const_logic_0)))) and (tmp_2_fu_266_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            stream_out_V_din <= tmp_320_fu_342_p5;
        else 
            stream_out_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stream_out_V_write_assign_proc : process(stream_in_V_empty_n, stream_out_V_full_n, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, tmp_2_fu_266_p2, ap_CS_fsm_state2, tmp_2_reg_398, ap_enable_reg_pp0_iter1, ap_predicate_op60_write_state4, ap_block_pp0_stage0_11001)
    begin
        if (((not(((tmp_2_reg_398 = ap_const_lv1_1) and (stream_out_V_full_n = ap_const_logic_0))) and (tmp_2_reg_398 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op60_write_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((stream_in_V_empty_n = ap_const_logic_0) or ((tmp_2_fu_266_p2 = ap_const_lv1_0) and (stream_out_V_full_n = ap_const_logic_0)) or ((tmp_2_fu_266_p2 = ap_const_lv1_1) and (stream_out_V_full_n = ap_const_logic_0)))) and (tmp_2_fu_266_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (not(((stream_in_V_empty_n = ap_const_logic_0) or ((tmp_2_fu_266_p2 = ap_const_lv1_0) and (stream_out_V_full_n = ap_const_logic_0)) or ((tmp_2_fu_266_p2 = ap_const_lv1_1) and (stream_out_V_full_n = ap_const_logic_0)))) and (tmp_2_fu_266_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            stream_out_V_write <= ap_const_logic_1;
        else 
            stream_out_V_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_11_fu_355_p4 <= ((grp_fu_173_p4 & ap_const_lv9_1FE) & p_Result_4_fu_310_p1);
    tmp_1_fu_234_p2 <= "1" when (p_Result_s_fu_224_p4 = ap_const_lv4_0) else "0";
    tmp_210_fu_366_p5 <= (((reg_202 & reg_206) & last_V_1_reg_392) & currPayloadOut_data_s_reg_402);
    tmp_2_fu_266_p2 <= "1" when (p_Result_s_fu_224_p4 = ap_const_lv4_1) else "0";
    tmp_320_fu_342_p5 <= (((grp_fu_173_p4 & grp_fu_183_p4) & grp_fu_193_p3) & currPayloadOut_data_s_fu_334_p3);
    tmp_3_nbreadreq_fu_143_p3 <= (0=>stream_in_V_empty_n, others=>'-');
    tmp_5_fu_381_p5 <= (((reg_202 & reg_206) & currPayloadOut_last_s_reg_416) & currPayloadOut_data_1_reg_411);
    tmp_6_fu_298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_286_p5),56));
    tmp_7_fu_302_p3 <= (p_Result_1_fu_240_p4 & tmp_6_fu_298_p1);
    tmp_fu_286_p5 <= (((p_Result_2_fu_276_p4 & ap_const_lv8_2) & tmp_id_V_load_new_fu_214_p4) & loc_V_1_trunc_fu_272_p1);
    tmp_id_V_load_new_fu_214_p4 <= stream_in_V_dout(88 downto 81);
end behav;
