<!DOCTYPE HTML>
<html lang="en" class="sidebar-visible no-js rust">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Verification - Computer Systems Engineering Notes</title>


        <!-- Custom HTML head -->
        
        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff" />

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">
        <link rel="stylesheet" href="../css/print.css" media="print">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" href="../highlight.css">
        <link rel="stylesheet" href="../tomorrow-night.css">
        <link rel="stylesheet" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->

    </head>
    <body>
        <!-- Provide site root to javascript -->
        <script>
            var path_to_root = "../";
            var default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? "navy" : "rust";
        </script>

        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                var theme = localStorage.getItem('mdbook-theme');
                var sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            var theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            var html = document.querySelector('html');
            html.classList.remove('no-js')
            html.classList.remove('rust')
            html.classList.add(theme);
            html.classList.add('js');
        </script>

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            var html = document.querySelector('html');
            var sidebar = 'hidden';
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            }
            html.classList.remove('sidebar-visible');
            html.classList.add("sidebar-" + sidebar);
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <div class="sidebar-scrollbox">
                <ol class="chapter"><li class="chapter-item affix "><a href="../intro.html">Introduction</a></li><li class="chapter-item "><a href="../cs118/index.html"><strong aria-hidden="true">1.</strong> CS118</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../cs118/floats.html"><strong aria-hidden="true">1.1.</strong> IEEE 754</a></li><li class="chapter-item "><a href="../cs118/oop.html"><strong aria-hidden="true">1.2.</strong> OOP Principles</a></li><li class="chapter-item "><a href="../cs118/exceptions.html"><strong aria-hidden="true">1.3.</strong> Java Exceptions & Generics</a></li></ol></li><li class="chapter-item "><a href="../cs126/index.html"><strong aria-hidden="true">2.</strong> CS126</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../cs126/arrays.html"><strong aria-hidden="true">2.1.</strong> Arrays & Linked Lists</a></li><li class="chapter-item "><a href="../cs126/analysis.html"><strong aria-hidden="true">2.2.</strong> Analysis of Algorithms</a></li><li class="chapter-item "><a href="../cs126/recursion.html"><strong aria-hidden="true">2.3.</strong> Recursive Algorithms</a></li><li class="chapter-item "><a href="../cs126/stacks.html"><strong aria-hidden="true">2.4.</strong> Stacks & Queues</a></li><li class="chapter-item "><a href="../cs126/lists.html"><strong aria-hidden="true">2.5.</strong> Lists</a></li><li class="chapter-item "><a href="../cs126/maps.html"><strong aria-hidden="true">2.6.</strong> Maps</a></li><li class="chapter-item "><a href="../cs126/hash.html"><strong aria-hidden="true">2.7.</strong> Hash Tables</a></li><li class="chapter-item "><a href="../cs126/sets.html"><strong aria-hidden="true">2.8.</strong> Sets</a></li><li class="chapter-item "><a href="../cs126/trees.html"><strong aria-hidden="true">2.9.</strong> Trees</a></li><li class="chapter-item "><a href="../cs126/pqs.html"><strong aria-hidden="true">2.10.</strong> Priority Queues</a></li><li class="chapter-item "><a href="../cs126/heaps.html"><strong aria-hidden="true">2.11.</strong> Heaps</a></li><li class="chapter-item "><a href="../cs126/skip-lists.html"><strong aria-hidden="true">2.12.</strong> Skip Lists</a></li><li class="chapter-item "><a href="../cs126/graphs.html"><strong aria-hidden="true">2.13.</strong> Graphs</a></li></ol></li><li class="chapter-item "><a href="../cs132/index.html"><strong aria-hidden="true">3.</strong> CS132</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../cs132/logic.html"><strong aria-hidden="true">3.1.</strong> Digital Logic</a></li><li class="chapter-item "><a href="../cs132/assembly.html"><strong aria-hidden="true">3.2.</strong> Assembly</a></li><li class="chapter-item "><a href="../cs132/memory.html"><strong aria-hidden="true">3.3.</strong> Memory Systems</a></li><li class="chapter-item "><a href="../cs132/io.html"><strong aria-hidden="true">3.4.</strong> I/O</a></li><li class="chapter-item "><a href="../cs132/architecture.html"><strong aria-hidden="true">3.5.</strong> Microprocessor Architecture</a></li></ol></li><li class="chapter-item "><a href="../cs141/index.html"><strong aria-hidden="true">4.</strong> CS141</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../cs141/types.html"><strong aria-hidden="true">4.1.</strong> Types & Typeclasses</a></li><li class="chapter-item "><a href="../cs141/recursion.html"><strong aria-hidden="true">4.2.</strong> Recursion</a></li><li class="chapter-item "><a href="../cs141/functions.html"><strong aria-hidden="true">4.3.</strong> Higher Order Functions</a></li><li class="chapter-item "><a href="../cs141/lazy.html"><strong aria-hidden="true">4.4.</strong> Lazy Evaluation</a></li><li class="chapter-item "><a href="../cs141/reasoning.html"><strong aria-hidden="true">4.5.</strong> Reasoning About Programs</a></li><li class="chapter-item "><a href="../cs141/functors.html"><strong aria-hidden="true">4.6.</strong> Functors & Foldables</a></li><li class="chapter-item "><a href="../cs141/applicatives.html"><strong aria-hidden="true">4.7.</strong> Applicative Functors</a></li><li class="chapter-item "><a href="../cs141/monads.html"><strong aria-hidden="true">4.8.</strong> Monads</a></li><li class="chapter-item "><a href="../cs141/tlp.html"><strong aria-hidden="true">4.9.</strong> Type-Level Programming</a></li></ol></li><li class="chapter-item "><a href="../es191/index.html"><strong aria-hidden="true">5.</strong> ES191</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../es191/symbols-and-conventions.html"><strong aria-hidden="true">5.1.</strong> Circuit Symbols & Conventions</a></li><li class="chapter-item "><a href="../es191/nodal.html"><strong aria-hidden="true">5.2.</strong> Nodal Analysis</a></li><li class="chapter-item "><a href="../es191/mesh.html"><strong aria-hidden="true">5.3.</strong> Mesh Analysis</a></li><li class="chapter-item "><a href="../es191/thevenin.html"><strong aria-hidden="true">5.4.</strong> Thevenin Circuits</a></li><li class="chapter-item "><a href="../es191/rc.html"><strong aria-hidden="true">5.5.</strong> First Order RC Circuits</a></li><li class="chapter-item "><a href="../es191/rl.html"><strong aria-hidden="true">5.6.</strong> First Order RL Circuits</a></li><li class="chapter-item "><a href="../es191/ac.html"><strong aria-hidden="true">5.7.</strong> AC Circuits</a></li><li class="chapter-item "><a href="../es191/diodes.html"><strong aria-hidden="true">5.8.</strong> Diodes</a></li><li class="chapter-item "><a href="../es191/transistors.html"><strong aria-hidden="true">5.9.</strong> Transistors</a></li><li class="chapter-item "><a href="../es191/opamps.html"><strong aria-hidden="true">5.10.</strong> Op Amps</a></li><li class="chapter-item "><a href="../es191/filters.html"><strong aria-hidden="true">5.11.</strong> Passive Filters</a></li><li class="chapter-item "><a href="../es191/equations.html"><strong aria-hidden="true">5.12.</strong> Equation Reference</a></li></ol></li><li class="chapter-item "><a href="../es193/index.html"><strong aria-hidden="true">6.</strong> ES193</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../es193/functions.html"><strong aria-hidden="true">6.1.</strong> Functions, Conics & Asymptotes</a></li><li class="chapter-item "><a href="../es193/complex.html"><strong aria-hidden="true">6.2.</strong> Complex Numbers</a></li><li class="chapter-item "><a href="../es193/vectors.html"><strong aria-hidden="true">6.3.</strong> Vectors</a></li><li class="chapter-item "><a href="../es193/matrices.html"><strong aria-hidden="true">6.4.</strong> Matrices</a></li><li class="chapter-item "><a href="../es193/equations.html"><strong aria-hidden="true">6.5.</strong> Simultaneous Linear Equations</a></li><li class="chapter-item "><a href="../es193/diff.html"><strong aria-hidden="true">6.6.</strong> Differentiation</a></li><li class="chapter-item "><a href="../es193/int.html"><strong aria-hidden="true">6.7.</strong> Integration</a></li><li class="chapter-item "><a href="../es193/diffeq.html"><strong aria-hidden="true">6.8.</strong> Differential Equations</a></li><li class="chapter-item "><a href="../es193/laplace.html"><strong aria-hidden="true">6.9.</strong> Laplace Transforms</a></li><li class="chapter-item "><a href="../es193/stats.html"><strong aria-hidden="true">6.10.</strong> Probability & Statistics</a></li><li class="chapter-item "><a href="../es193/equationref.html"><strong aria-hidden="true">6.11.</strong> Equation Reference</a></li></ol></li><li class="chapter-item "><a href="../es197/index.html"><strong aria-hidden="true">7.</strong> ES197</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../es197/mech1.html"><strong aria-hidden="true">7.1.</strong> Translational Mechanical Systems</a></li><li class="chapter-item "><a href="../es197/mech2.html"><strong aria-hidden="true">7.2.</strong> Rotational Mechanical Systems</a></li><li class="chapter-item "><a href="../es197/electrical.html"><strong aria-hidden="true">7.3.</strong> Electrical Systems</a></li><li class="chapter-item "><a href="../es197/thermal.html"><strong aria-hidden="true">7.4.</strong> Thermal Systems</a></li><li class="chapter-item "><a href="../es197/data.html"><strong aria-hidden="true">7.5.</strong> Data Driven Models</a></li><li class="chapter-item "><a href="../es197/step1.html"><strong aria-hidden="true">7.6.</strong> First Order Step Response</a></li><li class="chapter-item "><a href="../es197/step2.html"><strong aria-hidden="true">7.7.</strong> Second Order Step Response</a></li><li class="chapter-item "><a href="../es197/transfer.html"><strong aria-hidden="true">7.8.</strong> Transfer Functions</a></li><li class="chapter-item "><a href="../es197/freq1.html"><strong aria-hidden="true">7.9.</strong> First Order Frequency Response</a></li><li class="chapter-item "><a href="../es197/freq2.html"><strong aria-hidden="true">7.10.</strong> Second Order Frequency Response</a></li></ol></li><li class="chapter-item "><a href="../cs241/index.html"><strong aria-hidden="true">8.</strong> CS241</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../cs241/os.html"><strong aria-hidden="true">8.1.</strong> Operating Systems</a></li><li class="chapter-item "><a href="../cs241/cn.html"><strong aria-hidden="true">8.2.</strong> Networks</a></li></ol></li><li class="chapter-item "><a href="../cs257/index.html"><strong aria-hidden="true">9.</strong> CS257</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../cs257/memory.html"><strong aria-hidden="true">9.1.</strong> Memory Systems</a></li><li class="chapter-item "><a href="../cs257/architecture.html"><strong aria-hidden="true">9.2.</strong> Processor Architecture</a></li><li class="chapter-item "><a href="../cs257/parallelism.html"><strong aria-hidden="true">9.3.</strong> Parallelism</a></li><li class="chapter-item "><a href="../cs257/io.html"><strong aria-hidden="true">9.4.</strong> I/O</a></li><li class="chapter-item "><a href="../cs257/embedded.html"><strong aria-hidden="true">9.5.</strong> Embedded Systems & Security</a></li></ol></li><li class="chapter-item "><a href="../cs261/index.html"><strong aria-hidden="true">10.</strong> CS261</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../cs261/methodologies.html"><strong aria-hidden="true">10.1.</strong> Requirements & Software Methodologies</a></li><li class="chapter-item "><a href="../cs261/modelling.html"><strong aria-hidden="true">10.2.</strong> System Modelling</a></li><li class="chapter-item "><a href="../cs261/design.html"><strong aria-hidden="true">10.3.</strong> System Design</a></li><li class="chapter-item "><a href="../cs261/testing.html"><strong aria-hidden="true">10.4.</strong> Testing & HCI</a></li></ol></li><li class="chapter-item "><a href="../es2c0/index.html"><strong aria-hidden="true">11.</strong> ES2C0</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../es2c0/diodes.html"><strong aria-hidden="true">11.1.</strong> Diodes</a></li><li class="chapter-item "><a href="../es2c0/oscillators.html"><strong aria-hidden="true">11.2.</strong> Oscillators</a></li><li class="chapter-item "><a href="../es2c0/bjt.html"><strong aria-hidden="true">11.3.</strong> BJTs</a></li><li class="chapter-item "><a href="../es2c0/bjt-amps.html"><strong aria-hidden="true">11.4.</strong> BJT Amplifiers</a></li><li class="chapter-item "><a href="../es2c0/mosfet.html"><strong aria-hidden="true">11.5.</strong> MOSFETs</a></li><li class="chapter-item "><a href="../es2c0/mosfet-amps.html"><strong aria-hidden="true">11.6.</strong> MOSFET Amplifiers</a></li><li class="chapter-item "><a href="../es2c0/differential.html"><strong aria-hidden="true">11.7.</strong> Differential Amplifiers</a></li><li class="chapter-item "><a href="../es2c0/opamps.html"><strong aria-hidden="true">11.8.</strong> Op-Amps</a></li><li class="chapter-item "><a href="../es2c0/equations.html"><strong aria-hidden="true">11.9.</strong> Equation Reference</a></li></ol></li><li class="chapter-item "><a href="../es2c6/index.html"><strong aria-hidden="true">12.</strong> ES2C6</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../es2c6/control.html"><strong aria-hidden="true">12.1.</strong> Control Systems</a></li><li class="chapter-item "><a href="../es2c6/mechanics.html"><strong aria-hidden="true">12.2.</strong> Drive Systems</a></li><li class="chapter-item "><a href="../es2c6/sensors.html"><strong aria-hidden="true">12.3.</strong> Sensors</a></li><li class="chapter-item "><a href="../es2c6/electromagnetics.html"><strong aria-hidden="true">12.4.</strong> Electromagnetics & Motors</a></li><li class="chapter-item "><a href="../es2c6/ac.html"><strong aria-hidden="true">12.5.</strong> AC Power</a></li><li class="chapter-item "><a href="../es2c6/3phase.html"><strong aria-hidden="true">12.6.</strong> Three Phase AC Systems</a></li></ol></li><li class="chapter-item "><a href="../es2c7/index.html"><strong aria-hidden="true">13.</strong> ES2C7</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../es2c7/binomial.html"><strong aria-hidden="true">13.1.</strong> Binomial Theorem & Taylor Series</a></li><li class="chapter-item "><a href="../es2c7/matrices.html"><strong aria-hidden="true">13.2.</strong> Matrices & Quadratic Forms</a></li><li class="chapter-item "><a href="../es2c7/equations.html"><strong aria-hidden="true">13.3.</strong> Linear Simultaneous Equations</a></li><li class="chapter-item "><a href="../es2c7/eigen.html"><strong aria-hidden="true">13.4.</strong> Eigenvalues & Eigenvectors</a></li><li class="chapter-item "><a href="../es2c7/systems.html"><strong aria-hidden="true">13.5.</strong> Oscillators & State Space Systems</a></li><li class="chapter-item "><a href="../es2c7/calculus.html"><strong aria-hidden="true">13.6.</strong> Matrix Differential Calculus</a></li><li class="chapter-item "><a href="../es2c7/optimisation.html"><strong aria-hidden="true">13.7.</strong> Optimisation</a></li><li class="chapter-item "><a href="../es2c7/fourier.html"><strong aria-hidden="true">13.8.</strong> Fourier Series & Transforms</a></li><li class="chapter-item "><a href="../es2c7/z.html"><strong aria-hidden="true">13.9.</strong> Z Transforms</a></li><li class="chapter-item "><a href="../es2c7/pdes.html"><strong aria-hidden="true">13.10.</strong> Partial Differential Equations</a></li></ol></li><li class="chapter-item expanded "><a href="../es2e3/index.html"><strong aria-hidden="true">14.</strong> ES2E3</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../es2e3/logic.html"><strong aria-hidden="true">14.1.</strong> Logic</a></li><li class="chapter-item "><a href="../es2e3/hdl.html"><strong aria-hidden="true">14.2.</strong> Hardware Description Languages</a></li><li class="chapter-item "><a href="../es2e3/verilog.html"><strong aria-hidden="true">14.3.</strong> Structural & Behavioual Verilog</a></li><li class="chapter-item "><a href="../es2e3/design.html"><strong aria-hidden="true">14.4.</strong> FPGA Design Flow</a></li><li class="chapter-item "><a href="../es2e3/architecture.html"><strong aria-hidden="true">14.5.</strong> FPGA Architecture</a></li><li class="chapter-item "><a href="../es2e3/sequential.html"><strong aria-hidden="true">14.6.</strong> Sequential Verilog</a></li><li class="chapter-item "><a href="../es2e3/fsm.html"><strong aria-hidden="true">14.7.</strong> Finite State Machines</a></li><li class="chapter-item expanded "><a href="../es2e3/verification.html" class="active"><strong aria-hidden="true">14.8.</strong> Verification</a></li><li class="chapter-item "><a href="../es2e3/arithmetic.html"><strong aria-hidden="true">14.9.</strong> FPGA Arithmetic</a></li><li class="chapter-item "><a href="../es2e3/timing.html"><strong aria-hidden="true">14.10.</strong> Timing & Pipelining</a></li><li class="chapter-item "><a href="../es2e3/interfaces.html"><strong aria-hidden="true">14.11.</strong> Hardware Interfaces</a></li><li class="chapter-item "><a href="../es2e3/processors.html"><strong aria-hidden="true">14.12.</strong> Processor Implementation</a></li></ol></li><li class="chapter-item "><a href="../es3c5/index.html"><strong aria-hidden="true">15.</strong> ES3C5</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../es3c5/brief-notes.html"><strong aria-hidden="true">15.1.</strong> Brief Notes + Equations (Aaron)</a></li></ol></li><li class="chapter-item "><a href="../es3e6/index.html"><strong aria-hidden="true">16.</strong> ES3E6</a><a class="toggle"><div>❱</div></a></li><li><ol class="section"><li class="chapter-item "><a href="../es3e6/semiconductors.html"><strong aria-hidden="true">16.1.</strong> RF Semiconductors</a></li><li class="chapter-item "><a href="../es3e6/tlines.html"><strong aria-hidden="true">16.2.</strong> Transmission Lines</a></li><li class="chapter-item "><a href="../es3e6/smithchart.html"><strong aria-hidden="true">16.3.</strong> The Smith Chart</a></li><li class="chapter-item "><a href="../es3e6/narrowband.html"><strong aria-hidden="true">16.4.</strong> Narrowband Matching</a></li><li class="chapter-item "><a href="../es3e6/broadband.html"><strong aria-hidden="true">16.5.</strong> Broadband Matching</a></li><li class="chapter-item "><a href="../es3e6/waveguides.html"><strong aria-hidden="true">16.6.</strong> Waveguides</a></li><li class="chapter-item "><a href="../es3e6/coax.html"><strong aria-hidden="true">16.7.</strong> Coax & Microstrip Lines</a></li><li class="chapter-item "><a href="../es3e6/params.html"><strong aria-hidden="true">16.8.</strong> Network Parameters</a></li><li class="chapter-item "><a href="../es3e6/filters.html"><strong aria-hidden="true">16.9.</strong> Filters</a></li><li class="chapter-item "><a href="../es3e6/dividers.html"><strong aria-hidden="true">16.10.</strong> Power Dividers, Couplers & Resonators</a></li></ol></li></ol>
            </div>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle"></div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky bordered">
                    <div class="left-buttons">
                        <button id="sidebar-toggle" class="icon-button" type="button" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </button>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                        <button id="search-toggle" class="icon-button" type="button" title="Search. (Shortkey: s)" aria-label="Toggle Searchbar" aria-expanded="false" aria-keyshortcuts="S" aria-controls="searchbar">
                            <i class="fa fa-search"></i>
                        </button>
                    </div>

                    <h1 class="menu-title">Computer Systems Engineering Notes</h1>

                    <div class="right-buttons">
                        <a href="../print.html" title="Print this book" aria-label="Print this book">
                            <i id="print-button" class="fa fa-print"></i>
                        </a>
                        <a href="https://github.com/Joeyh021/notes" title="Git repository" aria-label="Git repository">
                            <i id="git-repository-button" class="fa fa-github"></i>
                        </a>
                        <a href="https://github.com/Joeyh021/notes/edit/master/src/es2e3/verification.md" title="Suggest an edit" aria-label="Suggest an edit">
                            <i id="git-edit-button" class="fa fa-edit"></i>
                        </a>

                    </div>
                </div>

                <div id="search-wrapper" class="hidden">
                    <form id="searchbar-outer" class="searchbar-outer">
                        <input type="search" id="searchbar" name="searchbar" placeholder="Search this book ..." aria-controls="searchresults-outer" aria-describedby="searchresults-header">
                    </form>
                    <div id="searchresults-outer" class="searchresults-outer hidden">
                        <div id="searchresults-header" class="searchresults-header"></div>
                        <ul id="searchresults">
                        </ul>
                    </div>
                </div>

                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css" integrity="sha384-AfEj0r4/OFrOo5t7NnNe46zW/tFgW6x/bCJG8FqQCEo3+Aro6EYUG4+cU+KJWu/X" crossorigin="anonymous">
<h1 id="verification"><a class="header" href="#verification">Verification</a></h1>
<h2 id="testbenches"><a class="header" href="#testbenches">Testbenches</a></h2>
<p>Testing by loading to the FPGA takes ages. Testbenches allow for easier verifying correctness of verilog designs.</p>
<ul>
<li>Algorithmic verification: is the selected algorithm suitable for the desired application?</li>
<li>Functional verification: does the designed architecture correctly implement the algorithm?</li>
<li>Synthesis verification: is the design fully synthesisable and implementable on the target design platform?</li>
<li>Timing verification: once synthesised, placed, and routed, does it meet timing constraints?</li>
</ul>
<h3 id="sources-of-error-in-design"><a class="header" href="#sources-of-error-in-design">Sources of error in design</a></h3>
<ul>
<li>The specification may be incorrect or incomplete
<ul>
<li>Even if it meets specification, it may not function as intended</li>
</ul>
</li>
<li>Specification may have been misunderstood
<ul>
<li>What has been implemented matches what you <em>think</em> the specification means, not what it <em>actually</em> means</li>
</ul>
</li>
<li>Specification has been implemented incorrectly</li>
<li>Errors in code</li>
</ul>
<p>Most of our time will be spent in functional verification.</p>
<ul>
<li>Does design perform all functions in spec?</li>
<li>Are all required features implemented?</li>
<li>Does it handle corner/edge cases?</li>
</ul>
<h3 id="what-is-a-testbench"><a class="header" href="#what-is-a-testbench">What is a testbench?</a></h3>
<ul>
<li>A self contained module, with no inputs or outputs</li>
<li>Instantiates the unit under test (UUT) - the module we want to verify</li>
<li>Contains a number of blocks
<ul>
<li>Clock generator for driving synchronous elements</li>
<li>Data and control signal generators for mimicking circuit inputs</li>
<li>Data and status signal monitors for checking outputs match spec</li>
</ul>
</li>
</ul>
<p>If the module under test gives correct results when given inputs, then we can assume that it works.</p>
<p><img src="./img/testbench.png" alt="" /></p>
<p>In verilog, a testbench is just a normal module with no ports:</p>
<pre><code class="language-verilog">module testbench;
    //testbench statements
endmodule
</code></pre>
<p>The inputs to our unit under test will be driven by the testbench and must be declared as <code>reg</code> signals. Outputs must be declared <code>wire</code>. Inputs and outputs are then connected to the instanted module to be tested.</p>
<h3 id="initial-block"><a class="header" href="#initial-block">Initial Block</a></h3>
<ul>
<li>Another type of procedural block used in testbenches only
<ul>
<li>Cannot be synthesised</li>
</ul>
</li>
<li>Runs concurrently with always blocks</li>
<li>Used to initialise values when system first starts up</li>
<li>Can also set values with delay using <code>#10 a = 1'b1;</code> statements
<ul>
<li>This tells the simulator to wait 10 time steps and then set a to 1</li>
</ul>
</li>
<li>Delays are only for simulation and cannot be synthesised</li>
</ul>
<h3 id="display"><a class="header" href="#display"><code>display</code></a></h3>
<ul>
<li>The simulator has a console where the simulator prints messages</li>
<li>The <code>display</code> task/function allows us to print info to the console</li>
<li>Allows for C-style format strings</li>
<li>Argument can be an expression also</li>
</ul>
<h2 id="verifying-combinational-modules"><a class="header" href="#verifying-combinational-modules">Verifying Combinational Modules</a></h2>
<p>We want to verify a simple combinational module that computes <code>y = abc + a'bc' + ab'c'</code>. Manually stimulate the inputs to cover all 8 possible input values:</p>
<pre><code class="language-verilog">module simplecomb(input a,b,c, output y);
assign y = abc + a'bc' + ab'c';
endmodule

module comb_test();

reg at,bt,ct;
wire yt;
simplecomb uut(.a(at),.b(bt),.c(ct));

initial begin
    at = 1'b0;
    bt = 1'b0;
    ct = 1'b0;

    //increment every 10 time steps
    #10 ct = 1'b1;
    #10 bt = 1'b1; ct = 1'b0;
    #10 ct = 1'b1;
    #10 at = 1'b1; bt = 1'b0;  ct = 1'b0;
    #10 ct = 1'b1;
    #10 bt = 1'b1; ct = 1'b0;
    #10 ct = 1'b1;

    #10 \$finish;
end
endmodule
</code></pre>
<ul>
<li>Unit under test is instantiated, connecting ports to signals</li>
<li>Start with input values for <code>a, b, c</code> of 000</li>
<li>Wait 10 timesteps and change inputs to <code>001</code></li>
<li>Continue cycling through all possible values</li>
<li><code>\$finish</code> terminates simulation</li>
<li>We want to see what output waveform is generated by the module so we can verify it exhibits the correct behaviour</li>
</ul>
<p>Checking the waveform manually is tedious, so we can instead add assertions into testbench to <code>\$display</code> an error if the output does not match the expected value</p>
<pre><code class="language-verilog">at = 1'b0; bt = 1'b0; ct = 1'b0;
if(yt != 1'b0) \$display(&quot;000 failed&quot;)
//.. and so on
</code></pre>
<p>This is still tedious, as we still have to work out the correct value in advance. We could carry out the verification using verilog's language features instead:</p>
<pre><code class="language-verilog">always #10
    if (yt != (a&amp;b&amp;c | (!a)&amp;b&amp;(!c) | a&amp;(!b)&amp;(!c)))
        \$display(&quot;testbench failed for %b %b %b&quot;,a,b,c);
</code></pre>
<p>In testbench design we can be much more relaxed about using language constructs:</p>
<ul>
<li><code>initial</code> is not synthesisable but is fine in testbenches</li>
<li>Delays on assignments can be used</li>
<li>Assigning to a signal from multiple blocks is not an issue</li>
</ul>
<p>Testbenches are not designed to be turned into circuits: they are <strong>software</strong>, not hardware.</p>
<h2 id="synchronous-verification"><a class="header" href="#synchronous-verification">Synchronous Verification</a></h2>
<ul>
<li>For synchronous testbenches, we need a clock input to oscillate between 0 and 1</li>
<li>Initial value (high or low) is important and can be done either way</li>
<li>Verilog below sets clock to change on each timestep (50% duty cycle)</li>
</ul>
<pre><code class="language-verilog">initial clk = 0;
always #1 clk = ~clk;
</code></pre>
<h3 id="timing-in-testbenches"><a class="header" href="#timing-in-testbenches">Timing in Testbenches</a></h3>
<ul>
<li>So far, we have assumed dimensionless time</li>
<li>We can specify the time dimensions <code>timescale 1ns / 100ps</code>
<ul>
<li>This line is placed at the top of the testbench source file</li>
<li>Specifies unit time is <code>1ns</code></li>
<li>Specifies max rounding precision to be <code>100ps</code>
<ul>
<li><code>#10/8</code> would give 1.2, not 1.25</li>
</ul>
</li>
</ul>
</li>
<li>Most simulation tools require the timescale to be stated in order to simulate</li>
<li>During functional simulation this means nothing since timing is not factored in</li>
</ul>
<p>Since for most designs, clock and reset behaviour is the same, we can use a standard template:</p>
<pre><code class="language-verilog">module sync_test;

reg clk, rst;

initial begin
    \$display(&quot;Start of Simulation&quot;);
    clk = 1'b0;
    rest = 1'b1;
    #10 rest = 1'b0
end

always #5 clk = ~clk;

endmodule
</code></pre>
<p>Reset is held high for 10 time steps, then brought down to enable circuit. Clock oscillates continually.</p>
<h3 id="accessing-files"><a class="header" href="#accessing-files">Accessing files</a></h3>
<ul>
<li>The set of inputs driving the circuit is a <strong>test vector</strong></li>
<li>Creating test vectors within a testbench is generally only feasible for simple parts of a circuit</li>
<li>It is also possible to access test data stored in external files
<ul>
<li>Allows us to prepare more complex types of test data, eg images</li>
</ul>
</li>
<li>Can also store simulation outputs in an external file
<ul>
<li>Allows for analysis using more suitable tools, eg scripting with matlab/python</li>
</ul>
</li>
<li>File I/O in verilog is very similar to C
<ul>
<li>Need a file handle (stored as an <code>integer</code>)</li>
<li>Can use read/write/append mode <code>r</code>/<code>w</code>/<code>a</code></li>
</ul>
</li>
<li>A self-checking testbench can be constructed by reading a set of inputs and outputs from files, and seeing if the unit under test matches them</li>
</ul>
<pre><code class="language-verilog">integer infile;
infile = \$fopen(&quot;inputfile.txt&quot;,&quot;r&quot;);
while (!\$feof(infile)) begin
@(posedge clk);
\$fscanf(infile,&quot;%h&quot;,&quot;%b\n&quot;,data,mode);
end
</code></pre>
<p>This example reads one hex and one binary value on each line of a test file in each clock cycle, and assigns them to the <code>data</code> and <code>mode</code> signals.</p>
<h2 id="advanced-verification"><a class="header" href="#advanced-verification">Advanced Verification</a></h2>
<ul>
<li>When working with testbenches, should always use the same clock throughout</li>
<li>If driving an input reg signal on one clock, that data will only enter the module at the next rising edge</li>
<li>Simple combinational circuits can be tested using counters and inspection of outputs</li>
<li>For more complex circuits, prepare test data and load from/write to files</li>
<li><code>\$random</code> function generates a 32-bit random number and can be used for random testing</li>
<li>If there are too many input possibilities, focus on edge cases or cases more likely to cause error</li>
<li>Finite state machines are nicely decomposed for testing
<ul>
<li>Test combinational state transition logic separately</li>
<li>Test the whole state machine, manipulating inputs.</li>
</ul>
</li>
<li>Testing process should be iterative and integrated.</li>
</ul>
<h3 id="how-to-verify"><a class="header" href="#how-to-verify">How to verify</a></h3>
<ul>
<li>Start with a good design specification</li>
<li>Prototyping is important: develop a prototype first</li>
<li>Software models can be constructed of at various levels
<ul>
<li>Simple model with no reflection of hardware design</li>
<li>Model that mimics overall functional architecture</li>
<li>A cycle-accurate model</li>
<li>A bit-accurate model</li>
</ul>
</li>
<li>Mode detailed models give a better reflection of the hardware, but take longer to develop (and can have more bugs)</li>
<li>A functionally correct circuit should produce the same results as a software model of the function, however some discrepancies may still be present
<ul>
<li>Number representation can cause differences</li>
<li>May use different calculation methods</li>
<li>Can take shortcuts or refactor parts of an algorithm to simplify implementation in hardware</li>
<li>Should be aware of these discrepancies and know when it is safe to ignore them</li>
</ul>
</li>
<li>Can apply the same set of input vectors to the hardware design and software model and compare the outputs</li>
<li>Can also implement the inverse function in software
<ul>
<li>Run data through hardware module</li>
<li>Put outputs into software inverse</li>
<li>If software inverse outputs original hardware inputs, design is correct</li>
</ul>
</li>
</ul>
<h3 id="simulation-environments"><a class="header" href="#simulation-environments">Simulation Environments</a></h3>
<ul>
<li>Vivado comes with simulator built in</li>
<li>Waveform window shows signals in design
<ul>
<li>Signal values plotted as wave over time</li>
<li>Useful for debugging</li>
<li>More complex designs require more complex verification techniques</li>
</ul>
</li>
</ul>
<h3 id="modern-verification"><a class="header" href="#modern-verification">Modern Verification</a></h3>
<ul>
<li>There have been many recent developments in electronic design automation around verification</li>
<li>SystemVerilog adds new verification features</li>
<li>Formal mathematical circuit verification involved proving a design is correct</li>
<li>Sources of error can occur in places other than the design
<ul>
<li>Faulty specification</li>
<li>Buggy tools</li>
</ul>
</li>
</ul>
<p>Consider a large multiprocessor SoC:</p>
<ul>
<li>Test each processor and all layers in a hierarchy</li>
<li>Test communication and interfaces</li>
<li>Test contention for resources</li>
<li>Test different clocks for different units</li>
<li>Predict effects of cache misses and race conditions</li>
</ul>
<p>For simple systems we work with:</p>
<ul>
<li>Prepare a software model</li>
<li>Construct testbenches for simple logic</li>
<li>Use self-checking testbenches if possible</li>
<li>Use external files for test data if appropriate</li>
<li>Make testing an iterative process</li>
</ul>
<p><strong>Testing can and <em>should</em> consume most of your time!</strong></p>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../es2e3/fsm.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next" href="../es2e3/arithmetic.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../es2e3/fsm.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next" href="../es2e3/arithmetic.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>


        <script src="../elasticlunr.min.js"></script>
        <script src="../mark.min.js"></script>
        <script src="../searcher.js"></script>

        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->


    </body>
</html>
