%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$dist/default/production\PIC18F4550_Registro.X.production.o
cinit CODE 0 2C1E 2C1E 44 1
idloc IDLOC 5 200000 200000 8 1
intcode_body CODE 0 2BD8 2BD8 46 1
text0 CODE 0 1B94 1B94 CA 1
text1 CODE 0 236C 236C 9A 1
text2 CODE 0 2D20 2D20 38 1
text3 CODE 0 1884 1884 106 1
text4 CODE 0 2606 2606 68 1
text5 CODE 0 266E 266E 68 1
text6 CODE 0 26D6 26D6 68 1
text7 CODE 0 2EC4 2EC4 2C 1
text8 CODE 0 2F1A 2F1A 28 1
text9 CODE 0 2F42 2F42 28 1
text10 CODE 0 2F6A 2F6A 28 1
text11 CODE 0 2406 2406 8E 1
text12 CODE 0 30F0 30F0 16 1
text13 CODE 0 DD8 DD8 1CA 1
text14 CODE 0 FA2 FA2 1B4 1
text15 CODE 0 198A 198A 106 1
text16 CODE 0 2B92 2B92 46 1
text17 CODE 0 12 12 4C0 1
text18 CODE 0 1A90 1A90 104 1
text19 CODE 0 4D2 4D2 39A 1
text20 CODE 0 306E 306E 1C 1
text21 CODE 0 1762 1762 122 1
text22 CODE 0 3106 3106 16 1
text23 CODE 0 2E64 2E64 30 1
text24 CODE 0 2AFA 2AFA 4E 1
text25 CODE 0 273E 273E 68 1
text26 CODE 0 27A6 27A6 68 1
text27 CODE 0 280E 280E 68 1
text28 CODE 0 2AA8 2AA8 52 1
text29 CODE 0 2942 2942 62 1
text30 CODE 0 1156 1156 1B4 1
text31 CODE 0 86C 86C 2DE 1
text32 CODE 0 1DEC 1DEC C2 1
text33 CODE 0 2DC8 2DC8 36 1
text34 CODE 0 2C62 2C62 44 1
text35 CODE 0 1C5E 1C5E CA 1
text36 CODE 0 318E 318E 2 1
text37 CODE 0 2CA6 2CA6 40 1
text38 CODE 0 15FE 15FE 164 1
text39 CODE 0 130A 130A 188 1
text40 CODE 0 2022 2022 B0 1
text41 CODE 0 1D28 1D28 C4 1
text42 CODE 0 1492 1492 16C 1
text43 CODE 0 1EAE 1EAE C0 1
text44 CODE 0 2FE2 2FE2 26 1
text45 CODE 0 2A54 2A54 54 1
text46 CODE 0 3008 3008 26 1
text47 CODE 0 217E 217E A8 1
text48 CODE 0 3050 3050 1E 1
text49 CODE 0 2F92 2F92 28 1
text50 CODE 0 29A4 29A4 58 1
text51 CODE 0 308A 308A 1A 1
text52 CODE 0 3132 3132 12 1
text53 CODE 0 317A 317A C 1
text54 CODE 0 2B48 2B48 4A 1
text55 CODE 0 28DE 28DE 64 1
text56 CODE 0 2592 2592 74 1
text57 CODE 0 2E94 2E94 30 1
text58 CODE 0 2226 2226 A6 1
text59 CODE 0 2494 2494 82 1
text60 CODE 0 311C 311C 16 1
text61 CODE 0 2DFE 2DFE 34 1
text62 CODE 0 2D58 2D58 38 1
text63 CODE 0 2EF0 2EF0 2A 1
text64 CODE 0 3144 3144 12 1
text65 CODE 0 30A4 30A4 1A 1
text66 CODE 0 3156 3156 12 1
text67 CODE 0 2E32 2E32 32 1
text68 CODE 0 302E 302E 22 1
text69 CODE 0 3168 3168 12 1
text70 CODE 0 2FBA 2FBA 28 1
text71 CODE 0 2876 2876 68 1
text72 CODE 0 2D90 2D90 38 1
text73 CODE 0 1F6E 1F6E B4 1
text74 CODE 0 29FC 29FC 58 1
text75 CODE 0 B4A B4A 28E 1
text76 CODE 0 22CC 22CC A0 1
text77 CODE 0 30D8 30D8 18 1
text78 CODE 0 30BE 30BE 1A 1
text79 CODE 0 2516 2516 7C 1
text80 CODE 0 20D2 20D2 AC 1
text81 CODE 0 2CE6 2CE6 3A 1
cstackCOMRAM COMRAM 1 1 1 59 1
cstackBANK0 BANK0 1 D2 D2 12 1
temp COMRAM 1 5F 5F 1 1
bssBANK0 BANK0 1 60 60 72 1
intcode CODE 0 8 8 6 1
idataBANK0 CODE 0 3186 3186 8 1
dataBANK0 BANK0 1 E4 E4 8 1
bssCOMRAM COMRAM 1 5A 5A 5 1
mediumconst MEDIUMCONST 0 7088 7088 F78 1
config CONFIG 4 300000 300000 E 1
$C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.o
idloc IDLOC 5 200000 200000 8 1
init CODE 0 E E 4 1
reset_vec CODE 0 0 0 4 1
config CONFIG 4 300000 300000 E 1
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
RAM EC-7FF 1
SFR F60-FFF 1
BANK0 EC-FF 1
BANK1 100-1FF 1
BANK2 200-2FF 1
BANK3 300-3FF 1
BANK4 400-4FF 1
BANK5 500-5FF 1
BANK6 600-6FF 1
BANK7 700-7FF 1
CONST 4-7 1
CONST 3190-7087 1
STACK EC-7FF 1
SMALLCONST 3190-7087 1
CODE 4-7 1
CODE 3190-7087 1
BIGRAM EC-7FF 1
EEDATA F00000-F000FF 1
MEDIUMCONST 3190-7087 1
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <address> <psect name> <class name> ><line number>:<file name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/default/production\PIC18F4550_Registro.X.production.o
8 intcode CODE >22355:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
8 intcode CODE >58:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2BD8 intcode_body CODE >58:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2BDA intcode_body CODE >59:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2BE8 intcode_body CODE >60:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2BEE intcode_body CODE >61:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2C04 intcode_body CODE >62:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2C08 intcode_body CODE >63:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2C10 intcode_body CODE >64:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2C10 intcode_body CODE >65:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2C18 intcode_body CODE >66:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2C1A intcode_body CODE >68:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2CE6 text81 CODE >336:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2CE6 text81 CODE >338:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2CEE text81 CODE >340:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2CFE text81 CODE >341:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2D1E text81 CODE >342:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
20D2 text80 CODE >4:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
20D4 text80 CODE >7:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
20DC text80 CODE >11:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
20DE text80 CODE >12:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
20E0 text80 CODE >13:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
20F4 text80 CODE >15:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
20FC text80 CODE >19:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
210A text80 CODE >20:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
210C text80 CODE >21:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2110 text80 CODE >22:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2110 text80 CODE >23:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2112 text80 CODE >24:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2112 text80 CODE >25:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2114 text80 CODE >26:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
211A text80 CODE >28:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
211C text80 CODE >29:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2134 text80 CODE >31:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
213C text80 CODE >34:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
213E text80 CODE >35:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2144 text80 CODE >36:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
215C text80 CODE >38:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
215E text80 CODE >39:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2176 text80 CODE >43:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2178 text80 CODE >45:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
217A text80 CODE >46:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
217C text80 CODE >47:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2516 text79 CODE >48:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2518 text79 CODE >53:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
251A text79 CODE >55:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
251C text79 CODE >56:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2524 text79 CODE >57:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2528 text79 CODE >59:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
253C text79 CODE >60:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
253E text79 CODE >62:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2540 text79 CODE >63:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2544 text79 CODE >65:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2546 text79 CODE >66:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2558 text79 CODE >67:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
255C text79 CODE >70:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2570 text79 CODE >71:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2572 text79 CODE >73:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2574 text79 CODE >74:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2578 text79 CODE >76:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
257A text79 CODE >77:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
258C text79 CODE >79:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
258E text79 CODE >81:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2590 text79 CODE >82:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30BE text78 CODE >83:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30C0 text78 CODE >84:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30C0 text78 CODE >85:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30C8 text78 CODE >86:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30D6 text78 CODE >87:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30D8 text77 CODE >88:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30DA text77 CODE >89:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30DA text77 CODE >90:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30E2 text77 CODE >91:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30EE text77 CODE >92:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
22CC text76 CODE >253:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
22CC text76 CODE >256:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
22D6 text76 CODE >257:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
22E0 text76 CODE >260:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
22E8 text76 CODE >262:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
22FE text76 CODE >263:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2312 text76 CODE >265:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
231C text76 CODE >267:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
231E text76 CODE >269:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
231E text76 CODE >271:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2326 text76 CODE >272:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2328 text76 CODE >273:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2346 text76 CODE >276:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2356 text76 CODE >277:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
236A text76 CODE >278:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B4A text75 CODE >143:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B4C text75 CODE >145:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B50 text75 CODE >146:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B54 text75 CODE >147:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B58 text75 CODE >152:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B5C text75 CODE >156:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B60 text75 CODE >157:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B64 text75 CODE >158:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B68 text75 CODE >162:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B6C text75 CODE >163:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B70 text75 CODE >164:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B74 text75 CODE >168:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B9E text75 CODE >169:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
BAA text75 CODE >170:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
BB4 text75 CODE >171:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
BBE text75 CODE >172:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
BC8 text75 CODE >174:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
BD4 text75 CODE >176:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
BEA text75 CODE >177:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C0A text75 CODE >179:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C14 text75 CODE >180:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C26 text75 CODE >182:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C30 text75 CODE >185:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C34 text75 CODE >186:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C34 text75 CODE >189:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C3C text75 CODE >190:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C42 text75 CODE >191:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C76 text75 CODE >193:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C80 text75 CODE >194:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C92 text75 CODE >196:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
CAC text75 CODE >198:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
CB0 text75 CODE >199:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
CC4 text75 CODE >201:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
CC8 text75 CODE >203:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
CDA text75 CODE >205:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
CE2 text75 CODE >206:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
CEC text75 CODE >207:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
CFC text75 CODE >209:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D3C text75 CODE >210:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D40 text75 CODE >213:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D54 text75 CODE >215:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D64 text75 CODE >217:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D68 text75 CODE >219:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D78 text75 CODE >221:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D7C text75 CODE >222:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D7C text75 CODE >224:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D88 text75 CODE >226:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D9C text75 CODE >227:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
DBC text75 CODE >229:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
DD0 text75 CODE >234:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
DD4 text75 CODE >236:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
DD4 text75 CODE >238:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
DD6 text75 CODE >239:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29FC text74 CODE >281:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29FC text74 CODE >286:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A00 text74 CODE >287:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A04 text74 CODE >288:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A1C text74 CODE >289:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A26 text74 CODE >290:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A48 text74 CODE >291:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A52 text74 CODE >292:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1F6E text73 CODE >293:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1F6E text73 CODE >297:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1F72 text73 CODE >299:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1F7C text73 CODE >300:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1F88 text73 CODE >301:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1F98 text73 CODE >302:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1FA2 text73 CODE >303:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1FC6 text73 CODE >304:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1FD6 text73 CODE >306:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1FDA text73 CODE >308:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1FEA text73 CODE >309:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1FFC text73 CODE >311:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
201A text73 CODE >313:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
201E text73 CODE >315:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
201E text73 CODE >316:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2020 text73 CODE >317:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2D90 text72 CODE >325:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2D90 text72 CODE >328:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2D9E text72 CODE >329:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2DAE text72 CODE >330:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2DBE text72 CODE >331:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2DC4 text72 CODE >333:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2DC6 text72 CODE >334:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2876 text71 CODE >240:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2878 text71 CODE >244:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2882 text71 CODE >245:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
288E text71 CODE >246:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28B2 text71 CODE >247:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28D6 text71 CODE >249:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28DA text71 CODE >250:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28DA text71 CODE >251:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28DC text71 CODE >252:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2FBA text70 CODE >318:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2FBA text70 CODE >320:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2FD8 text70 CODE >321:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2FDE text70 CODE >323:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2FE0 text70 CODE >324:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3168 text69 CODE >61:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3168 text69 CODE >64:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
316A text69 CODE >65:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
316A text69 CODE >66:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3178 text69 CODE >67:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
302E text68 CODE >72:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
302E text68 CODE >75:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
302E text68 CODE >76:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
303C text68 CODE >78:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
304A text68 CODE >80:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
304E text68 CODE >82:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2E32 text67 CODE >99:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2E32 text67 CODE >102:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2E34 text67 CODE >103:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2E34 text67 CODE >104:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2E42 text67 CODE >105:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2E46 text67 CODE >106:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2E4A text67 CODE >107:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2E4C text67 CODE >108:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2E4E text67 CODE >109:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2E4E text67 CODE >110:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2E5C text67 CODE >111:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2E60 text67 CODE >112:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2E62 text67 CODE >113:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3156 text66 CODE >49:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3156 text66 CODE >52:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3158 text66 CODE >54:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3158 text66 CODE >55:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3166 text66 CODE >56:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
30A4 text65 CODE >88:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
30A6 text65 CODE >90:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
30AA text65 CODE >91:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
30B8 text65 CODE >92:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
30BC text65 CODE >93:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3144 text64 CODE >37:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3144 text64 CODE >40:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3146 text64 CODE >42:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3146 text64 CODE >43:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3154 text64 CODE >44:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2EF0 text63 CODE >18:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2EF0 text63 CODE >19:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2EF4 text63 CODE >20:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2EFA text63 CODE >21:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2F00 text63 CODE >22:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2F06 text63 CODE >23:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2F0A text63 CODE >24:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2F10 text63 CODE >26:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2F16 text63 CODE >27:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2F18 text63 CODE >28:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2D58 text62 CODE >29:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2D58 text62 CODE >30:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2D58 text62 CODE >31:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2D6C text62 CODE >32:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2D86 text62 CODE >33:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2D8E text62 CODE >34:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2DFE text61 CODE >39:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2DFE text61 CODE >40:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2E0A text61 CODE >41:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2E16 text61 CODE >43:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2E30 text61 CODE >45:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
311C text60 CODE >39:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
311E text60 CODE >40:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
3122 text60 CODE >41:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
3130 text60 CODE >42:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2494 text59 CODE >44:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2494 text59 CODE >45:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2498 text59 CODE >46:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
24BC text59 CODE >47:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
24C0 text59 CODE >45:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
24F0 text59 CODE >49:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
24F4 text59 CODE >50:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2502 text59 CODE >51:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2506 text59 CODE >52:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2514 text59 CODE >53:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2226 text58 CODE >232:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2226 text58 CODE >233:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2242 text58 CODE >234:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
225E text58 CODE >235:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
226A text58 CODE >236:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
226A text58 CODE >238:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2272 text58 CODE >239:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
228E text58 CODE >240:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
22AE text58 CODE >241:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
22BA text58 CODE >242:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
22C6 text58 CODE >244:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
22CA text58 CODE >246:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2E94 text57 CODE >9:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2E94 text57 CODE >10:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2E98 text57 CODE >11:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2E9E text57 CODE >12:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2EA4 text57 CODE >13:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2EAA text57 CODE >14:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2EB0 text57 CODE >15:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2EB4 text57 CODE >16:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2EC2 text57 CODE >17:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2592 text56 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2592 text56 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
259A text56 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
25AC text56 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
25B0 text56 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
25B4 text56 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
25BA text56 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
25BC text56 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
25CA text56 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
25D0 text56 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
25E6 text56 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
25EE text56 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
25F0 text56 CODE >26:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
25F6 text56 CODE >27:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
25FC text56 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
25FC text56 CODE >29:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2604 text56 CODE >30:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
28DE text55 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
28DE text55 CODE >12:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
28F0 text55 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
28F4 text55 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
28F8 text55 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
28FE text55 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
2900 text55 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
290E text55 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
2924 text55 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
292C text55 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
2932 text55 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
2938 text55 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
2938 text55 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
2940 text55 CODE >25:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
2B48 text54 CODE >35:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2B48 text54 CODE >36:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2B6C text54 CODE >37:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2B90 text54 CODE >38:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
317A text53 CODE >115:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
317A text53 CODE >117:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3184 text53 CODE >118:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3132 text52 CODE >109:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3132 text52 CODE >112:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3138 text52 CODE >113:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3142 text52 CODE >114:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
308A text51 CODE >93:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
308A text51 CODE >97:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
308C text51 CODE >98:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
308E text51 CODE >100:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3090 text51 CODE >101:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3092 text51 CODE >103:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3094 text51 CODE >104:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3096 text51 CODE >105:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30A0 text51 CODE >106:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30A2 text51 CODE >108:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29A4 text50 CODE >119:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29A4 text50 CODE >121:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29A6 text50 CODE >122:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29A8 text50 CODE >123:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29AA text50 CODE >124:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29AC text50 CODE >125:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29AE text50 CODE >129:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29B0 text50 CODE >130:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29B2 text50 CODE >131:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29B6 text50 CODE >132:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29C0 text50 CODE >133:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29CA text50 CODE >134:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29D4 text50 CODE >135:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29DE text50 CODE >136:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29E8 text50 CODE >137:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29F2 text50 CODE >140:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29F6 text50 CODE >141:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29FA text50 CODE >142:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2F92 text49 CODE >4:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2F94 text49 CODE >11:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2F96 text49 CODE >12:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2F98 text49 CODE >14:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2FA8 text49 CODE >16:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2FAA text49 CODE >17:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2FAE text49 CODE >20:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2FB0 text49 CODE >30:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2FB4 text49 CODE >31:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2FB8 text49 CODE >32:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3050 text48 CODE >4:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3052 text48 CODE >5:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3052 text48 CODE >6:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3056 text48 CODE >7:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
305C text48 CODE >8:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3062 text48 CODE >9:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3068 text48 CODE >10:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
306C text48 CODE >11:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
217E text47 CODE >13:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
217E text47 CODE >14:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2184 text47 CODE >15:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2188 text47 CODE >16:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
218E text47 CODE >17:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2194 text47 CODE >18:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
219A text47 CODE >19:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
21A0 text47 CODE >20:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
21A6 text47 CODE >21:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
21AC text47 CODE >22:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
21B2 text47 CODE >23:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
21B8 text47 CODE >24:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
21BE text47 CODE >26:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
21C4 text47 CODE >27:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
21CA text47 CODE >28:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
21D0 text47 CODE >29:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
21D6 text47 CODE >30:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
21DC text47 CODE >39:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
21E2 text47 CODE >40:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
21E8 text47 CODE >41:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
21EE text47 CODE >43:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
21F4 text47 CODE >46:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
21FA text47 CODE >48:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2200 text47 CODE >49:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2206 text47 CODE >50:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
220C text47 CODE >51:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2212 text47 CODE >52:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2218 text47 CODE >53:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
221E text47 CODE >54:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2224 text47 CODE >55:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3008 text46 CODE >57:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3008 text46 CODE >58:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
300E text46 CODE >59:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3014 text46 CODE >60:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
301A text46 CODE >61:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3020 text46 CODE >62:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3026 text46 CODE >63:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
302C text46 CODE >64:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2A54 text45 CODE >105:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2A54 text45 CODE >106:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2A68 text45 CODE >107:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2A6C text45 CODE >108:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2A72 text45 CODE >109:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2A78 text45 CODE >110:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2A80 text45 CODE >111:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2A86 text45 CODE >112:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2AA2 text45 CODE >113:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2AA6 text45 CODE >114:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2FE2 text44 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
2FE2 text44 CODE >37:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
2FEE text44 CODE >38:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
2FF6 text44 CODE >39:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
2FFE text44 CODE >52:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
3006 text44 CODE >53:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
1EAE text43 CODE >66:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1EAE text43 CODE >67:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1EB2 text43 CODE >68:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1EB8 text43 CODE >69:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1EBE text43 CODE >70:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1EC2 text43 CODE >71:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1ED0 text43 CODE >72:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1EDC text43 CODE >73:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1EF8 text43 CODE >74:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1F00 text43 CODE >75:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1F28 text43 CODE >76:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1F48 text43 CODE >77:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1F4C text43 CODE >70:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1F68 text43 CODE >79:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1F6C text43 CODE >80:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1492 text42 CODE >82:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1492 text42 CODE >83:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
14A6 text42 CODE >84:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
14AA text42 CODE >85:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
14B2 text42 CODE >86:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
14BE text42 CODE >87:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
14D2 text42 CODE >88:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
14D6 text42 CODE >89:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
14DC text42 CODE >90:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
14E2 text42 CODE >91:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1504 text42 CODE >92:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1510 text42 CODE >93:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
154C text42 CODE >94:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1554 text42 CODE >95:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
157C text42 CODE >96:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
159C text42 CODE >97:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
15A0 text42 CODE >98:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
15C0 text42 CODE >99:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
15C8 text42 CODE >100:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
15CC text42 CODE >84:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
15FC text42 CODE >103:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1D28 text41 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D28 text41 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D2C text41 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D3A text41 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D42 text41 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D46 text41 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D54 text41 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D5C text41 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D60 text41 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D68 text41 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D7A text41 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D7E text41 CODE >25:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D82 text41 CODE >26:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D88 text41 CODE >27:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D8A text41 CODE >25:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D98 text41 CODE >30:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D9E text41 CODE >31:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DB4 text41 CODE >32:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DBC text41 CODE >33:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DBE text41 CODE >35:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DC4 text41 CODE >36:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DCA text41 CODE >38:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DDA text41 CODE >39:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DE2 text41 CODE >40:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DEA text41 CODE >41:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
2022 text40 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2022 text40 CODE >12:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2026 text40 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2034 text40 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
203C text40 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2040 text40 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
204E text40 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2056 text40 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2068 text40 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
206C text40 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2070 text40 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2076 text40 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2078 text40 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2086 text40 CODE >26:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
209C text40 CODE >27:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
20A4 text40 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
20AA text40 CODE >29:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
20B0 text40 CODE >31:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
20C0 text40 CODE >32:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
20C8 text40 CODE >33:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
20D0 text40 CODE >34:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
130A text39 CODE >9:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
130A text39 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
130E text39 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
131C text39 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
133C text39 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1340 text39 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
134E text39 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
136E text39 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1372 text39 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
137E text39 CODE >25:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
139C text39 CODE >26:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
13A0 text39 CODE >27:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
13A4 text39 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
13B6 text39 CODE >29:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
13B8 text39 CODE >27:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
13C6 text39 CODE >32:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
13D8 text39 CODE >33:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1406 text39 CODE >34:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1426 text39 CODE >35:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1428 text39 CODE >37:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
143A text39 CODE >38:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1440 text39 CODE >40:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1450 text39 CODE >41:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1470 text39 CODE >42:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1490 text39 CODE >43:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
15FE text38 CODE >9:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
15FE text38 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1602 text38 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1610 text38 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1630 text38 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1634 text38 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1642 text38 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1662 text38 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1680 text38 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1684 text38 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1688 text38 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
169A text38 CODE >25:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
169C text38 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
16AA text38 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
16D8 text38 CODE >29:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
16F8 text38 CODE >30:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
170A text38 CODE >31:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1710 text38 CODE >33:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1720 text38 CODE >34:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1740 text38 CODE >35:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1760 text38 CODE >36:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
2CA6 text37 CODE >1:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\abs.c
2CA6 text37 CODE >3:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\abs.c
2CE4 text37 CODE >4:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\abs.c
318E text36 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\putch.c
318E text36 CODE >9:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\putch.c
1C5E text35 CODE >8:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
1C5E text35 CODE >12:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
1C82 text35 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
1C88 text35 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
1C8C text35 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
1CE0 text35 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
1D14 text35 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
1D26 text35 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
2C62 text34 CODE >8:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
2C62 text34 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
2C6A text34 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
2C6E text34 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
2C80 text34 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
2C84 text34 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
2CA4 text34 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
2DC8 text33 CODE >5:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
2DC8 text33 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
2DD0 text33 CODE >8:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
2DD4 text33 CODE >9:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
2DD8 text33 CODE >8:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
2DF0 text33 CODE >11:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
2DFC text33 CODE >12:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
1DEC text32 CODE >72:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1DEC text32 CODE >77:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1DFA text32 CODE >78:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E0E text32 CODE >82:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E30 text32 CODE >83:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E38 text32 CODE >84:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E3C text32 CODE >85:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E50 text32 CODE >86:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E54 text32 CODE >84:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E72 text32 CODE >90:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E80 text32 CODE >91:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E94 text32 CODE >94:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1EAC text32 CODE >95:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
86C text31 CODE >287:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
86C text31 CODE >293:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
88C text31 CODE >294:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
8A2 text31 CODE >295:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
8B4 text31 CODE >296:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
8D4 text31 CODE >300:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
8E2 text31 CODE >301:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
8E4 text31 CODE >303:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
912 text31 CODE >304:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
91A text31 CODE >305:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
93A text31 CODE >306:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
940 text31 CODE >310:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
948 text31 CODE >311:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
94E text31 CODE >312:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
952 text31 CODE >313:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
958 text31 CODE >314:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
9DA text31 CODE >315:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
9E0 text31 CODE >316:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
9E6 text31 CODE >317:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
A4A text31 CODE >312:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
AC4 text31 CODE >321:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
AE4 text31 CODE >322:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
AEA text31 CODE >323:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
B20 text31 CODE >327:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
B48 text31 CODE >328:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1156 text30 CODE >692:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1156 text30 CODE >702:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
117A text30 CODE >703:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1188 text30 CODE >705:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
119A text30 CODE >706:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
119E text30 CODE >847:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
11E6 text30 CODE >849:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
11F4 text30 CODE >850:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
122E text30 CODE >852:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1266 text30 CODE >1372:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
128A text30 CODE >1373:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1298 text30 CODE >1374:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
12AC text30 CODE >1375:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
12B8 text30 CODE >1379:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
12C6 text30 CODE >1380:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
12D2 text30 CODE >1384:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
12F6 text30 CODE >1385:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1308 text30 CODE >1387:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2942 text29 CODE >1390:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2942 text29 CODE >1395:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
294A text29 CODE >1396:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2954 text29 CODE >1397:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2958 text29 CODE >1398:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
297E text29 CODE >1397:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
299A text29 CODE >1400:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
29A2 text29 CODE >1404:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2AA8 text28 CODE >9:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
2AA8 text28 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
2AB2 text28 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
2ABA text28 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
2AC2 text28 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
2ACA text28 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
2AE6 text28 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
2AF8 text28 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
280E text27 CODE >124:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
280E text27 CODE >125:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2858 text27 CODE >126:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2874 text27 CODE >127:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
27A6 text26 CODE >128:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
27A6 text26 CODE >129:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
27F0 text26 CODE >130:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
280C text26 CODE >131:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
273E text25 CODE >132:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
273E text25 CODE >133:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2788 text25 CODE >134:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
27A4 text25 CODE >135:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2AFA text24 CODE >115:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2AFA text24 CODE >116:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2AFE text24 CODE >117:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2B1A text24 CODE >118:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2B2E text24 CODE >119:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2B3A text24 CODE >120:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2B3E text24 CODE >121:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2B42 text24 CODE >122:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2B46 text24 CODE >123:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2E64 text23 CODE >55:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2E64 text23 CODE >56:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2E68 text23 CODE >57:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2E76 text23 CODE >58:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2E7A text23 CODE >56:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2E92 text23 CODE >60:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
3106 text22 CODE >150:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
3108 text22 CODE >151:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
311A text22 CODE >152:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1762 text21 CODE >219:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1762 text21 CODE >220:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
176E text21 CODE >221:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1778 text21 CODE >222:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1782 text21 CODE >223:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
17CA text21 CODE >224:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
17D6 text21 CODE >225:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1820 text21 CODE >226:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
182C text21 CODE >227:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1876 text21 CODE >228:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1882 text21 CODE >229:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
306E text20 CODE >6:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
306E text20 CODE >7:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3070 text20 CODE >8:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3072 text20 CODE >9:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3074 text20 CODE >10:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3076 text20 CODE >11:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
307E text20 CODE >12:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3080 text20 CODE >13:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3084 text20 CODE >14:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3086 text20 CODE >15:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3088 text20 CODE >16:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
4D2 text19 CODE >11:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
4D2 text19 CODE >26:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
4D8 text19 CODE >27:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
4DE text19 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
4EC text19 CODE >29:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
4EE text19 CODE >33:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
4FE text19 CODE >35:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
50E text19 CODE >37:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
51E text19 CODE >40:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
520 text19 CODE >42:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
524 text19 CODE >43:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
528 text19 CODE >46:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
538 text19 CODE >49:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
53E text19 CODE >50:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
544 text19 CODE >51:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
552 text19 CODE >52:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
554 text19 CODE >56:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
564 text19 CODE >58:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
574 text19 CODE >60:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
584 text19 CODE >63:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
586 text19 CODE >65:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
58A text19 CODE >66:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
58E text19 CODE >69:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
59E text19 CODE >75:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5B4 text19 CODE >76:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5C4 text19 CODE >77:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5CC text19 CODE >78:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5D0 text19 CODE >79:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5E4 text19 CODE >83:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5F4 text19 CODE >84:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5F4 text19 CODE >85:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
608 text19 CODE >89:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
622 text19 CODE >92:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
632 text19 CODE >93:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
642 text19 CODE >94:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
652 text19 CODE >96:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
656 text19 CODE >97:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
65A text19 CODE >100:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
66A text19 CODE >101:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
674 text19 CODE >102:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
67E text19 CODE >103:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
68C text19 CODE >104:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
68E text19 CODE >105:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
68E text19 CODE >106:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
698 text19 CODE >112:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6B6 text19 CODE >115:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6B8 text19 CODE >116:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6C8 text19 CODE >118:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6CA text19 CODE >97:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6CA text19 CODE >119:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6DA text19 CODE >122:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6F0 text19 CODE >123:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6F6 text19 CODE >128:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
700 text19 CODE >129:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
70E text19 CODE >130:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
710 text19 CODE >131:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
710 text19 CODE >132:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
71A text19 CODE >133:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
720 text19 CODE >127:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
72E text19 CODE >139:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
732 text19 CODE >140:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
740 text19 CODE >141:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
76E text19 CODE >142:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
772 text19 CODE >143:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
776 text19 CODE >144:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
776 text19 CODE >145:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
788 text19 CODE >149:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
788 text19 CODE >150:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
798 text19 CODE >151:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
7A4 text19 CODE >152:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
7B2 text19 CODE >153:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
7DC text19 CODE >154:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
7E0 text19 CODE >159:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
7FA text19 CODE >160:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
800 text19 CODE >161:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
810 text19 CODE >165:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
82A text19 CODE >166:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
832 text19 CODE >167:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
842 text19 CODE >169:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
846 text19 CODE >173:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
84A text19 CODE >175:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
858 text19 CODE >176:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
85A text19 CODE >177:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
85E text19 CODE >180:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
860 text19 CODE >182:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
86A text19 CODE >185:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
1A90 text18 CODE >4:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1A90 text18 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1ABE text18 CODE >8:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1ACE text18 CODE >9:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1AFC text18 CODE >10:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1B0C text18 CODE >12:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1B1A text18 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1B2C text18 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1B3A text18 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1B4C text18 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1B5C text18 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1B6C text18 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1B92 text18 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
12 text17 CODE >10:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
12 text17 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
18 text17 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1E text17 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2C text17 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2E text17 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3E text17 CODE >30:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4E text17 CODE >32:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
5E text17 CODE >35:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
60 text17 CODE >37:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
64 text17 CODE >38:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
68 text17 CODE >41:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
78 text17 CODE >44:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
7E text17 CODE >46:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
90 text17 CODE >47:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
92 text17 CODE >49:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
98 text17 CODE >50:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
A6 text17 CODE >51:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
A8 text17 CODE >55:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
B8 text17 CODE >57:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
C8 text17 CODE >59:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
D8 text17 CODE >62:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
DA text17 CODE >64:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
DE text17 CODE >65:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
E2 text17 CODE >68:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
F2 text17 CODE >75:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
104 text17 CODE >77:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
112 text17 CODE >78:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
116 text17 CODE >81:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
11A text17 CODE >82:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
11E text17 CODE >83:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
122 text17 CODE >84:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
126 text17 CODE >85:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
12A text17 CODE >86:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
12E text17 CODE >87:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
132 text17 CODE >88:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
136 text17 CODE >89:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
13A text17 CODE >90:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
13E text17 CODE >91:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
142 text17 CODE >92:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
146 text17 CODE >93:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
14A text17 CODE >94:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
14E text17 CODE >95:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
152 text17 CODE >98:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
156 text17 CODE >100:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
180 text17 CODE >101:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
19C text17 CODE >102:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1AC text17 CODE >103:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1B0 text17 CODE >104:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1B4 text17 CODE >106:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1B4 text17 CODE >109:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1C2 text17 CODE >110:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1CA text17 CODE >111:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1CE text17 CODE >113:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1D2 text17 CODE >115:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1E0 text17 CODE >116:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1E2 text17 CODE >118:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1EC text17 CODE >119:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1EE text17 CODE >106:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1EE text17 CODE >120:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
200 text17 CODE >121:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
200 text17 CODE >124:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
20E text17 CODE >127:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
21E text17 CODE >128:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
232 text17 CODE >132:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
242 text17 CODE >134:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
250 text17 CODE >135:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
25E text17 CODE >136:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
266 text17 CODE >137:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
26A text17 CODE >139:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
26E text17 CODE >141:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
27C text17 CODE >142:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
27E text17 CODE >144:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
288 text17 CODE >145:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
28E text17 CODE >153:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2B4 text17 CODE >154:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2E4 text17 CODE >155:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2E8 text17 CODE >156:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2EA text17 CODE >157:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2FA text17 CODE >158:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
30A text17 CODE >162:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
31A text17 CODE >163:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
31A text17 CODE >166:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
340 text17 CODE >167:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
354 text17 CODE >172:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
35E text17 CODE >173:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
36C text17 CODE >174:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
36E text17 CODE >176:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
37C text17 CODE >177:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
380 text17 CODE >178:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
384 text17 CODE >180:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
388 text17 CODE >182:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
398 text17 CODE >183:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
39A text17 CODE >171:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3A8 text17 CODE >192:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3AC text17 CODE >193:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3BA text17 CODE >194:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3D0 text17 CODE >195:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3D4 text17 CODE >196:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3D8 text17 CODE >197:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3D8 text17 CODE >198:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3EA text17 CODE >202:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3EA text17 CODE >203:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3FA text17 CODE >204:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
406 text17 CODE >205:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
414 text17 CODE >206:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
43E text17 CODE >207:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
44E text17 CODE >208:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
450 text17 CODE >215:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
470 text17 CODE >216:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
480 text17 CODE >218:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
490 text17 CODE >219:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
494 text17 CODE >225:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4A2 text17 CODE >226:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4A4 text17 CODE >227:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4A8 text17 CODE >230:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4AA text17 CODE >232:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4B0 text17 CODE >233:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4BE text17 CODE >234:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4C0 text17 CODE >236:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4D0 text17 CODE >237:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2B92 text16 CODE >245:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2B92 text16 CODE >248:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2BA2 text16 CODE >249:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2BD6 text16 CODE >250:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
198A text15 CODE >43:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
198A text15 CODE >47:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
19A0 text15 CODE >48:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
19B4 text15 CODE >49:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
19DE text15 CODE >50:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
19E0 text15 CODE >51:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
19F0 text15 CODE >52:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
19F4 text15 CODE >53:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A02 text15 CODE >54:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A1A text15 CODE >57:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A2E text15 CODE >60:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A42 text15 CODE >63:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A4C text15 CODE >64:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A4E text15 CODE >62:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A5E text15 CODE >67:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A6E text15 CODE >68:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A7E text15 CODE >69:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A8E text15 CODE >70:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
FA2 text14 CODE >10:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
FA4 text14 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
FC2 text14 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
FF4 text14 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
FF8 text14 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
FF8 text14 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1008 text14 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
101E text14 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1032 text14 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1036 text14 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
103A text14 CODE >25:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
103C text14 CODE >26:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1046 text14 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1078 text14 CODE >29:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
107A text14 CODE >30:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1086 text14 CODE >31:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1090 text14 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1090 text14 CODE >32:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
10C2 text14 CODE >34:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
10C4 text14 CODE >35:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
10CE text14 CODE >33:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
10EC text14 CODE >37:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
10FA text14 CODE >38:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
10FC text14 CODE >39:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1100 text14 CODE >40:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1124 text14 CODE >41:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1142 text14 CODE >42:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1144 text14 CODE >43:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1154 text14 CODE >44:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
DD8 text13 CODE >20:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
DD8 text13 CODE >21:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
DE8 text13 CODE >22:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
E0E text13 CODE >23:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
E42 text13 CODE >24:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
E5C text13 CODE >25:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
E5E text13 CODE >26:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
E92 text13 CODE >27:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
E96 text13 CODE >28:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
E98 text13 CODE >29:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
ECC text13 CODE >30:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
ECC text13 CODE >31:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
F00 text13 CODE >32:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
F24 text13 CODE >33:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
F90 text13 CODE >34:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
F9C text13 CODE >36:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
FA0 text13 CODE >37:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
30F0 text12 CODE >4:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
30F0 text12 CODE >6:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
30F2 text12 CODE >7:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
30F4 text12 CODE >8:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
30F6 text12 CODE >10:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
30F8 text12 CODE >11:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
30FA text12 CODE >12:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
30FC text12 CODE >14:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
30FE text12 CODE >15:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
3100 text12 CODE >16:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
3102 text12 CODE >17:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
3104 text12 CODE >18:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2406 text11 CODE >28:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2408 text11 CODE >31:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
242C text11 CODE >32:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
242E text11 CODE >33:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2452 text11 CODE >34:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2456 text11 CODE >35:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
247A text11 CODE >37:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
248E text11 CODE >38:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2490 text11 CODE >39:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2492 text11 CODE >40:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2F6A text10 CODE >10:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2F6A text10 CODE >12:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2F8E text10 CODE >13:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2F90 text10 CODE >14:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2F42 text9 CODE >4:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2F42 text9 CODE >6:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2F66 text9 CODE >7:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2F68 text9 CODE >8:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2F1A text8 CODE >16:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2F1A text8 CODE >18:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2F3E text8 CODE >19:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2F40 text8 CODE >20:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2EC4 text7 CODE >22:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2EC6 text7 CODE >24:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2EEA text7 CODE >25:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2EEE text7 CODE >26:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
26D6 text6 CODE >144:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
26D6 text6 CODE >145:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2720 text6 CODE >146:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
273C text6 CODE >147:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
266E text5 CODE >136:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
266E text5 CODE >137:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
26B8 text5 CODE >138:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
26D4 text5 CODE >139:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2606 text4 CODE >140:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2606 text4 CODE >141:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2650 text4 CODE >142:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
266C text4 CODE >143:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1884 text3 CODE >156:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1884 text3 CODE >157:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1888 text3 CODE >158:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
188E text3 CODE >159:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1894 text3 CODE >160:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1898 text3 CODE >161:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
189E text3 CODE >162:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
18A8 text3 CODE >163:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
18B2 text3 CODE >164:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
18BC text3 CODE >165:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
18CE text3 CODE >166:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
18D2 text3 CODE >167:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
18D6 text3 CODE >169:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
18EA text3 CODE >170:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
18EE text3 CODE >171:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
18F2 text3 CODE >173:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1906 text3 CODE >174:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
190A text3 CODE >175:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
190E text3 CODE >177:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1914 text3 CODE >178:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
191E text3 CODE >179:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1928 text3 CODE >180:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1932 text3 CODE >181:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1944 text3 CODE >182:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1948 text3 CODE >183:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
194C text3 CODE >185:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1960 text3 CODE >186:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1964 text3 CODE >187:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1968 text3 CODE >189:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
197C text3 CODE >190:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1980 text3 CODE >191:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1984 text3 CODE >193:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1988 text3 CODE >194:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2D20 text2 CODE >153:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2D22 text2 CODE >154:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2D56 text2 CODE >155:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
236C text1 CODE >195:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
236C text1 CODE >196:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2378 text1 CODE >197:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2382 text1 CODE >198:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
238C text1 CODE >199:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2396 text1 CODE >200:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23A0 text1 CODE >201:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23AA text1 CODE >204:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23AE text1 CODE >205:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23B4 text1 CODE >206:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23BA text1 CODE >207:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23C2 text1 CODE >208:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23CA text1 CODE >209:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23D2 text1 CODE >210:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23D8 text1 CODE >211:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23E0 text1 CODE >212:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23E8 text1 CODE >213:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23F0 text1 CODE >214:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23F4 text1 CODE >215:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2404 text1 CODE >216:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1B94 text0 CODE >70:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1B94 text0 CODE >71:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1B98 text0 CODE >73:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1B9C text0 CODE >74:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1B9E text0 CODE >75:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BA0 text0 CODE >78:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BA4 text0 CODE >81:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BA8 text0 CODE >82:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BBC text0 CODE >83:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BC8 text0 CODE >86:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BDE text0 CODE >87:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BE2 text0 CODE >88:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BE6 text0 CODE >89:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BEA text0 CODE >92:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BEE text0 CODE >95:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C0A text0 CODE >96:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C16 text0 CODE >97:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C26 text0 CODE >98:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C2A text0 CODE >99:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C36 text0 CODE >104:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C46 text0 CODE >105:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C4A text0 CODE >106:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C4E text0 CODE >107:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C52 text0 CODE >110:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2C1E cinit CODE >6830:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C1E cinit CODE >6832:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C1E cinit CODE >6835:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C1E cinit CODE >6950:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C20 cinit CODE >6951:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C22 cinit CODE >6952:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C24 cinit CODE >6953:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C26 cinit CODE >6954:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C28 cinit CODE >6955:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C2A cinit CODE >6956:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C2E cinit CODE >6957:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C32 cinit CODE >6958:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C32 cinit CODE >6959:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C34 cinit CODE >6960:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C38 cinit CODE >6961:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C3A cinit CODE >6962:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C3C cinit CODE >6963:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C3E cinit CODE >6967:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C42 cinit CODE >6968:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C44 cinit CODE >6969:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C44 cinit CODE >6970:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C46 cinit CODE >6971:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C48 cinit CODE >6972:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C4A cinit CODE >6975:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C4C cinit CODE >6976:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C4E cinit CODE >6977:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C50 cinit CODE >6978:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C52 cinit CODE >6979:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C54 cinit CODE >6985:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C54 cinit CODE >6987:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C56 cinit CODE >6988:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C58 cinit CODE >6990:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C5A cinit CODE >6991:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C5C cinit CODE >6992:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
2C5E cinit CODE >6993:C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.s
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
EEPROM_getRegistro@registro A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___awdiv@counter 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___lwmod@counter 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__LdataBANK0 0 0 ABS 0 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
I2C_Send@data 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lmediumconst 7088 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
__Hspace_0 8000 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hspace_1 EC 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hspace_2 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hspace_4 60000E 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Clear_Bit@addr C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Clear_Bit@mask A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_decimal_to_bcd 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
UART_Begin@aux 2D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
EEPROM_Write@data A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__HidataBANK0 0 0 ABS 0 idataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Request@TagType 20 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Clear_Bit 30BE 0 CODE 0 text78 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Clear_UID 2CE6 0 CODE 0 text81 dist/default/production\PIC18F4550_Registro.X.production.o
_CHECK_TAG 2226 0 CODE 0 text58 dist/default/production\PIC18F4550_Registro.X.production.o
__Hibigdata 0 0 CODE 0 ibigdata dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Clear_UID@j 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__mediumconst 7088 0 MEDIUMCONST 0 mediumconst C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.o
__Heeprom_data 0 0 EEDATA 0 eeprom_data dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Halt@unLen 24 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_T1CONbits FCD 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
?_abs 13 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?_pad 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Start 3156 0 CODE 0 text64 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_Hora 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_Menu 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_anio 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_contador_t1 8E 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
?_vfprintf 50 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lsmallconst 0 0 SMALLCONST 0 smallconst dist/default/production\PIC18F4550_Registro.X.production.o
_Hora EB 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_RCEN 7E2B 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_RSEN 7E29 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_TMR1 FCE 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___sp 0 0 STACK 2 stack C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.o
_anio 94 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_dbuf 99 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_diax E6 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_dtoa 86C 0 CODE 0 text31 dist/default/production\PIC18F4550_Registro.X.production.o
_main 1B94 0 CODE 0 text0 dist/default/production\PIC18F4550_Registro.X.production.o
_mesx E7 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_nout 88 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_prec 5A 0 COMRAM 1 bssCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
abs@a 13 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Start 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_CRC@length F 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
btemp 5F 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
pad@i 18 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
pad@p 15 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
pad@w 1A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
start E 0 CODE 0 init C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.o
_Segundo E9 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
___aomod@counter 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Registro_busqueda 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___aodiv 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___aomod 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___awdiv 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___awmod 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___fladd 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___fldiv 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___flsub 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___fltol 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_dtoa 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_main 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___lwdiv 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___lwmod 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_EEPROM_getRegistro 2D58 0 CODE 0 text62 dist/default/production\PIC18F4550_Registro.X.production.o
__HbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
pad@fp 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Request@reqMode 22 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_get_RTC 1884 0 CODE 0 text3 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@lastBits 1A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___wmul 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@buffer C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_AntennaOn 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Init 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Read 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Send 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Stop 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Wait 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Read_DS 2406 0 CODE 0 text11 dist/default/production\PIC18F4550_Registro.X.production.o
__LidataBANK0 0 0 ABS 0 idataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Restart 3156 0 CODE 0 text66 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Start 3144 0 CODE 0 text64 dist/default/production\PIC18F4550_Registro.X.production.o
__Hpowerup E 0 CODE 0 powerup dist/default/production\PIC18F4550_Registro.X.production.o
_EEPROM_Read 2EF0 0 CODE 0 text63 dist/default/production\PIC18F4550_Registro.X.production.o
bcd_to_decimal@number 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Segundox 95 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_vfpfcnvrt 130A 0 CODE 0 text30 dist/default/production\PIC18F4550_Registro.X.production.o
___awmod@sign 6 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
Registro_busqueda@i 10 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
ttemp5 60 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
ttemp6 63 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
ttemp7 67 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_vfpfcnvrt 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_OLEDClear 2AA8 0 CODE 0 text45 dist/default/production\PIC18F4550_Registro.X.production.o
OLED_NPuts@buffer 7 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_OLED_Init 2226 0 CODE 0 text47 dist/default/production\PIC18F4550_Registro.X.production.o
__accesstop 60 0 ABS 0 - C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.o
intlevel0 0 0 CODE 0 text C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.o
intlevel1 0 0 CODE 0 text C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.o
intlevel2 0 0 CODE 0 text C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.o
intlevel3 0 0 CODE 0 text C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.o
__size_of_OLEDClear 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_isCard 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Request 28DE 0 CODE 0 text71 dist/default/production\PIC18F4550_Registro.X.production.o
__LbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
UART_Print@buffer 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_set_RTC 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_OLED_Init 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_OLEDsetCursor 3008 0 CODE 0 text46 dist/default/production\PIC18F4550_Registro.X.production.o
_OSCCONbits FD3 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__LnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/default/production\PIC18F4550_Registro.X.production.o
_UART_Begin DD8 0 CODE 0 text13 dist/default/production\PIC18F4550_Registro.X.production.o
wtemp8 60 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
_UART_Print 2E64 0 CODE 0 text23 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Clear_Bit@tmp B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
EEPROM_Write@add 8 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Halt@buff 20 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_UART_Write 311C 0 CODE 0 text60 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Timer1_Init 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hifardata 0 0 CODE 0 ifardata dist/default/production\PIC18F4550_Registro.X.production.o
___awdiv@sign 6 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hclrtext 0 0 ABS 0 clrtext dist/default/production\PIC18F4550_Registro.X.production.o
_vfpfcnvrt 1156 0 CODE 0 text30 dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@fp 1C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Repeated_Start_DS 2F92 0 CODE 0 text10 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_ssd1306_command 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_OLEDClear 2A54 0 CODE 0 text45 dist/default/production\PIC18F4550_Registro.X.production.o
___wmul@multiplicand 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_OLED_Init 217E 0 CODE 0 text47 dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@valve 12 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_ADCON1 FC1 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Wr@value 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___awdiv@dividend 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___inthi_sp 0 0 STACK 2 stack C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.o
___intlo_sp 0 0 STACK 2 stack C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.o
__size_of_I2C_Stop_DS 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_bcd_to_decimal 3106 0 CODE 0 text22 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Init 2F92 0 CODE 0 text49 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Read 2E32 0 CODE 0 text67 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Send 30A4 0 CODE 0 text65 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Stop 3168 0 CODE 0 text69 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Wait 302E 0 CODE 0 text68 dist/default/production\PIC18F4550_Registro.X.production.o
__Hintcode_body 0 0 ABS 0 intcode_body dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___flge 1B94 0 CODE 0 text18 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___wmul 3008 0 CODE 0 text44 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Repeated_Start_DS 2F6A 0 CODE 0 text10 dist/default/production\PIC18F4550_Registro.X.production.o
__Lintsave_regs 0 0 BIGRAM 1 intsave_regs dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_AntiColl@serNum 20 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_EEPROM_setRegistro 2B92 0 CODE 0 text54 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_sprintf 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Rd 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Wr 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_BAUDCONbits FB8 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@aexp 19 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@bexp 18 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@sign 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hmediumconst 8000 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Init 2FBA 0 CODE 0 text49 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Read 2E64 0 CODE 0 text67 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Send 30BE 0 CODE 0 text65 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Stop 317A 0 CODE 0 text69 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Wait 3050 0 CODE 0 text68 dist/default/production\PIC18F4550_Registro.X.production.o
__Hintcodelo E 0 CODE 0 intcodelo dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_barras 7FC8 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
___awdiv@divisor 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
Registro_busqueda@aux C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___lwmod@divisor 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_OLED_NPuts 1EAE 0 CODE 0 text43 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Request 2876 0 CODE 0 text71 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___aodiv 1492 0 CODE 0 text39 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___aomod 1762 0 CODE 0 text38 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___awdiv 1DEC 0 CODE 0 text41 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___awmod 20D2 0 CODE 0 text40 dist/default/production\PIC18F4550_Registro.X.production.o
_OLED_SPuts 1492 0 CODE 0 text42 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Reset 308A 0 CODE 0 text51 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___fladd 4D2 0 CODE 0 text17 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___fldiv 86C 0 CODE 0 text19 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___flsub 2BD8 0 CODE 0 text16 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___fltol 1A90 0 CODE 0 text15 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___lwdiv 2606 0 CODE 0 text56 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___lwmod 2942 0 CODE 0 text55 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Rd@ucAddr 4 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___aodiv@quotient 13 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_ReadCardSerial 2DC8 0 CODE 0 text72 dist/default/production\PIC18F4550_Registro.X.production.o
?_strlen 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_UART_Begin FA2 0 CODE 0 text13 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Halt 29FC 0 CODE 0 text74 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Init 29A4 0 CODE 0 text50 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_CRC 22CC 0 CODE 0 text76 dist/default/production\PIC18F4550_Registro.X.production.o
___aomod@dividend 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_UART_Print 2E94 0 CODE 0 text23 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_UART_Write 3132 0 CODE 0 text60 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_BIG_FONTS 7C69 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
___lwdiv@quotient 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_fputc 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_fputs 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___fladd@a 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fladd@b 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@a 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@b 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_putch 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Registro_busqueda 2E32 0 CODE 0 text61 dist/default/production\PIC18F4550_Registro.X.production.o
___flsub@a 15 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___flsub@b 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Minutox 96 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
I2C_Read_DS@data 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___lwmod@dividend 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_UART_Println 2494 0 CODE 0 text59 dist/default/production\PIC18F4550_Registro.X.production.o
__Lintcodelo E 0 CODE 0 intcodelo dist/default/production\PIC18F4550_Registro.X.production.o
___aomod@divisor 9 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Minuto EA 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
start_initialization 2C1E 0 CODE 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
EEPROM_Read@temp 4 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_AntennaOn 3144 0 CODE 0 text52 dist/default/production\PIC18F4550_Registro.X.production.o
_EEPROM_setRegistro 2B48 0 CODE 0 text54 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_bcd_to_decimal 311C 0 CODE 0 text22 dist/default/production\PIC18F4550_Registro.X.production.o
__HnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_set_RTC 2406 0 CODE 0 text1 dist/default/production\PIC18F4550_Registro.X.production.o
_TagType 90 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_TRISBbits F93 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_TRISCbits F94 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_TRISDbits F95 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ReadCardSerial@str 28 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_OLEDsetCursor 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
OLEDsetCursor@x 4 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLEDsetCursor@y 6 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___rparam_used 1 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_BIG_FONTS 7089 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
I2C_Init@speed 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
I2C_Write_DS@i2c_data 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__pcstackBANK0 D2 0 BANK0 1 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_SSPADD FC8 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_SSPBUF FC9 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Halt 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Init 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_AntiColl 1F6E 0 CODE 0 text73 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_OLED_NPuts 1F6E 0 CODE 0 text43 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_OLED_SPuts 15FE 0 CODE 0 text42 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_ToCard B4A 0 CODE 0 text75 dist/default/production\PIC18F4550_Registro.X.production.o
fputc@fp 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
fputs@fp C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Wr@Address 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_UART_Println 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank0 0 0 ABS 0 bank0 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank1 0 0 ABS 0 bank1 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank2 0 0 ABS 0 bank2 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank3 0 0 ABS 0 bank3 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank4 0 0 ABS 0 bank4 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank5 0 0 ABS 0 bank5 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank6 0 0 ABS 0 bank6 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank7 0 0 ABS 0 bank7 dist/default/production\PIC18F4550_Registro.X.production.o
__Hcinit 0 0 ABS 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
__Hconst 0 0 CONST 0 const dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_strlen 2DFE 0 CODE 0 text33 dist/default/production\PIC18F4550_Registro.X.production.o
__Hidata 0 0 CODE 0 idata dist/default/production\PIC18F4550_Registro.X.production.o
__Hidloc 200008 0 IDLOC 5 idloc dist/default/production\PIC18F4550_Registro.X.production.o
__Hnvbit 0 0 COMRAM 1 nvbit dist/default/production\PIC18F4550_Registro.X.production.o
__Hparam 0 0 COMRAM 1 rparam dist/default/production\PIC18F4550_Registro.X.production.o
__Hrdata 0 0 COMRAM 1 rdata dist/default/production\PIC18F4550_Registro.X.production.o
__Hstack 0 0 STACK 2 stack dist/default/production\PIC18F4550_Registro.X.production.o
__Htext0 0 0 ABS 0 text0 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext1 0 0 ABS 0 text1 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext2 0 0 ABS 0 text2 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext3 0 0 ABS 0 text3 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext4 0 0 ABS 0 text4 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext5 0 0 ABS 0 text5 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext6 0 0 ABS 0 text6 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext7 0 0 ABS 0 text7 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext8 0 0 ABS 0 text8 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext9 0 0 ABS 0 text9 dist/default/production\PIC18F4550_Registro.X.production.o
___lwdiv@counter 7 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___xxtofl 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_SMALL_FONTS 7C69 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
__Hbigbss 0 0 BIGRAM 1 bigbss dist/default/production\PIC18F4550_Registro.X.production.o
__Hbigram 0 0 ABS 0 bigram dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_OLEDsetCursor 302E 0 CODE 0 text46 dist/default/production\PIC18F4550_Registro.X.production.o
__smallconst 0 0 SMALLCONST 0 smallconst C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.o
___xxtofl@arg B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___xxtofl@exp A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___xxtofl@val 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_sprintf 2AFA 0 CODE 0 text28 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_isCard@TagType 26 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hcomram 0 0 ABS 0 comram dist/default/production\PIC18F4550_Registro.X.production.o
__Hconfig 30000E 0 CONFIG 4 config dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_EEPROM_getRegistro 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_Print_Segundo 273E 0 CODE 0 text25 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Set_Bit 30F0 0 CODE 0 text77 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Halt 2A54 0 CODE 0 text74 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Init 29FC 0 CODE 0 text50 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Request 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank0 0 0 ABS 0 bank0 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank1 0 0 ABS 0 bank1 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank2 0 0 ABS 0 bank2 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank3 0 0 ABS 0 bank3 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank4 0 0 ABS 0 bank4 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank5 0 0 ABS 0 bank5 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank6 0 0 ABS 0 bank6 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank7 0 0 ABS 0 bank7 dist/default/production\PIC18F4550_Registro.X.production.o
__Lcinit 0 0 ABS 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
__Lconst 0 0 CONST 0 const dist/default/production\PIC18F4550_Registro.X.production.o
__Lidata 0 0 CODE 0 idata dist/default/production\PIC18F4550_Registro.X.production.o
__Lidloc 0 0 IDLOC 5 idloc dist/default/production\PIC18F4550_Registro.X.production.o
__Lnvbit 0 0 COMRAM 1 nvbit dist/default/production\PIC18F4550_Registro.X.production.o
__Lparam 0 0 COMRAM 1 rparam dist/default/production\PIC18F4550_Registro.X.production.o
__Lrdata 0 0 COMRAM 1 rdata dist/default/production\PIC18F4550_Registro.X.production.o
__Lstack 0 0 STACK 2 stack dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext0 0 0 ABS 0 text0 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext1 0 0 ABS 0 text1 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext2 0 0 ABS 0 text2 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext3 0 0 ABS 0 text3 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext4 0 0 ABS 0 text4 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext5 0 0 ABS 0 text5 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext6 0 0 ABS 0 text6 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext7 0 0 ABS 0 text7 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext8 0 0 ABS 0 text8 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext9 0 0 ABS 0 text9 dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@xi 15 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Reset 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hfarbss 0 0 FARRAM 0 farbss dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Wr@ucAddr 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lintcode_body 0 0 ABS 0 intcode_body dist/default/production\PIC18F4550_Registro.X.production.o
_PORTDbits F83 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_decimal_to_bcd 2D20 0 CODE 0 text2 dist/default/production\PIC18F4550_Registro.X.production.o
_INTCONbits FF2 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Habs1 0 0 ABS 0 abs1 dist/default/production\PIC18F4550_Registro.X.production.o
__Hdata 0 0 ABS 0 data dist/default/production\PIC18F4550_Registro.X.production.o
__Hinit 12 0 CODE 0 init dist/default/production\PIC18F4550_Registro.X.production.o
__Hrbit 0 0 COMRAM 1 rbit dist/default/production\PIC18F4550_Registro.X.production.o
__Hrbss 0 0 COMRAM 1 rbss dist/default/production\PIC18F4550_Registro.X.production.o
__Htemp 60 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
__Htext 0 0 ABS 0 text dist/default/production\PIC18F4550_Registro.X.production.o
__Labs1 0 0 ABS 0 abs1 dist/default/production\PIC18F4550_Registro.X.production.o
__Ldata 0 0 ABS 0 data dist/default/production\PIC18F4550_Registro.X.production.o
__Linit E 0 CODE 0 init dist/default/production\PIC18F4550_Registro.X.production.o
__Lrbit 0 0 COMRAM 1 rbit dist/default/production\PIC18F4550_Registro.X.production.o
__Lrbss 0 0 COMRAM 1 rbss dist/default/production\PIC18F4550_Registro.X.production.o
__Ltemp 5F 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext 0 0 ABS 0 text dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@c 14 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@i 17 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@j 19 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@x 8 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@y A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_UART_Println 2516 0 CODE 0 text59 dist/default/production\PIC18F4550_Registro.X.production.o
___aodiv@counter 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___flge 1A90 0 CODE 0 text18 dist/default/production\PIC18F4550_Registro.X.production.o
___wmul 2FE2 0 CODE 0 text44 dist/default/production\PIC18F4550_Registro.X.production.o
___aomod@sign 12 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__LcstackBANK0 0 0 ABS 0 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
int$flags 5F 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
_Registro_busqueda 2DFE 0 CODE 0 text61 dist/default/production\PIC18F4550_Registro.X.production.o
__HcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
UART_Begin@aux2 29 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
UART_Begin@baud 25 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hintret 0 0 ABS 0 intret dist/default/production\PIC18F4550_Registro.X.production.o
__Hirdata 0 0 CODE 0 irdata dist/default/production\PIC18F4550_Registro.X.production.o
_Aux CD 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_PEN 7E2A 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_SEN 7E28 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_UID C3 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__S0 8000 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__S1 EC 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__S2 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__S4 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__S5 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_abs 2CA6 0 CODE 0 text37 dist/default/production\PIC18F4550_Registro.X.production.o
_add E4 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_dia 92 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_mes 93 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_pad 1DEC 0 CODE 0 text32 dist/default/production\PIC18F4550_Registro.X.production.o
_scr 8 0 CODE 0 intcode dist/default/production\PIC18F4550_Registro.X.production.o
_sms B9 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
decimal_to_bcd@number B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Timer1_Init 306E 0 CODE 0 text20 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Read_DS 2494 0 CODE 0 text11 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Request@_status 23 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Restart 3168 0 CODE 0 text66 dist/default/production\PIC18F4550_Registro.X.production.o
_barras 7FC0 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_AntennaOn 3132 0 CODE 0 text52 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_EEPROM_Read 2F1A 0 CODE 0 text63 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_CRC@dataOut 10 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_ToCard DD8 0 CODE 0 text75 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_AntennaOff 3186 0 CODE 0 text53 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@irqEn 1B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___aodiv@sign 12 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lbigdata 0 0 BIGRAM 1 bigdata dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Reset 30A4 0 CODE 0 text51 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_get_RTC 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hnvrram 0 0 COMRAM 1 nvrram dist/default/production\PIC18F4550_Registro.X.production.o
sprintf@fmt D4 0 BANK0 1 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Stop_DS 2F1A 0 CODE 0 text8 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@backLen 12 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_dtoa$1889 2E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___xxtofl FA2 0 CODE 0 text14 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_abs 2CE6 0 CODE 0 text37 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_pad 1EAE 0 CODE 0 text32 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_scr 2C1E 0 CODE 0 intcode_body dist/default/production\PIC18F4550_Registro.X.production.o
_EEPROM_Write 2E94 0 CODE 0 text57 dist/default/production\PIC18F4550_Registro.X.production.o
int_func 2BD8 0 CODE 0 intcode_body dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@i 1D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@n 1F 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_valores 60 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Set_Bit 30D8 0 CODE 0 text77 dist/default/production\PIC18F4550_Registro.X.production.o
__Lintentry 0 0 ABS 0 intentry dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_AntiColl 2022 0 CODE 0 text73 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Request@backBits 24 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Clear_UID@u_i 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hramtop 800 0 RAM 0 ramtop dist/default/production\PIC18F4550_Registro.X.production.o
strlen@a 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
strlen@s 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Start_DS 2F42 0 CODE 0 text9 dist/default/production\PIC18F4550_Registro.X.production.o
__Hrparam 0 0 COMRAM 1 rparam dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___xxtofl 1156 0 CODE 0 text14 dist/default/production\PIC18F4550_Registro.X.production.o
EEPROM_setRegistro@registro C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__pdataBANK0 E4 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__activetblptr 2 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hstruct 0 0 COMRAM 1 struct dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___flge 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___wmul 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_AntiColl 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__LbssBANK0 0 0 ABS 0 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_decimal_to_bcd 2D58 0 CODE 0 text2 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext10 0 0 ABS 0 text10 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext11 0 0 ABS 0 text11 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext12 0 0 ABS 0 text12 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext13 0 0 ABS 0 text13 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext14 0 0 ABS 0 text14 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext15 0 0 ABS 0 text15 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext16 0 0 ABS 0 text16 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext17 0 0 ABS 0 text17 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext18 0 0 ABS 0 text18 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext19 0 0 ABS 0 text19 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext20 0 0 ABS 0 text20 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext21 0 0 ABS 0 text21 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext22 0 0 ABS 0 text22 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext23 0 0 ABS 0 text23 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext24 0 0 ABS 0 text24 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext25 0 0 ABS 0 text25 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext26 0 0 ABS 0 text26 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext27 0 0 ABS 0 text27 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext28 0 0 ABS 0 text28 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext29 0 0 ABS 0 text29 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext30 0 0 ABS 0 text30 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext31 0 0 ABS 0 text31 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext32 0 0 ABS 0 text32 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext33 0 0 ABS 0 text33 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext34 0 0 ABS 0 text34 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext35 0 0 ABS 0 text35 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext36 0 0 ABS 0 text36 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext37 0 0 ABS 0 text37 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext38 0 0 ABS 0 text38 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext39 0 0 ABS 0 text39 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext40 0 0 ABS 0 text40 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext41 0 0 ABS 0 text41 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext42 0 0 ABS 0 text42 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext43 0 0 ABS 0 text43 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext44 0 0 ABS 0 text44 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext45 0 0 ABS 0 text45 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext46 0 0 ABS 0 text46 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext47 0 0 ABS 0 text47 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext48 0 0 ABS 0 text48 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext49 0 0 ABS 0 text49 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext50 0 0 ABS 0 text50 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext51 0 0 ABS 0 text51 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext52 0 0 ABS 0 text52 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext53 0 0 ABS 0 text53 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext54 0 0 ABS 0 text54 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext55 0 0 ABS 0 text55 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext56 0 0 ABS 0 text56 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext57 0 0 ABS 0 text57 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext58 0 0 ABS 0 text58 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext59 0 0 ABS 0 text59 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext60 0 0 ABS 0 text60 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext61 0 0 ABS 0 text61 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext62 0 0 ABS 0 text62 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext63 0 0 ABS 0 text63 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext64 0 0 ABS 0 text64 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext65 0 0 ABS 0 text65 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext66 0 0 ABS 0 text66 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext67 0 0 ABS 0 text67 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext68 0 0 ABS 0 text68 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext69 0 0 ABS 0 text69 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext70 0 0 ABS 0 text70 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext71 0 0 ABS 0 text71 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext72 0 0 ABS 0 text72 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext73 0 0 ABS 0 text73 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext74 0 0 ABS 0 text74 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext75 0 0 ABS 0 text75 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext76 0 0 ABS 0 text76 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext77 0 0 ABS 0 text77 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext78 0 0 ABS 0 text78 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext79 0 0 ABS 0 text79 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext80 0 0 ABS 0 text80 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext81 0 0 ABS 0 text81 dist/default/production\PIC18F4550_Registro.X.production.o
_TINY_FONTS 7EA3 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_isCard 2FBA 0 CODE 0 text70 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_ReadCardSerial 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
OLEDClear@i 8 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
vfpfcnvrt@fmt 42 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_UART_Begin 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___awmod@counter 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_UART_Print 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_RCSTAbits FAB 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_AntennaOff 317A 0 CODE 0 text53 dist/default/production\PIC18F4550_Registro.X.production.o
_PIE1bits F9D 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_UART_Write 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
pad@buf 13 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fladd@signs D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Print_Hora 280E 0 CODE 0 text27 dist/default/production\PIC18F4550_Registro.X.production.o
_Print_Menu 2AFA 0 CODE 0 text24 dist/default/production\PIC18F4550_Registro.X.production.o
_Print_anio 26D6 0 CODE 0 text6 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Clear_Bit 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Clear_UID 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__ptext10 2F6A 0 CODE 0 text10 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext11 2406 0 CODE 0 text11 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext12 30F0 0 CODE 0 text12 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext13 DD8 0 CODE 0 text13 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext14 FA2 0 CODE 0 text14 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext15 198A 0 CODE 0 text15 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext16 2B92 0 CODE 0 text16 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext17 12 0 CODE 0 text17 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext18 1A90 0 CODE 0 text18 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext19 4D2 0 CODE 0 text19 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext20 306E 0 CODE 0 text20 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext21 1762 0 CODE 0 text21 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext22 3106 0 CODE 0 text22 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext23 2E64 0 CODE 0 text23 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext24 2AFA 0 CODE 0 text24 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext25 273E 0 CODE 0 text25 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext26 27A6 0 CODE 0 text26 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext27 280E 0 CODE 0 text27 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext28 2AA8 0 CODE 0 text28 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext29 2942 0 CODE 0 text29 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext30 1156 0 CODE 0 text30 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext31 86C 0 CODE 0 text31 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext32 1DEC 0 CODE 0 text32 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext33 2DC8 0 CODE 0 text33 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext34 2C62 0 CODE 0 text34 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext35 1C5E 0 CODE 0 text35 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext36 318E 0 CODE 0 text36 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext37 2CA6 0 CODE 0 text37 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext38 15FE 0 CODE 0 text38 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext39 130A 0 CODE 0 text39 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext40 2022 0 CODE 0 text40 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext41 1D28 0 CODE 0 text41 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext42 1492 0 CODE 0 text42 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext43 1EAE 0 CODE 0 text43 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext44 2FE2 0 CODE 0 text44 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext45 2A54 0 CODE 0 text45 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext46 3008 0 CODE 0 text46 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext47 217E 0 CODE 0 text47 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext48 3050 0 CODE 0 text48 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext49 2F92 0 CODE 0 text49 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext50 29A4 0 CODE 0 text50 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext51 308A 0 CODE 0 text51 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext52 3132 0 CODE 0 text52 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext53 317A 0 CODE 0 text53 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext54 2B48 0 CODE 0 text54 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext55 28DE 0 CODE 0 text55 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext56 2592 0 CODE 0 text56 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext57 2E94 0 CODE 0 text57 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext58 2226 0 CODE 0 text58 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext59 2494 0 CODE 0 text59 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext60 311C 0 CODE 0 text60 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext61 2DFE 0 CODE 0 text61 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext62 2D58 0 CODE 0 text62 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext63 2EF0 0 CODE 0 text63 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext64 3144 0 CODE 0 text64 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext65 30A4 0 CODE 0 text65 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext66 3156 0 CODE 0 text66 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext67 2E32 0 CODE 0 text67 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext68 302E 0 CODE 0 text68 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext69 3168 0 CODE 0 text69 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext70 2FBA 0 CODE 0 text70 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext71 2876 0 CODE 0 text71 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext72 2D90 0 CODE 0 text72 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext73 1F6E 0 CODE 0 text73 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext74 29FC 0 CODE 0 text74 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext75 B4A 0 CODE 0 text75 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext76 22CC 0 CODE 0 text76 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext77 30D8 0 CODE 0 text77 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext78 30BE 0 CODE 0 text78 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext79 2516 0 CODE 0 text79 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext80 20D2 0 CODE 0 text80 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext81 2CE6 0 CODE 0 text81 dist/default/production\PIC18F4550_Registro.X.production.o
I2C_Read_DS@ack 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
EEPROM_Read@add 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___aodiv 130A 0 CODE 0 text39 dist/default/production\PIC18F4550_Registro.X.production.o
___aomod 15FE 0 CODE 0 text38 dist/default/production\PIC18F4550_Registro.X.production.o
___awdiv 1D28 0 CODE 0 text41 dist/default/production\PIC18F4550_Registro.X.production.o
___awmod 2022 0 CODE 0 text40 dist/default/production\PIC18F4550_Registro.X.production.o
___fladd 12 0 CODE 0 text17 dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv 4D2 0 CODE 0 text19 dist/default/production\PIC18F4550_Registro.X.production.o
___flsub 2B92 0 CODE 0 text16 dist/default/production\PIC18F4550_Registro.X.production.o
___fltol 198A 0 CODE 0 text15 dist/default/production\PIC18F4550_Registro.X.production.o
__pintcode_body 2BD8 0 CODE 0 intcode_body dist/default/production\PIC18F4550_Registro.X.production.o
___lwdiv 2592 0 CODE 0 text56 dist/default/production\PIC18F4550_Registro.X.production.o
___lwmod 28DE 0 CODE 0 text55 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbigbss 0 0 BIGRAM 1 bigbss dist/default/production\PIC18F4550_Registro.X.production.o
__Lbigram 0 0 ABS 0 bigram dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ReadCardSerial@_status 2A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Print_Minuto 27A6 0 CODE 0 text26 dist/default/production\PIC18F4550_Registro.X.production.o
CHECK_TAG@i 2B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?_dtoa 1C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lcomram 0 0 ABS 0 comram dist/default/production\PIC18F4550_Registro.X.production.o
__Lconfig 0 0 CONFIG 4 config dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_Segundo 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Repeated_Start_DS 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_CRC@i 13 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_CRC@n 12 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___wmul@multiplier 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_LATCbits F8B 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_LATDbits F8C 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_EEPROM_Write 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
I2C_Read@temp 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@grs 14 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@rem D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Set_Bit@addr C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Set_Bit@mask A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lfarbss 0 0 FARRAM 0 farbss dist/default/production\PIC18F4550_Registro.X.production.o
___lwdiv@divisor 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_strlen 2DC8 0 CODE 0 text33 dist/default/production\PIC18F4550_Registro.X.production.o
__Lfardata 0 0 FARRAM 0 fardata dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Start_DS 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@new_exp 12 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_vfprintf 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
stackhi 7FF 0 ABS 0 - C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.o
stacklo EC 0 ABS 0 - C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.o
__end_of_MFRC522_CRC 236C 0 CODE 0 text76 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_EEPROM_setRegistro 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lintcode 8 0 CODE 0 intcode dist/default/production\PIC18F4550_Registro.X.production.o
__Lintret 0 0 ABS 0 intret dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@sendLen F 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lirdata 0 0 CODE 0 irdata dist/default/production\PIC18F4550_Registro.X.production.o
_set_RTC 236C 0 CODE 0 text1 dist/default/production\PIC18F4550_Registro.X.production.o
_Print_Ticket 1762 0 CODE 0 text21 dist/default/production\PIC18F4550_Registro.X.production.o
___fladd@grs 10 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@sendData D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_OLED_NPuts 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_OLED_SPuts 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
?_vfpfcnvrt 40 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_isCard 2FE2 0 CODE 0 text70 dist/default/production\PIC18F4550_Registro.X.production.o
__Lspace_0 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lspace_1 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lspace_2 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lspace_4 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@backData 10 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_EEPROM_Write 2EC4 0 CODE 0 text57 dist/default/production\PIC18F4550_Registro.X.production.o
__pbssCOMRAM 5A 0 COMRAM 1 bssCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__HcstackBANK0 0 0 ABS 0 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
___flge@ff1 19 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___flge@ff2 1D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Rd@ucResult 6 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_Segundo 27A6 0 CODE 0 text25 dist/default/production\PIC18F4550_Registro.X.production.o
_PIR1bits F9E 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_TINY_FONTS 7FC0 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_get_RTC 198A 0 CODE 0 text3 dist/default/production\PIC18F4550_Registro.X.production.o
___aodiv@divisor 9 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___aodiv@dividend 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_registro 8C 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__LcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fltol@exp1 A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_Minuto 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Start_DS 2F6A 0 CODE 0 text9 dist/default/production\PIC18F4550_Registro.X.production.o
end_of_initialization 2C54 0 CODE 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Write_DS 2EC4 0 CODE 0 text7 dist/default/production\PIC18F4550_Registro.X.production.o
__Lnvrram 0 0 COMRAM 1 nvrram dist/default/production\PIC18F4550_Registro.X.production.o
__Hintentry 0 0 ABS 0 intentry dist/default/production\PIC18F4550_Registro.X.production.o
fputc@c 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
fputs@c E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
fputs@i F 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
fputs@s A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_Hora 2876 0 CODE 0 text27 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_Menu 2B48 0 CODE 0 text24 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_anio 273E 0 CODE 0 text6 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Set_Bit 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___awdiv@quotient 7 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___aodiv 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___aomod 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___awdiv 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___awmod 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___lwdiv@dividend 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___fladd 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___fldiv 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___flsub 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___fltol 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Rd@i 8 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Wr@i 4 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___lwdiv 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___lwmod 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
vfprintf@fmt 52 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hreset_vec 4 0 CODE 0 reset_vec dist/default/production\PIC18F4550_Registro.X.production.o
?_EEPROM_getRegistro 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_bcd_to_decimal 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__HbssBANK0 0 0 ABS 0 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
___awmod@dividend 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Read_DS 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lramtop 800 0 RAM 0 ramtop dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_strlen 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_UART_Init 3106 0 CODE 0 text12 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Restart 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
Registro_busqueda@numero E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lrparam 0 0 COMRAM 1 rparam dist/default/production\PIC18F4550_Registro.X.production.o
__pcinit 2C1E 0 CODE 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
_SSPCON2bits FC5 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
vfpfcnvrt@ap 44 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
vfpfcnvrt@fp 40 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
vfpfcnvrt@ll 48 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_UART_Init 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__ptext0 1B94 0 CODE 0 text0 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext1 236C 0 CODE 0 text1 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext2 2D20 0 CODE 0 text2 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext3 1884 0 CODE 0 text3 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext4 2606 0 CODE 0 text4 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext5 266E 0 CODE 0 text5 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext6 26D6 0 CODE 0 text6 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext7 2EC4 0 CODE 0 text7 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext8 2F1A 0 CODE 0 text8 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext9 2F42 0 CODE 0 text9 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_EEPROM_Read 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lstruct 0 0 COMRAM 1 struct dist/default/production\PIC18F4550_Registro.X.production.o
vfprintf@ap 54 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
vfprintf@fp 50 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
vfprintf@cfmt 56 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext10 0 0 ABS 0 text10 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext11 0 0 ABS 0 text11 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext12 0 0 ABS 0 text12 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext13 0 0 ABS 0 text13 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext14 0 0 ABS 0 text14 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext15 0 0 ABS 0 text15 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext16 0 0 ABS 0 text16 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext17 0 0 ABS 0 text17 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext18 0 0 ABS 0 text18 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext19 0 0 ABS 0 text19 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext20 0 0 ABS 0 text20 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext21 0 0 ABS 0 text21 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext22 0 0 ABS 0 text22 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext23 0 0 ABS 0 text23 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext24 0 0 ABS 0 text24 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext25 0 0 ABS 0 text25 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext26 0 0 ABS 0 text26 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext27 0 0 ABS 0 text27 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext28 0 0 ABS 0 text28 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext29 0 0 ABS 0 text29 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext30 0 0 ABS 0 text30 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext31 0 0 ABS 0 text31 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext32 0 0 ABS 0 text32 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext33 0 0 ABS 0 text33 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext34 0 0 ABS 0 text34 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext35 0 0 ABS 0 text35 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext36 0 0 ABS 0 text36 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext37 0 0 ABS 0 text37 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext38 0 0 ABS 0 text38 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext39 0 0 ABS 0 text39 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext40 0 0 ABS 0 text40 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext41 0 0 ABS 0 text41 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext42 0 0 ABS 0 text42 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext43 0 0 ABS 0 text43 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext44 0 0 ABS 0 text44 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext45 0 0 ABS 0 text45 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext46 0 0 ABS 0 text46 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext47 0 0 ABS 0 text47 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext48 0 0 ABS 0 text48 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext49 0 0 ABS 0 text49 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext50 0 0 ABS 0 text50 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext51 0 0 ABS 0 text51 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext52 0 0 ABS 0 text52 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext53 0 0 ABS 0 text53 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext54 0 0 ABS 0 text54 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext55 0 0 ABS 0 text55 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext56 0 0 ABS 0 text56 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext57 0 0 ABS 0 text57 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext58 0 0 ABS 0 text58 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext59 0 0 ABS 0 text59 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext60 0 0 ABS 0 text60 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext61 0 0 ABS 0 text61 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext62 0 0 ABS 0 text62 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext63 0 0 ABS 0 text63 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext64 0 0 ABS 0 text64 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext65 0 0 ABS 0 text65 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext66 0 0 ABS 0 text66 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext67 0 0 ABS 0 text67 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext68 0 0 ABS 0 text68 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext69 0 0 ABS 0 text69 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext70 0 0 ABS 0 text70 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext71 0 0 ABS 0 text71 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext72 0 0 ABS 0 text72 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext73 0 0 ABS 0 text73 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext74 0 0 ABS 0 text74 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext75 0 0 ABS 0 text75 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext76 0 0 ABS 0 text76 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext77 0 0 ABS 0 text77 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext78 0 0 ABS 0 text78 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext79 0 0 ABS 0 text79 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext80 0 0 ABS 0 text80 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext81 0 0 ABS 0 text81 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_Minuto 280E 0 CODE 0 text26 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_Ticket 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__ramtop 800 0 RAM 0 ramtop C:\Users\EAVELL~1\AppData\Local\Temp\sk0o.o
_sprintf 2AA8 0 CODE 0 text28 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Rd 20D2 0 CODE 0 text80 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Wr 2516 0 CODE 0 text79 dist/default/production\PIC18F4550_Registro.X.production.o
_vfprintf 2942 0 CODE 0 text29 dist/default/production\PIC18F4550_Registro.X.production.o
__Lpowerup E 0 CODE 0 powerup dist/default/production\PIC18F4550_Registro.X.production.o
?___xxtofl 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
UART_Write@data 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Leeprom_data 0 0 EEDATA 0 eeprom_data dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@_status 19 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
sprintf@ap DC 0 BANK0 1 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
___fladd@aexp E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fladd@bexp F 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fltol@sign1 9 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lreset_vec 0 0 CODE 0 reset_vec dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_SMALL_FONTS 7EA3 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
_UART_Init 30F0 0 CODE 0 text12 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_vfprintf 29A4 0 CODE 0 text29 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Write_DS 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___fltol@f1 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___param_bank 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Clear_Bit 30D8 0 CODE 0 text78 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Clear_UID 2D20 0 CODE 0 text81 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbigdata 0 0 BIGRAM 1 bigdata dist/default/production\PIC18F4550_Registro.X.production.o
_flag_t1 5E 0 COMRAM 1 bssCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of__initialization 2C54 0 CODE 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
___awmod@divisor 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_AntiColl@serNumCheck 23 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Libigdata 0 0 CODE 0 ibigdata dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_Ticket 1884 0 CODE 0 text21 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@waitIRq 18 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__pidataBANK0 3186 0 CODE 0 idataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__Lclrtext 0 0 ABS 0 clrtext dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_dia 26D6 0 CODE 0 text5 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_mes 266E 0 CODE 0 text4 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_ssd1306_command 306E 0 CODE 0 text48 dist/default/production\PIC18F4550_Registro.X.production.o
ssd1306_command@command 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_dia 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_mes 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__pcstackCOMRAM 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_TXSTAbits FAC 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Timer1_Init 308A 0 CODE 0 text20 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Write_DS 2EF0 0 CODE 0 text7 dist/default/production\PIC18F4550_Registro.X.production.o
__pmediumconst 7088 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
_SSPCON1 FC6 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_SSPCON2 FC5 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_SSPSTAT FC7 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Set_Bit@tmp B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
sprintf@f DE 0 BANK0 1 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
sprintf@s D2 0 BANK0 1 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_dtoa B4A 0 CODE 0 text31 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_main 1C5E 0 CODE 0 text0 dist/default/production\PIC18F4550_Registro.X.production.o
__pintcode 8 0 CODE 0 intcode dist/default/production\PIC18F4550_Registro.X.production.o
UART_Println@buffer 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_ACKDT 7E2D 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_ACKEN 7E2C 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_FOUNT 98 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_Horax 97 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_fputc 1D28 0 CODE 0 text35 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_fputs 2CA6 0 CODE 0 text34 dist/default/production\PIC18F4550_Registro.X.production.o
?_sprintf D2 0 BANK0 1 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_SPBRG FAF 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_TXREG FAD 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_putch 3190 0 CODE 0 text36 dist/default/production\PIC18F4550_Registro.X.production.o
__HRAM 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hbss 0 0 RAM 1 bss dist/default/production\PIC18F4550_Registro.X.production.o
__Hram 0 0 ABS 0 ram dist/default/production\PIC18F4550_Registro.X.production.o
__Hsfr 0 0 ABS 0 sfr dist/default/production\PIC18F4550_Registro.X.production.o
__LRAM 1 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lbss 0 0 RAM 1 bss dist/default/production\PIC18F4550_Registro.X.production.o
__Lram 0 0 ABS 0 ram dist/default/production\PIC18F4550_Registro.X.production.o
__Lsfr 0 0 ABS 0 sfr dist/default/production\PIC18F4550_Registro.X.production.o
_aniox E8 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_flags 5C 0 COMRAM 1 bssCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_fputc 1C5E 0 CODE 0 text35 dist/default/production\PIC18F4550_Registro.X.production.o
_fputs 2C62 0 CODE 0 text34 dist/default/production\PIC18F4550_Registro.X.production.o
_Print_dia 266E 0 CODE 0 text5 dist/default/production\PIC18F4550_Registro.X.production.o
_Print_mes 2606 0 CODE 0 text4 dist/default/production\PIC18F4550_Registro.X.production.o
_putch 318E 0 CODE 0 text36 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Rd 217E 0 CODE 0 text80 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Wr 2592 0 CODE 0 text79 dist/default/production\PIC18F4550_Registro.X.production.o
_width 8A 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Stop_DS 2F42 0 CODE 0 text8 dist/default/production\PIC18F4550_Registro.X.production.o
_SSPSTATbits FC7 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_AntiColl@_status 26 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_abs 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_pad 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_scr 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__HdataBANK0 0 0 ABS 0 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_ToCard 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Rd@Address 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_AntiColl@i 27 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_AntiColl@unLen 24 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_CRC 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__initialization 2C1E 0 CODE 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_AntennaOff 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___xxtofl@sign 9 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__pbssBANK0 60 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_ReadCardSerial 2D90 0 CODE 0 text72 dist/default/production\PIC18F4550_Registro.X.production.o
OLED_NPuts@c B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_NPuts@i E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_NPuts@x C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_CHECK_TAG 22CC 0 CODE 0 text58 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@command 1C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hfardata 0 0 FARRAM 0 fardata dist/default/production\PIC18F4550_Registro.X.production.o
___wmul@product 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hsmallconst 0 0 SMALLCONST 0 smallconst dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@d 1E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@i 3E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@n 36 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@p 30 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@s 34 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@w 32 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_CHECK_TAG 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lifardata 0 0 CODE 0 ifardata dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_CRC@dataIn D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_EEPROM_getRegistro 2D90 0 CODE 0 text62 dist/default/production\PIC18F4550_Registro.X.production.o
__Hintsave_regs 0 0 BIGRAM 1 intsave_regs dist/default/production\PIC18F4550_Registro.X.production.o
_ssd1306_command 3050 0 CODE 0 text48 dist/default/production\PIC18F4550_Registro.X.production.o
__Hintcode E 0 CODE 0 intcode dist/default/production\PIC18F4550_Registro.X.production.o
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect is on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
cstackCOMRAM 1 1 1 5F 1
reset_vec 0 0 0 4 1
bssBANK0 1 60 60 8C 1
intcode 0 8 8 3188 1
mediumconst 0 7088 7088 F78 1
# %NOTES Section
# This section contains data of all the note-psects.  The beginning of the section
# is indicated by %NOTES. The first line indicates the name and decimal
# byte-length of the first note-psect, e.g.
#   $codecov_info_hdr 16
# Each line that follows contains the byte-data of the psect in hexadecimal as a
# space-separated list. These lines are limited to 16 bytes of data.
%NOTES
