

================================================================
== Synthesis Summary Report of 'matrixmul'
================================================================
+ General Information: 
    * Date:           Thu Oct 13 01:22:29 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        hls_matrixmul_prj
    * Solution:       solution4 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flgb2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |   Modules   | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |   & Loops   | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ matrixmul  |     -|  4.05|       14|  140.000|         -|       15|     -|        no|     -|  2 (~0%)|  171 (~0%)|  292 (~0%)|    -|
    | o Row_Col   |     -|  7.30|       12|  120.000|         5|        1|     9|       yes|     -|        -|          -|          -|    -|
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| a_address0   | 2        |
| a_address1   | 2        |
| a_q0         | 24       |
| a_q1         | 24       |
| b_0_address0 | 2        |
| b_0_q0       | 8        |
| b_1_address0 | 2        |
| b_1_q0       | 8        |
| b_2_address0 | 2        |
| b_2_q0       | 8        |
| res_address0 | 4        |
| res_d0       | 16       |
+--------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | char*    |
| b        | in        | char*    |
| res      | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_q0         | port    |          |
| a        | a_address1   | port    | offset   |
| a        | a_ce1        | port    |          |
| a        | a_q1         | port    |          |
| b        | b_0_address0 | port    | offset   |
| b        | b_0_ce0      | port    |          |
| b        | b_0_q0       | port    |          |
| b        | b_1_address0 | port    | offset   |
| b        | b_1_ce0      | port    |          |
| b        | b_1_q0       | port    |          |
| b        | b_2_address0 | port    | offset   |
| b        | b_2_ce0      | port    |          |
| b        | b_2_q0       | port    |          |
| res      | res_address0 | port    | offset   |
| res      | res_ce0      | port    |          |
| res      | res_we0      | port    |          |
| res      | res_d0       | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+----------------------------------+-----+--------+------------+-----+--------+---------+
| + matrixmul                      | 2   |        |            |     |        |         |
|   add_ln55_1_fu_189_p2           | -   |        | add_ln55_1 | add | fabric | 0       |
|   add_ln55_fu_198_p2             | -   |        | add_ln55   | add | fabric | 0       |
|   mul_8s_8s_16_1_1_U1            | -   |        | mul_ln62   | mul | auto   | 0       |
|   mac_muladd_8s_8s_16s_16_4_1_U2 | 1   |        | mul_ln62_1 | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U3 | 1   |        | mul_ln62_2 | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U2 | 1   |        | add_ln62   | add | dsp48  | 3       |
|   mac_muladd_8s_8s_2ns_16_4_1_U3 | 1   |        | add_ln62_1 | add | dsp48  | 3       |
|   res_d0                         | -   |        | add_ln62_2 | add | fabric | 0       |
|   add_ln57_fu_237_p2             | -   |        | add_ln57   | add | fabric | 0       |
+----------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------+--------------------------------------------------------------+
| Type            | Options                   | Location                                                     |
+-----------------+---------------------------+--------------------------------------------------------------+
| array_partition | variable=b complete dim=1 | hls_matrixmul_prj/solution4/directives.tcl:8 in matrixmul, b |
| array_reshape   | variable=a complete dim=2 | hls_matrixmul_prj/solution4/directives.tcl:7 in matrixmul, a |
| pipeline        |                           | hls_matrixmul_prj/solution4/directives.tcl:9 in matrixmul    |
+-----------------+---------------------------+--------------------------------------------------------------+


