$date
	Fri Mar 23 19:30:06 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0043 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 " p1 $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 # p2 $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 $ p3 $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 % p4 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
0!
$end
#12
1"
1#
1!
#17
0#
#24
1$
1%
0"
0!
#36
1#
1"
1!
#39
0$
#41
0#
#44
0%
#48
0"
0!
#54
1$
#60
1#
1"
1!
#64
1%
#65
0#
#72
0"
0!
#84
1#
1"
1!
0%
#87
0$
#89
0#
#96
1%
0"
0!
#102
1$
#108
1#
1"
1!
#113
0#
#116
0%
#120
0"
0!
#132
1#
1"
1!
#135
0$
#136
1%
#137
0#
#144
0"
0!
#150
1$
#156
1#
1"
1!
0%
#161
0#
#168
1%
0"
0!
#180
1#
1"
1!
#183
0$
#185
0#
#188
0%
#192
0"
0!
#198
1$
#204
1#
1"
1!
#208
1%
#209
0#
#216
0"
0!
#228
1#
1"
1!
0%
#231
0$
#233
0#
#240
1%
0"
0!
#246
1$
#252
1#
1"
1!
#257
0#
#260
0%
#264
0"
0!
#276
1#
1"
1!
#279
0$
#280
1%
#281
0#
#288
0"
0!
#294
1$
#300
1#
1"
1!
0%
#305
0#
#312
1%
0"
0!
#324
1#
1"
1!
#327
0$
#329
0#
#332
0%
#336
0"
0!
#342
1$
#348
1#
1"
1!
#352
1%
#353
0#
#360
0"
0!
#372
1#
1"
1!
0%
#375
0$
#377
0#
#384
1%
0"
0!
#390
1$
#396
1#
1"
1!
#401
0#
#404
0%
#408
0"
0!
#420
1#
1"
1!
#423
0$
#424
1%
#425
0#
#432
0"
0!
#438
1$
#444
1#
1"
1!
0%
#449
0#
#456
1%
0"
0!
#468
1#
1"
1!
#471
0$
#473
0#
#476
0%
#480
0"
0!
