============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 22 2019  02:13:23 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                       Leakage    Dynamic     Total   
    Instance    Cells Power(nW)  Power(nW)  Power(nW) 
------------------------------------------------------
dsc_mul           179  5773.982 350741.754 356515.736 
  stoch2bin_out    58  2326.613 122881.418 125208.032 
  prg_c            40  1152.573  61678.323  62830.896 
    ctr4           24   930.125  50538.170  51468.295 
    comp4          16   222.447  11140.153  11362.601 
      comp1         2    49.307   2115.312   2164.619 
      comp2         2    49.307   2319.161   2368.467 
      comp3         2    49.307   1793.483   1842.789 
      comp0         2    17.348    592.002    609.350 
  prg_b            39  1132.819  73222.654  74355.474 
    ctr4           23   910.372  61891.491  62801.863 
    comp4          16   222.447  11331.163  11553.610 
      comp1         2    49.307   2303.896   2353.203 
      comp2         2    49.307   2167.324   2216.631 
      comp3         2    49.307   1972.693   2021.999 
      comp0         2    17.348    648.194    665.542 
  prg_a            38  1115.280  73159.566  74274.846 
    ctr4           22   892.833  61938.824  62831.657 
    comp4          16   222.447  11220.742  11443.189 
      comp1         2    49.307   2210.004   2259.310 
      comp2         2    49.307   2197.301   2246.608 
      comp3         2    49.307   1937.017   1986.323 
      comp0         2    17.348    612.789    630.136 

