// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tx_sar_table (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txEng2txSar_upd_req_s_10_dout,
        txEng2txSar_upd_req_s_10_empty_n,
        txEng2txSar_upd_req_s_10_read,
        txApp2txSar_push_V_dout,
        txApp2txSar_push_V_empty_n,
        txApp2txSar_push_V_read,
        rxEng2txSar_upd_req_s_45_dout,
        rxEng2txSar_upd_req_s_45_empty_n,
        rxEng2txSar_upd_req_s_45_read,
        txSar2rxEng_upd_rsp_s_2_din,
        txSar2rxEng_upd_rsp_s_2_full_n,
        txSar2rxEng_upd_rsp_s_2_write,
        txSar2txEng_upd_rsp_s_0_din,
        txSar2txEng_upd_rsp_s_0_full_n,
        txSar2txEng_upd_rsp_s_0_write,
        txSar2txApp_ack_push_1_din,
        txSar2txApp_ack_push_1_full_n,
        txSar2txApp_ack_push_1_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    ap_const_lv124_0 = 124'd0;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [52:0] txEng2txSar_upd_req_s_10_dout;
input   txEng2txSar_upd_req_s_10_empty_n;
output   txEng2txSar_upd_req_s_10_read;
input  [33:0] txApp2txSar_push_V_dout;
input   txApp2txSar_push_V_empty_n;
output   txApp2txSar_push_V_read;
input  [90:0] rxEng2txSar_upd_req_s_45_dout;
input   rxEng2txSar_upd_req_s_45_empty_n;
output   rxEng2txSar_upd_req_s_45_read;
output  [102:0] txSar2rxEng_upd_rsp_s_2_din;
input   txSar2rxEng_upd_rsp_s_2_full_n;
output   txSar2rxEng_upd_rsp_s_2_write;
output  [123:0] txSar2txEng_upd_rsp_s_0_din;
input   txSar2txEng_upd_rsp_s_0_full_n;
output   txSar2txEng_upd_rsp_s_0_write;
output  [52:0] txSar2txApp_ack_push_1_din;
input   txSar2txApp_ack_push_1_full_n;
output   txSar2txApp_ack_push_1_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txEng2txSar_upd_req_s_10_read;
reg txApp2txSar_push_V_read;
reg rxEng2txSar_upd_req_s_45_read;
reg txSar2rxEng_upd_rsp_s_2_write;
reg txSar2txEng_upd_rsp_s_0_write;
reg[52:0] txSar2txApp_ack_push_1_din;
reg txSar2txApp_ack_push_1_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire   [0:0] tmp_nbreadreq_fu_162_p3;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_reg_1075;
wire   [0:0] tmp_2_nbreadreq_fu_176_p3;
reg    ap_predicate_op66_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_reg_1075_pp0_iter1_reg;
reg   [0:0] tmp_2_reg_1154;
wire   [0:0] tmp_3_nbreadreq_fu_190_p3;
reg    ap_predicate_op94_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] tmp_reg_1075_pp0_iter2_reg;
reg   [0:0] tmp_2_reg_1154_pp0_iter2_reg;
reg   [0:0] tmp_3_reg_1199;
reg   [0:0] tmp_7_reg_1203;
reg    ap_predicate_op149_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] tmp_reg_1075_pp0_iter3_reg;
reg   [0:0] tmp_4_reg_1079;
reg   [0:0] tmp_4_reg_1079_pp0_iter3_reg;
reg    ap_predicate_op177_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg   [0:0] tmp_reg_1075_pp0_iter4_reg;
reg   [0:0] tmp_2_reg_1154_pp0_iter4_reg;
reg   [0:0] tmp_3_reg_1199_pp0_iter4_reg;
reg   [0:0] tmp_7_reg_1203_pp0_iter4_reg;
reg    ap_predicate_op188_write_state6;
reg   [0:0] tmp_4_reg_1079_pp0_iter4_reg;
reg   [0:0] tmp_5_reg_1123;
reg   [0:0] tmp_5_reg_1123_pp0_iter4_reg;
reg   [0:0] tmp_6_reg_1137;
reg   [0:0] tmp_6_reg_1137_pp0_iter4_reg;
reg    ap_predicate_op196_write_state6;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [9:0] tx_table_not_ackd_V_address0;
reg    tx_table_not_ackd_V_ce0;
reg    tx_table_not_ackd_V_we0;
wire   [31:0] tx_table_not_ackd_V_d0;
wire   [31:0] tx_table_not_ackd_V_q0;
wire   [9:0] tx_table_not_ackd_V_address1;
reg    tx_table_not_ackd_V_ce1;
wire   [31:0] tx_table_not_ackd_V_q1;
reg   [9:0] tx_table_app_V_address0;
reg    tx_table_app_V_ce0;
reg    tx_table_app_V_we0;
wire   [17:0] tx_table_app_V_d0;
wire   [17:0] tx_table_app_V_q0;
wire   [9:0] tx_table_app_V_address1;
reg    tx_table_app_V_ce1;
reg    tx_table_app_V_we1;
wire   [17:0] tx_table_app_V_d1;
reg   [9:0] tx_table_ackd_V_address0;
reg    tx_table_ackd_V_ce0;
reg    tx_table_ackd_V_we0;
reg   [31:0] tx_table_ackd_V_d0;
wire   [31:0] tx_table_ackd_V_q0;
reg   [9:0] tx_table_cong_window_address0;
reg    tx_table_cong_window_ce0;
reg    tx_table_cong_window_we0;
wire   [17:0] tx_table_cong_window_q0;
reg   [9:0] tx_table_cong_window_address1;
reg    tx_table_cong_window_ce1;
reg    tx_table_cong_window_we1;
wire   [17:0] tx_table_cong_window_d1;
wire   [17:0] tx_table_cong_window_q1;
reg   [9:0] tx_table_slowstart_t_address0;
reg    tx_table_slowstart_t_ce0;
reg    tx_table_slowstart_t_we0;
reg   [17:0] tx_table_slowstart_t_d0;
wire   [9:0] tx_table_slowstart_t_address1;
reg    tx_table_slowstart_t_ce1;
wire   [17:0] tx_table_slowstart_t_q1;
reg   [9:0] tx_table_finReady_address0;
reg    tx_table_finReady_ce0;
reg    tx_table_finReady_we0;
wire   [0:0] tx_table_finReady_d0;
wire   [0:0] tx_table_finReady_q0;
wire   [9:0] tx_table_finReady_address1;
reg    tx_table_finReady_ce1;
reg    tx_table_finReady_we1;
reg   [9:0] tx_table_finSent_address0;
reg    tx_table_finSent_ce0;
reg    tx_table_finSent_we0;
wire   [0:0] tx_table_finSent_d0;
wire   [0:0] tx_table_finSent_q0;
wire   [9:0] tx_table_finSent_address1;
reg    tx_table_finSent_ce1;
reg    tx_table_finSent_we1;
wire   [9:0] tx_table_recv_window_address0;
reg    tx_table_recv_window_ce0;
wire   [15:0] tx_table_recv_window_q0;
wire   [9:0] tx_table_recv_window_address1;
reg    tx_table_recv_window_ce1;
reg    tx_table_recv_window_we1;
wire   [15:0] tx_table_recv_window_d1;
wire   [9:0] tx_table_win_shift_V_address0;
reg    tx_table_win_shift_V_ce0;
wire   [3:0] tx_table_win_shift_V_q0;
reg   [9:0] tx_table_win_shift_V_address1;
reg    tx_table_win_shift_V_ce1;
reg    tx_table_win_shift_V_we1;
wire   [3:0] tx_table_win_shift_V_d1;
wire   [3:0] tx_table_win_shift_V_q1;
reg   [9:0] tx_table_count_V_address0;
reg    tx_table_count_V_ce0;
reg    tx_table_count_V_we0;
wire   [1:0] tx_table_count_V_d0;
wire   [1:0] tx_table_count_V_q0;
reg   [9:0] tx_table_fastRetrans_address0;
reg    tx_table_fastRetrans_ce0;
reg    tx_table_fastRetrans_we0;
wire   [0:0] tx_table_fastRetrans_d0;
wire   [0:0] tx_table_fastRetrans_q0;
reg    txEng2txSar_upd_req_s_10_blk_n;
wire    ap_block_pp0_stage0;
reg    txSar2txApp_ack_push_1_blk_n;
reg    txSar2txEng_upd_rsp_s_0_blk_n;
reg    txApp2txSar_push_V_blk_n;
reg    rxEng2txSar_upd_req_s_45_blk_n;
reg    txSar2rxEng_upd_rsp_s_2_blk_n;
wire   [0:0] tmp_4_fu_601_p3;
reg   [0:0] tmp_4_reg_1079_pp0_iter1_reg;
reg   [0:0] tmp_4_reg_1079_pp0_iter2_reg;
wire   [63:0] zext_ln544_fu_613_p1;
reg   [63:0] zext_ln544_reg_1083;
reg   [63:0] zext_ln544_reg_1083_pp0_iter1_reg;
wire   [0:0] tmp_5_fu_624_p3;
reg   [0:0] tmp_5_reg_1123_pp0_iter1_reg;
reg   [0:0] tmp_5_reg_1123_pp0_iter2_reg;
reg   [0:0] tmp_5_reg_1123_pp0_iter3_reg;
wire   [63:0] zext_ln544_2_fu_636_p1;
reg   [63:0] zext_ln544_2_reg_1127;
reg   [63:0] zext_ln544_2_reg_1127_pp0_iter1_reg;
reg   [31:0] q_not_ackd_V_assign_s_reg_1132;
reg   [31:0] q_not_ackd_V_assign_s_reg_1132_pp0_iter1_reg;
wire   [0:0] tmp_6_fu_661_p3;
reg   [0:0] tmp_6_reg_1137_pp0_iter1_reg;
reg   [0:0] tmp_6_reg_1137_pp0_iter2_reg;
reg   [0:0] tmp_6_reg_1137_pp0_iter3_reg;
wire   [33:0] trunc_ln181_fu_687_p1;
reg   [33:0] trunc_ln181_reg_1141;
reg   [33:0] trunc_ln181_reg_1141_pp0_iter1_reg;
reg   [33:0] trunc_ln181_reg_1141_pp0_iter2_reg;
reg   [33:0] trunc_ln181_reg_1141_pp0_iter3_reg;
reg   [33:0] trunc_ln181_reg_1141_pp0_iter4_reg;
wire   [0:0] tmp_10_fu_691_p3;
wire   [0:0] tmp_13_fu_699_p3;
reg   [0:0] tmp_2_reg_1154_pp0_iter3_reg;
reg   [31:0] entry_not_ackd_V_reg_1158;
reg   [31:0] entry_not_ackd_V_reg_1158_pp0_iter2_reg;
reg   [31:0] entry_not_ackd_V_reg_1158_pp0_iter3_reg;
reg   [17:0] minWindow_V_5_reg_1163;
reg   [17:0] entry_app_V_reg_1169;
reg   [17:0] entry_app_V_reg_1169_pp0_iter2_reg;
reg   [17:0] entry_app_V_reg_1169_pp0_iter3_reg;
reg   [0:0] entry_finReady_reg_1174;
reg   [0:0] entry_finReady_reg_1174_pp0_iter2_reg;
reg   [0:0] entry_finReady_reg_1174_pp0_iter3_reg;
reg   [0:0] entry_finSent_reg_1179;
reg   [0:0] entry_finSent_reg_1179_pp0_iter2_reg;
reg   [0:0] entry_finSent_reg_1179_pp0_iter3_reg;
wire   [17:0] trunc_ln209_fu_727_p1;
reg   [17:0] trunc_ln209_reg_1184;
reg   [17:0] trunc_ln209_reg_1184_pp0_iter2_reg;
wire   [29:0] p_Result_s_fu_781_p2;
reg   [29:0] p_Result_s_reg_1189;
wire   [17:0] minWindow_V_fu_787_p1;
reg   [17:0] minWindow_V_reg_1194;
reg   [0:0] tmp_3_reg_1199_pp0_iter3_reg;
wire   [0:0] tmp_7_fu_791_p3;
reg   [0:0] tmp_7_reg_1203_pp0_iter3_reg;
reg   [15:0] tmp_recv_window_V_lo_reg_1237;
reg   [15:0] tmp_recv_window_V_lo_reg_1237_pp0_iter3_reg;
reg   [17:0] minWindow_V_2_reg_1242;
reg   [17:0] minWindow_V_2_reg_1242_pp0_iter3_reg;
wire   [0:0] tmp_12_fu_873_p3;
reg   [0:0] tmp_12_reg_1248;
reg   [3:0] win_shift_V_1_reg_1257;
wire   [33:0] trunc_ln181_1_fu_892_p1;
reg   [33:0] trunc_ln181_1_reg_1262;
reg   [33:0] trunc_ln181_1_reg_1262_pp0_iter3_reg;
reg   [33:0] trunc_ln181_1_reg_1262_pp0_iter4_reg;
wire   [17:0] minWindow_V_1_fu_904_p3;
reg   [17:0] minWindow_V_1_reg_1272;
reg   [17:0] minWindow_V_1_reg_1272_pp0_iter3_reg;
reg   [31:0] entry_ackd_V_reg_1283;
wire   [17:0] usedLength_V_fu_937_p2;
reg   [17:0] usedLength_V_reg_1288;
wire   [17:0] minWindow_V_6_fu_1010_p3;
reg   [17:0] minWindow_V_6_reg_1295;
reg    ap_block_pp0_stage0_subdone;
wire   [3:0] ap_phi_reg_pp0_iter0_p_0381_0_i_reg_580;
reg   [3:0] ap_phi_reg_pp0_iter1_p_0381_0_i_reg_580;
reg   [3:0] ap_phi_reg_pp0_iter2_p_0381_0_i_reg_580;
reg   [3:0] ap_phi_reg_pp0_iter3_p_0381_0_i_reg_580;
reg   [3:0] ap_phi_reg_pp0_iter4_p_0381_0_i_reg_580;
wire   [9:0] tx_table_slowstart_t_2_gep_fu_397_p3;
wire   [9:0] tx_table_cong_window_2_gep_fu_405_p3;
wire   [63:0] zext_ln544_1_fu_711_p1;
wire   [63:0] zext_ln544_3_fu_803_p1;
wire   [9:0] tx_table_ackd_V_addr_2_gep_fu_500_p3;
wire   [9:0] tx_table_cong_window_4_gep_fu_520_p3;
wire   [9:0] tx_table_count_V_add_gep_fu_528_p3;
wire   [9:0] tx_table_fastRetrans_1_gep_fu_536_p3;
wire   [9:0] tx_table_win_shift_V_2_gep_fu_556_p3;
reg    ap_block_pp0_stage0_01001;
wire   [52:0] tmp_5_2_fu_1058_p4;
wire   [52:0] tmp_1_fu_1067_p3;
wire   [31:0] add_ln214_fu_910_p2;
wire   [15:0] trunc_ln544_fu_609_p1;
wire   [15:0] tmp_sessionID_V_fu_632_p1;
wire   [15:0] trunc_ln544_1_fu_707_p1;
wire   [4:0] zext_ln555_fu_731_p1;
wire   [4:0] sub_ln414_fu_739_p2;
wire   [29:0] tmp_V_fu_735_p1;
wire   [29:0] zext_ln414_fu_745_p1;
wire   [29:0] zext_ln414_1_fu_749_p1;
wire   [29:0] zext_ln414_2_fu_753_p1;
wire   [29:0] shl_ln414_1_fu_763_p2;
wire   [29:0] lshr_ln414_fu_769_p2;
wire   [29:0] shl_ln414_fu_757_p2;
wire   [29:0] and_ln414_fu_775_p2;
wire   [15:0] tmp_sessionID_V_1_fu_799_p1;
wire   [29:0] zext_ln887_fu_896_p1;
wire   [0:0] icmp_ln887_fu_899_p2;
wire   [17:0] trunc_ln214_fu_933_p1;
wire   [4:0] zext_ln555_1_fu_942_p1;
wire   [4:0] sub_ln414_1_fu_949_p2;
wire   [29:0] tmp_V_1_fu_946_p1;
wire   [29:0] zext_ln414_3_fu_955_p1;
wire   [29:0] zext_ln414_4_fu_959_p1;
wire   [29:0] zext_ln414_5_fu_963_p1;
wire   [29:0] shl_ln414_3_fu_973_p2;
wire   [29:0] lshr_ln414_1_fu_979_p2;
wire   [29:0] shl_ln414_2_fu_967_p2;
wire   [29:0] and_ln414_2_fu_985_p2;
wire   [29:0] zext_ln887_1_fu_997_p1;
wire   [29:0] p_Result_1_fu_991_p2;
wire   [0:0] icmp_ln887_2_fu_1000_p2;
wire   [17:0] minWindow_V_3_fu_1006_p1;
wire   [0:0] icmp_ln887_1_fu_1017_p2;
wire   [17:0] usableWindow_V_fu_1021_p2;
wire   [17:0] tmp_usableWindow_V_fu_1025_p3;
wire   [119:0] tmp_3_i_fu_1033_p8;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0;
reg    ap_predicate_op34_store_state1;
reg    ap_enable_operation_34;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op15_load_state1;
reg    ap_enable_operation_15;
reg    ap_predicate_op72_load_state2;
reg    ap_enable_operation_72;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op102_load_state3;
reg    ap_enable_operation_102;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op143_load_state4;
reg    ap_enable_operation_143;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_predicate_op39_store_state1;
reg    ap_enable_operation_39;
reg    ap_predicate_op23_load_state1;
reg    ap_enable_operation_23;
reg    ap_predicate_op76_load_state2;
reg    ap_enable_operation_76;
reg    ap_predicate_op71_store_state2;
reg    ap_enable_operation_71;
reg    ap_predicate_op41_store_state1;
reg    ap_enable_operation_41;
reg    ap_predicate_op21_load_state1;
reg    ap_enable_operation_21;
reg    ap_predicate_op75_load_state2;
reg    ap_enable_operation_75;
reg    ap_predicate_op63_store_state1;
reg    ap_enable_operation_63;
reg    ap_predicate_op104_load_state3;
reg    ap_enable_operation_104;
reg    ap_predicate_op144_load_state4;
reg    ap_enable_operation_144;
reg    ap_predicate_op119_store_state3;
reg    ap_enable_operation_119;
reg    ap_predicate_op43_store_state1;
reg    ap_enable_operation_43;
reg    ap_predicate_op61_store_state1;
reg    ap_enable_operation_61;
reg    ap_predicate_op106_load_state3;
reg    ap_enable_operation_106;
reg    ap_predicate_op145_load_state4;
reg    ap_enable_operation_145;
reg    ap_predicate_op46_store_state1;
reg    ap_enable_operation_46;
reg    ap_predicate_op25_load_state1;
reg    ap_enable_operation_25;
reg    ap_predicate_op77_load_state2;
reg    ap_enable_operation_77;
reg    ap_predicate_op54_store_state1;
reg    ap_enable_operation_54;
reg    ap_predicate_op49_store_state1;
reg    ap_enable_operation_49;
reg    ap_predicate_op27_load_state1;
reg    ap_enable_operation_27;
reg    ap_predicate_op78_load_state2;
reg    ap_enable_operation_78;
reg    ap_predicate_op58_store_state1;
reg    ap_enable_operation_58;
reg    ap_predicate_op17_load_state1;
reg    ap_enable_operation_17;
reg    ap_predicate_op73_load_state2;
reg    ap_enable_operation_73;
reg    ap_predicate_op116_store_state3;
reg    ap_enable_operation_116;
reg    ap_predicate_op19_load_state1;
reg    ap_enable_operation_19;
reg    ap_predicate_op74_load_state2;
reg    ap_enable_operation_74;
reg    ap_predicate_op132_store_state3;
reg    ap_enable_operation_132;
reg    ap_predicate_op113_store_state3;
reg    ap_enable_operation_113;
reg    ap_predicate_op100_load_state3;
reg    ap_enable_operation_100;
reg    ap_predicate_op142_load_state4;
reg    ap_enable_operation_142;
reg    ap_predicate_op135_load_state3;
reg    ap_enable_operation_135;
reg    ap_predicate_op153_load_state4;
reg    ap_enable_operation_153;
reg    ap_predicate_op141_store_state3;
reg    ap_enable_operation_141;
reg    ap_predicate_op122_store_state3;
reg    ap_enable_operation_122;
reg    ap_predicate_op108_load_state3;
reg    ap_enable_operation_108;
reg    ap_predicate_op146_load_state4;
reg    ap_enable_operation_146;
reg    ap_predicate_op125_store_state3;
reg    ap_enable_operation_125;
reg    ap_predicate_op110_load_state3;
reg    ap_enable_operation_110;
reg    ap_predicate_op147_load_state4;
reg    ap_enable_operation_147;
reg    ap_predicate_op129_load_state3;
reg    ap_enable_operation_129;
reg    ap_predicate_op150_load_state4;
reg    ap_enable_operation_150;
wire    ap_enable_pp0;
reg    ap_condition_554;
reg    ap_condition_522;
reg    ap_condition_467;
reg    ap_condition_482;
reg    ap_condition_600;
reg    ap_condition_1141;
reg    ap_condition_325;
reg    ap_condition_1148;
reg    ap_condition_1151;
reg    ap_condition_585;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

tx_sar_table_tx_tmb6 #(
    .DataWidth( 32 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_not_ackd_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_not_ackd_V_address0),
    .ce0(tx_table_not_ackd_V_ce0),
    .we0(tx_table_not_ackd_V_we0),
    .d0(tx_table_not_ackd_V_d0),
    .q0(tx_table_not_ackd_V_q0),
    .address1(tx_table_not_ackd_V_address1),
    .ce1(tx_table_not_ackd_V_ce1),
    .q1(tx_table_not_ackd_V_q1)
);

tx_sar_table_tx_tncg #(
    .DataWidth( 18 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_app_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_app_V_address0),
    .ce0(tx_table_app_V_ce0),
    .we0(tx_table_app_V_we0),
    .d0(tx_table_app_V_d0),
    .q0(tx_table_app_V_q0),
    .address1(tx_table_app_V_address1),
    .ce1(tx_table_app_V_ce1),
    .we1(tx_table_app_V_we1),
    .d1(tx_table_app_V_d1)
);

reverseLookupTablbkb #(
    .DataWidth( 32 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_ackd_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_ackd_V_address0),
    .ce0(tx_table_ackd_V_ce0),
    .we0(tx_table_ackd_V_we0),
    .d0(tx_table_ackd_V_d0),
    .q0(tx_table_ackd_V_q0)
);

tx_sar_table_tx_tpcA #(
    .DataWidth( 18 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_cong_window_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_cong_window_address0),
    .ce0(tx_table_cong_window_ce0),
    .we0(tx_table_cong_window_we0),
    .d0(18'd14600),
    .q0(tx_table_cong_window_q0),
    .address1(tx_table_cong_window_address1),
    .ce1(tx_table_cong_window_ce1),
    .we1(tx_table_cong_window_we1),
    .d1(tx_table_cong_window_d1),
    .q1(tx_table_cong_window_q1)
);

tx_sar_table_tx_tqcK #(
    .DataWidth( 18 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_slowstart_t_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_slowstart_t_address0),
    .ce0(tx_table_slowstart_t_ce0),
    .we0(tx_table_slowstart_t_we0),
    .d0(tx_table_slowstart_t_d0),
    .address1(tx_table_slowstart_t_address1),
    .ce1(tx_table_slowstart_t_ce1),
    .q1(tx_table_slowstart_t_q1)
);

tx_sar_table_tx_trcU #(
    .DataWidth( 1 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_finReady_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_finReady_address0),
    .ce0(tx_table_finReady_ce0),
    .we0(tx_table_finReady_we0),
    .d0(tx_table_finReady_d0),
    .q0(tx_table_finReady_q0),
    .address1(tx_table_finReady_address1),
    .ce1(tx_table_finReady_ce1),
    .we1(tx_table_finReady_we1),
    .d1(1'd1)
);

tx_sar_table_tx_trcU #(
    .DataWidth( 1 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_finSent_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_finSent_address0),
    .ce0(tx_table_finSent_ce0),
    .we0(tx_table_finSent_we0),
    .d0(tx_table_finSent_d0),
    .q0(tx_table_finSent_q0),
    .address1(tx_table_finSent_address1),
    .ce1(tx_table_finSent_ce1),
    .we1(tx_table_finSent_we1),
    .d1(1'd1)
);

tx_sar_table_tx_ttde #(
    .DataWidth( 16 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_recv_window_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_recv_window_address0),
    .ce0(tx_table_recv_window_ce0),
    .q0(tx_table_recv_window_q0),
    .address1(tx_table_recv_window_address1),
    .ce1(tx_table_recv_window_ce1),
    .we1(tx_table_recv_window_we1),
    .d1(tx_table_recv_window_d1)
);

tx_sar_table_tx_tudo #(
    .DataWidth( 4 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_win_shift_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_win_shift_V_address0),
    .ce0(tx_table_win_shift_V_ce0),
    .q0(tx_table_win_shift_V_q0),
    .address1(tx_table_win_shift_V_address1),
    .ce1(tx_table_win_shift_V_ce1),
    .we1(tx_table_win_shift_V_we1),
    .d1(tx_table_win_shift_V_d1),
    .q1(tx_table_win_shift_V_q1)
);

tx_sar_table_tx_tvdy #(
    .DataWidth( 2 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_count_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_count_V_address0),
    .ce0(tx_table_count_V_ce0),
    .we0(tx_table_count_V_we0),
    .d0(tx_table_count_V_d0),
    .q0(tx_table_count_V_q0)
);

reverseLookupTableOg #(
    .DataWidth( 1 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_fastRetrans_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_fastRetrans_address0),
    .ce0(tx_table_fastRetrans_ce0),
    .we0(tx_table_fastRetrans_we0),
    .d0(tx_table_fastRetrans_d0),
    .q0(tx_table_fastRetrans_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_522)) begin
            ap_phi_reg_pp0_iter4_p_0381_0_i_reg_580 <= tx_table_win_shift_V_q1;
        end else if ((1'b1 == ap_condition_554)) begin
            ap_phi_reg_pp0_iter4_p_0381_0_i_reg_580 <= win_shift_V_1_reg_1257;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_p_0381_0_i_reg_580 <= ap_phi_reg_pp0_iter3_p_0381_0_i_reg_580;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_p_0381_0_i_reg_580 <= ap_phi_reg_pp0_iter0_p_0381_0_i_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_p_0381_0_i_reg_580 <= ap_phi_reg_pp0_iter1_p_0381_0_i_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_p_0381_0_i_reg_580 <= ap_phi_reg_pp0_iter2_p_0381_0_i_reg_580;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_reg_1079_pp0_iter2_reg == 1'd0) & (tmp_reg_1075_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        entry_ackd_V_reg_1283 <= tx_table_ackd_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_reg_1079 == 1'd0) & (tmp_reg_1075 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        entry_app_V_reg_1169 <= tx_table_app_V_q0;
        entry_finReady_reg_1174 <= tx_table_finReady_q0;
        entry_finSent_reg_1179 <= tx_table_finSent_q0;
        entry_not_ackd_V_reg_1158 <= tx_table_not_ackd_V_q0;
        minWindow_V_5_reg_1163 <= tx_table_cong_window_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        entry_app_V_reg_1169_pp0_iter2_reg <= entry_app_V_reg_1169;
        entry_app_V_reg_1169_pp0_iter3_reg <= entry_app_V_reg_1169_pp0_iter2_reg;
        entry_finReady_reg_1174_pp0_iter2_reg <= entry_finReady_reg_1174;
        entry_finReady_reg_1174_pp0_iter3_reg <= entry_finReady_reg_1174_pp0_iter2_reg;
        entry_finSent_reg_1179_pp0_iter2_reg <= entry_finSent_reg_1179;
        entry_finSent_reg_1179_pp0_iter3_reg <= entry_finSent_reg_1179_pp0_iter2_reg;
        entry_not_ackd_V_reg_1158_pp0_iter2_reg <= entry_not_ackd_V_reg_1158;
        entry_not_ackd_V_reg_1158_pp0_iter3_reg <= entry_not_ackd_V_reg_1158_pp0_iter2_reg;
        minWindow_V_1_reg_1272_pp0_iter3_reg <= minWindow_V_1_reg_1272;
        minWindow_V_2_reg_1242_pp0_iter3_reg <= minWindow_V_2_reg_1242;
        tmp_2_reg_1154_pp0_iter2_reg <= tmp_2_reg_1154;
        tmp_2_reg_1154_pp0_iter3_reg <= tmp_2_reg_1154_pp0_iter2_reg;
        tmp_2_reg_1154_pp0_iter4_reg <= tmp_2_reg_1154_pp0_iter3_reg;
        tmp_3_reg_1199_pp0_iter3_reg <= tmp_3_reg_1199;
        tmp_3_reg_1199_pp0_iter4_reg <= tmp_3_reg_1199_pp0_iter3_reg;
        tmp_4_reg_1079_pp0_iter2_reg <= tmp_4_reg_1079_pp0_iter1_reg;
        tmp_4_reg_1079_pp0_iter3_reg <= tmp_4_reg_1079_pp0_iter2_reg;
        tmp_4_reg_1079_pp0_iter4_reg <= tmp_4_reg_1079_pp0_iter3_reg;
        tmp_5_reg_1123_pp0_iter2_reg <= tmp_5_reg_1123_pp0_iter1_reg;
        tmp_5_reg_1123_pp0_iter3_reg <= tmp_5_reg_1123_pp0_iter2_reg;
        tmp_5_reg_1123_pp0_iter4_reg <= tmp_5_reg_1123_pp0_iter3_reg;
        tmp_6_reg_1137_pp0_iter2_reg <= tmp_6_reg_1137_pp0_iter1_reg;
        tmp_6_reg_1137_pp0_iter3_reg <= tmp_6_reg_1137_pp0_iter2_reg;
        tmp_6_reg_1137_pp0_iter4_reg <= tmp_6_reg_1137_pp0_iter3_reg;
        tmp_7_reg_1203_pp0_iter3_reg <= tmp_7_reg_1203;
        tmp_7_reg_1203_pp0_iter4_reg <= tmp_7_reg_1203_pp0_iter3_reg;
        tmp_recv_window_V_lo_reg_1237_pp0_iter3_reg <= tmp_recv_window_V_lo_reg_1237;
        tmp_reg_1075_pp0_iter2_reg <= tmp_reg_1075_pp0_iter1_reg;
        tmp_reg_1075_pp0_iter3_reg <= tmp_reg_1075_pp0_iter2_reg;
        tmp_reg_1075_pp0_iter4_reg <= tmp_reg_1075_pp0_iter3_reg;
        trunc_ln181_1_reg_1262_pp0_iter3_reg <= trunc_ln181_1_reg_1262;
        trunc_ln181_1_reg_1262_pp0_iter4_reg <= trunc_ln181_1_reg_1262_pp0_iter3_reg;
        trunc_ln181_reg_1141_pp0_iter2_reg <= trunc_ln181_reg_1141_pp0_iter1_reg;
        trunc_ln181_reg_1141_pp0_iter3_reg <= trunc_ln181_reg_1141_pp0_iter2_reg;
        trunc_ln181_reg_1141_pp0_iter4_reg <= trunc_ln181_reg_1141_pp0_iter3_reg;
        trunc_ln209_reg_1184_pp0_iter2_reg <= trunc_ln209_reg_1184;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_reg_1079_pp0_iter1_reg == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        minWindow_V_1_reg_1272 <= minWindow_V_1_fu_904_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        minWindow_V_2_reg_1242 <= {{rxEng2txSar_upd_req_s_45_dout[81:64]}};
        tmp_12_reg_1248 <= rxEng2txSar_upd_req_s_45_dout[32'd90];
        tmp_recv_window_V_lo_reg_1237 <= {{rxEng2txSar_upd_req_s_45_dout[63:48]}};
        trunc_ln181_1_reg_1262 <= trunc_ln181_1_fu_892_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_1154_pp0_iter3_reg == 1'd0) & (tmp_reg_1075_pp0_iter3_reg == 1'd0) & (tmp_7_reg_1203_pp0_iter3_reg == 1'd1) & (tmp_3_reg_1199_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        minWindow_V_6_reg_1295 <= minWindow_V_6_fu_1010_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_reg_1079 == 1'd0) & (tmp_reg_1075 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        minWindow_V_reg_1194 <= minWindow_V_fu_787_p1;
        p_Result_s_reg_1189 <= p_Result_s_fu_781_p2;
        trunc_ln209_reg_1184 <= trunc_ln209_fu_727_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_624_p3 == 1'd0) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_not_ackd_V_assign_s_reg_1132 <= {{txEng2txSar_upd_req_s_10_dout[47:16]}};
        tmp_6_reg_1137 <= txEng2txSar_upd_req_s_10_dout[32'd49];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        q_not_ackd_V_assign_s_reg_1132_pp0_iter1_reg <= q_not_ackd_V_assign_s_reg_1132;
        tmp_4_reg_1079_pp0_iter1_reg <= tmp_4_reg_1079;
        tmp_5_reg_1123_pp0_iter1_reg <= tmp_5_reg_1123;
        tmp_6_reg_1137_pp0_iter1_reg <= tmp_6_reg_1137;
        tmp_reg_1075 <= tmp_nbreadreq_fu_162_p3;
        tmp_reg_1075_pp0_iter1_reg <= tmp_reg_1075;
        trunc_ln181_reg_1141_pp0_iter1_reg <= trunc_ln181_reg_1141;
        zext_ln544_2_reg_1127_pp0_iter1_reg[15 : 0] <= zext_ln544_2_reg_1127[15 : 0];
        zext_ln544_reg_1083_pp0_iter1_reg[15 : 0] <= zext_ln544_reg_1083[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1075 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2_reg_1154 <= tmp_2_nbreadreq_fu_176_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_3_reg_1199 <= tmp_3_nbreadreq_fu_190_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_162_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_4_reg_1079 <= txEng2txSar_upd_req_s_10_dout[32'd48];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_5_reg_1123 <= txEng2txSar_upd_req_s_10_dout[32'd52];
        zext_ln544_2_reg_1127[15 : 0] <= zext_ln544_2_fu_636_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_7_reg_1203 <= rxEng2txSar_upd_req_s_45_dout[32'd89];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln181_reg_1141 <= trunc_ln181_fu_687_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_reg_1079_pp0_iter2_reg == 1'd0) & (tmp_reg_1075_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        usedLength_V_reg_1288 <= usedLength_V_fu_937_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_12_fu_873_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_shift_V_1_reg_1257 <= {{rxEng2txSar_upd_req_s_45_dout[88:85]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_601_p3 == 1'd0) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zext_ln544_reg_1083[15 : 0] <= zext_ln544_fu_613_p1[15 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op94_read_state3 == 1'b1))) begin
        rxEng2txSar_upd_req_s_45_blk_n = rxEng2txSar_upd_req_s_45_empty_n;
    end else begin
        rxEng2txSar_upd_req_s_45_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op94_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng2txSar_upd_req_s_45_read = 1'b1;
    end else begin
        rxEng2txSar_upd_req_s_45_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op66_read_state2 == 1'b1))) begin
        txApp2txSar_push_V_blk_n = txApp2txSar_push_V_empty_n;
    end else begin
        txApp2txSar_push_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op66_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txApp2txSar_push_V_read = 1'b1;
    end else begin
        txApp2txSar_push_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        txEng2txSar_upd_req_s_10_blk_n = txEng2txSar_upd_req_s_10_empty_n;
    end else begin
        txEng2txSar_upd_req_s_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txEng2txSar_upd_req_s_10_read = 1'b1;
    end else begin
        txEng2txSar_upd_req_s_10_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op149_write_state4 == 1'b1))) begin
        txSar2rxEng_upd_rsp_s_2_blk_n = txSar2rxEng_upd_rsp_s_2_full_n;
    end else begin
        txSar2rxEng_upd_rsp_s_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op149_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txSar2rxEng_upd_rsp_s_2_write = 1'b1;
    end else begin
        txSar2rxEng_upd_rsp_s_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op196_write_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op188_write_state6 == 1'b1)))) begin
        txSar2txApp_ack_push_1_blk_n = txSar2txApp_ack_push_1_full_n;
    end else begin
        txSar2txApp_ack_push_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((ap_predicate_op196_write_state6 == 1'b1)) begin
            txSar2txApp_ack_push_1_din = tmp_1_fu_1067_p3;
        end else if ((ap_predicate_op188_write_state6 == 1'b1)) begin
            txSar2txApp_ack_push_1_din = tmp_5_2_fu_1058_p4;
        end else begin
            txSar2txApp_ack_push_1_din = 'bx;
        end
    end else begin
        txSar2txApp_ack_push_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op196_write_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op188_write_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        txSar2txApp_ack_push_1_write = 1'b1;
    end else begin
        txSar2txApp_ack_push_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op177_write_state5 == 1'b1))) begin
        txSar2txEng_upd_rsp_s_0_blk_n = txSar2txEng_upd_rsp_s_0_full_n;
    end else begin
        txSar2txEng_upd_rsp_s_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op177_write_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txSar2txEng_upd_rsp_s_0_write = 1'b1;
    end else begin
        txSar2txEng_upd_rsp_s_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_600)) begin
            tx_table_ackd_V_address0 = zext_ln544_2_reg_1127_pp0_iter1_reg;
        end else if (((tmp_4_reg_1079_pp0_iter1_reg == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd1))) begin
            tx_table_ackd_V_address0 = zext_ln544_reg_1083_pp0_iter1_reg;
        end else if ((1'b1 == ap_condition_482)) begin
            tx_table_ackd_V_address0 = tx_table_ackd_V_addr_2_gep_fu_500_p3;
        end else if ((1'b1 == ap_condition_467)) begin
            tx_table_ackd_V_address0 = zext_ln544_3_fu_803_p1;
        end else begin
            tx_table_ackd_V_address0 = 'bx;
        end
    end else begin
        tx_table_ackd_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_5_reg_1123_pp0_iter1_reg == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd1) & (tmp_6_reg_1137_pp0_iter1_reg == 1'd1) & (tmp_4_reg_1079_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_reg_1079_pp0_iter1_reg == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_7_fu_791_p3 == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_ackd_V_ce0 = 1'b1;
    end else begin
        tx_table_ackd_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_600)) begin
            tx_table_ackd_V_d0 = add_ln214_fu_910_p2;
        end else if ((1'b1 == ap_condition_482)) begin
            tx_table_ackd_V_d0 = {{rxEng2txSar_upd_req_s_45_dout[47:16]}};
        end else begin
            tx_table_ackd_V_d0 = 'bx;
        end
    end else begin
        tx_table_ackd_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_5_reg_1123_pp0_iter1_reg == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd1) & (tmp_6_reg_1137_pp0_iter1_reg == 1'd1) & (tmp_4_reg_1079_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_ackd_V_we0 = 1'b1;
    end else begin
        tx_table_ackd_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_325)) begin
        if ((1'b1 == ap_condition_1141)) begin
            tx_table_app_V_address0 = zext_ln544_2_fu_636_p1;
        end else if ((tmp_4_fu_601_p3 == 1'd0)) begin
            tx_table_app_V_address0 = zext_ln544_fu_613_p1;
        end else begin
            tx_table_app_V_address0 = 'bx;
        end
    end else begin
        tx_table_app_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_601_p3 == 1'd0) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_app_V_ce0 = 1'b1;
    end else begin
        tx_table_app_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_app_V_ce1 = 1'b1;
    end else begin
        tx_table_app_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_app_V_we0 = 1'b1;
    end else begin
        tx_table_app_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_1075 == 1'd0) & (tmp_2_nbreadreq_fu_176_p3 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_app_V_we1 = 1'b1;
    end else begin
        tx_table_app_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_325)) begin
        if (((tmp_5_fu_624_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1))) begin
            tx_table_cong_window_address0 = tx_table_cong_window_2_gep_fu_405_p3;
        end else if ((1'b1 == ap_condition_1141)) begin
            tx_table_cong_window_address0 = zext_ln544_2_fu_636_p1;
        end else if ((tmp_4_fu_601_p3 == 1'd0)) begin
            tx_table_cong_window_address0 = zext_ln544_fu_613_p1;
        end else begin
            tx_table_cong_window_address0 = 'bx;
        end
    end else begin
        tx_table_cong_window_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1148)) begin
        if ((tmp_7_fu_791_p3 == 1'd1)) begin
            tx_table_cong_window_address1 = tx_table_cong_window_4_gep_fu_520_p3;
        end else if ((tmp_7_fu_791_p3 == 1'd0)) begin
            tx_table_cong_window_address1 = zext_ln544_3_fu_803_p1;
        end else begin
            tx_table_cong_window_address1 = 'bx;
        end
    end else begin
        tx_table_cong_window_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_5_fu_624_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_601_p3 == 1'd0) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_cong_window_ce0 = 1'b1;
    end else begin
        tx_table_cong_window_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_7_fu_791_p3 == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_cong_window_ce1 = 1'b1;
    end else begin
        tx_table_cong_window_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_5_fu_624_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_cong_window_we0 = 1'b1;
    end else begin
        tx_table_cong_window_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_cong_window_we1 = 1'b1;
    end else begin
        tx_table_cong_window_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1148)) begin
        if ((tmp_7_fu_791_p3 == 1'd1)) begin
            tx_table_count_V_address0 = tx_table_count_V_add_gep_fu_528_p3;
        end else if ((tmp_7_fu_791_p3 == 1'd0)) begin
            tx_table_count_V_address0 = zext_ln544_3_fu_803_p1;
        end else begin
            tx_table_count_V_address0 = 'bx;
        end
    end else begin
        tx_table_count_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_7_fu_791_p3 == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_count_V_ce0 = 1'b1;
    end else begin
        tx_table_count_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_count_V_we0 = 1'b1;
    end else begin
        tx_table_count_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1148)) begin
        if ((tmp_7_fu_791_p3 == 1'd1)) begin
            tx_table_fastRetrans_address0 = tx_table_fastRetrans_1_gep_fu_536_p3;
        end else if ((tmp_7_fu_791_p3 == 1'd0)) begin
            tx_table_fastRetrans_address0 = zext_ln544_3_fu_803_p1;
        end else begin
            tx_table_fastRetrans_address0 = 'bx;
        end
    end else begin
        tx_table_fastRetrans_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_7_fu_791_p3 == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_fastRetrans_ce0 = 1'b1;
    end else begin
        tx_table_fastRetrans_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_fastRetrans_we0 = 1'b1;
    end else begin
        tx_table_fastRetrans_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_325)) begin
        if ((1'b1 == ap_condition_1141)) begin
            tx_table_finReady_address0 = zext_ln544_2_fu_636_p1;
        end else if ((tmp_4_fu_601_p3 == 1'd0)) begin
            tx_table_finReady_address0 = zext_ln544_fu_613_p1;
        end else begin
            tx_table_finReady_address0 = 'bx;
        end
    end else begin
        tx_table_finReady_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_601_p3 == 1'd0) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_finReady_ce0 = 1'b1;
    end else begin
        tx_table_finReady_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_finReady_ce1 = 1'b1;
    end else begin
        tx_table_finReady_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_finReady_we0 = 1'b1;
    end else begin
        tx_table_finReady_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_5_fu_624_p3 == 1'd0) & (tmp_10_fu_691_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_finReady_we1 = 1'b1;
    end else begin
        tx_table_finReady_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_325)) begin
        if ((1'b1 == ap_condition_1141)) begin
            tx_table_finSent_address0 = zext_ln544_2_fu_636_p1;
        end else if ((tmp_4_fu_601_p3 == 1'd0)) begin
            tx_table_finSent_address0 = zext_ln544_fu_613_p1;
        end else begin
            tx_table_finSent_address0 = 'bx;
        end
    end else begin
        tx_table_finSent_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_601_p3 == 1'd0) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_finSent_ce0 = 1'b1;
    end else begin
        tx_table_finSent_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_finSent_ce1 = 1'b1;
    end else begin
        tx_table_finSent_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_finSent_we0 = 1'b1;
    end else begin
        tx_table_finSent_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_5_fu_624_p3 == 1'd0) & (tmp_13_fu_699_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_finSent_we1 = 1'b1;
    end else begin
        tx_table_finSent_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_325)) begin
        if (((tmp_5_fu_624_p3 == 1'd0) & (tmp_4_fu_601_p3 == 1'd1))) begin
            tx_table_not_ackd_V_address0 = zext_ln544_2_fu_636_p1;
        end else if ((tmp_4_fu_601_p3 == 1'd0)) begin
            tx_table_not_ackd_V_address0 = zext_ln544_fu_613_p1;
        end else begin
            tx_table_not_ackd_V_address0 = 'bx;
        end
    end else begin
        tx_table_not_ackd_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_5_fu_624_p3 == 1'd0) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_601_p3 == 1'd0) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_not_ackd_V_ce0 = 1'b1;
    end else begin
        tx_table_not_ackd_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_not_ackd_V_ce1 = 1'b1;
    end else begin
        tx_table_not_ackd_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_5_fu_624_p3 == 1'd0) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_not_ackd_V_we0 = 1'b1;
    end else begin
        tx_table_not_ackd_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_recv_window_ce0 = 1'b1;
    end else begin
        tx_table_recv_window_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_recv_window_ce1 = 1'b1;
    end else begin
        tx_table_recv_window_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_recv_window_we1 = 1'b1;
    end else begin
        tx_table_recv_window_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1151)) begin
        if ((tmp_5_fu_624_p3 == 1'd1)) begin
            tx_table_slowstart_t_address0 = tx_table_slowstart_t_2_gep_fu_397_p3;
        end else if (((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1))) begin
            tx_table_slowstart_t_address0 = zext_ln544_2_fu_636_p1;
        end else begin
            tx_table_slowstart_t_address0 = 'bx;
        end
    end else begin
        tx_table_slowstart_t_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_5_fu_624_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_slowstart_t_ce0 = 1'b1;
    end else begin
        tx_table_slowstart_t_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_slowstart_t_ce1 = 1'b1;
    end else begin
        tx_table_slowstart_t_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1151)) begin
        if ((tmp_5_fu_624_p3 == 1'd1)) begin
            tx_table_slowstart_t_d0 = {{txEng2txSar_upd_req_s_10_dout[33:16]}};
        end else if (((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1))) begin
            tx_table_slowstart_t_d0 = 18'd65535;
        end else begin
            tx_table_slowstart_t_d0 = 'bx;
        end
    end else begin
        tx_table_slowstart_t_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_5_fu_624_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_slowstart_t_we0 = 1'b1;
    end else begin
        tx_table_slowstart_t_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_585)) begin
        if ((tmp_12_fu_873_p3 == 1'd1)) begin
            tx_table_win_shift_V_address1 = tx_table_win_shift_V_2_gep_fu_556_p3;
        end else if ((tmp_12_fu_873_p3 == 1'd0)) begin
            tx_table_win_shift_V_address1 = zext_ln544_3_fu_803_p1;
        end else begin
            tx_table_win_shift_V_address1 = 'bx;
        end
    end else begin
        tx_table_win_shift_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_win_shift_V_ce0 = 1'b1;
    end else begin
        tx_table_win_shift_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_12_fu_873_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_12_fu_873_p3 == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_win_shift_V_ce1 = 1'b1;
    end else begin
        tx_table_win_shift_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_12_fu_873_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_win_shift_V_we1 = 1'b1;
    end else begin
        tx_table_win_shift_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln214_fu_910_p2 = ($signed(32'd4294967295) + $signed(q_not_ackd_V_assign_s_reg_1132_pp0_iter1_reg));

assign and_ln414_2_fu_985_p2 = (shl_ln414_3_fu_973_p2 & lshr_ln414_1_fu_979_p2);

assign and_ln414_fu_775_p2 = (shl_ln414_1_fu_763_p2 & lshr_ln414_fu_769_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((rxEng2txSar_upd_req_s_45_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op94_read_state3 == 1'b1)) | ((txApp2txSar_push_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op66_read_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_162_p3 == 1'd1) & (txEng2txSar_upd_req_s_10_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (((txSar2txApp_ack_push_1_full_n == 1'b0) & (ap_predicate_op196_write_state6 == 1'b1)) | ((txSar2txApp_ack_push_1_full_n == 1'b0) & (ap_predicate_op188_write_state6 == 1'b1)))) | ((txSar2txEng_upd_rsp_s_0_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op177_write_state5 == 1'b1)) | ((txSar2rxEng_upd_rsp_s_2_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op149_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((rxEng2txSar_upd_req_s_45_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op94_read_state3 == 1'b1)) | ((txApp2txSar_push_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op66_read_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_162_p3 == 1'd1) & (txEng2txSar_upd_req_s_10_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (((txSar2txApp_ack_push_1_full_n == 1'b0) & (ap_predicate_op196_write_state6 == 1'b1)) | ((txSar2txApp_ack_push_1_full_n == 1'b0) & (ap_predicate_op188_write_state6 == 1'b1)))) | ((txSar2txEng_upd_rsp_s_0_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op177_write_state5 == 1'b1)) | ((txSar2rxEng_upd_rsp_s_2_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op149_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((rxEng2txSar_upd_req_s_45_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op94_read_state3 == 1'b1)) | ((txApp2txSar_push_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op66_read_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_162_p3 == 1'd1) & (txEng2txSar_upd_req_s_10_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (((txSar2txApp_ack_push_1_full_n == 1'b0) & (ap_predicate_op196_write_state6 == 1'b1)) | ((txSar2txApp_ack_push_1_full_n == 1'b0) & (ap_predicate_op188_write_state6 == 1'b1)))) | ((txSar2txEng_upd_rsp_s_0_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op177_write_state5 == 1'b1)) | ((txSar2rxEng_upd_rsp_s_2_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op149_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_162_p3 == 1'd1) & (txEng2txSar_upd_req_s_10_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((txApp2txSar_push_V_empty_n == 1'b0) & (ap_predicate_op66_read_state2 == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((rxEng2txSar_upd_req_s_45_empty_n == 1'b0) & (ap_predicate_op94_read_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((txSar2rxEng_upd_rsp_s_2_full_n == 1'b0) & (ap_predicate_op149_write_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((txSar2txEng_upd_rsp_s_0_full_n == 1'b0) & (ap_predicate_op177_write_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = (((txSar2txApp_ack_push_1_full_n == 1'b0) & (ap_predicate_op196_write_state6 == 1'b1)) | ((txSar2txApp_ack_push_1_full_n == 1'b0) & (ap_predicate_op188_write_state6 == 1'b1)));
end

always @ (*) begin
    ap_condition_1141 = ((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_1148 = ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1151 = ((tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_325 = ((tmp_nbreadreq_fu_162_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_467 = ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_7_fu_791_p3 == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_482 = ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_522 = ((tmp_12_reg_1248 == 1'd0) & (tmp_2_reg_1154_pp0_iter2_reg == 1'd0) & (tmp_reg_1075_pp0_iter2_reg == 1'd0) & (tmp_7_reg_1203 == 1'd1) & (tmp_3_reg_1199 == 1'd1));
end

always @ (*) begin
    ap_condition_554 = ((tmp_2_reg_1154_pp0_iter2_reg == 1'd0) & (tmp_reg_1075_pp0_iter2_reg == 1'd0) & (tmp_12_reg_1248 == 1'd1) & (tmp_7_reg_1203 == 1'd1) & (tmp_3_reg_1199 == 1'd1));
end

always @ (*) begin
    ap_condition_585 = ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_600 = ((tmp_5_reg_1123_pp0_iter1_reg == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd1) & (tmp_6_reg_1137_pp0_iter1_reg == 1'd1) & (tmp_4_reg_1079_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_enable_operation_100 = (ap_predicate_op100_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_102 = (ap_predicate_op102_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_104 = (ap_predicate_op104_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_106 = (ap_predicate_op106_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_108 = (ap_predicate_op108_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_110 = (ap_predicate_op110_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_113 = (ap_predicate_op113_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_116 = (ap_predicate_op116_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_119 = (ap_predicate_op119_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_122 = (ap_predicate_op122_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_125 = (ap_predicate_op125_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_129 = (ap_predicate_op129_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_132 = (ap_predicate_op132_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_135 = (ap_predicate_op135_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_141 = (ap_predicate_op141_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_142 = (ap_predicate_op142_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_143 = (ap_predicate_op143_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_144 = (ap_predicate_op144_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_145 = (ap_predicate_op145_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_146 = (ap_predicate_op146_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_147 = (ap_predicate_op147_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_15 = (ap_predicate_op15_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_150 = (ap_predicate_op150_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_153 = (ap_predicate_op153_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_17 = (ap_predicate_op17_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_19 = (ap_predicate_op19_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_21 = (ap_predicate_op21_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_23 = (ap_predicate_op23_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_25 = (ap_predicate_op25_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_27 = (ap_predicate_op27_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_34 = (ap_predicate_op34_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_39 = (ap_predicate_op39_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_41 = (ap_predicate_op41_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_43 = (ap_predicate_op43_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_46 = (ap_predicate_op46_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_49 = (ap_predicate_op49_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_54 = (ap_predicate_op54_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_58 = (ap_predicate_op58_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_61 = (ap_predicate_op61_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_63 = (ap_predicate_op63_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_71 = (ap_predicate_op71_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_72 = (ap_predicate_op72_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_73 = (ap_predicate_op73_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_74 = (ap_predicate_op74_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_75 = (ap_predicate_op75_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_76 = (ap_predicate_op76_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_77 = (ap_predicate_op77_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_78 = (ap_predicate_op78_load_state2 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter0_p_0381_0_i_reg_580 = 'bx;

always @ (*) begin
    ap_predicate_op100_load_state3 = ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_7_fu_791_p3 == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op102_load_state3 = ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_7_fu_791_p3 == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op104_load_state3 = ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_7_fu_791_p3 == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op106_load_state3 = ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_7_fu_791_p3 == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op108_load_state3 = ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_7_fu_791_p3 == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op110_load_state3 = ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_7_fu_791_p3 == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op113_store_state3 = ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op116_store_state3 = ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op119_store_state3 = ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op122_store_state3 = ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op125_store_state3 = ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op129_load_state3 = ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_12_fu_873_p3 == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op132_store_state3 = ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1) & (tmp_12_fu_873_p3 == 1'd1) & (tmp_7_fu_791_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op135_load_state3 = ((tmp_4_reg_1079_pp0_iter1_reg == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op141_store_state3 = ((tmp_5_reg_1123_pp0_iter1_reg == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd1) & (tmp_6_reg_1137_pp0_iter1_reg == 1'd1) & (tmp_4_reg_1079_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op142_load_state4 = ((tmp_7_reg_1203 == 1'd0) & (tmp_2_reg_1154_pp0_iter2_reg == 1'd0) & (tmp_reg_1075_pp0_iter2_reg == 1'd0) & (tmp_3_reg_1199 == 1'd1));
end

always @ (*) begin
    ap_predicate_op143_load_state4 = ((tmp_7_reg_1203 == 1'd0) & (tmp_2_reg_1154_pp0_iter2_reg == 1'd0) & (tmp_reg_1075_pp0_iter2_reg == 1'd0) & (tmp_3_reg_1199 == 1'd1));
end

always @ (*) begin
    ap_predicate_op144_load_state4 = ((tmp_7_reg_1203 == 1'd0) & (tmp_2_reg_1154_pp0_iter2_reg == 1'd0) & (tmp_reg_1075_pp0_iter2_reg == 1'd0) & (tmp_3_reg_1199 == 1'd1));
end

always @ (*) begin
    ap_predicate_op145_load_state4 = ((tmp_7_reg_1203 == 1'd0) & (tmp_2_reg_1154_pp0_iter2_reg == 1'd0) & (tmp_reg_1075_pp0_iter2_reg == 1'd0) & (tmp_3_reg_1199 == 1'd1));
end

always @ (*) begin
    ap_predicate_op146_load_state4 = ((tmp_7_reg_1203 == 1'd0) & (tmp_2_reg_1154_pp0_iter2_reg == 1'd0) & (tmp_reg_1075_pp0_iter2_reg == 1'd0) & (tmp_3_reg_1199 == 1'd1));
end

always @ (*) begin
    ap_predicate_op147_load_state4 = ((tmp_7_reg_1203 == 1'd0) & (tmp_2_reg_1154_pp0_iter2_reg == 1'd0) & (tmp_reg_1075_pp0_iter2_reg == 1'd0) & (tmp_3_reg_1199 == 1'd1));
end

always @ (*) begin
    ap_predicate_op149_write_state4 = ((tmp_7_reg_1203 == 1'd0) & (tmp_2_reg_1154_pp0_iter2_reg == 1'd0) & (tmp_reg_1075_pp0_iter2_reg == 1'd0) & (tmp_3_reg_1199 == 1'd1));
end

always @ (*) begin
    ap_predicate_op150_load_state4 = ((tmp_12_reg_1248 == 1'd0) & (tmp_2_reg_1154_pp0_iter2_reg == 1'd0) & (tmp_reg_1075_pp0_iter2_reg == 1'd0) & (tmp_7_reg_1203 == 1'd1) & (tmp_3_reg_1199 == 1'd1));
end

always @ (*) begin
    ap_predicate_op153_load_state4 = ((tmp_4_reg_1079_pp0_iter2_reg == 1'd0) & (tmp_reg_1075_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op15_load_state1 = ((tmp_4_fu_601_p3 == 1'd0) & (tmp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op177_write_state5 = ((tmp_4_reg_1079_pp0_iter3_reg == 1'd0) & (tmp_reg_1075_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op17_load_state1 = ((tmp_4_fu_601_p3 == 1'd0) & (tmp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op188_write_state6 = ((tmp_2_reg_1154_pp0_iter4_reg == 1'd0) & (tmp_reg_1075_pp0_iter4_reg == 1'd0) & (tmp_7_reg_1203_pp0_iter4_reg == 1'd1) & (tmp_3_reg_1199_pp0_iter4_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op196_write_state6 = ((tmp_5_reg_1123_pp0_iter4_reg == 1'd0) & (tmp_6_reg_1137_pp0_iter4_reg == 1'd1) & (tmp_4_reg_1079_pp0_iter4_reg == 1'd1) & (tmp_reg_1075_pp0_iter4_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op19_load_state1 = ((tmp_4_fu_601_p3 == 1'd0) & (tmp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op21_load_state1 = ((tmp_4_fu_601_p3 == 1'd0) & (tmp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op23_load_state1 = ((tmp_4_fu_601_p3 == 1'd0) & (tmp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op25_load_state1 = ((tmp_4_fu_601_p3 == 1'd0) & (tmp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op27_load_state1 = ((tmp_4_fu_601_p3 == 1'd0) & (tmp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op34_store_state1 = ((tmp_5_fu_624_p3 == 1'd0) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op39_store_state1 = ((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op41_store_state1 = ((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op43_store_state1 = ((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op46_store_state1 = ((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op49_store_state1 = ((tmp_5_fu_624_p3 == 1'd0) & (tmp_6_fu_661_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op54_store_state1 = ((tmp_5_fu_624_p3 == 1'd0) & (tmp_10_fu_691_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op58_store_state1 = ((tmp_5_fu_624_p3 == 1'd0) & (tmp_13_fu_699_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op61_store_state1 = ((tmp_5_fu_624_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op63_store_state1 = ((tmp_5_fu_624_p3 == 1'd1) & (tmp_4_fu_601_p3 == 1'd1) & (tmp_nbreadreq_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op66_read_state2 = ((tmp_reg_1075 == 1'd0) & (tmp_2_nbreadreq_fu_176_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op71_store_state2 = ((tmp_reg_1075 == 1'd0) & (tmp_2_nbreadreq_fu_176_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op72_load_state2 = ((tmp_4_reg_1079 == 1'd0) & (tmp_reg_1075 == 1'd1));
end

always @ (*) begin
    ap_predicate_op73_load_state2 = ((tmp_4_reg_1079 == 1'd0) & (tmp_reg_1075 == 1'd1));
end

always @ (*) begin
    ap_predicate_op74_load_state2 = ((tmp_4_reg_1079 == 1'd0) & (tmp_reg_1075 == 1'd1));
end

always @ (*) begin
    ap_predicate_op75_load_state2 = ((tmp_4_reg_1079 == 1'd0) & (tmp_reg_1075 == 1'd1));
end

always @ (*) begin
    ap_predicate_op76_load_state2 = ((tmp_4_reg_1079 == 1'd0) & (tmp_reg_1075 == 1'd1));
end

always @ (*) begin
    ap_predicate_op77_load_state2 = ((tmp_4_reg_1079 == 1'd0) & (tmp_reg_1075 == 1'd1));
end

always @ (*) begin
    ap_predicate_op78_load_state2 = ((tmp_4_reg_1079 == 1'd0) & (tmp_reg_1075 == 1'd1));
end

always @ (*) begin
    ap_predicate_op94_read_state3 = ((tmp_2_reg_1154 == 1'd0) & (tmp_reg_1075_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_190_p3 == 1'd1));
end

assign icmp_ln887_1_fu_1017_p2 = ((minWindow_V_1_reg_1272_pp0_iter3_reg < usedLength_V_reg_1288) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_1000_p2 = ((zext_ln887_1_fu_997_p1 < p_Result_1_fu_991_p2) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_899_p2 = ((zext_ln887_fu_896_p1 < p_Result_s_reg_1189) ? 1'b1 : 1'b0);

assign lshr_ln414_1_fu_979_p2 = 30'd1073741823 >> zext_ln414_5_fu_963_p1;

assign lshr_ln414_fu_769_p2 = 30'd1073741823 >> zext_ln414_2_fu_753_p1;

assign minWindow_V_1_fu_904_p3 = ((icmp_ln887_fu_899_p2[0:0] === 1'b1) ? minWindow_V_5_reg_1163 : minWindow_V_reg_1194);

assign minWindow_V_3_fu_1006_p1 = p_Result_1_fu_991_p2[17:0];

assign minWindow_V_6_fu_1010_p3 = ((icmp_ln887_2_fu_1000_p2[0:0] === 1'b1) ? minWindow_V_2_reg_1242_pp0_iter3_reg : minWindow_V_3_fu_1006_p1);

assign minWindow_V_fu_787_p1 = p_Result_s_fu_781_p2[17:0];

assign p_Result_1_fu_991_p2 = (shl_ln414_2_fu_967_p2 & and_ln414_2_fu_985_p2);

assign p_Result_s_fu_781_p2 = (shl_ln414_fu_757_p2 & and_ln414_fu_775_p2);

assign shl_ln414_1_fu_763_p2 = 30'd1073741823 << zext_ln414_1_fu_749_p1;

assign shl_ln414_2_fu_967_p2 = tmp_V_1_fu_946_p1 << zext_ln414_3_fu_955_p1;

assign shl_ln414_3_fu_973_p2 = 30'd1073741823 << zext_ln414_4_fu_959_p1;

assign shl_ln414_fu_757_p2 = tmp_V_fu_735_p1 << zext_ln414_fu_745_p1;

assign sub_ln414_1_fu_949_p2 = (5'd14 - zext_ln555_1_fu_942_p1);

assign sub_ln414_fu_739_p2 = (5'd14 - zext_ln555_fu_731_p1);

assign tmp_10_fu_691_p3 = txEng2txSar_upd_req_s_10_dout[32'd50];

assign tmp_12_fu_873_p3 = rxEng2txSar_upd_req_s_45_dout[32'd90];

assign tmp_13_fu_699_p3 = txEng2txSar_upd_req_s_10_dout[32'd51];

assign tmp_1_fu_1067_p3 = {{19'd276744}, {trunc_ln181_reg_1141_pp0_iter4_reg}};

assign tmp_2_nbreadreq_fu_176_p3 = txApp2txSar_push_V_empty_n;

assign tmp_3_i_fu_1033_p8 = {{{{{{{entry_finSent_reg_1179_pp0_iter3_reg}, {entry_finReady_reg_1174_pp0_iter3_reg}}, {usedLength_V_reg_1288}}, {entry_app_V_reg_1169_pp0_iter3_reg}}, {tmp_usableWindow_V_fu_1025_p3}}, {entry_not_ackd_V_reg_1158_pp0_iter3_reg}}, {entry_ackd_V_reg_1283}};

assign tmp_3_nbreadreq_fu_190_p3 = rxEng2txSar_upd_req_s_45_empty_n;

assign tmp_4_fu_601_p3 = txEng2txSar_upd_req_s_10_dout[32'd48];

assign tmp_5_2_fu_1058_p4 = {{{{1'd0}, {minWindow_V_6_reg_1295}}}, {trunc_ln181_1_reg_1262_pp0_iter4_reg}};

assign tmp_5_fu_624_p3 = txEng2txSar_upd_req_s_10_dout[32'd52];

assign tmp_6_fu_661_p3 = txEng2txSar_upd_req_s_10_dout[32'd49];

assign tmp_7_fu_791_p3 = rxEng2txSar_upd_req_s_45_dout[32'd89];

assign tmp_V_1_fu_946_p1 = tmp_recv_window_V_lo_reg_1237_pp0_iter3_reg;

assign tmp_V_fu_735_p1 = tx_table_recv_window_q0;

assign tmp_nbreadreq_fu_162_p3 = txEng2txSar_upd_req_s_10_empty_n;

assign tmp_sessionID_V_1_fu_799_p1 = rxEng2txSar_upd_req_s_45_dout[15:0];

assign tmp_sessionID_V_fu_632_p1 = txEng2txSar_upd_req_s_10_dout[15:0];

assign tmp_usableWindow_V_fu_1025_p3 = ((icmp_ln887_1_fu_1017_p2[0:0] === 1'b1) ? usableWindow_V_fu_1021_p2 : 18'd0);

assign trunc_ln181_1_fu_892_p1 = rxEng2txSar_upd_req_s_45_dout[33:0];

assign trunc_ln181_fu_687_p1 = txEng2txSar_upd_req_s_10_dout[33:0];

assign trunc_ln209_fu_727_p1 = tx_table_not_ackd_V_q0[17:0];

assign trunc_ln214_fu_933_p1 = tx_table_ackd_V_q0[17:0];

assign trunc_ln544_1_fu_707_p1 = txApp2txSar_push_V_dout[15:0];

assign trunc_ln544_fu_609_p1 = txEng2txSar_upd_req_s_10_dout[15:0];

assign txSar2rxEng_upd_rsp_s_2_din = {{{{{{tx_table_fastRetrans_q0}, {tx_table_count_V_q0}}, {tx_table_slowstart_t_q1}}, {tx_table_cong_window_q1}}, {tx_table_not_ackd_V_q1}}, {tx_table_ackd_V_q0}};

assign txSar2txEng_upd_rsp_s_0_din = {{ap_const_lv124_0[123:120]}, {tmp_3_i_fu_1033_p8}};

assign tx_table_ackd_V_addr_2_gep_fu_500_p3 = zext_ln544_3_fu_803_p1;

assign tx_table_app_V_address1 = zext_ln544_1_fu_711_p1;

assign tx_table_app_V_d0 = {{txEng2txSar_upd_req_s_10_dout[33:16]}};

assign tx_table_app_V_d1 = {{txApp2txSar_push_V_dout[33:16]}};

assign tx_table_cong_window_2_gep_fu_405_p3 = zext_ln544_2_fu_636_p1;

assign tx_table_cong_window_4_gep_fu_520_p3 = zext_ln544_3_fu_803_p1;

assign tx_table_cong_window_d1 = {{rxEng2txSar_upd_req_s_45_dout[81:64]}};

assign tx_table_count_V_add_gep_fu_528_p3 = zext_ln544_3_fu_803_p1;

assign tx_table_count_V_d0 = {{rxEng2txSar_upd_req_s_45_dout[83:82]}};

assign tx_table_fastRetrans_1_gep_fu_536_p3 = zext_ln544_3_fu_803_p1;

assign tx_table_fastRetrans_d0 = rxEng2txSar_upd_req_s_45_dout[32'd84];

assign tx_table_finReady_address1 = zext_ln544_2_fu_636_p1;

assign tx_table_finReady_d0 = txEng2txSar_upd_req_s_10_dout[32'd50];

assign tx_table_finSent_address1 = zext_ln544_2_fu_636_p1;

assign tx_table_finSent_d0 = txEng2txSar_upd_req_s_10_dout[32'd51];

assign tx_table_not_ackd_V_address1 = zext_ln544_3_fu_803_p1;

assign tx_table_not_ackd_V_d0 = {{txEng2txSar_upd_req_s_10_dout[47:16]}};

assign tx_table_recv_window_address0 = zext_ln544_fu_613_p1;

assign tx_table_recv_window_address1 = zext_ln544_3_fu_803_p1;

assign tx_table_recv_window_d1 = {{rxEng2txSar_upd_req_s_45_dout[63:48]}};

assign tx_table_slowstart_t_2_gep_fu_397_p3 = zext_ln544_2_fu_636_p1;

assign tx_table_slowstart_t_address1 = zext_ln544_3_fu_803_p1;

assign tx_table_win_shift_V_2_gep_fu_556_p3 = zext_ln544_3_fu_803_p1;

assign tx_table_win_shift_V_address0 = zext_ln544_fu_613_p1;

assign tx_table_win_shift_V_d1 = {{rxEng2txSar_upd_req_s_45_dout[88:85]}};

assign usableWindow_V_fu_1021_p2 = (minWindow_V_1_reg_1272_pp0_iter3_reg - usedLength_V_reg_1288);

assign usedLength_V_fu_937_p2 = (trunc_ln209_reg_1184_pp0_iter2_reg - trunc_ln214_fu_933_p1);

assign zext_ln414_1_fu_749_p1 = tx_table_win_shift_V_q0;

assign zext_ln414_2_fu_753_p1 = sub_ln414_fu_739_p2;

assign zext_ln414_3_fu_955_p1 = ap_phi_reg_pp0_iter4_p_0381_0_i_reg_580;

assign zext_ln414_4_fu_959_p1 = ap_phi_reg_pp0_iter4_p_0381_0_i_reg_580;

assign zext_ln414_5_fu_963_p1 = sub_ln414_1_fu_949_p2;

assign zext_ln414_fu_745_p1 = tx_table_win_shift_V_q0;

assign zext_ln544_1_fu_711_p1 = trunc_ln544_1_fu_707_p1;

assign zext_ln544_2_fu_636_p1 = tmp_sessionID_V_fu_632_p1;

assign zext_ln544_3_fu_803_p1 = tmp_sessionID_V_1_fu_799_p1;

assign zext_ln544_fu_613_p1 = trunc_ln544_fu_609_p1;

assign zext_ln555_1_fu_942_p1 = ap_phi_reg_pp0_iter4_p_0381_0_i_reg_580;

assign zext_ln555_fu_731_p1 = tx_table_win_shift_V_q0;

assign zext_ln887_1_fu_997_p1 = minWindow_V_2_reg_1242_pp0_iter3_reg;

assign zext_ln887_fu_896_p1 = minWindow_V_5_reg_1163;

always @ (posedge ap_clk) begin
    zext_ln544_reg_1083[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln544_reg_1083_pp0_iter1_reg[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln544_2_reg_1127[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln544_2_reg_1127_pp0_iter1_reg[63:16] <= 48'b000000000000000000000000000000000000000000000000;
end

endmodule //tx_sar_table
