// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xfilter2d_hls_5.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XFilter2d_hls_5_CfgInitialize(XFilter2d_hls_5 *InstancePtr, XFilter2d_hls_5_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Control_bus_BaseAddress = ConfigPtr->Control_bus_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XFilter2d_hls_5_Start(XFilter2d_hls_5 *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFilter2d_hls_5_ReadReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_AP_CTRL) & 0x80;
    XFilter2d_hls_5_WriteReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_AP_CTRL, Data | 0x01);
}

u32 XFilter2d_hls_5_IsDone(XFilter2d_hls_5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFilter2d_hls_5_ReadReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XFilter2d_hls_5_IsIdle(XFilter2d_hls_5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFilter2d_hls_5_ReadReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XFilter2d_hls_5_IsReady(XFilter2d_hls_5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFilter2d_hls_5_ReadReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XFilter2d_hls_5_EnableAutoRestart(XFilter2d_hls_5 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFilter2d_hls_5_WriteReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_AP_CTRL, 0x80);
}

void XFilter2d_hls_5_DisableAutoRestart(XFilter2d_hls_5 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFilter2d_hls_5_WriteReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_AP_CTRL, 0);
}

void XFilter2d_hls_5_Set_rows(XFilter2d_hls_5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFilter2d_hls_5_WriteReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_ROWS_DATA, Data);
}

u32 XFilter2d_hls_5_Get_rows(XFilter2d_hls_5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFilter2d_hls_5_ReadReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_ROWS_DATA);
    return Data;
}

void XFilter2d_hls_5_Set_cols(XFilter2d_hls_5 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFilter2d_hls_5_WriteReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_COLS_DATA, Data);
}

u32 XFilter2d_hls_5_Get_cols(XFilter2d_hls_5 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XFilter2d_hls_5_ReadReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_COLS_DATA);
    return Data;
}

u32 XFilter2d_hls_5_Get_par_V_BaseAddress(XFilter2d_hls_5 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Control_bus_BaseAddress + XFILTER2D_HLS_5_CONTROL_BUS_ADDR_PAR_V_BASE);
}

u32 XFilter2d_hls_5_Get_par_V_HighAddress(XFilter2d_hls_5 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Control_bus_BaseAddress + XFILTER2D_HLS_5_CONTROL_BUS_ADDR_PAR_V_HIGH);
}

u32 XFilter2d_hls_5_Get_par_V_TotalBytes(XFilter2d_hls_5 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XFILTER2D_HLS_5_CONTROL_BUS_ADDR_PAR_V_HIGH - XFILTER2D_HLS_5_CONTROL_BUS_ADDR_PAR_V_BASE + 1);
}

u32 XFilter2d_hls_5_Get_par_V_BitWidth(XFilter2d_hls_5 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XFILTER2D_HLS_5_CONTROL_BUS_WIDTH_PAR_V;
}

u32 XFilter2d_hls_5_Get_par_V_Depth(XFilter2d_hls_5 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XFILTER2D_HLS_5_CONTROL_BUS_DEPTH_PAR_V;
}

u32 XFilter2d_hls_5_Write_par_V_Words(XFilter2d_hls_5 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XFILTER2D_HLS_5_CONTROL_BUS_ADDR_PAR_V_HIGH - XFILTER2D_HLS_5_CONTROL_BUS_ADDR_PAR_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Control_bus_BaseAddress + XFILTER2D_HLS_5_CONTROL_BUS_ADDR_PAR_V_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XFilter2d_hls_5_Read_par_V_Words(XFilter2d_hls_5 *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XFILTER2D_HLS_5_CONTROL_BUS_ADDR_PAR_V_HIGH - XFILTER2D_HLS_5_CONTROL_BUS_ADDR_PAR_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Control_bus_BaseAddress + XFILTER2D_HLS_5_CONTROL_BUS_ADDR_PAR_V_BASE + (offset + i)*4);
    }
    return length;
}

u32 XFilter2d_hls_5_Write_par_V_Bytes(XFilter2d_hls_5 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XFILTER2D_HLS_5_CONTROL_BUS_ADDR_PAR_V_HIGH - XFILTER2D_HLS_5_CONTROL_BUS_ADDR_PAR_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Control_bus_BaseAddress + XFILTER2D_HLS_5_CONTROL_BUS_ADDR_PAR_V_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XFilter2d_hls_5_Read_par_V_Bytes(XFilter2d_hls_5 *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XFILTER2D_HLS_5_CONTROL_BUS_ADDR_PAR_V_HIGH - XFILTER2D_HLS_5_CONTROL_BUS_ADDR_PAR_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Control_bus_BaseAddress + XFILTER2D_HLS_5_CONTROL_BUS_ADDR_PAR_V_BASE + offset + i);
    }
    return length;
}

void XFilter2d_hls_5_InterruptGlobalEnable(XFilter2d_hls_5 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFilter2d_hls_5_WriteReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_GIE, 1);
}

void XFilter2d_hls_5_InterruptGlobalDisable(XFilter2d_hls_5 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFilter2d_hls_5_WriteReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_GIE, 0);
}

void XFilter2d_hls_5_InterruptEnable(XFilter2d_hls_5 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XFilter2d_hls_5_ReadReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_IER);
    XFilter2d_hls_5_WriteReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_IER, Register | Mask);
}

void XFilter2d_hls_5_InterruptDisable(XFilter2d_hls_5 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XFilter2d_hls_5_ReadReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_IER);
    XFilter2d_hls_5_WriteReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_IER, Register & (~Mask));
}

void XFilter2d_hls_5_InterruptClear(XFilter2d_hls_5 *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XFilter2d_hls_5_WriteReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_ISR, Mask);
}

u32 XFilter2d_hls_5_InterruptGetEnabled(XFilter2d_hls_5 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XFilter2d_hls_5_ReadReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_IER);
}

u32 XFilter2d_hls_5_InterruptGetStatus(XFilter2d_hls_5 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XFilter2d_hls_5_ReadReg(InstancePtr->Control_bus_BaseAddress, XFILTER2D_HLS_5_CONTROL_BUS_ADDR_ISR);
}

