<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="new" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/Automatic `includes</ClosedNode>
         <ClosedNode>/cfi_ctrl |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|cfi_ctrl|cfi_ctrl.v</ClosedNode>
         <ClosedNode>/dbg_cpu |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|dbg_if|dbg_cpu.v</ClosedNode>
         <ClosedNode>/dbg_if |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|dbg_if|dbg_if.v</ClosedNode>
         <ClosedNode>/or1200_dc_ram |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|or1200|or1200_dc_ram.v</ClosedNode>
         <ClosedNode>/or1200_dc_tag |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|or1200|or1200_dc_tag.v</ClosedNode>
         <ClosedNode>/or1200_dmmu_tlb |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|or1200|or1200_dmmu_tlb.v</ClosedNode>
         <ClosedNode>/or1200_fpu_arith |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|or1200|or1200_fpu_arith.v</ClosedNode>
         <ClosedNode>/or1200_fpu_intfloat_conv |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|or1200|or1200_fpu_intfloat_conv.v</ClosedNode>
         <ClosedNode>/or1200_ic_ram |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|or1200|or1200_ic_ram.v</ClosedNode>
         <ClosedNode>/or1200_ic_tag |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|or1200|or1200_ic_tag.v</ClosedNode>
         <ClosedNode>/or1200_immu_tlb |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|or1200|or1200_immu_tlb.v</ClosedNode>
         <ClosedNode>/or1200_lsu |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|or1200|or1200_lsu.v</ClosedNode>
         <ClosedNode>/or1200_top |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|or1200|or1200_top.v/or1200_cpu - or1200_cpu</ClosedNode>
         <ClosedNode>/or1200_top |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|or1200|or1200_top.v/or1200_dc_top - or1200_dc_top</ClosedNode>
         <ClosedNode>/or1200_top |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|or1200|or1200_top.v/or1200_dmmu_top - or1200_dmmu_top</ClosedNode>
         <ClosedNode>/or1200_top |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|or1200|or1200_top.v/or1200_ic_top - or1200_ic_top</ClosedNode>
         <ClosedNode>/or1200_top |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|or1200|or1200_top.v/or1200_immu_top - or1200_immu_top</ClosedNode>
         <ClosedNode>/orpsoc_top |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|orpsoc_top|orpsoc_top.v/dbg_if0 - dbg_if</ClosedNode>
         <ClosedNode>/orpsoc_top |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|orpsoc_top|orpsoc_top.v/or1200_top0 - or1200_top/or1200_cpu - or1200_cpu</ClosedNode>
         <ClosedNode>/orpsoc_top |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|orpsoc_top|orpsoc_top.v/or1200_top0 - or1200_top/or1200_dc_top - or1200_dc_top</ClosedNode>
         <ClosedNode>/orpsoc_top |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|orpsoc_top|orpsoc_top.v/or1200_top0 - or1200_top/or1200_dmmu_top - or1200_dmmu_top</ClosedNode>
         <ClosedNode>/orpsoc_top |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|orpsoc_top|orpsoc_top.v/or1200_top0 - or1200_top/or1200_ic_top - or1200_ic_top</ClosedNode>
         <ClosedNode>/orpsoc_top |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|orpsoc_top|orpsoc_top.v/or1200_top0 - or1200_top/or1200_immu_top - or1200_immu_top</ClosedNode>
         <ClosedNode>/orpsoc_top |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|orpsoc_top|orpsoc_top.v/uart16550_0 - uart16550</ClosedNode>
         <ClosedNode>/orpsoc_top |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|rtl|orpsoc_top.v</ClosedNode>
         <ClosedNode>/orpsoc_top |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|rtl|orpsoc_top.v/dbg_if0 - dbg_if</ClosedNode>
         <ClosedNode>/orpsoc_top |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|rtl|orpsoc_top.v/or1200_top0 - or1200_top</ClosedNode>
         <ClosedNode>/orpsoc_top |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|rtl|orpsoc_top.v/ram_wb0 - ram_wb</ClosedNode>
         <ClosedNode>/orpsoc_top |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|rtl|orpsoc_top.v/uart16550_0 - uart16550</ClosedNode>
         <ClosedNode>/ram_wb |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|ram_wb|ram_wb.v</ClosedNode>
         <ClosedNode>/uart16550 |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|uart16550|uart16550.v</ClosedNode>
         <ClosedNode>/uart_receiver |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|uart16550|uart_receiver.v</ClosedNode>
         <ClosedNode>/uart_regs |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|uart16550|uart_regs.v</ClosedNode>
         <ClosedNode>/uart_transmitter |home|soteria|openrisc|orpsocv2|new_proj|rtl1|verilog|uart16550|uart_transmitter.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>orpsoc_top (/home/soteria/openrisc/orpsocv2/new_proj/rtl1/verilog/rtl/orpsoc_top.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000283000000020000000000000000000000000200000064ffffffff000000810000000300000002000002830000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>orpsoc_top (/home/soteria/openrisc/orpsocv2/new_proj/rtl1/verilog/rtl/orpsoc_top.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>Synthesize - XST</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Design Utilities</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000021f000000010000000100000000000000000000000064ffffffff0000008100000000000000010000021f0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Design Utilities</CurrentItem>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000210000000040101000100000000000000000000000064ffffffff000000810000000000000004000000510000000100000000000000290000000100000000000000840000000100000000000001120000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>/home/soteria/openrisc/orpsocv2/new_proj/rtl1/verilog/rtl/arbiter_bytebus.v</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>work</ClosedNode>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000128000000010001000100000000000000000000000064ffffffff000000810000000000000001000001280000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>work</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Synthesize - XST</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000210000000010000000100000000000000000000000064ffffffff000000810000000000000001000002100000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Synthesize - XST</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="ManualCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>/home/soteria/openrisc/orpsocv2/new_proj/rtl1/verilog/rtl/uart_debug_if.v (/home/soteria/openrisc/orpsocv2/new_proj/rtl1/verilog/rtl/uart_debug_if.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000358000000020000000000000000000000000000000064ffffffff000000810000000000000002000002c60000000100000000000000920000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>/home/soteria/openrisc/orpsocv2/new_proj/rtl1/verilog/rtl/uart_debug_if.v (/home/soteria/openrisc/orpsocv2/new_proj/rtl1/verilog/rtl/uart_debug_if.v)</CurrentItem>
   </ItemView>
   <SourceProcessView>000000ff00000000000000020000014c0000011d01000000060100000002</SourceProcessView>
   <CurrentView>Implementation</CurrentView>
</Project>
