{
  "creator": "Next Generation Place and Route (Version nextpnr-0.5-34-ga93f49eb)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:1.1-82.10"
      },
      "ports": {
        "led": {
          "direction": "output",
          "bits": [ 1127428434, 1127428434, 1127428434 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3877461 ]
        }
      },
      "cells": {
        "counter_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877480 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877479 ]
          }
        },
        "counter_DFFR_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877485 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877484 ]
          }
        },
        "counter_DFFR_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877488 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877487 ]
          }
        },
        "counter_DFFR_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877491 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877490 ]
          }
        },
        "counter_DFFR_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877494 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877493 ]
          }
        },
        "counter_DFFR_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877497 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877496 ]
          }
        },
        "counter_DFFR_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877500 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "counter_DFFR_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877503 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877502 ]
          }
        },
        "counter_DFFR_Q_16_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877506 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877505 ]
          }
        },
        "counter_DFFR_Q_17_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877509 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877508 ]
          }
        },
        "counter_DFFR_Q_18_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877512 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877511 ]
          }
        },
        "counter_DFFR_Q_19_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877515 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877514 ]
          }
        },
        "counter_DFFR_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877518 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877517 ]
          }
        },
        "counter_DFFR_Q_20_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877521 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877520 ]
          }
        },
        "counter_DFFR_Q_21_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877524 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877523 ]
          }
        },
        "counter_DFFR_Q_22_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877527 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877526 ]
          }
        },
        "counter_DFFR_Q_23_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877530 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877529 ]
          }
        },
        "counter_DFFR_Q_24_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877533 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877532 ]
          }
        },
        "counter_DFFR_Q_25_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877536 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877535 ]
          }
        },
        "counter_DFFR_Q_26_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877539 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877538 ]
          }
        },
        "counter_DFFR_Q_27_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877542 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877541 ]
          }
        },
        "counter_DFFR_Q_28_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877545 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877544 ]
          }
        },
        "counter_DFFR_Q_29_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877548 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877547 ]
          }
        },
        "counter_DFFR_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877551 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "counter_DFFR_Q_30_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877554 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877553 ]
          }
        },
        "counter_DFFR_Q_31_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877557 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877556 ]
          }
        },
        "counter_DFFR_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877560 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877559 ]
          }
        },
        "counter_DFFR_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877563 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877562 ]
          }
        },
        "counter_DFFR_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877566 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877565 ]
          }
        },
        "counter_DFFR_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877569 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877568 ]
          }
        },
        "counter_DFFR_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877572 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877571 ]
          }
        },
        "counter_DFFR_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877481 ],
            "CE": [  ],
            "Q": [ 3877575 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877574 ]
          }
        },
        "state_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877481 ],
            "Q": [ 3877681 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877688 ]
          }
        },
        "state_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877481 ],
            "Q": [ 3877679 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877690 ]
          }
        },
        "state_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877481 ],
            "Q": [ 3877678 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877692 ]
          }
        },
        "state_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:29.1-36.4|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877481 ],
            "Q": [ 3877680 ],
            "F": [  ],
            "CLK": [ 3877476 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877694 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877710 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877711 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877931 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877718 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877719 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877920 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877723 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877724 ],
            "CLK": [  ],
            "D": [ 3877730 ],
            "C": [ 3877729 ],
            "B": [ 3877728 ],
            "A": [ 3877727 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877729 ],
            "CLK": [  ],
            "D": [ 3877509 ],
            "C": [ 3877512 ],
            "B": [ 3877521 ],
            "A": [ 3877539 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877728 ],
            "CLK": [  ],
            "D": [ 3877497 ],
            "C": [ 3877500 ],
            "B": [ 3877503 ],
            "A": [ 3877506 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877727 ],
            "CLK": [  ],
            "D": [ 3877560 ],
            "C": [ 3877566 ],
            "B": [ 3877569 ],
            "A": [ 3877572 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877532 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877533 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877535 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877536 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877538 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877539 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877541 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877542 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877544 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877545 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877547 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877548 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877553 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877554 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877556 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877557 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877479 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877480 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877484 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877485 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877517 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877518 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877550 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877551 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877559 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877560 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877562 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877563 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877565 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877566 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877568 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877569 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877571 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877572 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877574 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877575 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877487 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877488 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877490 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877491 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877493 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877494 ],
            "A": [ 3877978 ]
          }
        },
        "state_DFFE_Q_D_ALU_SUM_3_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877978 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877688 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877681 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877690 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877679 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877692 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877678 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877694 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877680 ],
            "A": [ 3877978 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877529 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877530 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877526 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877527 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877523 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877524 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877832 ],
            "SEL": [ 3877488 ],
            "I1": [ 3877925 ],
            "I0": [ 3877924 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877898 ],
            "SEL": [ 3877494 ],
            "I1": [ 3877902 ],
            "I0": [ 3877901 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877706 ],
            "SEL": [ 3877575 ],
            "I1": [ 3877832 ],
            "I0": [ 3877831 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877883 ],
            "SEL": [ 3877548 ],
            "I1": [ 3877891 ],
            "I0": [ 3877890 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877882 ],
            "SEL": [ 3877548 ],
            "I1": [ 3877886 ],
            "I0": [ 3877885 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877870 ],
            "SEL": [ 3877548 ],
            "I1": [ 3877878 ],
            "I0": [ 3877877 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877911 ],
            "SEL": [ 3877494 ],
            "I1": [ 3877915 ],
            "I0": [ 3877914 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877869 ],
            "SEL": [ 3877548 ],
            "I1": [ 3877873 ],
            "I0": [ 3877872 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877840 ],
            "SEL": [ 3877548 ],
            "I1": [ 3877844 ],
            "I0": [ 3877843 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877716 ],
            "SEL": [ 3877706 ],
            "I1": [ 3877724 ],
            "I0": [ 3877723 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877715 ],
            "SEL": [ 3877706 ],
            "I1": [ 3877719 ],
            "I0": [ 3877718 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877701 ],
            "SEL": [ 3877706 ],
            "I1": [ 3877711 ],
            "I0": [ 3877710 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877700 ],
            "SEL": [ 3877706 ],
            "I1": [ 3877705 ],
            "I0": [ 3877704 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877696 ],
            "SEL": [ 3877702 ],
            "I1": [ 3877701 ],
            "I0": [ 3877700 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877697 ],
            "SEL": [ 3877702 ],
            "I1": [ 3877716 ],
            "I0": [ 3877715 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877837 ],
            "SEL": [ 3877542 ],
            "I1": [ 3877841 ],
            "I0": [ 3877840 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877838 ],
            "SEL": [ 3877542 ],
            "I1": [ 3877854 ],
            "I0": [ 3877853 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877866 ],
            "SEL": [ 3877542 ],
            "I1": [ 3877870 ],
            "I0": [ 3877869 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877854 ],
            "SEL": [ 3877548 ],
            "I1": [ 3877862 ],
            "I0": [ 3877861 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877899 ],
            "SEL": [ 3877494 ],
            "I1": [ 3877907 ],
            "I0": [ 3877906 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877867 ],
            "SEL": [ 3877542 ],
            "I1": [ 3877883 ],
            "I0": [ 3877882 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877895 ],
            "SEL": [ 3877491 ],
            "I1": [ 3877899 ],
            "I0": [ 3877898 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877896 ],
            "SEL": [ 3877491 ],
            "I1": [ 3877912 ],
            "I0": [ 3877911 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877924 ],
            "SEL": [ 3877491 ],
            "I1": [ 3877928 ],
            "I0": [ 3877927 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877925 ],
            "SEL": [ 3877491 ],
            "I1": [ 3877941 ],
            "I0": [ 3877940 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877481 ],
            "SEL": [ 3877698 ],
            "I1": [ 3877697 ],
            "I0": [ 3877696 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877834 ],
            "SEL": [ 3877536 ],
            "I1": [ 3877838 ],
            "I0": [ 3877837 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877835 ],
            "SEL": [ 3877536 ],
            "I1": [ 3877867 ],
            "I0": [ 3877866 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877831 ],
            "SEL": [ 3877488 ],
            "I1": [ 3877896 ],
            "I0": [ 3877895 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877853 ],
            "SEL": [ 3877548 ],
            "I1": [ 3877857 ],
            "I0": [ 3877856 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877841 ],
            "SEL": [ 3877548 ],
            "I1": [ 3877849 ],
            "I0": [ 3877848 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877730 ],
            "SEL": [ 3877533 ],
            "I1": [ 3877835 ],
            "I0": [ 3877834 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877520 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877521 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877514 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877515 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877511 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877512 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877508 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877509 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877505 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877506 ],
            "A": [ 3877976 ]
          }
        },
        "led_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R16C1_IOBB",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:3.22-3.25",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877675 ],
            "PAD": [  ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877502 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877503 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877499 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877500 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877496 ],
            "CLK": [  ],
            "D": [ 3877978 ],
            "C": [ 3877978 ],
            "B": [ 3877497 ],
            "A": [ 3877976 ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877978 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877809 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877494 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877772 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877491 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877823 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877488 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877818 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877575 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877944 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877705 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877704 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877891 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877815 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877572 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877812 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877569 ],
            "A": [ 3877976 ]
          }
        },
        "led_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R21C1_IOBB",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:3.22-3.25",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877672 ],
            "PAD": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877807 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877566 ],
            "A": [ 3877976 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3877978 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877775 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877563 ],
            "A": [ 3877978 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877927 ],
            "SEL": [ 3877494 ],
            "I1": [ 3877931 ],
            "I0": [ 3877930 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877912 ],
            "SEL": [ 3877494 ],
            "I1": [ 3877920 ],
            "I0": [ 3877919 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877740 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877560 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877737 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877551 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877804 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877518 ],
            "A": [ 3877976 ]
          }
        },
        "led_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C1_IOBA",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:3.22-3.25",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877683 ],
            "PAD": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877802 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877485 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877799 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877480 ],
            "A": [ 3877978 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877796 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877557 ],
            "A": [ 3877978 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877793 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877554 ],
            "A": [ 3877978 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877790 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877548 ],
            "A": [ 3877978 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877787 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877545 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877784 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877542 ],
            "A": [ 3877978 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877781 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877539 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877778 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877536 ],
            "A": [ 3877978 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877768 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877533 ],
            "A": [ 3877978 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877765 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877530 ],
            "A": [ 3877978 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877762 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877527 ],
            "A": [ 3877978 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877759 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877524 ],
            "A": [ 3877978 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877756 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877521 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877753 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877515 ],
            "A": [ 3877978 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877750 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877512 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877747 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877509 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877744 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877506 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877825 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877503 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877821 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877500 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877941 ],
            "SEL": [ 3877494 ],
            "I1": [ 3877949 ],
            "I0": [ 3877948 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877940 ],
            "SEL": [ 3877494 ],
            "I1": [ 3877944 ],
            "I0": [ 3877943 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877928 ],
            "SEL": [ 3877494 ],
            "I1": [ 3877936 ],
            "I0": [ 3877935 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877733 ],
            "CLK": [  ],
            "D": [ 3877976 ],
            "C": [ 3877978 ],
            "B": [ 3877497 ],
            "A": [ 3877976 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877698 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877930 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877948 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_OBUF_O_I_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877672 ],
            "CLK": [  ],
            "D": [ 3877681 ],
            "C": [ 3877678 ],
            "B": [ 3877679 ],
            "A": [ 3877680 ]
          }
        },
        "led_OBUF_O_2_I_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C2_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877683 ],
            "CLK": [  ],
            "D": [ 3877678 ],
            "C": [ 3877681 ],
            "B": [ 3877680 ],
            "A": [ 3877679 ]
          }
        },
        "led_OBUF_O_1_I_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C2_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877675 ],
            "CLK": [  ],
            "D": [ 3877681 ],
            "C": [ 3877680 ],
            "B": [ 3877679 ],
            "A": [ 3877678 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877843 ],
            "CLK": [  ],
            "D": [ 3877554 ],
            "C": [ 3877557 ],
            "B": [ 3877480 ],
            "A": [ 3877563 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877844 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877902 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877848 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877857 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877849 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877914 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877861 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877862 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877949 ],
            "CLK": [  ],
            "D": [ 3877515 ],
            "C": [ 3877524 ],
            "B": [ 3877527 ],
            "A": [ 3877530 ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877936 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877901 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877872 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877873 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877943 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877919 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877935 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877877 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877878 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877890 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877907 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877885 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877886 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877906 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877915 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877856 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877702 ],
            "CLK": [  ],
            "D": [ 3877545 ],
            "C": [ 3877485 ],
            "B": [ 3877518 ],
            "A": [ 3877551 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3877978 ]
          }
        },
        "clk_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:2.16-2.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877476 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_30_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877978 ],
            "B": [  ],
            "A": [  ]
          }
        }
      },
      "netnames": {
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877949 ] ,
          "attributes": {
            "ROUTING": "R13C6_F1;;1;R13C6_I1MUX0;R13C6_F1_DUMMY_I1MUX0;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877948 ] ,
          "attributes": {
            "ROUTING": "R13C6_F0;;1;R13C6_I0MUX0;R13C6_F0_DUMMY_I0MUX0;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877944 ] ,
          "attributes": {
            "ROUTING": "R13C6_F3;;1;R13C6_I1MUX2;R13C6_F3_DUMMY_I1MUX2;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877943 ] ,
          "attributes": {
            "ROUTING": "R13C6_F2;;1;R13C6_I0MUX2;R13C6_F2_DUMMY_I0MUX2;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877941 ] ,
          "attributes": {
            "ROUTING": "R13C6_OF0;;1;R13C6_I1MUX1;R13C6_OF0_DUMMY_I1MUX1;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877940 ] ,
          "attributes": {
            "ROUTING": "R13C6_OF2;;1;R13C6_I0MUX1;R13C6_OF2_DUMMY_I0MUX1;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877936 ] ,
          "attributes": {
            "ROUTING": "R13C6_F5;;1;R13C6_I1MUX4;R13C6_F5_DUMMY_I1MUX4;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877935 ] ,
          "attributes": {
            "ROUTING": "R13C6_F4;;1;R13C6_I0MUX4;R13C6_F4_DUMMY_I0MUX4;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877931 ] ,
          "attributes": {
            "ROUTING": "R13C6_F7;;1;R13C6_I1MUX6;R13C6_F7_DUMMY_I1MUX6;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877930 ] ,
          "attributes": {
            "ROUTING": "R13C6_F6;;1;R13C6_I0MUX6;R13C6_F6_DUMMY_I0MUX6;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877928 ] ,
          "attributes": {
            "ROUTING": "R13C6_OF4;;1;R13C6_I1MUX5;R13C6_OF4_DUMMY_I1MUX5;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877927 ] ,
          "attributes": {
            "ROUTING": "R13C6_OF6;;1;R13C6_I0MUX5;R13C6_OF6_DUMMY_I0MUX5;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3877925 ] ,
          "attributes": {
            "ROUTING": "R13C6_OF1;;1;R13C6_I1MUX3;R13C6_OF1_DUMMY_I1MUX3;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3877924 ] ,
          "attributes": {
            "ROUTING": "R13C6_OF5;;1;R13C6_I0MUX3;R13C6_OF5_DUMMY_I0MUX3;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877920 ] ,
          "attributes": {
            "ROUTING": "R13C7_F1;;1;R13C7_I1MUX0;R13C7_F1_DUMMY_I1MUX0;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877919 ] ,
          "attributes": {
            "ROUTING": "R13C7_F0;;1;R13C7_I0MUX0;R13C7_F0_DUMMY_I0MUX0;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877915 ] ,
          "attributes": {
            "ROUTING": "R13C7_F3;;1;R13C7_I1MUX2;R13C7_F3_DUMMY_I1MUX2;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877914 ] ,
          "attributes": {
            "ROUTING": "R13C7_F2;;1;R13C7_I0MUX2;R13C7_F2_DUMMY_I0MUX2;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877912 ] ,
          "attributes": {
            "ROUTING": "R13C7_OF0;;1;R13C7_I1MUX1;R13C7_OF0_DUMMY_I1MUX1;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877911 ] ,
          "attributes": {
            "ROUTING": "R13C7_OF2;;1;R13C7_I0MUX1;R13C7_OF2_DUMMY_I0MUX1;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877907 ] ,
          "attributes": {
            "ROUTING": "R13C7_F5;;1;R13C7_I1MUX4;R13C7_F5_DUMMY_I1MUX4;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877906 ] ,
          "attributes": {
            "ROUTING": "R13C7_F4;;1;R13C7_I0MUX4;R13C7_F4_DUMMY_I0MUX4;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877902 ] ,
          "attributes": {
            "ROUTING": "R13C7_F7;;1;R13C7_I1MUX6;R13C7_F7_DUMMY_I1MUX6;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877901 ] ,
          "attributes": {
            "ROUTING": "R13C7_F6;;1;R13C7_I0MUX6;R13C7_F6_DUMMY_I0MUX6;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877899 ] ,
          "attributes": {
            "ROUTING": "R13C7_OF4;;1;R13C7_I1MUX5;R13C7_OF4_DUMMY_I1MUX5;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877898 ] ,
          "attributes": {
            "ROUTING": "R13C7_OF6;;1;R13C7_I0MUX5;R13C7_OF6_DUMMY_I0MUX5;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3877896 ] ,
          "attributes": {
            "ROUTING": "R13C7_OF1;;1;R13C7_I1MUX3;R13C7_OF1_DUMMY_I1MUX3;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3877895 ] ,
          "attributes": {
            "ROUTING": "R13C7_OF5;;1;R13C7_I0MUX3;R13C7_OF5_DUMMY_I0MUX3;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877891 ] ,
          "attributes": {
            "ROUTING": "R16C9_F1;;1;R16C9_I1MUX0;R16C9_F1_DUMMY_I1MUX0;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877890 ] ,
          "attributes": {
            "ROUTING": "R16C9_F0;;1;R16C9_I0MUX0;R16C9_F0_DUMMY_I0MUX0;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877886 ] ,
          "attributes": {
            "ROUTING": "R16C9_F3;;1;R16C9_I1MUX2;R16C9_F3_DUMMY_I1MUX2;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877885 ] ,
          "attributes": {
            "ROUTING": "R16C9_F2;;1;R16C9_I0MUX2;R16C9_F2_DUMMY_I0MUX2;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877883 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF0;;1;R16C9_I1MUX1;R16C9_OF0_DUMMY_I1MUX1;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877882 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF2;;1;R16C9_I0MUX1;R16C9_OF2_DUMMY_I0MUX1;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877878 ] ,
          "attributes": {
            "ROUTING": "R16C9_F5;;1;R16C9_I1MUX4;R16C9_F5_DUMMY_I1MUX4;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877877 ] ,
          "attributes": {
            "ROUTING": "R16C9_F4;;1;R16C9_I0MUX4;R16C9_F4_DUMMY_I0MUX4;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877873 ] ,
          "attributes": {
            "ROUTING": "R16C9_F7;;1;R16C9_I1MUX6;R16C9_F7_DUMMY_I1MUX6;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877872 ] ,
          "attributes": {
            "ROUTING": "R16C9_F6;;1;R16C9_I0MUX6;R16C9_F6_DUMMY_I0MUX6;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877870 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF4;;1;R16C9_I1MUX5;R16C9_OF4_DUMMY_I1MUX5;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877869 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF6;;1;R16C9_I0MUX5;R16C9_OF6_DUMMY_I0MUX5;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3877867 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF1;;1;R16C9_I1MUX3;R16C9_OF1_DUMMY_I1MUX3;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3877866 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF5;;1;R16C9_I0MUX3;R16C9_OF5_DUMMY_I0MUX3;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877862 ] ,
          "attributes": {
            "ROUTING": "R16C10_F1;;1;R16C10_I1MUX0;R16C10_F1_DUMMY_I1MUX0;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877861 ] ,
          "attributes": {
            "ROUTING": "R16C10_F0;;1;R16C10_I0MUX0;R16C10_F0_DUMMY_I0MUX0;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877857 ] ,
          "attributes": {
            "ROUTING": "R16C10_F3;;1;R16C10_I1MUX2;R16C10_F3_DUMMY_I1MUX2;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877856 ] ,
          "attributes": {
            "ROUTING": "R16C10_F2;;1;R16C10_I0MUX2;R16C10_F2_DUMMY_I0MUX2;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877854 ] ,
          "attributes": {
            "ROUTING": "R16C10_OF0;;1;R16C10_I1MUX1;R16C10_OF0_DUMMY_I1MUX1;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877853 ] ,
          "attributes": {
            "ROUTING": "R16C10_OF2;;1;R16C10_I0MUX1;R16C10_OF2_DUMMY_I0MUX1;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877849 ] ,
          "attributes": {
            "ROUTING": "R16C10_F5;;1;R16C10_I1MUX4;R16C10_F5_DUMMY_I1MUX4;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877848 ] ,
          "attributes": {
            "ROUTING": "R16C10_F4;;1;R16C10_I0MUX4;R16C10_F4_DUMMY_I0MUX4;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877844 ] ,
          "attributes": {
            "ROUTING": "R16C10_F7;;1;R16C10_I1MUX6;R16C10_F7_DUMMY_I1MUX6;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877843 ] ,
          "attributes": {
            "ROUTING": "R16C10_F6;;1;R16C10_I0MUX6;R16C10_F6_DUMMY_I0MUX6;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877841 ] ,
          "attributes": {
            "ROUTING": "R16C10_OF4;;1;R16C10_I1MUX5;R16C10_OF4_DUMMY_I1MUX5;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877840 ] ,
          "attributes": {
            "ROUTING": "R16C10_OF6;;1;R16C10_I0MUX5;R16C10_OF6_DUMMY_I0MUX5;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3877838 ] ,
          "attributes": {
            "ROUTING": "R16C10_OF1;;1;R16C10_I1MUX3;R16C10_OF1_DUMMY_I1MUX3;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3877837 ] ,
          "attributes": {
            "ROUTING": "R16C10_OF5;;1;R16C10_I0MUX3;R16C10_OF5_DUMMY_I0MUX3;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3877835 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF3;;1;R16C9_I1MUX7;R16C9_OF3_DUMMY_I1MUX7;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3877834 ] ,
          "attributes": {
            "ROUTING": "R16C10_OF3;;1;R16C9_I0MUX7;R16C9_OF3_DUMMY_I0MUX7;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3877832 ] ,
          "attributes": {
            "ROUTING": "R13C6_OF3;;1;R13C6_I1MUX7;R13C6_OF3_DUMMY_I1MUX7;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3877831 ] ,
          "attributes": {
            "ROUTING": "R13C7_OF3;;1;R13C6_I0MUX7;R13C6_OF3_DUMMY_I0MUX7;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3877825 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3877823 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3877821 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3877820 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3877818 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877817 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3877815 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3877814 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3877812 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3877811 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3877809 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3877807 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877806 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3877804 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3877802 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3877801 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3877799 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3877798 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3877796 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3877795 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3877793 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3877792 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3877790 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3877789 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3877787 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3877786 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3877784 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3877783 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3877781 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3877780 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3877778 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3877777 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3877775 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3877774 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3877772 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877771 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877770 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3877768 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3877767 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3877765 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3877764 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3877762 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3877761 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3877759 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3877758 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3877756 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3877755 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3877753 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3877752 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3877750 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3877749 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3877747 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3877746 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3877744 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3877743 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3877742 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3877740 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3877739 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3877737 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3877736 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3877735 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3877733 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3877732 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:30.9-30.30|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3877730 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF7;;1;R16C9_W27;R16C9_OF7_W270;1;R16C8_X08;R16C8_W271_X08;1;R16C8_D1;R16C8_X08_D1;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3877729 ] ,
          "attributes": {
            "ROUTING": "R14C11_F7;;1;R14C11_EW10;R14C11_F7_EW10;1;R14C10_W25;R14C10_W111_W250;1;R14C8_S25;R14C8_W252_S250;1;R16C8_X02;R16C8_S252_X02;1;R16C8_C1;R16C8_X02_C1;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3877728 ] ,
          "attributes": {
            "ROUTING": "R14C12_F7;;1;R14C12_W27;R14C12_F7_W270;1;R14C10_W22;R14C10_W272_W220;1;R14C8_S22;R14C8_W222_S220;1;R16C8_X05;R16C8_S222_X05;1;R16C8_B1;R16C8_X05_B1;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3877727 ] ,
          "attributes": {
            "ROUTING": "R14C8_F7;;1;R14C8_S27;R14C8_F7_S270;1;R16C8_A1;R16C8_S272_A1;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877724 ] ,
          "attributes": {
            "ROUTING": "R16C8_F1;;1;R16C8_I1MUX0;R16C8_F1_DUMMY_I1MUX0;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877723 ] ,
          "attributes": {
            "ROUTING": "R16C8_F0;;1;R16C8_I0MUX0;R16C8_F0_DUMMY_I0MUX0;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877719 ] ,
          "attributes": {
            "ROUTING": "R16C8_F3;;1;R16C8_I1MUX2;R16C8_F3_DUMMY_I1MUX2;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877718 ] ,
          "attributes": {
            "ROUTING": "R16C8_F2;;1;R16C8_I0MUX2;R16C8_F2_DUMMY_I0MUX2;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877716 ] ,
          "attributes": {
            "ROUTING": "R16C8_OF0;;1;R16C8_I1MUX1;R16C8_OF0_DUMMY_I1MUX1;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877715 ] ,
          "attributes": {
            "ROUTING": "R16C8_OF2;;1;R16C8_I0MUX1;R16C8_OF2_DUMMY_I0MUX1;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877711 ] ,
          "attributes": {
            "ROUTING": "R16C8_F5;;1;R16C8_I1MUX4;R16C8_F5_DUMMY_I1MUX4;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877710 ] ,
          "attributes": {
            "ROUTING": "R16C8_F4;;1;R16C8_I0MUX4;R16C8_F4_DUMMY_I0MUX4;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3877706 ] ,
          "attributes": {
            "ROUTING": "R16C8_SEL6;R16C8_X06_SEL6;1;R16C8_SEL4;R16C8_X06_SEL4;1;R16C8_SEL0;R16C8_X06_SEL0;1;R13C6_OF7;;1;R13C6_S27;R13C6_OF7_S270;1;R15C6_E27;R15C6_S272_E270;1;R15C8_S27;R15C8_E272_S270;1;R16C8_X06;R16C8_S271_X06;1;R16C8_SEL2;R16C8_X06_SEL2;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877705 ] ,
          "attributes": {
            "ROUTING": "R16C8_F7;;1;R16C8_I1MUX6;R16C8_F7_DUMMY_I1MUX6;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877704 ] ,
          "attributes": {
            "ROUTING": "R16C8_F6;;1;R16C8_I0MUX6;R16C8_F6_DUMMY_I0MUX6;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3877702 ] ,
          "attributes": {
            "ROUTING": "R16C8_SEL5;R16C8_S262_SEL5;1;R14C8_F6;;1;R14C8_S26;R14C8_F6_S260;1;R16C8_SEL1;R16C8_S262_SEL1;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877701 ] ,
          "attributes": {
            "ROUTING": "R16C8_OF4;;1;R16C8_I1MUX5;R16C8_OF4_DUMMY_I1MUX5;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877700 ] ,
          "attributes": {
            "ROUTING": "R16C8_OF6;;1;R16C8_I0MUX5;R16C8_OF6_DUMMY_I0MUX5;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_S0[6]": {
          "hide_name": 0,
          "bits": [ 3877698 ] ,
          "attributes": {
            "ROUTING": "R12C12_F3;;1;R12C12_S23;R12C12_F3_S230;1;R14C12_S26;R14C12_S232_S260;1;R16C12_W26;R16C12_S262_W260;1;R16C10_W27;R16C10_W262_W270;1;R16C8_X04;R16C8_W272_X04;1;R16C8_SEL3;R16C8_X04_SEL3;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3877697 ] ,
          "attributes": {
            "ROUTING": "R16C8_OF1;;1;R16C8_I1MUX3;R16C8_OF1_DUMMY_I1MUX3;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "state_DFFE_Q_CE_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3877696 ] ,
          "attributes": {
            "ROUTING": "R16C8_OF5;;1;R16C8_I0MUX3;R16C8_OF5_DUMMY_I0MUX3;1",
            "src": "/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "state_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3877694 ] ,
          "attributes": {
            "ROUTING": "R15C3_F1;;1;R15C3_S13;R15C3_F1_S130;1;R16C3_A1;R16C3_S131_A1;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:34.18-34.27|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3877692 ] ,
          "attributes": {
            "ROUTING": "R15C3_F2;;1;R15C3_EW10;R15C3_F2_EW10;1;R15C4_A0;R15C4_E111_A0;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:34.18-34.27|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3877690 ] ,
          "attributes": {
            "ROUTING": "R15C3_F3;;1;R15C3_N23;R15C3_F3_N230;1;R14C3_X02;R14C3_N231_X02;1;R14C3_A0;R14C3_X02_A0;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:34.18-34.27|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3877688 ] ,
          "attributes": {
            "ROUTING": "R15C3_F4;;1;R15C3_SN10;R15C3_F4_SN10;1;R14C3_A2;R14C3_N111_A2;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:34.18-34.27|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_D_ALU_SUM_3_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877954 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:34.18-34.27|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_2_I": {
          "hide_name": 0,
          "bits": [ 3877683 ] ,
          "attributes": {
            "ROUTING": "R15C2_F5;;1;R15C2_W13;R15C2_F5_W130;1;R15C1_A0;R15C1_W131_A0;1"
          }
        },
        "state[3]": {
          "hide_name": 0,
          "bits": [ 3877681 ] ,
          "attributes": {
            "ROUTING": "R15C2_X05;R15C2_W221_X05;1;R15C2_C5;R15C2_X05_C5;1;R15C2_D3;R15C2_W221_D3;1;R15C3_W22;R15C3_S121_W220;1;R15C2_D6;R15C2_W221_D6;1;R14C3_Q2;;1;R14C3_SN20;R14C3_Q2_SN20;1;R15C3_B4;R15C3_S121_B4;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:8.11-8.16"
          }
        },
        "state[0]": {
          "hide_name": 0,
          "bits": [ 3877680 ] ,
          "attributes": {
            "ROUTING": "R15C2_C6;R15C2_X08_C6;1;R15C2_X08;R15C2_W271_X08;1;R15C2_B5;R15C2_X08_B5;1;R15C3_W27;R15C3_N131_W270;1;R15C2_A3;R15C2_W271_A3;1;R16C3_Q1;;1;R16C3_N13;R16C3_Q1_N130;1;R15C3_B1;R15C3_N131_B1;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:8.11-8.16"
          }
        },
        "state[2]": {
          "hide_name": 0,
          "bits": [ 3877679 ] ,
          "attributes": {
            "ROUTING": "R15C2_X06;R15C2_W211_X06;1;R15C2_A5;R15C2_X06_A5;1;R15C2_B6;R15C2_W211_B6;1;R15C3_W21;R15C3_S111_W210;1;R15C2_B3;R15C2_W211_B3;1;R14C3_Q0;;1;R14C3_SN10;R14C3_Q0_SN10;1;R15C3_B3;R15C3_S111_B3;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:8.11-8.16"
          }
        },
        "state[1]": {
          "hide_name": 0,
          "bits": [ 3877678 ] ,
          "attributes": {
            "ROUTING": "R15C2_D5;R15C2_X04_D5;1;R15C2_X04;R15C2_W251_X04;1;R15C2_C3;R15C2_X04_C3;1;R15C3_W25;R15C3_W111_W250;1;R15C2_A6;R15C2_W251_A6;1;R15C4_Q0;;1;R15C4_EW10;R15C4_Q0_EW10;1;R15C3_B2;R15C3_W111_B2;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:8.11-8.16"
          }
        },
        "state_DFFE_Q_D_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877955 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:34.18-34.27|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_1_I": {
          "hide_name": 0,
          "bits": [ 3877675 ] ,
          "attributes": {
            "ROUTING": "R15C2_F6;;1;R15C2_S10;R15C2_F6_S100;1;R16C2_W20;R16C2_S101_W200;1;R16C1_D1;R16C1_W201_D1;1"
          }
        },
        "state_DFFE_Q_D_ALU_SUM_3_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877958 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:34.18-34.27|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I": {
          "hide_name": 0,
          "bits": [ 3877672 ] ,
          "attributes": {
            "ROUTING": "R15C2_F3;;1;R15C2_S23;R15C2_F3_S230;1;R17C2_S26;R17C2_S232_S260;1;R19C2_S27;R19C2_S262_S270;1;R21C2_W27;R21C2_S272_W270;1;R21C1_X08;R21C1_W271_X08;1;R21C1_D1;R21C1_X08_D1;1"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3877668 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3877667 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877664 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877661 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3877658 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3877653 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3877650 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3877647 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3877644 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3877641 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3877638 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3877635 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3877632 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3877629 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3877626 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877623 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3877621 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877618 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3877615 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3877612 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3877609 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3877606 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3877603 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3877600 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3877597 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3877594 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3877591 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3877588 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3877586 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3877583 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3877580 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFR_Q_D_ALU_SUM_7_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3877578 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[3]": {
          "hide_name": 0,
          "bits": [ 3877575 ] ,
          "attributes": {
            "ROUTING": "R14C6_N20;R14C6_Q0_N200;1;R13C6_X01;R13C6_N201_X01;1;R13C6_SEL7;R13C6_X01_SEL7;1;R14C7_N27;R14C7_E131_N270;1;R12C7_B4;R12C7_N272_B4;1;R14C6_Q0;;1;R14C6_E13;R14C6_Q0_E130;1;R14C7_B4;R14C7_E131_B4;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3877574 ] ,
          "attributes": {
            "ROUTING": "R14C7_F4;;1;R14C7_W13;R14C7_F4_W130;1;R14C6_A0;R14C6_W131_A0;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[4]": {
          "hide_name": 0,
          "bits": [ 3877572 ] ,
          "attributes": {
            "ROUTING": "R14C7_E20;R14C7_N101_E200;1;R14C8_X01;R14C8_E201_X01;1;R14C8_A7;R14C8_X01_A7;1;R14C7_N20;R14C7_N101_N200;1;R12C7_X01;R12C7_N202_X01;1;R12C7_B5;R12C7_X01_B5;1;R15C7_Q1;;1;R15C7_N10;R15C7_Q1_N100;1;R14C7_B5;R14C7_N101_B5;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3877571 ] ,
          "attributes": {
            "ROUTING": "R14C7_F5;;1;R14C7_S25;R14C7_F5_S250;1;R15C7_A1;R15C7_S251_A1;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[5]": {
          "hide_name": 0,
          "bits": [ 3877569 ] ,
          "attributes": {
            "ROUTING": "R13C8_W13;R13C8_Q3_W130;1;R13C8_S27;R13C8_W130_S270;1;R14C8_B7;R14C8_S271_B7;1;R13C8_N23;R13C8_Q3_N230;1;R12C8_B0;R12C8_N231_B0;1;R13C8_Q3;;1;R13C8_S23;R13C8_Q3_S230;1;R14C8_B0;R14C8_S231_B0;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3877568 ] ,
          "attributes": {
            "ROUTING": "R14C8_F0;;1;R14C8_N20;R14C8_F0_N200;1;R13C8_X07;R13C8_N201_X07;1;R13C8_A3;R13C8_X07_A3;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[6]": {
          "hide_name": 0,
          "bits": [ 3877566 ] ,
          "attributes": {
            "ROUTING": "R14C8_X05;R14C8_N241_X05;1;R14C8_C7;R14C8_X05_C7;1;R15C8_N24;R15C8_Q4_N240;1;R13C8_N24;R13C8_N242_N240;1;R12C8_X05;R12C8_N241_X05;1;R12C8_B1;R12C8_X05_B1;1;R15C8_Q4;;1;R15C8_N13;R15C8_Q4_N130;1;R14C8_B1;R14C8_N131_B1;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3877565 ] ,
          "attributes": {
            "ROUTING": "R14C8_F1;;1;R14C8_S10;R14C8_F1_S100;1;R15C8_A4;R15C8_S101_A4;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[7]": {
          "hide_name": 0,
          "bits": [ 3877563 ] ,
          "attributes": {
            "ROUTING": "R13C8_N21;R13C8_Q1_N210;1;R12C8_B2;R12C8_N211_B2;1;R15C8_E21;R15C8_S212_E210;1;R15C10_S21;R15C10_E212_S210;1;R16C10_A6;R16C10_S211_A6;1;R13C8_Q1;;1;R13C8_S21;R13C8_Q1_S210;1;R14C8_B2;R14C8_S211_B2;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3877562 ] ,
          "attributes": {
            "ROUTING": "R14C8_F2;;1;R14C8_SN10;R14C8_F2_SN10;1;R13C8_A1;R13C8_N111_A1;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[8]": {
          "hide_name": 0,
          "bits": [ 3877560 ] ,
          "attributes": {
            "ROUTING": "R14C8_D7;R14C8_S111_D7;1;R13C8_N13;R13C8_Q4_N130;1;R12C8_B3;R12C8_N131_B3;1;R13C8_Q4;;1;R13C8_SN10;R13C8_Q4_SN10;1;R14C8_B3;R14C8_S111_B3;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[8]": {
          "hide_name": 0,
          "bits": [ 3877559 ] ,
          "attributes": {
            "ROUTING": "R14C8_F3;;1;R14C8_N23;R14C8_F3_N230;1;R13C8_A4;R13C8_N231_A4;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[13]": {
          "hide_name": 0,
          "bits": [ 3877557 ] ,
          "attributes": {
            "ROUTING": "R15C9_E10;R15C9_Q2_E100;1;R15C10_S20;R15C10_E101_S200;1;R16C10_C6;R16C10_S201_C6;1;R13C9_N23;R13C9_N222_N230;1;R12C9_B2;R12C9_N231_B2;1;R15C9_Q2;;1;R15C9_N22;R15C9_Q2_N220;1;R14C9_X01;R14C9_N221_X01;1;R14C9_B2;R14C9_X01_B2;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[13]": {
          "hide_name": 0,
          "bits": [ 3877556 ] ,
          "attributes": {
            "ROUTING": "R14C9_F2;;1;R14C9_S22;R14C9_F2_S220;1;R15C9_X07;R15C9_S221_X07;1;R15C9_A2;R15C9_X07_A2;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[14]": {
          "hide_name": 0,
          "bits": [ 3877554 ] ,
          "attributes": {
            "ROUTING": "R15C9_S10;R15C9_Q0_S100;1;R16C9_E20;R16C9_S101_E200;1;R16C10_D6;R16C10_E201_D6;1;R14C9_N23;R14C9_N131_N230;1;R12C9_B3;R12C9_N232_B3;1;R15C9_Q0;;1;R15C9_N13;R15C9_Q0_N130;1;R14C9_B3;R14C9_N131_B3;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[14]": {
          "hide_name": 0,
          "bits": [ 3877553 ] ,
          "attributes": {
            "ROUTING": "R14C9_F3;;1;R14C9_S13;R14C9_F3_S130;1;R15C9_A0;R15C9_S131_A0;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[9]": {
          "hide_name": 0,
          "bits": [ 3877551 ] ,
          "attributes": {
            "ROUTING": "R13C8_N20;R13C8_Q0_N200;1;R12C8_X01;R12C8_N201_X01;1;R12C8_B4;R12C8_X01_B4;1;R13C8_S10;R13C8_Q0_S100;1;R14C8_A6;R14C8_S101_A6;1;R13C8_Q0;;1;R13C8_SN20;R13C8_Q0_SN20;1;R14C8_B4;R14C8_S121_B4;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[9]": {
          "hide_name": 0,
          "bits": [ 3877550 ] ,
          "attributes": {
            "ROUTING": "R14C8_F4;;1;R14C8_N24;R14C8_F4_N240;1;R13C8_X03;R13C8_N241_X03;1;R13C8_A0;R13C8_X03_A0;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[15]": {
          "hide_name": 0,
          "bits": [ 3877548 ] ,
          "attributes": {
            "ROUTING": "R16C9_SEL4;R16C9_X05_SEL4;1;R16C9_SEL0;R16C9_X05_SEL0;1;R16C9_SEL6;R16C9_X05_SEL6;1;R16C10_SEL2;R16C10_E261_SEL2;1;R15C9_S24;R15C9_Q4_S240;1;R16C9_X05;R16C9_S241_X05;1;R16C9_SEL2;R16C9_X05_SEL2;1;R14C9_N24;R14C9_N101_N240;1;R12C9_X01;R12C9_N242_X01;1;R12C9_B4;R12C9_X01_B4;1;R16C10_SEL0;R16C10_E261_SEL0;1;R16C10_SEL4;R16C10_E261_SEL4;1;R15C9_SN20;R15C9_Q4_SN20;1;R16C9_E26;R16C9_S121_E260;1;R16C10_SEL6;R16C10_E261_SEL6;1;R15C9_Q4;;1;R15C9_N10;R15C9_Q4_N100;1;R14C9_B4;R14C9_N101_B4;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[15]": {
          "hide_name": 0,
          "bits": [ 3877547 ] ,
          "attributes": {
            "ROUTING": "R14C9_F4;;1;R14C9_S10;R14C9_F4_S100;1;R15C9_A4;R15C9_S101_A4;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[16]": {
          "hide_name": 0,
          "bits": [ 3877545 ] ,
          "attributes": {
            "ROUTING": "R14C9_W26;R14C9_S121_W260;1;R14C8_X07;R14C8_W261_X07;1;R14C8_D6;R14C8_X07_D6;1;R13C9_N10;R13C9_Q2_N100;1;R12C9_B5;R12C9_N101_B5;1;R13C9_Q2;;1;R13C9_SN20;R13C9_Q2_SN20;1;R14C9_B5;R14C9_S121_B5;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[16]": {
          "hide_name": 0,
          "bits": [ 3877544 ] ,
          "attributes": {
            "ROUTING": "R14C9_F5;;1;R14C9_N25;R14C9_F5_N250;1;R13C9_A2;R13C9_N251_A2;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[17]": {
          "hide_name": 0,
          "bits": [ 3877542 ] ,
          "attributes": {
            "ROUTING": "R12C10_W25;R12C10_N111_W250;1;R12C10_B0;R12C10_W250_B0;1;R16C9_SEL5;R16C9_X02_SEL5;1;R16C10_W21;R16C10_S212_W210;1;R16C9_X02;R16C9_W211_X02;1;R16C9_SEL1;R16C9_X02_SEL1;1;R16C10_SEL1;R16C10_X02_SEL1;1;R14C10_S21;R14C10_S111_S210;1;R16C10_X02;R16C10_S212_X02;1;R16C10_SEL5;R16C10_X02_SEL5;1;R13C10_Q2;;1;R13C10_SN10;R13C10_Q2_SN10;1;R14C10_B0;R14C10_S111_B0;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[17]": {
          "hide_name": 0,
          "bits": [ 3877541 ] ,
          "attributes": {
            "ROUTING": "R14C10_F0;;1;R14C10_N20;R14C10_F0_N200;1;R13C10_X07;R13C10_N201_X07;1;R13C10_A2;R13C10_X07_A2;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[18]": {
          "hide_name": 0,
          "bits": [ 3877539 ] ,
          "attributes": {
            "ROUTING": "R13C10_N21;R13C10_Q1_N210;1;R12C10_B1;R12C10_N211_B1;1;R14C10_E21;R14C10_S211_E210;1;R14C11_X06;R14C11_E211_X06;1;R14C11_A7;R14C11_X06_A7;1;R13C10_Q1;;1;R13C10_S21;R13C10_Q1_S210;1;R14C10_B1;R14C10_S211_B1;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[18]": {
          "hide_name": 0,
          "bits": [ 3877538 ] ,
          "attributes": {
            "ROUTING": "R14C10_F1;;1;R14C10_N21;R14C10_F1_N210;1;R13C10_X02;R13C10_N211_X02;1;R13C10_A1;R13C10_X02_A1;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[19]": {
          "hide_name": 0,
          "bits": [ 3877536 ] ,
          "attributes": {
            "ROUTING": "R14C10_N22;R14C10_N121_N220;1;R12C10_X01;R12C10_N222_X01;1;R12C10_B2;R12C10_X01_B2;1;R15C10_SN20;R15C10_Q2_SN20;1;R16C10_W22;R16C10_S121_W220;1;R16C9_X01;R16C9_W221_X01;1;R16C9_SEL3;R16C9_X01_SEL3;1;R15C10_S22;R15C10_Q2_S220;1;R16C10_X01;R16C10_S221_X01;1;R16C10_SEL3;R16C10_X01_SEL3;1;R15C10_Q2;;1;R15C10_N13;R15C10_Q2_N130;1;R14C10_B2;R14C10_N131_B2;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[19]": {
          "hide_name": 0,
          "bits": [ 3877535 ] ,
          "attributes": {
            "ROUTING": "R14C10_F2;;1;R14C10_S13;R14C10_F2_S130;1;R15C10_A2;R15C10_S131_A2;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[20]": {
          "hide_name": 0,
          "bits": [ 3877533 ] ,
          "attributes": {
            "ROUTING": "R15C10_S26;R15C10_S232_S260;1;R16C10_W26;R16C10_S261_W260;1;R16C9_X03;R16C9_W261_X03;1;R16C9_SEL7;R16C9_X03_SEL7;1;R13C10_N13;R13C10_Q3_N130;1;R12C10_B3;R12C10_N131_B3;1;R13C10_Q3;;1;R13C10_S23;R13C10_Q3_S230;1;R14C10_B3;R14C10_S231_B3;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[20]": {
          "hide_name": 0,
          "bits": [ 3877532 ] ,
          "attributes": {
            "ROUTING": "R14C10_F3;;1;R14C10_SN10;R14C10_F3_SN10;1;R13C10_A3;R13C10_N111_A3;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[21]": {
          "hide_name": 0,
          "bits": [ 3877530 ] ,
          "attributes": {
            "ROUTING": "R13C10_W24;R13C10_Q4_W240;1;R13C8_W25;R13C8_W242_W250;1;R13C6_A1;R13C6_W252_A1;1;R13C10_N10;R13C10_Q4_N100;1;R12C10_B4;R12C10_N101_B4;1;R13C10_Q4;;1;R13C10_SN20;R13C10_Q4_SN20;1;R14C10_B4;R14C10_S121_B4;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[21]": {
          "hide_name": 0,
          "bits": [ 3877529 ] ,
          "attributes": {
            "ROUTING": "R14C10_F4;;1;R14C10_SN20;R14C10_F4_SN20;1;R13C10_A4;R13C10_N121_A4;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[22]": {
          "hide_name": 0,
          "bits": [ 3877527 ] ,
          "attributes": {
            "ROUTING": "R13C10_N25;R13C10_Q5_N250;1;R12C10_B5;R12C10_N251_B5;1;R13C10_W25;R13C10_Q5_W250;1;R13C8_W20;R13C8_W252_W200;1;R13C6_X05;R13C6_W202_X05;1;R13C6_B1;R13C6_X05_B1;1;R13C10_Q5;;1;R13C10_S25;R13C10_Q5_S250;1;R14C10_B5;R14C10_S251_B5;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[22]": {
          "hide_name": 0,
          "bits": [ 3877526 ] ,
          "attributes": {
            "ROUTING": "R14C10_F5;;1;R14C10_N25;R14C10_F5_N250;1;R13C10_X06;R13C10_N251_X06;1;R13C10_A5;R13C10_X06_A5;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[23]": {
          "hide_name": 0,
          "bits": [ 3877524 ] ,
          "attributes": {
            "ROUTING": "R14C11_N27;R14C11_N131_N270;1;R12C11_X04;R12C11_N272_X04;1;R12C11_B0;R12C11_X04_B0;1;R14C11_W27;R14C11_N131_W270;1;R14C9_W27;R14C9_W272_W270;1;R14C7_W27;R14C7_W272_W270;1;R14C6_N27;R14C6_W271_N270;1;R13C6_X04;R13C6_N271_X04;1;R13C6_C1;R13C6_X04_C1;1;R15C11_Q0;;1;R15C11_N13;R15C11_Q0_N130;1;R14C11_B0;R14C11_N131_B0;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[23]": {
          "hide_name": 0,
          "bits": [ 3877523 ] ,
          "attributes": {
            "ROUTING": "R14C11_F0;;1;R14C11_S13;R14C11_F0_S130;1;R15C11_A0;R15C11_S131_A0;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[24]": {
          "hide_name": 0,
          "bits": [ 3877521 ] ,
          "attributes": {
            "ROUTING": "R13C11_N23;R13C11_Q3_N230;1;R12C11_B1;R12C11_N231_B1;1;R14C11_X08;R14C11_S231_X08;1;R14C11_B7;R14C11_X08_B7;1;R13C11_Q3;;1;R13C11_S23;R13C11_Q3_S230;1;R14C11_B1;R14C11_S231_B1;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[24]": {
          "hide_name": 0,
          "bits": [ 3877520 ] ,
          "attributes": {
            "ROUTING": "R14C11_F1;;1;R14C11_N21;R14C11_F1_N210;1;R13C11_X02;R13C11_N211_X02;1;R13C11_A3;R13C11_X02_A3;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[10]": {
          "hide_name": 0,
          "bits": [ 3877518 ] ,
          "attributes": {
            "ROUTING": "R13C8_N10;R13C8_Q5_N100;1;R12C8_B5;R12C8_N101_B5;1;R14C8_B6;R14C8_S251_B6;1;R13C8_Q5;;1;R13C8_S25;R13C8_Q5_S250;1;R14C8_B5;R14C8_S251_B5;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[10]": {
          "hide_name": 0,
          "bits": [ 3877517 ] ,
          "attributes": {
            "ROUTING": "R14C8_F5;;1;R14C8_SN20;R14C8_F5_SN20;1;R13C8_A5;R13C8_N121_A5;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[25]": {
          "hide_name": 0,
          "bits": [ 3877515 ] ,
          "attributes": {
            "ROUTING": "R13C11_N22;R13C11_Q2_N220;1;R12C11_X01;R12C11_N221_X01;1;R12C11_B2;R12C11_X01_B2;1;R13C11_W22;R13C11_Q2_W220;1;R13C9_W22;R13C9_W222_W220;1;R13C7_W22;R13C7_W222_W220;1;R13C6_D1;R13C6_W221_D1;1;R13C11_Q2;;1;R13C11_SN10;R13C11_Q2_SN10;1;R14C11_B2;R14C11_S111_B2;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[25]": {
          "hide_name": 0,
          "bits": [ 3877514 ] ,
          "attributes": {
            "ROUTING": "R14C11_F2;;1;R14C11_SN10;R14C11_F2_SN10;1;R13C11_A2;R13C11_N111_A2;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[26]": {
          "hide_name": 0,
          "bits": [ 3877512 ] ,
          "attributes": {
            "ROUTING": "R13C11_N13;R13C11_Q5_N130;1;R12C11_B3;R12C11_N131_B3;1;R13C11_S13;R13C11_Q5_S130;1;R14C11_C7;R14C11_S131_C7;1;R13C11_Q5;;1;R13C11_S25;R13C11_Q5_S250;1;R14C11_X04;R14C11_S251_X04;1;R14C11_B3;R14C11_X04_B3;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[26]": {
          "hide_name": 0,
          "bits": [ 3877511 ] ,
          "attributes": {
            "ROUTING": "R14C11_F3;;1;R14C11_N23;R14C11_F3_N230;1;R13C11_A5;R13C11_N231_A5;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[27]": {
          "hide_name": 0,
          "bits": [ 3877509 ] ,
          "attributes": {
            "ROUTING": "R13C11_W13;R13C11_Q4_W130;1;R13C11_N27;R13C11_W130_N270;1;R12C11_B4;R12C11_N271_B4;1;R14C11_D7;R14C11_S241_D7;1;R13C11_Q4;;1;R13C11_S24;R13C11_Q4_S240;1;R14C11_X03;R14C11_S241_X03;1;R14C11_B4;R14C11_X03_B4;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[27]": {
          "hide_name": 0,
          "bits": [ 3877508 ] ,
          "attributes": {
            "ROUTING": "R14C11_F4;;1;R14C11_SN20;R14C11_F4_SN20;1;R13C11_A4;R13C11_N121_A4;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[28]": {
          "hide_name": 0,
          "bits": [ 3877506 ] ,
          "attributes": {
            "ROUTING": "R14C11_E22;R14C11_S121_E220;1;R14C12_X01;R14C12_E221_X01;1;R14C12_A7;R14C12_X01_A7;1;R13C11_N10;R13C11_Q0_N100;1;R12C11_B5;R12C11_N101_B5;1;R13C11_Q0;;1;R13C11_SN20;R13C11_Q0_SN20;1;R14C11_B5;R14C11_S121_B5;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[28]": {
          "hide_name": 0,
          "bits": [ 3877505 ] ,
          "attributes": {
            "ROUTING": "R14C11_F5;;1;R14C11_N25;R14C11_F5_N250;1;R13C11_A0;R13C11_N251_A0;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[29]": {
          "hide_name": 0,
          "bits": [ 3877503 ] ,
          "attributes": {
            "ROUTING": "R14C12_N24;R14C12_Q4_N240;1;R12C12_X07;R12C12_N242_X07;1;R12C12_B0;R12C12_X07_B0;1;R14C12_W13;R14C12_Q4_W130;1;R14C12_B7;R14C12_W130_B7;1;R14C12_Q4;;1;R14C12_S10;R14C12_Q4_S100;1;R14C12_B0;R14C12_S100_B0;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[29]": {
          "hide_name": 0,
          "bits": [ 3877502 ] ,
          "attributes": {
            "ROUTING": "R14C12_F0;;1;R14C12_X05;R14C12_F0_X05;1;R14C12_A4;R14C12_X05_A4;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[30]": {
          "hide_name": 0,
          "bits": [ 3877500 ] ,
          "attributes": {
            "ROUTING": "R13C12_N13;R13C12_Q0_N130;1;R12C12_B1;R12C12_N131_B1;1;R14C12_C7;R14C12_S201_C7;1;R13C12_Q0;;1;R13C12_S20;R13C12_Q0_S200;1;R14C12_X07;R14C12_S201_X07;1;R14C12_B1;R14C12_X07_B1;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[30]": {
          "hide_name": 0,
          "bits": [ 3877499 ] ,
          "attributes": {
            "ROUTING": "R14C12_F1;;1;R14C12_SN10;R14C12_F1_SN10;1;R13C12_A0;R13C12_N111_A0;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[31]": {
          "hide_name": 0,
          "bits": [ 3877497 ] ,
          "attributes": {
            "ROUTING": "R13C12_N24;R13C12_Q4_N240;1;R12C12_X03;R12C12_N241_X03;1;R12C12_B2;R12C12_X03_B2;1;R14C12_D7;R14C12_S111_D7;1;R13C12_Q4;;1;R13C12_SN10;R13C12_Q4_SN10;1;R14C12_B2;R14C12_S111_B2;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[31]": {
          "hide_name": 0,
          "bits": [ 3877496 ] ,
          "attributes": {
            "ROUTING": "R14C12_F2;;1;R14C12_SN20;R14C12_F2_SN20;1;R13C12_A4;R13C12_N121_A4;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[0]": {
          "hide_name": 0,
          "bits": [ 3877494 ] ,
          "attributes": {
            "ROUTING": "R13C7_N23;R13C7_E231_N230;1;R12C7_B1;R12C7_N231_B1;1;R13C7_SEL0;R13C7_X06_SEL0;1;R13C6_SEL4;R13C6_X08_SEL4;1;R13C6_SEL2;R13C6_X08_SEL2;1;R13C7_SEL6;R13C7_X06_SEL6;1;R13C7_SEL4;R13C7_X06_SEL4;1;R13C6_SEL0;R13C6_X08_SEL0;1;R14C6_N13;R14C6_Q3_N130;1;R13C6_E23;R13C6_N131_E230;1;R13C7_X06;R13C7_E231_X06;1;R13C7_SEL2;R13C7_X06_SEL2;1;R14C6_N23;R14C6_Q3_N230;1;R13C6_X08;R13C6_N231_X08;1;R13C6_SEL6;R13C6_X08_SEL6;1;R14C6_Q3;;1;R14C6_E23;R14C6_Q3_E230;1;R14C7_B1;R14C7_E231_B1;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3877493 ] ,
          "attributes": {
            "ROUTING": "R14C7_F1;;1;R14C7_W21;R14C7_F1_W210;1;R14C6_X02;R14C6_W211_X02;1;R14C6_A3;R14C6_X02_A3;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[1]": {
          "hide_name": 0,
          "bits": [ 3877491 ] ,
          "attributes": {
            "ROUTING": "R13C7_SEL5;R13C7_X02_SEL5;1;R13C6_SEL1;R13C6_X02_SEL1;1;R13C7_X02;R13C7_N231_X02;1;R13C7_SEL1;R13C7_X02_SEL1;1;R13C7_W23;R13C7_N231_W230;1;R13C6_X02;R13C6_W231_X02;1;R13C6_SEL5;R13C6_X02_SEL5;1;R14C7_N23;R14C7_N131_N230;1;R12C7_B2;R12C7_N232_B2;1;R15C7_Q2;;1;R15C7_N13;R15C7_Q2_N130;1;R14C7_B2;R14C7_N131_B2;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3877490 ] ,
          "attributes": {
            "ROUTING": "R14C7_F2;;1;R14C7_S13;R14C7_F2_S130;1;R15C7_A2;R15C7_S131_A2;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[2]": {
          "hide_name": 0,
          "bits": [ 3877488 ] ,
          "attributes": {
            "ROUTING": "R15C7_W10;R15C7_Q4_W100;1;R15C6_N24;R15C6_W101_N240;1;R13C6_SEL3;R13C6_N242_SEL3;1;R13C7_N24;R13C7_N242_N240;1;R12C7_X03;R12C7_N241_X03;1;R12C7_B3;R12C7_X03_B3;1;R13C7_SEL3;R13C7_N242_SEL3;1;R15C7_Q4;;1;R15C7_N24;R15C7_Q4_N240;1;R14C7_X03;R14C7_N241_X03;1;R14C7_B3;R14C7_X03_B3;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3877487 ] ,
          "attributes": {
            "ROUTING": "R14C7_F3;;1;R14C7_S10;R14C7_F3_S100;1;R15C7_A4;R15C7_S101_A4;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[11]": {
          "hide_name": 0,
          "bits": [ 3877485 ] ,
          "attributes": {
            "ROUTING": "R13C9_N13;R13C9_Q1_N130;1;R12C9_B0;R12C9_N131_B0;1;R14C9_W21;R14C9_S111_W210;1;R14C8_X06;R14C8_W211_X06;1;R14C8_C6;R14C8_X06_C6;1;R13C9_Q1;;1;R13C9_SN10;R13C9_Q1_SN10;1;R14C9_B0;R14C9_S111_B0;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[11]": {
          "hide_name": 0,
          "bits": [ 3877484 ] ,
          "attributes": {
            "ROUTING": "R14C9_F0;;1;R14C9_SN10;R14C9_F0_SN10;1;R13C9_A1;R13C9_N111_A1;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877481 ] ,
          "attributes": {
            "ROUTING": "R15C8_X08;R15C8_N231_X08;1;R15C8_LSR2;R15C8_X08_LSR2;1;R15C9_LSR2;R15C9_X08_LSR2;1;R16C8_W23;R16C8_OF3_W230;1;R16C6_W26;R16C6_W232_W260;1;R16C4_W27;R16C4_W262_W270;1;R16C3_X08;R16C3_W271_X08;1;R16C3_CE0;R16C3_X08_CE0;1;R15C7_LSR2;R15C7_X06_LSR2;1;R14C6_LSR0;R14C6_X06_LSR0;1;R14C9_N26;R14C9_N232_N260;1;R13C9_X05;R13C9_N261_X05;1;R13C9_LSR0;R13C9_X05_LSR0;1;R14C10_E23;R14C10_N232_E230;1;R14C12_X06;R14C12_E232_X06;1;R14C12_LSR2;R14C12_X06_LSR2;1;R13C12_LSR0;R13C12_E272_LSR0;1;R14C3_CE0;R14C3_X07_CE0;1;R14C6_X06;R14C6_W232_X06;1;R14C6_LSR1;R14C6_X06_LSR1;1;R15C10_E23;R15C10_N231_E230;1;R15C11_X06;R15C11_E231_X06;1;R15C11_LSR0;R15C11_X06_LSR0;1;R13C10_E27;R13C10_E262_E270;1;R13C11_LSR2;R13C11_E271_LSR2;1;R15C7_LSR0;R15C7_X06_LSR0;1;R13C10_E23;R13C10_N231_E230;1;R13C11_X06;R13C11_E231_X06;1;R13C11_LSR0;R13C11_X06_LSR0;1;R13C12_X07;R13C12_E262_X07;1;R13C12_LSR2;R13C12_X07_LSR2;1;R13C8_LSR2;R13C8_X05_LSR2;1;R15C7_X06;R15C7_W231_X06;1;R15C7_LSR1;R15C7_X06_LSR1;1;R15C8_W23;R15C8_N231_W230;1;R15C6_W23;R15C6_W232_W230;1;R15C4_X06;R15C4_W232_X06;1;R15C4_CE0;R15C4_X06_CE0;1;R13C10_LSR0;R13C10_X05_LSR0;1;R14C8_E23;R14C8_N232_E230;1;R14C10_N23;R14C10_E232_N230;1;R13C10_X08;R13C10_N231_X08;1;R13C10_LSR1;R13C10_X08_LSR1;1;R15C10_X08;R15C10_N231_X08;1;R15C10_LSR1;R15C10_X08_LSR1;1;R13C8_E26;R13C8_N261_E260;1;R13C9_X07;R13C9_E261_X07;1;R13C9_LSR1;R13C9_X07_LSR1;1;R15C9_LSR0;R15C9_X08_LSR0;1;R14C8_W23;R14C8_N232_W230;1;R14C6_W23;R14C6_W232_W230;1;R14C4_W26;R14C4_W232_W260;1;R14C3_X07;R14C3_W261_X07;1;R14C3_CE1;R14C3_X07_CE1;1;R13C8_LSR0;R13C8_X05_LSR0;1;R13C10_X05;R13C10_N261_X05;1;R13C10_LSR2;R13C10_X05_LSR2;1;R16C8_N23;R16C8_OF3_N230;1;R14C8_N26;R14C8_N232_N260;1;R13C8_X05;R13C8_N261_X05;1;R13C8_LSR1;R13C8_X05_LSR1;1;R16C9_N23;R16C9_E231_N230;1;R15C9_X08;R15C9_N231_X08;1;R15C9_LSR1;R15C9_X08_LSR1;1;R16C8_OF3;;1;R16C8_E23;R16C8_OF3_E230;1;R16C10_N23;R16C10_E232_N230;1;R14C10_N26;R14C10_N232_N260;1;R13C10_E26;R13C10_N261_E260;1;R13C11_X07;R13C11_E261_X07;1;R13C11_LSR1;R13C11_X07_LSR1;1"
          }
        },
        "counter[12]": {
          "hide_name": 0,
          "bits": [ 3877480 ] ,
          "attributes": {
            "ROUTING": "R13C9_N25;R13C9_N252_N250;1;R12C9_W25;R12C9_N251_W250;1;R12C9_B1;R12C9_W250_B1;1;R15C9_E13;R15C9_Q5_E130;1;R15C10_S27;R15C10_E131_S270;1;R16C10_B6;R16C10_S271_B6;1;R15C9_Q5;;1;R15C9_N25;R15C9_Q5_N250;1;R14C9_X04;R14C9_N251_X04;1;R14C9_B1;R14C9_X04_B1;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:7.12-7.19"
          }
        },
        "counter_DFFR_Q_D[12]": {
          "hide_name": 0,
          "bits": [ 3877479 ] ,
          "attributes": {
            "ROUTING": "R14C9_F1;;1;R14C9_S21;R14C9_F1_S210;1;R15C9_A5;R15C9_S211_A5;1",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:31.20-31.31|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 3877476 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R15C9_CLK2;R15C9_GB00_CLK2;5;R15C8_GBO0;R15C8_GT00_GBO0;5;R20C8_GT00;R20C8_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R13C9_CLK0;R13C9_GB00_CLK0;5;R13C8_GBO0;R13C8_GT00_GBO0;5;R15C7_CLK2;R15C7_GB00_CLK2;5;R15C7_CLK1;R15C7_GB00_CLK1;5;R14C6_CLK1;R14C6_GB00_CLK1;5;R14C4_GBO0;R14C4_GT00_GBO0;5;R20C4_GT00;R20C4_SPINE16_GT00;5;R13C12_CLK2;R13C12_GB00_CLK2;5;R13C12_GBO0;R13C12_GT00_GBO0;5;R20C12_GT00;R20C12_SPINE16_GT00;5;R13C12_CLK0;R13C12_GB00_CLK0;5;R14C12_CLK2;R14C12_GB00_CLK2;5;R14C12_GBO0;R14C12_GT00_GBO0;5;R13C11_CLK0;R13C11_GB00_CLK0;5;R13C11_CLK2;R13C11_GB00_CLK2;5;R13C11_CLK1;R13C11_GB00_CLK1;5;R13C8_CLK2;R13C8_GB00_CLK2;5;R15C11_CLK0;R15C11_GB00_CLK0;5;R15C12_GBO0;R15C12_GT00_GBO0;5;R13C10_CLK2;R13C10_GB00_CLK2;5;R13C10_CLK1;R13C10_GB00_CLK1;5;R15C10_CLK1;R15C10_GB00_CLK1;5;R13C10_CLK0;R13C10_GB00_CLK0;5;R13C9_CLK1;R13C9_GB00_CLK1;5;R13C8_CLK0;R13C8_GB00_CLK0;5;R15C9_CLK0;R15C9_GB00_CLK0;5;R15C9_CLK1;R15C9_GB00_CLK1;5;R15C8_CLK2;R15C8_GB00_CLK2;5;R13C8_CLK1;R13C8_GB00_CLK1;5;R15C7_CLK0;R15C7_GB00_CLK0;5;R14C6_CLK0;R14C6_GB00_CLK0;5;R14C3_CLK1;R14C3_GB00_CLK1;5;R14C3_CLK0;R14C3_GB00_CLK0;5;R15C4_CLK0;R15C4_GB00_CLK0;5;R15C4_GBO0;R15C4_GT00_GBO0;5;R16C3_CLK0;R16C3_GB00_CLK0;5;R16C4_GBO0;R16C4_GT00_GBO0;5"
          }
        },
        "state_DFFE_Q_D_ALU_SUM_3_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877961 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/home/talha/Tang_Nano_9k/FPGA_Project/alu/alu.v:34.18-34.27|/home/talha/Tang_Nano_9k/oss-cad-suite/oss-cad-suite-linux-x64-20230210/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3877978 ] ,
          "attributes": {
            "ROUTING": "R12C12_C0;R12C12_X04_C0;1;R14C8_D2;R14C8_X08_D2;1;R14C8_D3;R14C8_X08_D3;1;R12C11_X07;R12C11_VCC_X07;1;R12C11_A2;R12C11_X07_A2;1;R14C10_D1;R14C10_X08_D1;1;R14C8_D1;R14C8_X08_D1;1;R14C11_D3;R14C11_S270_D3;1;R14C12_D1;R14C12_X08_D1;1;R12C7_C5;R12C7_X08_C5;1;R14C12_C2;R14C12_X04_C2;1;R14C9_C5;R14C9_X08_C5;1;R14C10_C1;R14C10_X04_C1;1;R15C3_C1;R15C3_X04_C1;1;R14C12_D0;R14C12_X08_D0;1;R12C10_C2;R12C10_X04_C2;1;R14C10_D2;R14C10_X08_D2;1;R12C8_C0;R12C8_X04_C0;1;R12C9_C5;R12C9_X08_C5;1;R15C3_C2;R15C3_X04_C2;1;R12C9_A3;R12C9_X07_A3;1;R12C8_X07;R12C8_VCC_X07;1;R12C8_A2;R12C8_X07_A2;1;R12C10_A2;R12C10_X07_A2;1;R12C11_C3;R12C11_W220_C3;1;R12C9_C0;R12C9_X04_C0;1;R14C7_C3;R14C7_X04_C3;1;R14C7_D2;R14C7_X08_D2;1;R14C10_C2;R14C10_X04_C2;1;R12C10_A4;R12C10_X07_A4;1;R14C10_D5;R14C10_X04_D5;1;R12C10_X03;R12C10_VCC_X03;1;R12C10_A0;R12C10_X03_A0;1;R14C12_C1;R14C12_X04_C1;1;R12C10_C5;R12C10_X08_C5;1;R15C3_D3;R15C3_X08_D3;1;R12C11_C5;R12C11_X08_C5;1;R14C8_D5;R14C8_X04_D5;1;R15C3_C0;R15C3_X04_C0;1;R12C8_C5;R12C8_X08_C5;1;R13C7_S27;R13C7_VCC_S270;1;R14C7_A1;R14C7_S271_A1;1;R14C10_C5;R14C10_X08_C5;1;R14C11_C1;R14C11_N220_C1;1;R14C11_D5;R14C11_X07_D5;1;R15C3_D4;R15C3_X04_D4;1;R12C11_C0;R12C11_N220_C0;1;R14C11_C4;R14C11_S220_C4;1;R14C11_S27;R14C11_VCC_S270;1;R14C11_D2;R14C11_S270_D2;1;R14C9_D5;R14C9_X07_D5;1;R14C11_X07;R14C11_VCC_X07;1;R14C11_D4;R14C11_X07_D4;1;R12C12_C2;R12C12_X04_C2;1;R14C10_X08;R14C10_VCC_X08;1;R14C10_C4;R14C10_X08_C4;1;R14C11_D0;R14C11_S260_D0;1;R12C7_C0;R12C7_X04_C0;1;R14C8_D4;R14C8_X04_D4;1;R14C9_D0;R14C9_X03_D0;1;R12C7_X08;R12C7_VCC_X08;1;R12C7_C4;R12C7_X08_C4;1;R12C9_A4;R12C9_X07_A4;1;R15C3_C4;R15C3_X08_C4;1;R12C10_A3;R12C10_X07_A3;1;R14C8_D0;R14C8_X08_D0;1;R12C9_C2;R12C9_X04_C2;1;R1C1_W26;R1C1_VCC_W260;1;R1C1_C4;R1C1_E261_C4;1;R14C7_D1;R14C7_X08_D1;1;R14C9_X07;R14C9_VCC_X07;1;R14C9_D4;R14C9_X07_D4;1;R14C11_S26;R14C11_VCC_S260;1;R14C11_D1;R14C11_S260_D1;1;R14C12_X08;R14C12_VCC_X08;1;R14C12_D2;R14C12_X08_D2;1;R12C7_C1;R12C7_X04_C1;1;R14C7_D4;R14C7_X04_D4;1;R12C10_C0;R12C10_X04_C0;1;R14C11_C2;R14C11_W220_C2;1;R14C7_D5;R14C7_X04_D5;1;R12C12_X04;R12C12_VCC_X04;1;R12C12_C1;R12C12_X04_C1;1;R14C10_C3;R14C10_X04_C3;1;R15C3_D1;R15C3_X03_D1;1;R12C9_C3;R12C9_X04_C3;1;R14C9_X08;R14C9_VCC_X08;1;R14C9_C4;R14C9_X08_C4;1;R12C10_C3;R12C10_X04_C3;1;R14C10_C0;R14C10_X04_C0;1;R12C8_C2;R12C8_X04_C2;1;R14C11_S22;R14C11_VCC_S220;1;R14C11_C5;R14C11_S220_C5;1;R12C9_X07;R12C9_VCC_X07;1;R12C9_A2;R12C9_X07_A2;1;R14C11_W22;R14C11_VCC_W220;1;R14C11_C3;R14C11_W220_C3;1;R14C8_C0;R14C8_X04_C0;1;R14C8_C1;R14C8_X04_C1;1;R14C12_X04;R14C12_VCC_X04;1;R14C12_C0;R14C12_X04_C0;1;R14C9_C3;R14C9_W220_C3;1;R14C9_D3;R14C9_X03_D3;1;R12C11_W22;R12C11_VCC_W220;1;R12C11_C2;R12C11_W220_C2;1;R12C11_C1;R12C11_N220_C1;1;R12C8_C4;R12C8_X08_C4;1;R14C7_C4;R14C7_X08_C4;1;R14C7_C0;R14C7_X04_C0;1;R14C9_D2;R14C9_X03_D2;1;R12C8_C3;R12C8_X04_C3;1;R14C10_D3;R14C10_X03_D3;1;R14C9_X03;R14C9_VCC_X03;1;R14C9_D1;R14C9_X03_D1;1;R12C7_C2;R12C7_X04_C2;1;R14C7_C5;R14C7_X08_C5;1;R12C7_X04;R12C7_VCC_X04;1;R12C7_C3;R12C7_X04_C3;1;R14C9_C0;R14C9_N220_C0;1;R14C9_N22;R14C9_VCC_N220;1;R14C9_C1;R14C9_N220_C1;1;R12C9_X08;R12C9_VCC_X08;1;R12C9_C4;R12C9_X08_C4;1;R15C3_X03;R15C3_VCC_X03;1;R15C3_A1;R15C3_X03_A1;1;R14C10_X03;R14C10_VCC_X03;1;R14C10_D0;R14C10_X03_D0;1;R14C8_C2;R14C8_X04_C2;1;R12C9_X04;R12C9_VCC_X04;1;R12C9_C1;R12C9_X04_C1;1;R12C9_X03;R12C9_VCC_X03;1;R12C9_A1;R12C9_X03_A1;1;R12C10_X08;R12C10_VCC_X08;1;R12C10_C4;R12C10_X08_C4;1;R14C10_X04;R14C10_VCC_X04;1;R14C10_D4;R14C10_X04_D4;1;R12C10_X04;R12C10_VCC_X04;1;R12C10_C1;R12C10_X04_C1;1;R15C3_X08;R15C3_VCC_X08;1;R15C3_D2;R15C3_X08_D2;1;R14C9_W22;R14C9_VCC_W220;1;R14C9_C2;R14C9_W220_C2;1;R14C11_N22;R14C11_VCC_N220;1;R14C11_C0;R14C11_N220_C0;1;R12C11_X08;R12C11_VCC_X08;1;R12C11_C4;R12C11_X08_C4;1;R14C7_C2;R14C7_X04_C2;1;R14C7_X04;R14C7_VCC_X04;1;R14C7_C1;R14C7_X04_C1;1;R15C3_X04;R15C3_VCC_X04;1;R15C3_C3;R15C3_X04_C3;1;R12C8_X08;R12C8_VCC_X08;1;R12C10_X07;R12C10_VCC_X07;1;R12C10_A5;R12C10_X07_A5;1;R12C11_X03;R12C11_VCC_X03;1;R12C11_A0;R12C11_X03_A0;1;R14C7_X08;R14C7_VCC_X08;1;R14C7_D3;R14C7_X08_D3;1;R14C8_C4;R14C8_X08_C4;1;R12C11_N22;R12C11_VCC_N220;1;R12C8_X04;R12C8_VCC_X04;1;R12C8_C1;R12C8_X04_C1;1;R14C8_X08;R14C8_VCC_X08;1;R14C8_C5;R14C8_X08_C5;1;VCC;;1;R14C8_X04;R14C8_VCC_X04;1;R14C8_C3;R14C8_X04_C3;1"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3877976 ] ,
          "attributes": {
            "ROUTING": "R14C11_A0;R14C11_E210_A0;1;R14C10_A1;R14C10_N251_A1;1;R12C8_N21;R12C8_VSS_N210;1;R12C8_A3;R12C8_N210_A3;1;R12C7_A5;R12C7_W210_A5;1;R12C7_D4;R12C7_W270_D4;1;R14C7_A5;R14C7_E251_A5;1;R14C11_A4;R14C11_W210_A4;1;R14C11_E21;R14C11_VSS_E210;1;R14C11_A1;R14C11_E210_A1;1;R14C8_A2;R14C8_N210_A2;1;R12C12_D0;R12C12_E270_D0;1;R12C11_A5;R12C11_W210_A5;1;R12C10_E21;R12C10_VSS_E210;1;R12C10_A1;R12C10_E210_A1;1;R12C10_D4;R12C10_W270_D4;1;R12C11_N21;R12C11_VSS_N210;1;R12C11_A3;R12C11_N210_A3;1;R12C12_E27;R12C12_VSS_E270;1;R12C12_D1;R12C12_E270_D1;1;R12C8_D0;R12C8_E270_D0;1;R14C6_E25;R14C6_VSS_E250;1;R14C7_A4;R14C7_E251_A4;1;R14C10_A3;R14C10_N251_A3;1;R12C12_S27;R12C12_VSS_S270;1;R12C12_D2;R12C12_S270_D2;1;R12C7_D3;R12C7_S270_D3;1;R14C11_A2;R14C11_S271_A2;1;R14C9_A1;R14C9_E210_A1;1;R12C9_E21;R12C9_VSS_E210;1;R12C9_A0;R12C9_E210_A0;1;R12C11_E21;R12C11_VSS_E210;1;R12C11_A1;R12C11_E210_A1;1;R12C10_D2;R12C10_S270_D2;1;R12C9_D3;R12C9_S270_D3;1;R12C8_A4;R12C8_W210_A4;1;R14C11_W21;R14C11_VSS_W210;1;R14C11_A5;R14C11_W210_A5;1;R12C9_D4;R12C9_W270_D4;1;R12C7_E27;R12C7_VSS_E270;1;R12C7_D1;R12C7_E270_D1;1;R12C8_D2;R12C8_S270_D2;1;R14C12_A1;R14C12_E210_A1;1;R12C7_W21;R12C7_VSS_W210;1;R12C7_A4;R12C7_W210_A4;1;R12C11_D3;R12C11_S270_D3;1;R12C10_W27;R12C10_VSS_W270;1;R12C10_D5;R12C10_W270_D5;1;R14C8_N21;R14C8_VSS_N210;1;R14C8_A3;R14C8_N210_A3;1;R14C3_S23;R14C3_VSS_S230;1;R15C3_A4;R15C3_S231_A4;1;R14C10_A2;R14C10_N251_A2;1;R14C9_A4;R14C9_E251_A4;1;R12C7_E21;R12C7_VSS_E210;1;R12C7_A1;R12C7_E210_A1;1;R12C9_W21;R12C9_VSS_W210;1;R12C9_A5;R12C9_W210_A5;1;R12C7_W27;R12C7_VSS_W270;1;R12C7_D5;R12C7_W270_D5;1;R12C11_D4;R12C11_W270_D4;1;R14C10_A5;R14C10_W210_A5;1;R12C12_A0;R12C12_E210_A0;1;R14C12_E21;R14C12_VSS_E210;1;R14C12_A0;R14C12_E210_A0;1;R12C11_W27;R12C11_VSS_W270;1;R12C11_D5;R12C11_W270_D5;1;R12C12_N21;R12C12_VSS_N210;1;R12C12_A2;R12C12_N210_A2;1;R14C9_E21;R14C9_VSS_E210;1;R14C9_A0;R14C9_E210_A0;1;R12C12_E21;R12C12_VSS_E210;1;R12C12_A1;R12C12_E210_A1;1;R14C12_N21;R14C12_VSS_N210;1;R14C12_A2;R14C12_N210_A2;1;R14C9_A3;R14C9_N210_A3;1;R14C7_A2;R14C7_N210_A2;1;R12C10_D1;R12C10_E270_D1;1;R15C3_A3;R15C3_N210_A3;1;R12C8_E27;R12C8_VSS_E270;1;R12C8_D1;R12C8_E270_D1;1;R12C9_S27;R12C9_VSS_S270;1;R12C9_D2;R12C9_S270_D2;1;R12C10_S27;R12C10_VSS_S270;1;R12C10_D3;R12C10_S270_D3;1;R12C9_D1;R12C9_E270_D1;1;R14C8_A4;R14C8_W210_A4;1;R12C10_E27;R12C10_VSS_E270;1;R12C10_D0;R12C10_E270_D0;1;R14C8_A1;R14C8_E210_A1;1;R12C8_D5;R12C8_W270_D5;1;R15C3_N21;R15C3_VSS_N210;1;R15C3_A2;R15C3_N210_A2;1;R12C8_W27;R12C8_VSS_W270;1;R12C8_D4;R12C8_W270_D4;1;R12C9_W27;R12C9_VSS_W270;1;R12C9_D5;R12C9_W270_D5;1;R14C8_E25;R14C8_VSS_E250;1;R14C9_A5;R14C9_E251_A5;1;R12C8_A1;R12C8_E210_A1;1;R12C8_W21;R12C8_VSS_W210;1;R12C8_A5;R12C8_W210_A5;1;R14C8_W21;R14C8_VSS_W210;1;R14C8_A5;R14C8_W210_A5;1;R13C11_S27;R13C11_VSS_S270;1;R14C11_A3;R14C11_S271_A3;1;R12C7_A3;R12C7_N210_A3;1;R12C11_D1;R12C11_E270_D1;1;R12C8_E21;R12C8_VSS_E210;1;R12C8_A0;R12C8_E210_A0;1;R14C8_E21;R14C8_VSS_E210;1;R14C8_A0;R14C8_E210_A0;1;R12C11_E27;R12C11_VSS_E270;1;R12C11_D0;R12C11_E270_D0;1;R12C8_S27;R12C8_VSS_S270;1;R12C8_D3;R12C8_S270_D3;1;R15C10_N25;R15C10_VSS_N250;1;R14C10_A0;R14C10_N251_A0;1;R12C7_S27;R12C7_VSS_S270;1;R12C7_D2;R12C7_S270_D2;1;R12C11_S27;R12C11_VSS_S270;1;R12C11_D2;R12C11_S270_D2;1;R12C11_W21;R12C11_VSS_W210;1;R12C11_A4;R12C11_W210_A4;1;R14C10_W21;R14C10_VSS_W210;1;R14C10_A4;R14C10_W210_A4;1;R14C7_N21;R14C7_VSS_N210;1;R14C7_A3;R14C7_N210_A3;1;R14C9_N21;R14C9_VSS_N210;1;R14C9_A2;R14C9_N210_A2;1;R12C7_N21;R12C7_VSS_N210;1;R12C7_A2;R12C7_N210_A2;1;VSS;;1;R12C9_E27;R12C9_VSS_E270;1;R12C9_D0;R12C9_E270_D0;1"
          }
        }
      }
    }
  }
}
