// Seed: 3325577449
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  assign module_1.id_3 = 0;
  inout wire id_2;
  input wire id_1;
  assign id_2 = {id_1, id_4};
endmodule
module module_0 #(
    parameter id_1 = 32'd0,
    parameter id_3 = 32'd34
) (
    _id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire _id_1;
  logic id_5;
  logic module_1;
  ;
  integer [id_1 : id_3] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5
  );
endmodule
