simple v extension

https://libre-riscv.org/simple_v_extension/


SweRV:

https://tomverbeure.github.io/2019/03/13/SweRV.html

arm jtag 调试原理：

http://www.micetek.com.cn/technic/jtag.pdf

E. Matthews and L. Shannon, "TAIGA: A new RISC-V soft-processor framework enabling high performance CPU architectural features," 2017 27th International Conference on Field Programmable Logic and Applications (FPL), Ghent, Belgium, 2017. [https://doi.org/10.23919/FPL.2017.8056766](https://doi.org/10.23919/FPL.2017.8056766)


Interrupts on the SiFive E2 Series
https://www.sifive.com/blog/interrupts-on-the-sifive-e2-series

RISC-V的调试速度测试:

https://whycan.cn/t_2898.html

Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD, and VIA CPUs

https://www.agner.org/optimize/instruction_tables.pdf

Instruction latencies and throughput for AMD and Intel x86 processors

https://gmplib.org/~tege/x86-timing.pdf

SEGGER Model Overview

https://www.segger.com/products/debug-probes/j-link/models/model-overview/

What is the true interrupt latency of Cortex-M3 and Cortex-M4 for interrupt entry and exit?

https://developer.arm.com/docs/103489845/latest/what-is-the-true-interrupt-latency-of-cortex-m3-and-cortex-m4-for-interrupt-entry-and-exit

Intel’s Haswell CPU Microarchitecture:

https://www.realworldtech.com/haswell-cpu/

Announcing the Winners of the RISC-V Soft CPU Contest(2019):

https://riscv.org/2019/10/announcing-the-winners-of-the-risc-v-soft-cpu-contest/

RISC-V软核大赛获奖者心得(2018):

https://cnrv.io/articles/riscv-softcore-contest-learned

LATENCY, THROUGHPUT, AND PORT USAGE INFORMATION of X86:
https://uops.info/
