/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  reg [7:0] _03_;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [10:0] celloutsig_0_7z;
  wire [20:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [22:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_2z[1];
  assign celloutsig_0_11z = in_data[56] ? celloutsig_0_7z[7] : _00_;
  assign celloutsig_1_4z = celloutsig_1_2z ? celloutsig_1_3z[0] : in_data[103];
  assign celloutsig_0_1z = ~((in_data[92] | _01_) & (in_data[59] | _00_));
  reg [2:0] _08_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _08_ <= 3'h0;
    else _08_ <= in_data[69:67];
  assign { _00_, _02_[1], _01_ } = _08_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 8'h00;
    else _03_ <= { celloutsig_0_7z[7:5], celloutsig_0_3z, celloutsig_0_5z, _00_, _02_[1], _01_ };
  assign celloutsig_1_18z = { celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z } & { celloutsig_1_15z[12:2], celloutsig_1_13z };
  assign celloutsig_0_2z = in_data[58:53] & { _02_[1], _01_, celloutsig_0_1z, _00_, _02_[1], _01_ };
  assign celloutsig_1_19z = { celloutsig_1_7z[4:0], celloutsig_1_13z } & { celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_1z[3:1] & celloutsig_1_3z[5:3];
  assign celloutsig_1_9z = { in_data[132:131], celloutsig_1_3z } === in_data[133:126];
  assign celloutsig_0_14z = { in_data[68:66], celloutsig_0_12z, celloutsig_0_11z } && { celloutsig_0_7z[6:3], celloutsig_0_3z };
  assign celloutsig_1_14z = { in_data[137:134], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_13z } && { celloutsig_1_3z[4:0], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z } || { in_data[124], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_12z = celloutsig_0_9z[11:8] < _03_[3:0];
  assign celloutsig_1_0z = in_data[191:189] != in_data[154:152];
  assign celloutsig_1_8z = celloutsig_1_3z[3:0] != celloutsig_1_7z[9:6];
  assign celloutsig_0_9z = - { in_data[85:67], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_15z = - { celloutsig_1_11z[11:4], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_14z };
  assign celloutsig_1_12z = { celloutsig_1_3z[2:1], celloutsig_1_8z } !== celloutsig_1_1z[2:0];
  assign celloutsig_0_15z = ~ { in_data[41:40], celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_1_1z = ~ { in_data[162:159], celloutsig_1_0z };
  assign celloutsig_0_4z = & celloutsig_0_2z[3:0];
  assign celloutsig_1_6z = & { celloutsig_1_4z, celloutsig_1_3z[4:3] };
  assign celloutsig_1_2z = | { celloutsig_1_1z[4:2], celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_3z[2] & celloutsig_1_10z;
  assign celloutsig_1_3z = { in_data[157:153], celloutsig_1_2z } - { in_data[115:111], celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[152:139] - { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_11z = { celloutsig_1_7z[9:1], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_8z } - { celloutsig_1_1z[4:3], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_5z = ~((celloutsig_0_4z & celloutsig_0_1z) | _00_);
  always_latch
    if (!clkin_data[0]) celloutsig_0_7z = 11'h000;
    else if (!clkin_data[32]) celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z };
  assign { _02_[7:2], _02_[0] } = { celloutsig_0_7z[7:5], celloutsig_0_3z, celloutsig_0_5z, _00_, _01_ };
  assign { out_data[139:128], out_data[101:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
