<stg><name>encrypt</name>


<trans_list>

<trans id="1826" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1828" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1830" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1831" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1832" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1833" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1845" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1846" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1848" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1849" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1850" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1851" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1852" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1853" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1854" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1855" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1856" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1857" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1858" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1859" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1860" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1861" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1862" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1863" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1864" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1865" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1866" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1867" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1868" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1869" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1870" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1871" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1872" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1873" from="47" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1875" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1876" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1877" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1878" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1879" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1880" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1881" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1882" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1885" from="55" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1884" from="56" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1886" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1889" from="57" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1888" from="58" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1891" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1892" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1894" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
.preheader1.preheader.i:1  %ret_0 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="ret_0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
.preheader1.preheader.i:2  %ret_1 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:39  %key_0_addr_12 = getelementptr [16 x i32]* %key_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="key_0_addr_12"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:40  %key_0_load_12 = load i32* %key_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_12"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:42  %key_0_addr_13 = getelementptr [16 x i32]* %key_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="key_0_addr_13"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:43  %key_0_load_13 = load i32* %key_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_13"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1.preheader.i:1101  store i5 0, i5* @round_val, align 1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="73" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:40  %key_0_load_12 = load i32* %key_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_12"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:41  store i32 %key_0_load_12, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:43  %key_0_load_13 = load i32* %key_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_13"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:44  store i32 %key_0_load_13, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:45  %key_0_addr_14 = getelementptr [16 x i32]* %key_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="key_0_addr_14"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:46  %key_0_load_14 = load i32* %key_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_14"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:48  %key_0_addr_15 = getelementptr [16 x i32]* %key_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="key_0_addr_15"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:49  %key_0_load_15 = load i32* %key_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_15"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:51  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %key_0_load_13, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:52  %trunc_ln248 = trunc i32 %key_0_load_13 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:53  %sub_ln248 = sub i32 0, %key_0_load_13

]]></Node>
<StgValue><ssdm name="sub_ln248"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:54  %trunc_ln248_1 = trunc i32 %sub_ln248 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:55  %tmp_2 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:56  %sub_ln248_2 = sub i10 0, %tmp_2

]]></Node>
<StgValue><ssdm name="sub_ln248_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:57  %tmp_3 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:58  %select_ln248 = select i1 %tmp_1, i10 %sub_ln248_2, i10 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln248"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:59  %zext_ln = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:60  %sub_ln248_1 = sub i6 0, %zext_ln

]]></Node>
<StgValue><ssdm name="sub_ln248_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:61  %tmp_4 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %key_0_load_13, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:62  %select_ln248_1 = select i1 %tmp_1, i6 %sub_ln248_1, i6 %tmp_4

]]></Node>
<StgValue><ssdm name="select_ln248_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:63  %sext_ln248_1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_1, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_1_cast"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:64  %add_ln248 = add i10 %sext_ln248_1_cast, %select_ln248

]]></Node>
<StgValue><ssdm name="add_ln248"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:65  %sext_ln248 = sext i10 %add_ln248 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:66  %Sbox_addr = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248

]]></Node>
<StgValue><ssdm name="Sbox_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:67  %Sbox_load = load i8* %Sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:105  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %key_0_load_12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:106  %trunc_ln248_6 = trunc i32 %key_0_load_12 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_6"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:107  %sub_ln248_12 = sub i32 0, %key_0_load_12

]]></Node>
<StgValue><ssdm name="sub_ln248_12"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:108  %trunc_ln248_7 = trunc i32 %sub_ln248_12 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_7"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:109  %tmp_14 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_7)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:110  %sub_ln248_14 = sub i10 0, %tmp_14

]]></Node>
<StgValue><ssdm name="sub_ln248_14"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:111  %tmp_15 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_6)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:112  %select_ln248_6 = select i1 %tmp_13, i10 %sub_ln248_14, i10 %tmp_15

]]></Node>
<StgValue><ssdm name="select_ln248_6"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:113  %zext_ln248_6 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_12, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_6"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:114  %sub_ln248_7 = sub i6 0, %zext_ln248_6

]]></Node>
<StgValue><ssdm name="sub_ln248_7"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:115  %tmp_16 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %key_0_load_12, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:116  %select_ln248_7 = select i1 %tmp_13, i6 %sub_ln248_7, i6 %tmp_16

]]></Node>
<StgValue><ssdm name="select_ln248_7"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:117  %sext_ln248_7_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_7, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_7_cast"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:118  %add_ln248_3 = add i10 %sext_ln248_7_cast, %select_ln248_6

]]></Node>
<StgValue><ssdm name="add_ln248_3"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:119  %sext_ln248_3 = sext i10 %add_ln248_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_3"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:120  %Sbox_addr_3 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_3

]]></Node>
<StgValue><ssdm name="Sbox_addr_3"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:121  %Sbox_load_3 = load i8* %Sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:0  %statemt_0_addr_7 = getelementptr [16 x i32]* %statemt_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="statemt_0_addr_7"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:3  %key_0_addr = getelementptr [16 x i32]* %key_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="key_0_addr"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:4  %key_0_load = load i32* %key_0_addr, align 4

]]></Node>
<StgValue><ssdm name="key_0_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:6  %key_0_addr_1 = getelementptr [16 x i32]* %key_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="key_0_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:7  %key_0_load_1 = load i32* %key_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:46  %key_0_load_14 = load i32* %key_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_14"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:47  store i32 %key_0_load_14, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 123), align 4

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:49  %key_0_load_15 = load i32* %key_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_15"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:50  store i32 %key_0_load_15, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 123), align 4

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:67  %Sbox_load = load i8* %Sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:69  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %key_0_load_14, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:70  %trunc_ln248_2 = trunc i32 %key_0_load_14 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_2"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:71  %sub_ln248_4 = sub i32 0, %key_0_load_14

]]></Node>
<StgValue><ssdm name="sub_ln248_4"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:72  %trunc_ln248_3 = trunc i32 %sub_ln248_4 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_3"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:73  %tmp_6 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_3)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:74  %sub_ln248_6 = sub i10 0, %tmp_6

]]></Node>
<StgValue><ssdm name="sub_ln248_6"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:75  %tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_2)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:76  %select_ln248_2 = select i1 %tmp_5, i10 %sub_ln248_6, i10 %tmp_7

]]></Node>
<StgValue><ssdm name="select_ln248_2"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:77  %zext_ln248_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_4, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_2"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:78  %sub_ln248_3 = sub i6 0, %zext_ln248_2

]]></Node>
<StgValue><ssdm name="sub_ln248_3"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:79  %tmp_8 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %key_0_load_14, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:80  %select_ln248_3 = select i1 %tmp_5, i6 %sub_ln248_3, i6 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln248_3"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:81  %sext_ln248_3_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_3, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_3_cast"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:82  %add_ln248_1 = add i10 %sext_ln248_3_cast, %select_ln248_2

]]></Node>
<StgValue><ssdm name="add_ln248_1"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:83  %sext_ln248_1 = sext i10 %add_ln248_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_1"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:84  %Sbox_addr_1 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:85  %Sbox_load_1 = load i8* %Sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:87  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %key_0_load_15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:88  %trunc_ln248_4 = trunc i32 %key_0_load_15 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_4"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:89  %sub_ln248_8 = sub i32 0, %key_0_load_15

]]></Node>
<StgValue><ssdm name="sub_ln248_8"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:90  %trunc_ln248_5 = trunc i32 %sub_ln248_8 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_5"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:91  %tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_5)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:92  %sub_ln248_10 = sub i10 0, %tmp_10

]]></Node>
<StgValue><ssdm name="sub_ln248_10"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:93  %tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_4)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:94  %select_ln248_4 = select i1 %tmp_9, i10 %sub_ln248_10, i10 %tmp_11

]]></Node>
<StgValue><ssdm name="select_ln248_4"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:95  %zext_ln248_4 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_8, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_4"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:96  %sub_ln248_5 = sub i6 0, %zext_ln248_4

]]></Node>
<StgValue><ssdm name="sub_ln248_5"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:97  %tmp_12 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %key_0_load_15, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:98  %select_ln248_5 = select i1 %tmp_9, i6 %sub_ln248_5, i6 %tmp_12

]]></Node>
<StgValue><ssdm name="select_ln248_5"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:99  %sext_ln248_5_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_5, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_5_cast"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:100  %add_ln248_2 = add i10 %sext_ln248_5_cast, %select_ln248_4

]]></Node>
<StgValue><ssdm name="add_ln248_2"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:101  %sext_ln248_2 = sext i10 %add_ln248_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_2"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:102  %Sbox_addr_2 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_2

]]></Node>
<StgValue><ssdm name="Sbox_addr_2"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:103  %Sbox_load_2 = load i8* %Sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_2"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:121  %Sbox_load_3 = load i8* %Sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_3"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1102  %statemt_0_load_14 = load i32* %statemt_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_14"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1105  %statemt_1_addr = getelementptr [16 x i32]* %statemt_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="statemt_1_addr"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1106  %statemt_1_load = load i32* %statemt_1_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="163" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:4  %key_0_load = load i32* %key_0_addr, align 4

]]></Node>
<StgValue><ssdm name="key_0_load"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:5  store i32 %key_0_load, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:7  %key_0_load_1 = load i32* %key_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_1"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:8  store i32 %key_0_load_1, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:9  %key_0_addr_2 = getelementptr [16 x i32]* %key_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="key_0_addr_2"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:10  %key_0_load_2 = load i32* %key_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_2"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:12  %key_0_addr_3 = getelementptr [16 x i32]* %key_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="key_0_addr_3"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:13  %key_0_load_3 = load i32* %key_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_3"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:68  %zext_ln248 = zext i8 %Sbox_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:85  %Sbox_load_1 = load i8* %Sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_1"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:86  %zext_ln248_1 = zext i8 %Sbox_load_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_1"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:103  %Sbox_load_2 = load i8* %Sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_2"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:123  %xor_ln173_160 = xor i32 %key_0_load, 1

]]></Node>
<StgValue><ssdm name="xor_ln173_160"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:124  %xor_ln173 = xor i32 %xor_ln173_160, %zext_ln248

]]></Node>
<StgValue><ssdm name="xor_ln173"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:125  store i32 %xor_ln173, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:126  %xor_ln173_1 = xor i32 %zext_ln248_1, %key_0_load_1

]]></Node>
<StgValue><ssdm name="xor_ln173_1"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:127  store i32 %xor_ln173_1, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1102  %statemt_0_load_14 = load i32* %statemt_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_14"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1103  %xor_ln570 = xor i32 %statemt_0_load_14, %key_0_load

]]></Node>
<StgValue><ssdm name="xor_ln570"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1106  %statemt_1_load = load i32* %statemt_1_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1107  %xor_ln571 = xor i32 %statemt_1_load, %key_0_load_1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1109  %statemt_0_addr = getelementptr [16 x i32]* %statemt_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="statemt_0_addr"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1110  %statemt_0_load = load i32* %statemt_0_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1113  %statemt_1_addr_1 = getelementptr [16 x i32]* %statemt_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="statemt_1_addr_1"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1114  %statemt_1_load_1 = load i32* %statemt_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_1"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1117  %statemt_0_addr_1 = getelementptr [16 x i32]* %statemt_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="statemt_0_addr_1"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1118  %statemt_0_load_1 = load i32* %statemt_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_1"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1121  %statemt_1_addr_2 = getelementptr [16 x i32]* %statemt_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="statemt_1_addr_2"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1122  %statemt_1_load_2 = load i32* %statemt_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="192" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:10  %key_0_load_2 = load i32* %key_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_2"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:11  store i32 %key_0_load_2, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 120), align 16

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:13  %key_0_load_3 = load i32* %key_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_3"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:14  store i32 %key_0_load_3, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 120), align 16

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:15  %key_0_addr_4 = getelementptr [16 x i32]* %key_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="key_0_addr_4"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:16  %key_0_load_4 = load i32* %key_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_4"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:18  %key_0_addr_5 = getelementptr [16 x i32]* %key_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="key_0_addr_5"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:19  %key_0_load_5 = load i32* %key_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_5"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:104  %zext_ln248_3 = zext i8 %Sbox_load_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_3"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:122  %zext_ln248_5 = zext i8 %Sbox_load_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_5"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:128  %xor_ln173_2 = xor i32 %zext_ln248_3, %key_0_load_2

]]></Node>
<StgValue><ssdm name="xor_ln173_2"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:129  store i32 %xor_ln173_2, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 124), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:130  %xor_ln173_3 = xor i32 %zext_ln248_5, %key_0_load_3

]]></Node>
<StgValue><ssdm name="xor_ln173_3"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:131  store i32 %xor_ln173_3, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 124), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1110  %statemt_0_load = load i32* %statemt_0_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1111  %xor_ln572 = xor i32 %statemt_0_load, %key_0_load_2

]]></Node>
<StgValue><ssdm name="xor_ln572"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1114  %statemt_1_load_1 = load i32* %statemt_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_1"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1115  %xor_ln573 = xor i32 %statemt_1_load_1, %key_0_load_3

]]></Node>
<StgValue><ssdm name="xor_ln573"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1118  %statemt_0_load_1 = load i32* %statemt_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_1"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1122  %statemt_1_load_2 = load i32* %statemt_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_2"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1125  %statemt_0_addr_2 = getelementptr [16 x i32]* %statemt_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="statemt_0_addr_2"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1126  %statemt_0_load_2 = load i32* %statemt_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_2"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1129  %statemt_1_addr_3 = getelementptr [16 x i32]* %statemt_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="statemt_1_addr_3"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1130  %statemt_1_load_3 = load i32* %statemt_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_3"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1133  %statemt_0_addr_3 = getelementptr [16 x i32]* %statemt_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="statemt_0_addr_3"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1134  %statemt_0_load_3 = load i32* %statemt_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_3"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1137  %statemt_1_addr_4 = getelementptr [16 x i32]* %statemt_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="statemt_1_addr_4"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1138  %statemt_1_load_4 = load i32* %statemt_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="220" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:16  %key_0_load_4 = load i32* %key_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_4"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:17  store i32 %key_0_load_4, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:19  %key_0_load_5 = load i32* %key_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_5"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:20  store i32 %key_0_load_5, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:21  %key_0_addr_6 = getelementptr [16 x i32]* %key_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="key_0_addr_6"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:22  %key_0_load_6 = load i32* %key_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_6"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:24  %key_0_addr_7 = getelementptr [16 x i32]* %key_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="key_0_addr_7"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:25  %key_0_load_7 = load i32* %key_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_7"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:132  %xor_ln173_4 = xor i32 %key_0_load_4, %xor_ln173

]]></Node>
<StgValue><ssdm name="xor_ln173_4"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:133  store i32 %xor_ln173_4, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:134  %xor_ln173_5 = xor i32 %key_0_load_5, %xor_ln173_1

]]></Node>
<StgValue><ssdm name="xor_ln173_5"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:135  store i32 %xor_ln173_5, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 5), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1126  %statemt_0_load_2 = load i32* %statemt_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_2"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1130  %statemt_1_load_3 = load i32* %statemt_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_3"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1134  %statemt_0_load_3 = load i32* %statemt_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_3"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1138  %statemt_1_load_4 = load i32* %statemt_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_4"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1141  %statemt_0_addr_4 = getelementptr [16 x i32]* %statemt_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="statemt_0_addr_4"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1142  %statemt_0_load_4 = load i32* %statemt_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_4"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1145  %statemt_1_addr_5 = getelementptr [16 x i32]* %statemt_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="statemt_1_addr_5"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1146  %statemt_1_load_5 = load i32* %statemt_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_5"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1149  %statemt_0_addr_5 = getelementptr [16 x i32]* %statemt_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="statemt_0_addr_5"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1150  %statemt_0_load_5 = load i32* %statemt_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_5"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1153  %statemt_1_addr_6 = getelementptr [16 x i32]* %statemt_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="statemt_1_addr_6"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1154  %statemt_1_load_6 = load i32* %statemt_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="244" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:22  %key_0_load_6 = load i32* %key_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_6"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:23  store i32 %key_0_load_6, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 121), align 4

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:25  %key_0_load_7 = load i32* %key_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_7"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:26  store i32 %key_0_load_7, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 121), align 4

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:27  %key_0_addr_8 = getelementptr [16 x i32]* %key_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="key_0_addr_8"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:28  %key_0_load_8 = load i32* %key_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_8"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:30  %key_0_addr_9 = getelementptr [16 x i32]* %key_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="key_0_addr_9"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:31  %key_0_load_9 = load i32* %key_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_9"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:136  %xor_ln173_6 = xor i32 %key_0_load_6, %xor_ln173_2

]]></Node>
<StgValue><ssdm name="xor_ln173_6"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:137  store i32 %xor_ln173_6, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 125), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:138  %xor_ln173_7 = xor i32 %key_0_load_7, %xor_ln173_3

]]></Node>
<StgValue><ssdm name="xor_ln173_7"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:139  store i32 %xor_ln173_7, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 125), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1104  store i32 %xor_ln570, i32* %statemt_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln570"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1108  store i32 %xor_ln571, i32* %statemt_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1142  %statemt_0_load_4 = load i32* %statemt_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_4"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1146  %statemt_1_load_5 = load i32* %statemt_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_5"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1150  %statemt_0_load_5 = load i32* %statemt_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_5"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1154  %statemt_1_load_6 = load i32* %statemt_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_6"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1157  %statemt_0_addr_6 = getelementptr [16 x i32]* %statemt_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="statemt_0_addr_6"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1158  %statemt_0_load_6 = load i32* %statemt_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_6"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1161  %statemt_1_addr_7 = getelementptr [16 x i32]* %statemt_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="statemt_1_addr_7"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1162  %statemt_1_load_7 = load i32* %statemt_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="266" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:28  %key_0_load_8 = load i32* %key_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_8"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:29  store i32 %key_0_load_8, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:31  %key_0_load_9 = load i32* %key_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_9"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:32  store i32 %key_0_load_9, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 2), align 8

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:33  %key_0_addr_10 = getelementptr [16 x i32]* %key_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="key_0_addr_10"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:34  %key_0_load_10 = load i32* %key_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_10"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:36  %key_0_addr_11 = getelementptr [16 x i32]* %key_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="key_0_addr_11"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:37  %key_0_load_11 = load i32* %key_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_11"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:140  %xor_ln173_8 = xor i32 %key_0_load_8, %xor_ln173_4

]]></Node>
<StgValue><ssdm name="xor_ln173_8"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:141  store i32 %xor_ln173_8, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:142  %xor_ln173_9 = xor i32 %key_0_load_9, %xor_ln173_5

]]></Node>
<StgValue><ssdm name="xor_ln173_9"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:143  store i32 %xor_ln173_9, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1112  store i32 %xor_ln572, i32* %statemt_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln572"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1116  store i32 %xor_ln573, i32* %statemt_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln573"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1119  %xor_ln570_1 = xor i32 %statemt_0_load_1, %key_0_load_4

]]></Node>
<StgValue><ssdm name="xor_ln570_1"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1120  store i32 %xor_ln570_1, i32* %statemt_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln570"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1123  %xor_ln571_1 = xor i32 %statemt_1_load_2, %key_0_load_5

]]></Node>
<StgValue><ssdm name="xor_ln571_1"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1124  store i32 %xor_ln571_1, i32* %statemt_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1135  %xor_ln570_2 = xor i32 %statemt_0_load_3, %key_0_load_8

]]></Node>
<StgValue><ssdm name="xor_ln570_2"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1139  %xor_ln571_2 = xor i32 %statemt_1_load_4, %key_0_load_9

]]></Node>
<StgValue><ssdm name="xor_ln571_2"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1158  %statemt_0_load_6 = load i32* %statemt_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_6"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:1162  %statemt_1_load_7 = load i32* %statemt_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="288" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:34  %key_0_load_10 = load i32* %key_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_10"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:35  store i32 %key_0_load_10, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 122), align 8

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
.preheader1.preheader.i:37  %key_0_load_11 = load i32* %key_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="key_0_load_11"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:38  store i32 %key_0_load_11, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 122), align 8

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:144  %xor_ln173_10 = xor i32 %key_0_load_10, %xor_ln173_6

]]></Node>
<StgValue><ssdm name="xor_ln173_10"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:145  store i32 %xor_ln173_10, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 126), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:146  %xor_ln173_11 = xor i32 %key_0_load_11, %xor_ln173_7

]]></Node>
<StgValue><ssdm name="xor_ln173_11"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:147  store i32 %xor_ln173_11, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 126), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1127  %xor_ln572_1 = xor i32 %statemt_0_load_2, %key_0_load_6

]]></Node>
<StgValue><ssdm name="xor_ln572_1"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1128  store i32 %xor_ln572_1, i32* %statemt_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln572"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1131  %xor_ln573_1 = xor i32 %statemt_1_load_3, %key_0_load_7

]]></Node>
<StgValue><ssdm name="xor_ln573_1"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1132  store i32 %xor_ln573_1, i32* %statemt_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln573"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1143  %xor_ln572_2 = xor i32 %statemt_0_load_4, %key_0_load_10

]]></Node>
<StgValue><ssdm name="xor_ln572_2"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1147  %xor_ln573_2 = xor i32 %statemt_1_load_5, %key_0_load_11

]]></Node>
<StgValue><ssdm name="xor_ln573_2"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1151  %xor_ln570_3 = xor i32 %statemt_0_load_5, %key_0_load_12

]]></Node>
<StgValue><ssdm name="xor_ln570_3"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1152  store i32 %xor_ln570_3, i32* %statemt_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln570"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1155  %xor_ln571_3 = xor i32 %statemt_1_load_6, %key_0_load_13

]]></Node>
<StgValue><ssdm name="xor_ln571_3"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1156  store i32 %xor_ln571_3, i32* %statemt_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="306" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:148  %xor_ln173_12 = xor i32 %key_0_load_12, %xor_ln173_8

]]></Node>
<StgValue><ssdm name="xor_ln173_12"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:149  store i32 %xor_ln173_12, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:150  %xor_ln173_13 = xor i32 %key_0_load_13, %xor_ln173_9

]]></Node>
<StgValue><ssdm name="xor_ln173_13"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:151  store i32 %xor_ln173_13, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 7), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:152  %xor_ln173_14 = xor i32 %key_0_load_14, %xor_ln173_10

]]></Node>
<StgValue><ssdm name="xor_ln173_14"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:153  store i32 %xor_ln173_14, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 127), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:154  %xor_ln173_15 = xor i32 %key_0_load_15, %xor_ln173_11

]]></Node>
<StgValue><ssdm name="xor_ln173_15"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:155  store i32 %xor_ln173_15, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 127), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:156  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_13, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:157  %trunc_ln248_8 = trunc i32 %xor_ln173_13 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_8"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:158  %sub_ln248_16 = sub i32 0, %xor_ln173_13

]]></Node>
<StgValue><ssdm name="sub_ln248_16"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:159  %trunc_ln248_9 = trunc i32 %sub_ln248_16 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_9"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:160  %tmp_18 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_9)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:161  %sub_ln248_18 = sub i10 0, %tmp_18

]]></Node>
<StgValue><ssdm name="sub_ln248_18"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:162  %tmp_19 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_8)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:163  %select_ln248_8 = select i1 %tmp_17, i10 %sub_ln248_18, i10 %tmp_19

]]></Node>
<StgValue><ssdm name="select_ln248_8"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:164  %zext_ln248_8 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_16, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_8"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:165  %sub_ln248_9 = sub i6 0, %zext_ln248_8

]]></Node>
<StgValue><ssdm name="sub_ln248_9"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:166  %tmp_20 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_13, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:167  %select_ln248_9 = select i1 %tmp_17, i6 %sub_ln248_9, i6 %tmp_20

]]></Node>
<StgValue><ssdm name="select_ln248_9"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:168  %sext_ln248_10_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_9, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_10_cast"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:169  %add_ln248_4 = add i10 %sext_ln248_10_cast, %select_ln248_8

]]></Node>
<StgValue><ssdm name="add_ln248_4"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:170  %sext_ln248_4 = sext i10 %add_ln248_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_4"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:171  %Sbox_addr_20 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_4

]]></Node>
<StgValue><ssdm name="Sbox_addr_20"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:172  %Sbox_load_4 = load i8* %Sbox_addr_20, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_4"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:175  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_14, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:176  %trunc_ln248_10 = trunc i32 %xor_ln173_14 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_10"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:177  %sub_ln248_20 = sub i32 0, %xor_ln173_14

]]></Node>
<StgValue><ssdm name="sub_ln248_20"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:178  %trunc_ln248_11 = trunc i32 %sub_ln248_20 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_11"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:179  %tmp_22 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_11)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:180  %sub_ln248_22 = sub i10 0, %tmp_22

]]></Node>
<StgValue><ssdm name="sub_ln248_22"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:181  %tmp_23 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_10)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:182  %select_ln248_10 = select i1 %tmp_21, i10 %sub_ln248_22, i10 %tmp_23

]]></Node>
<StgValue><ssdm name="select_ln248_10"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:183  %zext_ln248_s = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_20, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_s"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:184  %sub_ln248_11 = sub i6 0, %zext_ln248_s

]]></Node>
<StgValue><ssdm name="sub_ln248_11"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:185  %tmp_24 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_14, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:186  %select_ln248_11 = select i1 %tmp_21, i6 %sub_ln248_11, i6 %tmp_24

]]></Node>
<StgValue><ssdm name="select_ln248_11"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:187  %sext_ln248_13_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_11, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_13_cast"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:188  %add_ln248_5 = add i10 %sext_ln248_13_cast, %select_ln248_10

]]></Node>
<StgValue><ssdm name="add_ln248_5"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:189  %sext_ln248_5 = sext i10 %add_ln248_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_5"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:190  %Sbox_addr_21 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_5

]]></Node>
<StgValue><ssdm name="Sbox_addr_21"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:191  %Sbox_load_10 = load i8* %Sbox_addr_21, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_10"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:193  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:194  %trunc_ln248_12 = trunc i32 %xor_ln173_15 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_12"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:195  %sub_ln248_24 = sub i32 0, %xor_ln173_15

]]></Node>
<StgValue><ssdm name="sub_ln248_24"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:196  %trunc_ln248_13 = trunc i32 %sub_ln248_24 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_13"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:197  %tmp_26 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_13)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:198  %sub_ln248_26 = sub i10 0, %tmp_26

]]></Node>
<StgValue><ssdm name="sub_ln248_26"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:199  %tmp_27 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_12)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:200  %select_ln248_12 = select i1 %tmp_25, i10 %sub_ln248_26, i10 %tmp_27

]]></Node>
<StgValue><ssdm name="select_ln248_12"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:201  %zext_ln248_9 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_24, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_9"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:202  %sub_ln248_13 = sub i6 0, %zext_ln248_9

]]></Node>
<StgValue><ssdm name="sub_ln248_13"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:203  %tmp_28 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_15, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:204  %select_ln248_13 = select i1 %tmp_25, i6 %sub_ln248_13, i6 %tmp_28

]]></Node>
<StgValue><ssdm name="select_ln248_13"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:205  %sext_ln248_15_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_13, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_15_cast"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:206  %add_ln248_6 = add i10 %sext_ln248_15_cast, %select_ln248_12

]]></Node>
<StgValue><ssdm name="add_ln248_6"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:207  %sext_ln248_6 = sext i10 %add_ln248_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_6"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:208  %Sbox_addr_22 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_6

]]></Node>
<StgValue><ssdm name="Sbox_addr_22"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:209  %Sbox_load_21 = load i8* %Sbox_addr_22, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_21"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:211  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:212  %trunc_ln248_14 = trunc i32 %xor_ln173_12 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_14"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:213  %sub_ln248_28 = sub i32 0, %xor_ln173_12

]]></Node>
<StgValue><ssdm name="sub_ln248_28"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:214  %trunc_ln248_15 = trunc i32 %sub_ln248_28 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_15"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:215  %tmp_30 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_15)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:216  %sub_ln248_30 = sub i10 0, %tmp_30

]]></Node>
<StgValue><ssdm name="sub_ln248_30"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:217  %tmp_31 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_14)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:218  %select_ln248_14 = select i1 %tmp_29, i10 %sub_ln248_30, i10 %tmp_31

]]></Node>
<StgValue><ssdm name="select_ln248_14"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:219  %zext_ln248_11 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_28, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_11"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:220  %sub_ln248_15 = sub i6 0, %zext_ln248_11

]]></Node>
<StgValue><ssdm name="sub_ln248_15"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:221  %tmp_32 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_12, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:222  %select_ln248_15 = select i1 %tmp_29, i6 %sub_ln248_15, i6 %tmp_32

]]></Node>
<StgValue><ssdm name="select_ln248_15"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:223  %sext_ln248_18_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_15, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_18_cast"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:224  %add_ln248_7 = add i10 %sext_ln248_18_cast, %select_ln248_14

]]></Node>
<StgValue><ssdm name="add_ln248_7"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:225  %sext_ln248_7 = sext i10 %add_ln248_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_7"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:226  %Sbox_addr_23 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_7

]]></Node>
<StgValue><ssdm name="Sbox_addr_23"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:227  %Sbox_load_22 = load i8* %Sbox_addr_23, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_22"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1136  store i32 %xor_ln570_2, i32* %statemt_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln570"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1140  store i32 %xor_ln571_2, i32* %statemt_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1159  %xor_ln572_3 = xor i32 %statemt_0_load_6, %key_0_load_14

]]></Node>
<StgValue><ssdm name="xor_ln572_3"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1160  store i32 %xor_ln572_3, i32* %statemt_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln572"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1163  %xor_ln573_3 = xor i32 %statemt_1_load_7, %key_0_load_15

]]></Node>
<StgValue><ssdm name="xor_ln573_3"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1164  store i32 %xor_ln573_3, i32* %statemt_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln573"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="388" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:172  %Sbox_load_4 = load i8* %Sbox_addr_20, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_4"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader.i:173  %xor_ln154 = xor i8 %Sbox_load_4, 2

]]></Node>
<StgValue><ssdm name="xor_ln154"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:174  %zext_ln154 = zext i8 %xor_ln154 to i32

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:191  %Sbox_load_10 = load i8* %Sbox_addr_21, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_10"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:192  %zext_ln248_7 = zext i8 %Sbox_load_10 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_7"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:209  %Sbox_load_21 = load i8* %Sbox_addr_22, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_21"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:210  %zext_ln248_10 = zext i8 %Sbox_load_21 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_10"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:227  %Sbox_load_22 = load i8* %Sbox_addr_23, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_22"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:228  %zext_ln248_12 = zext i8 %Sbox_load_22 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_12"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:229  %xor_ln173_16 = xor i32 %zext_ln154, %xor_ln173

]]></Node>
<StgValue><ssdm name="xor_ln173_16"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:230  store i32 %xor_ln173_16, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:231  %xor_ln173_17 = xor i32 %zext_ln248_7, %xor_ln173_1

]]></Node>
<StgValue><ssdm name="xor_ln173_17"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:232  store i32 %xor_ln173_17, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:233  %xor_ln173_18 = xor i32 %zext_ln248_10, %xor_ln173_2

]]></Node>
<StgValue><ssdm name="xor_ln173_18"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:234  store i32 %xor_ln173_18, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 128), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:235  %xor_ln173_19 = xor i32 %zext_ln248_12, %xor_ln173_3

]]></Node>
<StgValue><ssdm name="xor_ln173_19"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:236  store i32 %xor_ln173_19, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 128), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:237  %xor_ln173_20 = xor i32 %key_0_load_4, %zext_ln154

]]></Node>
<StgValue><ssdm name="xor_ln173_20"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:239  %xor_ln173_21 = xor i32 %zext_ln248_7, %key_0_load_5

]]></Node>
<StgValue><ssdm name="xor_ln173_21"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:241  %xor_ln173_22 = xor i32 %zext_ln248_10, %key_0_load_6

]]></Node>
<StgValue><ssdm name="xor_ln173_22"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:243  %xor_ln173_23 = xor i32 %zext_ln248_12, %key_0_load_7

]]></Node>
<StgValue><ssdm name="xor_ln173_23"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1144  store i32 %xor_ln572_2, i32* %statemt_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln572"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1148  store i32 %xor_ln573_2, i32* %statemt_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln573"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="411" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:238  store i32 %xor_ln173_20, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:240  store i32 %xor_ln173_21, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 9), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:242  store i32 %xor_ln173_22, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 129), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:244  store i32 %xor_ln173_23, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 129), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="415" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:245  %xor_ln173_24 = xor i32 %xor_ln173_20, %xor_ln173_8

]]></Node>
<StgValue><ssdm name="xor_ln173_24"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:246  store i32 %xor_ln173_24, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:247  %xor_ln173_25 = xor i32 %xor_ln173_21, %xor_ln173_9

]]></Node>
<StgValue><ssdm name="xor_ln173_25"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:248  store i32 %xor_ln173_25, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:249  %xor_ln173_26 = xor i32 %xor_ln173_22, %xor_ln173_10

]]></Node>
<StgValue><ssdm name="xor_ln173_26"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:250  store i32 %xor_ln173_26, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 130), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:251  %xor_ln173_27 = xor i32 %xor_ln173_23, %xor_ln173_11

]]></Node>
<StgValue><ssdm name="xor_ln173_27"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:252  store i32 %xor_ln173_27, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 130), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="423" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:253  %xor_ln173_28 = xor i32 %key_0_load_12, %xor_ln173_20

]]></Node>
<StgValue><ssdm name="xor_ln173_28"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:254  store i32 %xor_ln173_28, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 11), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:255  %xor_ln173_29 = xor i32 %key_0_load_13, %xor_ln173_21

]]></Node>
<StgValue><ssdm name="xor_ln173_29"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:256  store i32 %xor_ln173_29, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 11), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:257  %xor_ln173_30 = xor i32 %key_0_load_14, %xor_ln173_22

]]></Node>
<StgValue><ssdm name="xor_ln173_30"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:258  store i32 %xor_ln173_30, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 131), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:259  %xor_ln173_31 = xor i32 %key_0_load_15, %xor_ln173_23

]]></Node>
<StgValue><ssdm name="xor_ln173_31"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:260  store i32 %xor_ln173_31, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 131), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:261  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_29, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:262  %trunc_ln248_16 = trunc i32 %xor_ln173_29 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_16"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:263  %sub_ln248_32 = sub i32 0, %xor_ln173_29

]]></Node>
<StgValue><ssdm name="sub_ln248_32"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:264  %trunc_ln248_17 = trunc i32 %sub_ln248_32 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_17"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:265  %tmp_34 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_17)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:266  %sub_ln248_34 = sub i10 0, %tmp_34

]]></Node>
<StgValue><ssdm name="sub_ln248_34"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:267  %tmp_35 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_16)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:268  %select_ln248_16 = select i1 %tmp_33, i10 %sub_ln248_34, i10 %tmp_35

]]></Node>
<StgValue><ssdm name="select_ln248_16"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:269  %zext_ln248_13 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_32, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_13"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:270  %sub_ln248_17 = sub i6 0, %zext_ln248_13

]]></Node>
<StgValue><ssdm name="sub_ln248_17"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:271  %tmp_36 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_29, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:272  %select_ln248_17 = select i1 %tmp_33, i6 %sub_ln248_17, i6 %tmp_36

]]></Node>
<StgValue><ssdm name="select_ln248_17"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:273  %sext_ln248_19_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_17, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_19_cast"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:274  %add_ln248_8 = add i10 %sext_ln248_19_cast, %select_ln248_16

]]></Node>
<StgValue><ssdm name="add_ln248_8"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:275  %sext_ln248_8 = sext i10 %add_ln248_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_8"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:276  %Sbox_addr_24 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_8

]]></Node>
<StgValue><ssdm name="Sbox_addr_24"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:277  %Sbox_load_8 = load i8* %Sbox_addr_24, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_8"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:279  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_30, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:280  %trunc_ln248_18 = trunc i32 %xor_ln173_30 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_18"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:281  %sub_ln248_36 = sub i32 0, %xor_ln173_30

]]></Node>
<StgValue><ssdm name="sub_ln248_36"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:282  %trunc_ln248_19 = trunc i32 %sub_ln248_36 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_19"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:283  %tmp_38 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_19)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:284  %sub_ln248_38 = sub i10 0, %tmp_38

]]></Node>
<StgValue><ssdm name="sub_ln248_38"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:285  %tmp_39 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_18)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:286  %select_ln248_18 = select i1 %tmp_37, i10 %sub_ln248_38, i10 %tmp_39

]]></Node>
<StgValue><ssdm name="select_ln248_18"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:287  %zext_ln248_15 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_36, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_15"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:288  %sub_ln248_19 = sub i6 0, %zext_ln248_15

]]></Node>
<StgValue><ssdm name="sub_ln248_19"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:289  %tmp_40 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_30, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:290  %select_ln248_19 = select i1 %tmp_37, i6 %sub_ln248_19, i6 %tmp_40

]]></Node>
<StgValue><ssdm name="select_ln248_19"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:291  %sext_ln248_22_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_19, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_22_cast"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:292  %add_ln248_9 = add i10 %sext_ln248_22_cast, %select_ln248_18

]]></Node>
<StgValue><ssdm name="add_ln248_9"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:293  %sext_ln248_9 = sext i10 %add_ln248_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_9"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:294  %Sbox_addr_25 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_9

]]></Node>
<StgValue><ssdm name="Sbox_addr_25"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:295  %Sbox_load_23 = load i8* %Sbox_addr_25, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_23"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:297  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_31, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:298  %trunc_ln248_20 = trunc i32 %xor_ln173_31 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_20"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:299  %sub_ln248_40 = sub i32 0, %xor_ln173_31

]]></Node>
<StgValue><ssdm name="sub_ln248_40"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:300  %trunc_ln248_21 = trunc i32 %sub_ln248_40 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_21"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:301  %tmp_42 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_21)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:302  %sub_ln248_42 = sub i10 0, %tmp_42

]]></Node>
<StgValue><ssdm name="sub_ln248_42"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:303  %tmp_43 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_20)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:304  %select_ln248_20 = select i1 %tmp_41, i10 %sub_ln248_42, i10 %tmp_43

]]></Node>
<StgValue><ssdm name="select_ln248_20"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:305  %zext_ln248_17 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_40, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_17"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:306  %sub_ln248_21 = sub i6 0, %zext_ln248_17

]]></Node>
<StgValue><ssdm name="sub_ln248_21"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:307  %tmp_44 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_31, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:308  %select_ln248_21 = select i1 %tmp_41, i6 %sub_ln248_21, i6 %tmp_44

]]></Node>
<StgValue><ssdm name="select_ln248_21"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:309  %sext_ln248_25_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_21, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_25_cast"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:310  %add_ln248_10 = add i10 %sext_ln248_25_cast, %select_ln248_20

]]></Node>
<StgValue><ssdm name="add_ln248_10"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:311  %sext_ln248_10 = sext i10 %add_ln248_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_10"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:312  %Sbox_addr_26 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_10

]]></Node>
<StgValue><ssdm name="Sbox_addr_26"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:313  %Sbox_load_24 = load i8* %Sbox_addr_26, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_24"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:315  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:316  %trunc_ln248_22 = trunc i32 %xor_ln173_28 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_22"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:317  %sub_ln248_44 = sub i32 0, %xor_ln173_28

]]></Node>
<StgValue><ssdm name="sub_ln248_44"/></StgValue>
</operation>

<operation id="485" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:318  %trunc_ln248_23 = trunc i32 %sub_ln248_44 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_23"/></StgValue>
</operation>

<operation id="486" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:319  %tmp_46 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_23)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="487" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:320  %sub_ln248_46 = sub i10 0, %tmp_46

]]></Node>
<StgValue><ssdm name="sub_ln248_46"/></StgValue>
</operation>

<operation id="488" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:321  %tmp_47 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_22)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:322  %select_ln248_22 = select i1 %tmp_45, i10 %sub_ln248_46, i10 %tmp_47

]]></Node>
<StgValue><ssdm name="select_ln248_22"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:323  %zext_ln248_19 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_44, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_19"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:324  %sub_ln248_23 = sub i6 0, %zext_ln248_19

]]></Node>
<StgValue><ssdm name="sub_ln248_23"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:325  %tmp_48 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_28, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:326  %select_ln248_23 = select i1 %tmp_45, i6 %sub_ln248_23, i6 %tmp_48

]]></Node>
<StgValue><ssdm name="select_ln248_23"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:327  %sext_ln248_27_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_23, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_27_cast"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:328  %add_ln248_11 = add i10 %sext_ln248_27_cast, %select_ln248_22

]]></Node>
<StgValue><ssdm name="add_ln248_11"/></StgValue>
</operation>

<operation id="496" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:329  %sext_ln248_11 = sext i10 %add_ln248_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_11"/></StgValue>
</operation>

<operation id="497" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:330  %Sbox_addr_27 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_11

]]></Node>
<StgValue><ssdm name="Sbox_addr_27"/></StgValue>
</operation>

<operation id="498" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:331  %Sbox_load_25 = load i8* %Sbox_addr_27, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_25"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="499" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:277  %Sbox_load_8 = load i8* %Sbox_addr_24, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_8"/></StgValue>
</operation>

<operation id="500" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:278  %zext_ln248_14 = zext i8 %Sbox_load_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_14"/></StgValue>
</operation>

<operation id="501" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:295  %Sbox_load_23 = load i8* %Sbox_addr_25, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_23"/></StgValue>
</operation>

<operation id="502" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:296  %zext_ln248_16 = zext i8 %Sbox_load_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_16"/></StgValue>
</operation>

<operation id="503" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:313  %Sbox_load_24 = load i8* %Sbox_addr_26, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_24"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:314  %zext_ln248_18 = zext i8 %Sbox_load_24 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_18"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:331  %Sbox_load_25 = load i8* %Sbox_addr_27, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_25"/></StgValue>
</operation>

<operation id="506" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:332  %zext_ln248_20 = zext i8 %Sbox_load_25 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_20"/></StgValue>
</operation>

<operation id="507" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:333  %xor_ln173_161 = xor i32 %xor_ln173_16, 4

]]></Node>
<StgValue><ssdm name="xor_ln173_161"/></StgValue>
</operation>

<operation id="508" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:334  %xor_ln173_32 = xor i32 %xor_ln173_161, %zext_ln248_14

]]></Node>
<StgValue><ssdm name="xor_ln173_32"/></StgValue>
</operation>

<operation id="509" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:335  store i32 %xor_ln173_32, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="510" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:336  %xor_ln173_33 = xor i32 %zext_ln248_16, %xor_ln173_17

]]></Node>
<StgValue><ssdm name="xor_ln173_33"/></StgValue>
</operation>

<operation id="511" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:337  store i32 %xor_ln173_33, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="512" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:338  %xor_ln173_34 = xor i32 %zext_ln248_18, %xor_ln173_18

]]></Node>
<StgValue><ssdm name="xor_ln173_34"/></StgValue>
</operation>

<operation id="513" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:339  store i32 %xor_ln173_34, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 132), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:340  %xor_ln173_35 = xor i32 %zext_ln248_20, %xor_ln173_19

]]></Node>
<StgValue><ssdm name="xor_ln173_35"/></StgValue>
</operation>

<operation id="515" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:341  store i32 %xor_ln173_35, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 132), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:354  %xor_ln173_42 = xor i32 %xor_ln173_34, %xor_ln173_10

]]></Node>
<StgValue><ssdm name="xor_ln173_42"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="517" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:342  %xor_ln173_36 = xor i32 %xor_ln173_32, %xor_ln173_20

]]></Node>
<StgValue><ssdm name="xor_ln173_36"/></StgValue>
</operation>

<operation id="518" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:343  store i32 %xor_ln173_36, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 13), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:344  %xor_ln173_37 = xor i32 %xor_ln173_33, %xor_ln173_21

]]></Node>
<StgValue><ssdm name="xor_ln173_37"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:345  store i32 %xor_ln173_37, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 13), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:346  %xor_ln173_38 = xor i32 %xor_ln173_34, %xor_ln173_22

]]></Node>
<StgValue><ssdm name="xor_ln173_38"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:347  store i32 %xor_ln173_38, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 133), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:348  %xor_ln173_39 = xor i32 %xor_ln173_35, %xor_ln173_23

]]></Node>
<StgValue><ssdm name="xor_ln173_39"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:349  store i32 %xor_ln173_39, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 133), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="525" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:350  %xor_ln173_40 = xor i32 %xor_ln173_32, %xor_ln173_8

]]></Node>
<StgValue><ssdm name="xor_ln173_40"/></StgValue>
</operation>

<operation id="526" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:351  store i32 %xor_ln173_40, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="527" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:352  %xor_ln173_41 = xor i32 %xor_ln173_33, %xor_ln173_9

]]></Node>
<StgValue><ssdm name="xor_ln173_41"/></StgValue>
</operation>

<operation id="528" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:353  store i32 %xor_ln173_41, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 14), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="529" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:355  store i32 %xor_ln173_42, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 134), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="530" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:356  %xor_ln173_43 = xor i32 %xor_ln173_35, %xor_ln173_11

]]></Node>
<StgValue><ssdm name="xor_ln173_43"/></StgValue>
</operation>

<operation id="531" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:357  store i32 %xor_ln173_43, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 134), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="532" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:358  %xor_ln173_44 = xor i32 %xor_ln173_40, %xor_ln173_28

]]></Node>
<StgValue><ssdm name="xor_ln173_44"/></StgValue>
</operation>

<operation id="533" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:359  store i32 %xor_ln173_44, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 15), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="534" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:360  %xor_ln173_45 = xor i32 %xor_ln173_41, %xor_ln173_29

]]></Node>
<StgValue><ssdm name="xor_ln173_45"/></StgValue>
</operation>

<operation id="535" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:361  store i32 %xor_ln173_45, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 15), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="536" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:362  %xor_ln173_46 = xor i32 %xor_ln173_42, %xor_ln173_30

]]></Node>
<StgValue><ssdm name="xor_ln173_46"/></StgValue>
</operation>

<operation id="537" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:363  store i32 %xor_ln173_46, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 135), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="538" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:364  %xor_ln173_47 = xor i32 %xor_ln173_43, %xor_ln173_31

]]></Node>
<StgValue><ssdm name="xor_ln173_47"/></StgValue>
</operation>

<operation id="539" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:365  store i32 %xor_ln173_47, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 135), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="540" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:366  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_45, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="541" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:367  %trunc_ln248_24 = trunc i32 %xor_ln173_45 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_24"/></StgValue>
</operation>

<operation id="542" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:368  %sub_ln248_48 = sub i32 0, %xor_ln173_45

]]></Node>
<StgValue><ssdm name="sub_ln248_48"/></StgValue>
</operation>

<operation id="543" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:369  %trunc_ln248_25 = trunc i32 %sub_ln248_48 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_25"/></StgValue>
</operation>

<operation id="544" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:370  %tmp_50 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_25)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="545" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:371  %sub_ln248_50 = sub i10 0, %tmp_50

]]></Node>
<StgValue><ssdm name="sub_ln248_50"/></StgValue>
</operation>

<operation id="546" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:372  %tmp_51 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_24)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="547" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:373  %select_ln248_24 = select i1 %tmp_49, i10 %sub_ln248_50, i10 %tmp_51

]]></Node>
<StgValue><ssdm name="select_ln248_24"/></StgValue>
</operation>

<operation id="548" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:374  %zext_ln248_21 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_48, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_21"/></StgValue>
</operation>

<operation id="549" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:375  %sub_ln248_25 = sub i6 0, %zext_ln248_21

]]></Node>
<StgValue><ssdm name="sub_ln248_25"/></StgValue>
</operation>

<operation id="550" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:376  %tmp_52 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_45, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="551" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:377  %select_ln248_25 = select i1 %tmp_49, i6 %sub_ln248_25, i6 %tmp_52

]]></Node>
<StgValue><ssdm name="select_ln248_25"/></StgValue>
</operation>

<operation id="552" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:378  %sext_ln248_29_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_25, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_29_cast"/></StgValue>
</operation>

<operation id="553" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:379  %add_ln248_12 = add i10 %sext_ln248_29_cast, %select_ln248_24

]]></Node>
<StgValue><ssdm name="add_ln248_12"/></StgValue>
</operation>

<operation id="554" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:380  %sext_ln248_12 = sext i10 %add_ln248_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_12"/></StgValue>
</operation>

<operation id="555" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:381  %Sbox_addr_28 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_12

]]></Node>
<StgValue><ssdm name="Sbox_addr_28"/></StgValue>
</operation>

<operation id="556" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:382  %Sbox_load_12 = load i8* %Sbox_addr_28, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_12"/></StgValue>
</operation>

<operation id="557" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:385  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_46, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="558" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:386  %trunc_ln248_26 = trunc i32 %xor_ln173_46 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_26"/></StgValue>
</operation>

<operation id="559" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:387  %sub_ln248_52 = sub i32 0, %xor_ln173_46

]]></Node>
<StgValue><ssdm name="sub_ln248_52"/></StgValue>
</operation>

<operation id="560" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:388  %trunc_ln248_27 = trunc i32 %sub_ln248_52 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_27"/></StgValue>
</operation>

<operation id="561" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:389  %tmp_54 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_27)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="562" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:390  %sub_ln248_54 = sub i10 0, %tmp_54

]]></Node>
<StgValue><ssdm name="sub_ln248_54"/></StgValue>
</operation>

<operation id="563" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:391  %tmp_55 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_26)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="564" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:392  %select_ln248_26 = select i1 %tmp_53, i10 %sub_ln248_54, i10 %tmp_55

]]></Node>
<StgValue><ssdm name="select_ln248_26"/></StgValue>
</operation>

<operation id="565" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:393  %zext_ln248_22 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_52, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_22"/></StgValue>
</operation>

<operation id="566" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:394  %sub_ln248_27 = sub i6 0, %zext_ln248_22

]]></Node>
<StgValue><ssdm name="sub_ln248_27"/></StgValue>
</operation>

<operation id="567" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:395  %tmp_56 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_46, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="568" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:396  %select_ln248_27 = select i1 %tmp_53, i6 %sub_ln248_27, i6 %tmp_56

]]></Node>
<StgValue><ssdm name="select_ln248_27"/></StgValue>
</operation>

<operation id="569" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:397  %sext_ln248_31_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_27, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_31_cast"/></StgValue>
</operation>

<operation id="570" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:398  %add_ln248_13 = add i10 %sext_ln248_31_cast, %select_ln248_26

]]></Node>
<StgValue><ssdm name="add_ln248_13"/></StgValue>
</operation>

<operation id="571" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:399  %sext_ln248_13 = sext i10 %add_ln248_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_13"/></StgValue>
</operation>

<operation id="572" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:400  %Sbox_addr_29 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_13

]]></Node>
<StgValue><ssdm name="Sbox_addr_29"/></StgValue>
</operation>

<operation id="573" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:401  %Sbox_load_26 = load i8* %Sbox_addr_29, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_26"/></StgValue>
</operation>

<operation id="574" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:403  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_47, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="575" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:404  %trunc_ln248_28 = trunc i32 %xor_ln173_47 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_28"/></StgValue>
</operation>

<operation id="576" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:405  %sub_ln248_56 = sub i32 0, %xor_ln173_47

]]></Node>
<StgValue><ssdm name="sub_ln248_56"/></StgValue>
</operation>

<operation id="577" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:406  %trunc_ln248_29 = trunc i32 %sub_ln248_56 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_29"/></StgValue>
</operation>

<operation id="578" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:407  %tmp_58 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_29)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="579" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:408  %sub_ln248_58 = sub i10 0, %tmp_58

]]></Node>
<StgValue><ssdm name="sub_ln248_58"/></StgValue>
</operation>

<operation id="580" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:409  %tmp_59 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_28)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="581" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:410  %select_ln248_28 = select i1 %tmp_57, i10 %sub_ln248_58, i10 %tmp_59

]]></Node>
<StgValue><ssdm name="select_ln248_28"/></StgValue>
</operation>

<operation id="582" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:411  %zext_ln248_24 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_56, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_24"/></StgValue>
</operation>

<operation id="583" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:412  %sub_ln248_29 = sub i6 0, %zext_ln248_24

]]></Node>
<StgValue><ssdm name="sub_ln248_29"/></StgValue>
</operation>

<operation id="584" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:413  %tmp_60 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_47, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="585" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:414  %select_ln248_29 = select i1 %tmp_57, i6 %sub_ln248_29, i6 %tmp_60

]]></Node>
<StgValue><ssdm name="select_ln248_29"/></StgValue>
</operation>

<operation id="586" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:415  %sext_ln248_34_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_29, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_34_cast"/></StgValue>
</operation>

<operation id="587" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:416  %add_ln248_14 = add i10 %sext_ln248_34_cast, %select_ln248_28

]]></Node>
<StgValue><ssdm name="add_ln248_14"/></StgValue>
</operation>

<operation id="588" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:417  %sext_ln248_14 = sext i10 %add_ln248_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_14"/></StgValue>
</operation>

<operation id="589" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:418  %Sbox_addr_30 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_14

]]></Node>
<StgValue><ssdm name="Sbox_addr_30"/></StgValue>
</operation>

<operation id="590" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:419  %Sbox_load_27 = load i8* %Sbox_addr_30, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_27"/></StgValue>
</operation>

<operation id="591" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:421  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_44, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="592" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:422  %trunc_ln248_30 = trunc i32 %xor_ln173_44 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_30"/></StgValue>
</operation>

<operation id="593" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:423  %sub_ln248_60 = sub i32 0, %xor_ln173_44

]]></Node>
<StgValue><ssdm name="sub_ln248_60"/></StgValue>
</operation>

<operation id="594" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:424  %trunc_ln248_31 = trunc i32 %sub_ln248_60 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_31"/></StgValue>
</operation>

<operation id="595" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:425  %tmp_62 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_31)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="596" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:426  %sub_ln248_62 = sub i10 0, %tmp_62

]]></Node>
<StgValue><ssdm name="sub_ln248_62"/></StgValue>
</operation>

<operation id="597" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:427  %tmp_63 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_30)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="598" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:428  %select_ln248_30 = select i1 %tmp_61, i10 %sub_ln248_62, i10 %tmp_63

]]></Node>
<StgValue><ssdm name="select_ln248_30"/></StgValue>
</operation>

<operation id="599" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:429  %zext_ln248_26 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_60, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_26"/></StgValue>
</operation>

<operation id="600" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:430  %sub_ln248_31 = sub i6 0, %zext_ln248_26

]]></Node>
<StgValue><ssdm name="sub_ln248_31"/></StgValue>
</operation>

<operation id="601" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:431  %tmp_64 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_44, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="602" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:432  %select_ln248_31 = select i1 %tmp_61, i6 %sub_ln248_31, i6 %tmp_64

]]></Node>
<StgValue><ssdm name="select_ln248_31"/></StgValue>
</operation>

<operation id="603" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:433  %sext_ln248_37_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_31, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_37_cast"/></StgValue>
</operation>

<operation id="604" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:434  %add_ln248_15 = add i10 %sext_ln248_37_cast, %select_ln248_30

]]></Node>
<StgValue><ssdm name="add_ln248_15"/></StgValue>
</operation>

<operation id="605" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:435  %sext_ln248_15 = sext i10 %add_ln248_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_15"/></StgValue>
</operation>

<operation id="606" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:436  %Sbox_addr_31 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_15

]]></Node>
<StgValue><ssdm name="Sbox_addr_31"/></StgValue>
</operation>

<operation id="607" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:437  %Sbox_load_28 = load i8* %Sbox_addr_31, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_28"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="608" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:382  %Sbox_load_12 = load i8* %Sbox_addr_28, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_12"/></StgValue>
</operation>

<operation id="609" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader.i:383  %xor_ln154_1 = xor i8 %Sbox_load_12, 8

]]></Node>
<StgValue><ssdm name="xor_ln154_1"/></StgValue>
</operation>

<operation id="610" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:384  %zext_ln154_1 = zext i8 %xor_ln154_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln154_1"/></StgValue>
</operation>

<operation id="611" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:401  %Sbox_load_26 = load i8* %Sbox_addr_29, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_26"/></StgValue>
</operation>

<operation id="612" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:402  %zext_ln248_23 = zext i8 %Sbox_load_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_23"/></StgValue>
</operation>

<operation id="613" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:419  %Sbox_load_27 = load i8* %Sbox_addr_30, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_27"/></StgValue>
</operation>

<operation id="614" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:420  %zext_ln248_25 = zext i8 %Sbox_load_27 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_25"/></StgValue>
</operation>

<operation id="615" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:437  %Sbox_load_28 = load i8* %Sbox_addr_31, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_28"/></StgValue>
</operation>

<operation id="616" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:438  %zext_ln248_27 = zext i8 %Sbox_load_28 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_27"/></StgValue>
</operation>

<operation id="617" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:439  %xor_ln173_48 = xor i32 %zext_ln154_1, %xor_ln173_32

]]></Node>
<StgValue><ssdm name="xor_ln173_48"/></StgValue>
</operation>

<operation id="618" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:440  store i32 %xor_ln173_48, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 16), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="619" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:441  %xor_ln173_49 = xor i32 %zext_ln248_23, %xor_ln173_33

]]></Node>
<StgValue><ssdm name="xor_ln173_49"/></StgValue>
</operation>

<operation id="620" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:442  store i32 %xor_ln173_49, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 16), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="621" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:443  %xor_ln173_50 = xor i32 %zext_ln248_25, %xor_ln173_34

]]></Node>
<StgValue><ssdm name="xor_ln173_50"/></StgValue>
</operation>

<operation id="622" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:444  store i32 %xor_ln173_50, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 136), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="623" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:445  %xor_ln173_51 = xor i32 %zext_ln248_27, %xor_ln173_35

]]></Node>
<StgValue><ssdm name="xor_ln173_51"/></StgValue>
</operation>

<operation id="624" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:446  store i32 %xor_ln173_51, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 136), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="625" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:447  %xor_ln173_52 = xor i32 %zext_ln154_1, %xor_ln173_20

]]></Node>
<StgValue><ssdm name="xor_ln173_52"/></StgValue>
</operation>

<operation id="626" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:449  %xor_ln173_53 = xor i32 %zext_ln248_23, %xor_ln173_21

]]></Node>
<StgValue><ssdm name="xor_ln173_53"/></StgValue>
</operation>

<operation id="627" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:451  %xor_ln173_54 = xor i32 %zext_ln248_25, %xor_ln173_22

]]></Node>
<StgValue><ssdm name="xor_ln173_54"/></StgValue>
</operation>

<operation id="628" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:453  %xor_ln173_55 = xor i32 %zext_ln248_27, %xor_ln173_23

]]></Node>
<StgValue><ssdm name="xor_ln173_55"/></StgValue>
</operation>

<operation id="629" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:463  %xor_ln173_60 = xor i32 %key_0_load_12, %zext_ln154_1

]]></Node>
<StgValue><ssdm name="xor_ln173_60"/></StgValue>
</operation>

<operation id="630" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:465  %xor_ln173_61 = xor i32 %zext_ln248_23, %key_0_load_13

]]></Node>
<StgValue><ssdm name="xor_ln173_61"/></StgValue>
</operation>

<operation id="631" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:467  %xor_ln173_62 = xor i32 %zext_ln248_25, %key_0_load_14

]]></Node>
<StgValue><ssdm name="xor_ln173_62"/></StgValue>
</operation>

<operation id="632" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:469  %xor_ln173_63 = xor i32 %zext_ln248_27, %key_0_load_15

]]></Node>
<StgValue><ssdm name="xor_ln173_63"/></StgValue>
</operation>

<operation id="633" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:471  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_61, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="634" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:472  %trunc_ln248_32 = trunc i32 %xor_ln173_61 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_32"/></StgValue>
</operation>

<operation id="635" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:473  %sub_ln248_64 = sub i32 0, %xor_ln173_61

]]></Node>
<StgValue><ssdm name="sub_ln248_64"/></StgValue>
</operation>

<operation id="636" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:474  %trunc_ln248_33 = trunc i32 %sub_ln248_64 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_33"/></StgValue>
</operation>

<operation id="637" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:475  %tmp_66 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_33)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="638" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:476  %sub_ln248_66 = sub i10 0, %tmp_66

]]></Node>
<StgValue><ssdm name="sub_ln248_66"/></StgValue>
</operation>

<operation id="639" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:477  %tmp_67 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_32)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="640" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:478  %select_ln248_32 = select i1 %tmp_65, i10 %sub_ln248_66, i10 %tmp_67

]]></Node>
<StgValue><ssdm name="select_ln248_32"/></StgValue>
</operation>

<operation id="641" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:479  %zext_ln248_28 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_64, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_28"/></StgValue>
</operation>

<operation id="642" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:480  %sub_ln248_33 = sub i6 0, %zext_ln248_28

]]></Node>
<StgValue><ssdm name="sub_ln248_33"/></StgValue>
</operation>

<operation id="643" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:481  %tmp_68 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_61, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="644" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:482  %select_ln248_33 = select i1 %tmp_65, i6 %sub_ln248_33, i6 %tmp_68

]]></Node>
<StgValue><ssdm name="select_ln248_33"/></StgValue>
</operation>

<operation id="645" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:483  %sext_ln248_38_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_33, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_38_cast"/></StgValue>
</operation>

<operation id="646" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:484  %add_ln248_16 = add i10 %sext_ln248_38_cast, %select_ln248_32

]]></Node>
<StgValue><ssdm name="add_ln248_16"/></StgValue>
</operation>

<operation id="647" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:485  %sext_ln248_16 = sext i10 %add_ln248_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_16"/></StgValue>
</operation>

<operation id="648" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:486  %Sbox_addr_32 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_16

]]></Node>
<StgValue><ssdm name="Sbox_addr_32"/></StgValue>
</operation>

<operation id="649" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:487  %Sbox_load_29 = load i8* %Sbox_addr_32, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_29"/></StgValue>
</operation>

<operation id="650" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:489  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_62, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="651" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:490  %trunc_ln248_34 = trunc i32 %xor_ln173_62 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_34"/></StgValue>
</operation>

<operation id="652" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:491  %sub_ln248_68 = sub i32 0, %xor_ln173_62

]]></Node>
<StgValue><ssdm name="sub_ln248_68"/></StgValue>
</operation>

<operation id="653" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:492  %trunc_ln248_35 = trunc i32 %sub_ln248_68 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_35"/></StgValue>
</operation>

<operation id="654" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:493  %tmp_70 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_35)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="655" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:494  %sub_ln248_70 = sub i10 0, %tmp_70

]]></Node>
<StgValue><ssdm name="sub_ln248_70"/></StgValue>
</operation>

<operation id="656" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:495  %tmp_71 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_34)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="657" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:496  %select_ln248_34 = select i1 %tmp_69, i10 %sub_ln248_70, i10 %tmp_71

]]></Node>
<StgValue><ssdm name="select_ln248_34"/></StgValue>
</operation>

<operation id="658" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:497  %zext_ln248_30 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_68, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_30"/></StgValue>
</operation>

<operation id="659" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:498  %sub_ln248_35 = sub i6 0, %zext_ln248_30

]]></Node>
<StgValue><ssdm name="sub_ln248_35"/></StgValue>
</operation>

<operation id="660" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:499  %tmp_72 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_62, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="661" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:500  %select_ln248_35 = select i1 %tmp_69, i6 %sub_ln248_35, i6 %tmp_72

]]></Node>
<StgValue><ssdm name="select_ln248_35"/></StgValue>
</operation>

<operation id="662" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:501  %sext_ln248_40_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_35, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_40_cast"/></StgValue>
</operation>

<operation id="663" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:502  %add_ln248_17 = add i10 %sext_ln248_40_cast, %select_ln248_34

]]></Node>
<StgValue><ssdm name="add_ln248_17"/></StgValue>
</operation>

<operation id="664" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:503  %sext_ln248_17 = sext i10 %add_ln248_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_17"/></StgValue>
</operation>

<operation id="665" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:504  %Sbox_addr_33 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_17

]]></Node>
<StgValue><ssdm name="Sbox_addr_33"/></StgValue>
</operation>

<operation id="666" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:505  %Sbox_load_30 = load i8* %Sbox_addr_33, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_30"/></StgValue>
</operation>

<operation id="667" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:507  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_63, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="668" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:508  %trunc_ln248_36 = trunc i32 %xor_ln173_63 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_36"/></StgValue>
</operation>

<operation id="669" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:509  %sub_ln248_72 = sub i32 0, %xor_ln173_63

]]></Node>
<StgValue><ssdm name="sub_ln248_72"/></StgValue>
</operation>

<operation id="670" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:510  %trunc_ln248_37 = trunc i32 %sub_ln248_72 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_37"/></StgValue>
</operation>

<operation id="671" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:511  %tmp_74 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_37)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="672" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:512  %sub_ln248_74 = sub i10 0, %tmp_74

]]></Node>
<StgValue><ssdm name="sub_ln248_74"/></StgValue>
</operation>

<operation id="673" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:513  %tmp_75 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_36)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="674" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:514  %select_ln248_36 = select i1 %tmp_73, i10 %sub_ln248_74, i10 %tmp_75

]]></Node>
<StgValue><ssdm name="select_ln248_36"/></StgValue>
</operation>

<operation id="675" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:515  %zext_ln248_32 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_72, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_32"/></StgValue>
</operation>

<operation id="676" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:516  %sub_ln248_37 = sub i6 0, %zext_ln248_32

]]></Node>
<StgValue><ssdm name="sub_ln248_37"/></StgValue>
</operation>

<operation id="677" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:517  %tmp_76 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_63, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="678" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:518  %select_ln248_37 = select i1 %tmp_73, i6 %sub_ln248_37, i6 %tmp_76

]]></Node>
<StgValue><ssdm name="select_ln248_37"/></StgValue>
</operation>

<operation id="679" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:519  %sext_ln248_42_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_37, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_42_cast"/></StgValue>
</operation>

<operation id="680" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:520  %add_ln248_18 = add i10 %sext_ln248_42_cast, %select_ln248_36

]]></Node>
<StgValue><ssdm name="add_ln248_18"/></StgValue>
</operation>

<operation id="681" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:521  %sext_ln248_18 = sext i10 %add_ln248_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_18"/></StgValue>
</operation>

<operation id="682" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:522  %Sbox_addr_34 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_18

]]></Node>
<StgValue><ssdm name="Sbox_addr_34"/></StgValue>
</operation>

<operation id="683" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:523  %Sbox_load_31 = load i8* %Sbox_addr_34, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_31"/></StgValue>
</operation>

<operation id="684" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:525  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_60, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="685" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:526  %trunc_ln248_38 = trunc i32 %xor_ln173_60 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_38"/></StgValue>
</operation>

<operation id="686" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:527  %sub_ln248_76 = sub i32 0, %xor_ln173_60

]]></Node>
<StgValue><ssdm name="sub_ln248_76"/></StgValue>
</operation>

<operation id="687" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:528  %trunc_ln248_39 = trunc i32 %sub_ln248_76 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_39"/></StgValue>
</operation>

<operation id="688" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:529  %tmp_78 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_39)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="689" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:530  %sub_ln248_78 = sub i10 0, %tmp_78

]]></Node>
<StgValue><ssdm name="sub_ln248_78"/></StgValue>
</operation>

<operation id="690" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:531  %tmp_79 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_38)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="691" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:532  %select_ln248_38 = select i1 %tmp_77, i10 %sub_ln248_78, i10 %tmp_79

]]></Node>
<StgValue><ssdm name="select_ln248_38"/></StgValue>
</operation>

<operation id="692" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:533  %zext_ln248_34 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_76, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_34"/></StgValue>
</operation>

<operation id="693" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:534  %sub_ln248_39 = sub i6 0, %zext_ln248_34

]]></Node>
<StgValue><ssdm name="sub_ln248_39"/></StgValue>
</operation>

<operation id="694" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:535  %tmp_80 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_60, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="695" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:536  %select_ln248_39 = select i1 %tmp_77, i6 %sub_ln248_39, i6 %tmp_80

]]></Node>
<StgValue><ssdm name="select_ln248_39"/></StgValue>
</operation>

<operation id="696" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:537  %sext_ln248_44_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_39, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_44_cast"/></StgValue>
</operation>

<operation id="697" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:538  %add_ln248_19 = add i10 %sext_ln248_44_cast, %select_ln248_38

]]></Node>
<StgValue><ssdm name="add_ln248_19"/></StgValue>
</operation>

<operation id="698" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:539  %sext_ln248_19 = sext i10 %add_ln248_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_19"/></StgValue>
</operation>

<operation id="699" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:540  %Sbox_addr_35 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_19

]]></Node>
<StgValue><ssdm name="Sbox_addr_35"/></StgValue>
</operation>

<operation id="700" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:541  %Sbox_load_33 = load i8* %Sbox_addr_35, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_33"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="701" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:448  store i32 %xor_ln173_52, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 17), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="702" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:450  store i32 %xor_ln173_53, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 17), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="703" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:452  store i32 %xor_ln173_54, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 137), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="704" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:454  store i32 %xor_ln173_55, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 137), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="705" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:487  %Sbox_load_29 = load i8* %Sbox_addr_32, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_29"/></StgValue>
</operation>

<operation id="706" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:488  %zext_ln248_29 = zext i8 %Sbox_load_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_29"/></StgValue>
</operation>

<operation id="707" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:505  %Sbox_load_30 = load i8* %Sbox_addr_33, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_30"/></StgValue>
</operation>

<operation id="708" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:506  %zext_ln248_31 = zext i8 %Sbox_load_30 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_31"/></StgValue>
</operation>

<operation id="709" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:523  %Sbox_load_31 = load i8* %Sbox_addr_34, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_31"/></StgValue>
</operation>

<operation id="710" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:524  %zext_ln248_33 = zext i8 %Sbox_load_31 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_33"/></StgValue>
</operation>

<operation id="711" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:541  %Sbox_load_33 = load i8* %Sbox_addr_35, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_33"/></StgValue>
</operation>

<operation id="712" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:542  %zext_ln248_35 = zext i8 %Sbox_load_33 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_35"/></StgValue>
</operation>

<operation id="713" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:543  %xor_ln173_162 = xor i32 %xor_ln173_48, 16

]]></Node>
<StgValue><ssdm name="xor_ln173_162"/></StgValue>
</operation>

<operation id="714" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:544  %xor_ln173_64 = xor i32 %xor_ln173_162, %zext_ln248_29

]]></Node>
<StgValue><ssdm name="xor_ln173_64"/></StgValue>
</operation>

<operation id="715" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:546  %xor_ln173_65 = xor i32 %zext_ln248_31, %xor_ln173_49

]]></Node>
<StgValue><ssdm name="xor_ln173_65"/></StgValue>
</operation>

<operation id="716" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:548  %xor_ln173_66 = xor i32 %zext_ln248_33, %xor_ln173_50

]]></Node>
<StgValue><ssdm name="xor_ln173_66"/></StgValue>
</operation>

<operation id="717" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:550  %xor_ln173_67 = xor i32 %zext_ln248_35, %xor_ln173_51

]]></Node>
<StgValue><ssdm name="xor_ln173_67"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="718" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:455  %xor_ln173_56 = xor i32 %xor_ln173_52, %xor_ln173_40

]]></Node>
<StgValue><ssdm name="xor_ln173_56"/></StgValue>
</operation>

<operation id="719" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:456  store i32 %xor_ln173_56, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 18), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="720" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:457  %xor_ln173_57 = xor i32 %xor_ln173_53, %xor_ln173_41

]]></Node>
<StgValue><ssdm name="xor_ln173_57"/></StgValue>
</operation>

<operation id="721" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:458  store i32 %xor_ln173_57, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 18), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="722" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:459  %xor_ln173_58 = xor i32 %xor_ln173_54, %xor_ln173_42

]]></Node>
<StgValue><ssdm name="xor_ln173_58"/></StgValue>
</operation>

<operation id="723" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:460  store i32 %xor_ln173_58, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 138), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="724" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:461  %xor_ln173_59 = xor i32 %xor_ln173_55, %xor_ln173_43

]]></Node>
<StgValue><ssdm name="xor_ln173_59"/></StgValue>
</operation>

<operation id="725" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:462  store i32 %xor_ln173_59, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 138), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="726" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:560  %xor_ln173_72 = xor i32 %xor_ln173_64, %xor_ln173_40

]]></Node>
<StgValue><ssdm name="xor_ln173_72"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="727" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:464  store i32 %xor_ln173_60, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 19), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="728" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:466  store i32 %xor_ln173_61, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 19), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="729" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:468  store i32 %xor_ln173_62, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 139), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="730" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:470  store i32 %xor_ln173_63, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 139), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="731" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:545  store i32 %xor_ln173_64, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 20), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="732" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:547  store i32 %xor_ln173_65, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 20), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="733" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:549  store i32 %xor_ln173_66, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 140), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="734" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:551  store i32 %xor_ln173_67, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 140), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="735" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:552  %xor_ln173_68 = xor i32 %xor_ln173_64, %xor_ln173_52

]]></Node>
<StgValue><ssdm name="xor_ln173_68"/></StgValue>
</operation>

<operation id="736" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:553  store i32 %xor_ln173_68, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 21), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="737" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:554  %xor_ln173_69 = xor i32 %xor_ln173_65, %xor_ln173_53

]]></Node>
<StgValue><ssdm name="xor_ln173_69"/></StgValue>
</operation>

<operation id="738" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:555  store i32 %xor_ln173_69, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 21), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="739" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:556  %xor_ln173_70 = xor i32 %xor_ln173_66, %xor_ln173_54

]]></Node>
<StgValue><ssdm name="xor_ln173_70"/></StgValue>
</operation>

<operation id="740" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:557  store i32 %xor_ln173_70, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 141), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="741" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:558  %xor_ln173_71 = xor i32 %xor_ln173_67, %xor_ln173_55

]]></Node>
<StgValue><ssdm name="xor_ln173_71"/></StgValue>
</operation>

<operation id="742" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:559  store i32 %xor_ln173_71, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 141), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="743" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:561  store i32 %xor_ln173_72, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 22), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="744" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:562  %xor_ln173_73 = xor i32 %xor_ln173_65, %xor_ln173_41

]]></Node>
<StgValue><ssdm name="xor_ln173_73"/></StgValue>
</operation>

<operation id="745" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:563  store i32 %xor_ln173_73, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 22), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="746" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:564  %xor_ln173_74 = xor i32 %xor_ln173_66, %xor_ln173_42

]]></Node>
<StgValue><ssdm name="xor_ln173_74"/></StgValue>
</operation>

<operation id="747" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:565  store i32 %xor_ln173_74, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 142), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="748" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:566  %xor_ln173_75 = xor i32 %xor_ln173_67, %xor_ln173_43

]]></Node>
<StgValue><ssdm name="xor_ln173_75"/></StgValue>
</operation>

<operation id="749" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:567  store i32 %xor_ln173_75, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 142), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="750" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:568  %xor_ln173_76 = xor i32 %xor_ln173_72, %xor_ln173_60

]]></Node>
<StgValue><ssdm name="xor_ln173_76"/></StgValue>
</operation>

<operation id="751" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:569  store i32 %xor_ln173_76, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 23), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="752" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:570  %xor_ln173_77 = xor i32 %xor_ln173_73, %xor_ln173_61

]]></Node>
<StgValue><ssdm name="xor_ln173_77"/></StgValue>
</operation>

<operation id="753" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:571  store i32 %xor_ln173_77, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 23), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="754" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:572  %xor_ln173_78 = xor i32 %xor_ln173_74, %xor_ln173_62

]]></Node>
<StgValue><ssdm name="xor_ln173_78"/></StgValue>
</operation>

<operation id="755" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:573  store i32 %xor_ln173_78, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 143), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="756" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:574  %xor_ln173_79 = xor i32 %xor_ln173_75, %xor_ln173_63

]]></Node>
<StgValue><ssdm name="xor_ln173_79"/></StgValue>
</operation>

<operation id="757" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:575  store i32 %xor_ln173_79, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 143), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="758" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:576  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_77, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="759" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:577  %trunc_ln248_40 = trunc i32 %xor_ln173_77 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_40"/></StgValue>
</operation>

<operation id="760" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:578  %sub_ln248_80 = sub i32 0, %xor_ln173_77

]]></Node>
<StgValue><ssdm name="sub_ln248_80"/></StgValue>
</operation>

<operation id="761" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:579  %trunc_ln248_41 = trunc i32 %sub_ln248_80 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_41"/></StgValue>
</operation>

<operation id="762" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:580  %tmp_82 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_41)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="763" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:581  %sub_ln248_81 = sub i10 0, %tmp_82

]]></Node>
<StgValue><ssdm name="sub_ln248_81"/></StgValue>
</operation>

<operation id="764" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:582  %tmp_83 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_40)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="765" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:583  %select_ln248_40 = select i1 %tmp_81, i10 %sub_ln248_81, i10 %tmp_83

]]></Node>
<StgValue><ssdm name="select_ln248_40"/></StgValue>
</operation>

<operation id="766" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:584  %zext_ln248_36 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_80, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_36"/></StgValue>
</operation>

<operation id="767" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:585  %sub_ln248_41 = sub i6 0, %zext_ln248_36

]]></Node>
<StgValue><ssdm name="sub_ln248_41"/></StgValue>
</operation>

<operation id="768" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:586  %tmp_84 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_77, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="769" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:587  %select_ln248_41 = select i1 %tmp_81, i6 %sub_ln248_41, i6 %tmp_84

]]></Node>
<StgValue><ssdm name="select_ln248_41"/></StgValue>
</operation>

<operation id="770" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:588  %sext_ln248_45_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_41, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_45_cast"/></StgValue>
</operation>

<operation id="771" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:589  %add_ln248_20 = add i10 %sext_ln248_45_cast, %select_ln248_40

]]></Node>
<StgValue><ssdm name="add_ln248_20"/></StgValue>
</operation>

<operation id="772" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:590  %sext_ln248_20 = sext i10 %add_ln248_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_20"/></StgValue>
</operation>

<operation id="773" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:591  %Sbox_addr_36 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_20

]]></Node>
<StgValue><ssdm name="Sbox_addr_36"/></StgValue>
</operation>

<operation id="774" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:592  %Sbox_load_20 = load i8* %Sbox_addr_36, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_20"/></StgValue>
</operation>

<operation id="775" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:595  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_78, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="776" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:596  %trunc_ln248_42 = trunc i32 %xor_ln173_78 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_42"/></StgValue>
</operation>

<operation id="777" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:597  %sub_ln248_82 = sub i32 0, %xor_ln173_78

]]></Node>
<StgValue><ssdm name="sub_ln248_82"/></StgValue>
</operation>

<operation id="778" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:598  %trunc_ln248_43 = trunc i32 %sub_ln248_82 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_43"/></StgValue>
</operation>

<operation id="779" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:599  %tmp_86 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_43)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="780" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:600  %sub_ln248_83 = sub i10 0, %tmp_86

]]></Node>
<StgValue><ssdm name="sub_ln248_83"/></StgValue>
</operation>

<operation id="781" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:601  %tmp_87 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_42)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="782" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:602  %select_ln248_42 = select i1 %tmp_85, i10 %sub_ln248_83, i10 %tmp_87

]]></Node>
<StgValue><ssdm name="select_ln248_42"/></StgValue>
</operation>

<operation id="783" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:603  %zext_ln248_37 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_82, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_37"/></StgValue>
</operation>

<operation id="784" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:604  %sub_ln248_43 = sub i6 0, %zext_ln248_37

]]></Node>
<StgValue><ssdm name="sub_ln248_43"/></StgValue>
</operation>

<operation id="785" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:605  %tmp_88 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_78, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="786" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:606  %select_ln248_43 = select i1 %tmp_85, i6 %sub_ln248_43, i6 %tmp_88

]]></Node>
<StgValue><ssdm name="select_ln248_43"/></StgValue>
</operation>

<operation id="787" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:607  %sext_ln248_47_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_43, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_47_cast"/></StgValue>
</operation>

<operation id="788" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:608  %add_ln248_21 = add i10 %sext_ln248_47_cast, %select_ln248_42

]]></Node>
<StgValue><ssdm name="add_ln248_21"/></StgValue>
</operation>

<operation id="789" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:609  %sext_ln248_21 = sext i10 %add_ln248_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_21"/></StgValue>
</operation>

<operation id="790" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:610  %Sbox_addr_37 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_21

]]></Node>
<StgValue><ssdm name="Sbox_addr_37"/></StgValue>
</operation>

<operation id="791" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:611  %Sbox_load_34 = load i8* %Sbox_addr_37, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_34"/></StgValue>
</operation>

<operation id="792" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:613  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_79, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="793" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:614  %trunc_ln248_44 = trunc i32 %xor_ln173_79 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_44"/></StgValue>
</operation>

<operation id="794" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:615  %sub_ln248_84 = sub i32 0, %xor_ln173_79

]]></Node>
<StgValue><ssdm name="sub_ln248_84"/></StgValue>
</operation>

<operation id="795" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:616  %trunc_ln248_45 = trunc i32 %sub_ln248_84 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_45"/></StgValue>
</operation>

<operation id="796" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:617  %tmp_90 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_45)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="797" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:618  %sub_ln248_85 = sub i10 0, %tmp_90

]]></Node>
<StgValue><ssdm name="sub_ln248_85"/></StgValue>
</operation>

<operation id="798" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:619  %tmp_91 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_44)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="799" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:620  %select_ln248_44 = select i1 %tmp_89, i10 %sub_ln248_85, i10 %tmp_91

]]></Node>
<StgValue><ssdm name="select_ln248_44"/></StgValue>
</operation>

<operation id="800" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:621  %zext_ln248_39 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_84, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_39"/></StgValue>
</operation>

<operation id="801" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:622  %sub_ln248_45 = sub i6 0, %zext_ln248_39

]]></Node>
<StgValue><ssdm name="sub_ln248_45"/></StgValue>
</operation>

<operation id="802" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:623  %tmp_92 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_79, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="803" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:624  %select_ln248_45 = select i1 %tmp_89, i6 %sub_ln248_45, i6 %tmp_92

]]></Node>
<StgValue><ssdm name="select_ln248_45"/></StgValue>
</operation>

<operation id="804" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:625  %sext_ln248_49_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_45, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_49_cast"/></StgValue>
</operation>

<operation id="805" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:626  %add_ln248_22 = add i10 %sext_ln248_49_cast, %select_ln248_44

]]></Node>
<StgValue><ssdm name="add_ln248_22"/></StgValue>
</operation>

<operation id="806" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:627  %sext_ln248_22 = sext i10 %add_ln248_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_22"/></StgValue>
</operation>

<operation id="807" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:628  %Sbox_addr_38 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_22

]]></Node>
<StgValue><ssdm name="Sbox_addr_38"/></StgValue>
</operation>

<operation id="808" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:629  %Sbox_load_35 = load i8* %Sbox_addr_38, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_35"/></StgValue>
</operation>

<operation id="809" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:631  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_76, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="810" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:632  %trunc_ln248_46 = trunc i32 %xor_ln173_76 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_46"/></StgValue>
</operation>

<operation id="811" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:633  %sub_ln248_86 = sub i32 0, %xor_ln173_76

]]></Node>
<StgValue><ssdm name="sub_ln248_86"/></StgValue>
</operation>

<operation id="812" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:634  %trunc_ln248_47 = trunc i32 %sub_ln248_86 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_47"/></StgValue>
</operation>

<operation id="813" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:635  %tmp_94 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_47)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="814" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:636  %sub_ln248_87 = sub i10 0, %tmp_94

]]></Node>
<StgValue><ssdm name="sub_ln248_87"/></StgValue>
</operation>

<operation id="815" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:637  %tmp_95 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_46)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="816" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:638  %select_ln248_46 = select i1 %tmp_93, i10 %sub_ln248_87, i10 %tmp_95

]]></Node>
<StgValue><ssdm name="select_ln248_46"/></StgValue>
</operation>

<operation id="817" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:639  %zext_ln248_41 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_86, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_41"/></StgValue>
</operation>

<operation id="818" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:640  %sub_ln248_47 = sub i6 0, %zext_ln248_41

]]></Node>
<StgValue><ssdm name="sub_ln248_47"/></StgValue>
</operation>

<operation id="819" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:641  %tmp_96 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_76, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="820" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:642  %select_ln248_47 = select i1 %tmp_93, i6 %sub_ln248_47, i6 %tmp_96

]]></Node>
<StgValue><ssdm name="select_ln248_47"/></StgValue>
</operation>

<operation id="821" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:643  %sext_ln248_51_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_47, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_51_cast"/></StgValue>
</operation>

<operation id="822" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:644  %add_ln248_23 = add i10 %sext_ln248_51_cast, %select_ln248_46

]]></Node>
<StgValue><ssdm name="add_ln248_23"/></StgValue>
</operation>

<operation id="823" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:645  %sext_ln248_23 = sext i10 %add_ln248_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_23"/></StgValue>
</operation>

<operation id="824" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:646  %Sbox_addr_39 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_23

]]></Node>
<StgValue><ssdm name="Sbox_addr_39"/></StgValue>
</operation>

<operation id="825" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:647  %Sbox_load_37 = load i8* %Sbox_addr_39, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_37"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="826" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:592  %Sbox_load_20 = load i8* %Sbox_addr_36, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_20"/></StgValue>
</operation>

<operation id="827" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader.i:593  %xor_ln154_2 = xor i8 %Sbox_load_20, 32

]]></Node>
<StgValue><ssdm name="xor_ln154_2"/></StgValue>
</operation>

<operation id="828" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:594  %zext_ln154_2 = zext i8 %xor_ln154_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln154_2"/></StgValue>
</operation>

<operation id="829" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:611  %Sbox_load_34 = load i8* %Sbox_addr_37, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_34"/></StgValue>
</operation>

<operation id="830" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:612  %zext_ln248_38 = zext i8 %Sbox_load_34 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_38"/></StgValue>
</operation>

<operation id="831" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:629  %Sbox_load_35 = load i8* %Sbox_addr_38, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_35"/></StgValue>
</operation>

<operation id="832" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:630  %zext_ln248_40 = zext i8 %Sbox_load_35 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_40"/></StgValue>
</operation>

<operation id="833" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:647  %Sbox_load_37 = load i8* %Sbox_addr_39, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_37"/></StgValue>
</operation>

<operation id="834" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:648  %zext_ln248_42 = zext i8 %Sbox_load_37 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_42"/></StgValue>
</operation>

<operation id="835" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:649  %xor_ln173_80 = xor i32 %zext_ln154_2, %xor_ln173_64

]]></Node>
<StgValue><ssdm name="xor_ln173_80"/></StgValue>
</operation>

<operation id="836" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:650  store i32 %xor_ln173_80, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 24), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="837" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:651  %xor_ln173_81 = xor i32 %zext_ln248_38, %xor_ln173_65

]]></Node>
<StgValue><ssdm name="xor_ln173_81"/></StgValue>
</operation>

<operation id="838" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:652  store i32 %xor_ln173_81, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 24), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="839" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:653  %xor_ln173_82 = xor i32 %zext_ln248_40, %xor_ln173_66

]]></Node>
<StgValue><ssdm name="xor_ln173_82"/></StgValue>
</operation>

<operation id="840" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:654  store i32 %xor_ln173_82, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 144), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="841" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:655  %xor_ln173_83 = xor i32 %zext_ln248_42, %xor_ln173_67

]]></Node>
<StgValue><ssdm name="xor_ln173_83"/></StgValue>
</operation>

<operation id="842" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:656  store i32 %xor_ln173_83, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 144), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="843" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:657  %xor_ln173_84 = xor i32 %zext_ln154_2, %xor_ln173_52

]]></Node>
<StgValue><ssdm name="xor_ln173_84"/></StgValue>
</operation>

<operation id="844" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:659  %xor_ln173_85 = xor i32 %zext_ln248_38, %xor_ln173_53

]]></Node>
<StgValue><ssdm name="xor_ln173_85"/></StgValue>
</operation>

<operation id="845" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:661  %xor_ln173_86 = xor i32 %zext_ln248_40, %xor_ln173_54

]]></Node>
<StgValue><ssdm name="xor_ln173_86"/></StgValue>
</operation>

<operation id="846" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:663  %xor_ln173_87 = xor i32 %zext_ln248_42, %xor_ln173_55

]]></Node>
<StgValue><ssdm name="xor_ln173_87"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="847" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:658  store i32 %xor_ln173_84, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 25), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="848" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:660  store i32 %xor_ln173_85, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 25), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="849" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:662  store i32 %xor_ln173_86, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 145), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="850" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:664  store i32 %xor_ln173_87, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 145), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="851" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:665  %xor_ln173_88 = xor i32 %xor_ln173_84, %xor_ln173_72

]]></Node>
<StgValue><ssdm name="xor_ln173_88"/></StgValue>
</operation>

<operation id="852" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:666  store i32 %xor_ln173_88, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 26), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="853" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:667  %xor_ln173_89 = xor i32 %xor_ln173_85, %xor_ln173_73

]]></Node>
<StgValue><ssdm name="xor_ln173_89"/></StgValue>
</operation>

<operation id="854" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:668  store i32 %xor_ln173_89, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 26), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="855" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:669  %xor_ln173_90 = xor i32 %xor_ln173_86, %xor_ln173_74

]]></Node>
<StgValue><ssdm name="xor_ln173_90"/></StgValue>
</operation>

<operation id="856" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:670  store i32 %xor_ln173_90, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 146), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="857" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:671  %xor_ln173_91 = xor i32 %xor_ln173_87, %xor_ln173_75

]]></Node>
<StgValue><ssdm name="xor_ln173_91"/></StgValue>
</operation>

<operation id="858" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:672  store i32 %xor_ln173_91, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 146), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="859" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:673  %xor_ln173_92 = xor i32 %xor_ln173_84, %xor_ln173_60

]]></Node>
<StgValue><ssdm name="xor_ln173_92"/></StgValue>
</operation>

<operation id="860" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:674  store i32 %xor_ln173_92, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 27), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="861" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:675  %xor_ln173_93 = xor i32 %xor_ln173_85, %xor_ln173_61

]]></Node>
<StgValue><ssdm name="xor_ln173_93"/></StgValue>
</operation>

<operation id="862" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:676  store i32 %xor_ln173_93, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 27), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="863" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:677  %xor_ln173_94 = xor i32 %xor_ln173_86, %xor_ln173_62

]]></Node>
<StgValue><ssdm name="xor_ln173_94"/></StgValue>
</operation>

<operation id="864" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:678  store i32 %xor_ln173_94, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 147), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="865" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:679  %xor_ln173_95 = xor i32 %xor_ln173_87, %xor_ln173_63

]]></Node>
<StgValue><ssdm name="xor_ln173_95"/></StgValue>
</operation>

<operation id="866" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:680  store i32 %xor_ln173_95, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 147), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="867" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:681  %tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_93, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="868" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:682  %trunc_ln248_48 = trunc i32 %xor_ln173_93 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_48"/></StgValue>
</operation>

<operation id="869" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:683  %sub_ln248_88 = sub i32 0, %xor_ln173_93

]]></Node>
<StgValue><ssdm name="sub_ln248_88"/></StgValue>
</operation>

<operation id="870" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:684  %trunc_ln248_49 = trunc i32 %sub_ln248_88 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_49"/></StgValue>
</operation>

<operation id="871" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:685  %tmp_98 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_49)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="872" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:686  %sub_ln248_89 = sub i10 0, %tmp_98

]]></Node>
<StgValue><ssdm name="sub_ln248_89"/></StgValue>
</operation>

<operation id="873" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:687  %tmp_99 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_48)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="874" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:688  %select_ln248_48 = select i1 %tmp_97, i10 %sub_ln248_89, i10 %tmp_99

]]></Node>
<StgValue><ssdm name="select_ln248_48"/></StgValue>
</operation>

<operation id="875" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:689  %zext_ln248_43 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_88, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_43"/></StgValue>
</operation>

<operation id="876" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:690  %sub_ln248_49 = sub i6 0, %zext_ln248_43

]]></Node>
<StgValue><ssdm name="sub_ln248_49"/></StgValue>
</operation>

<operation id="877" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:691  %tmp_100 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_93, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="878" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:692  %select_ln248_49 = select i1 %tmp_97, i6 %sub_ln248_49, i6 %tmp_100

]]></Node>
<StgValue><ssdm name="select_ln248_49"/></StgValue>
</operation>

<operation id="879" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:693  %sext_ln248_52_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_49, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_52_cast"/></StgValue>
</operation>

<operation id="880" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:694  %add_ln248_24 = add i10 %sext_ln248_52_cast, %select_ln248_48

]]></Node>
<StgValue><ssdm name="add_ln248_24"/></StgValue>
</operation>

<operation id="881" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:695  %sext_ln248_24 = sext i10 %add_ln248_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_24"/></StgValue>
</operation>

<operation id="882" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:696  %Sbox_addr_40 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_24

]]></Node>
<StgValue><ssdm name="Sbox_addr_40"/></StgValue>
</operation>

<operation id="883" st_id="30" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:697  %Sbox_load_38 = load i8* %Sbox_addr_40, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_38"/></StgValue>
</operation>

<operation id="884" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:699  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_94, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="885" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:700  %trunc_ln248_50 = trunc i32 %xor_ln173_94 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_50"/></StgValue>
</operation>

<operation id="886" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:701  %sub_ln248_90 = sub i32 0, %xor_ln173_94

]]></Node>
<StgValue><ssdm name="sub_ln248_90"/></StgValue>
</operation>

<operation id="887" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:702  %trunc_ln248_51 = trunc i32 %sub_ln248_90 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_51"/></StgValue>
</operation>

<operation id="888" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:703  %tmp_102 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_51)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="889" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:704  %sub_ln248_91 = sub i10 0, %tmp_102

]]></Node>
<StgValue><ssdm name="sub_ln248_91"/></StgValue>
</operation>

<operation id="890" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:705  %tmp_103 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_50)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="891" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:706  %select_ln248_50 = select i1 %tmp_101, i10 %sub_ln248_91, i10 %tmp_103

]]></Node>
<StgValue><ssdm name="select_ln248_50"/></StgValue>
</operation>

<operation id="892" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:707  %zext_ln248_45 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_90, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_45"/></StgValue>
</operation>

<operation id="893" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:708  %sub_ln248_51 = sub i6 0, %zext_ln248_45

]]></Node>
<StgValue><ssdm name="sub_ln248_51"/></StgValue>
</operation>

<operation id="894" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:709  %tmp_104 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_94, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="895" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:710  %select_ln248_51 = select i1 %tmp_101, i6 %sub_ln248_51, i6 %tmp_104

]]></Node>
<StgValue><ssdm name="select_ln248_51"/></StgValue>
</operation>

<operation id="896" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:711  %sext_ln248_54_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_51, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_54_cast"/></StgValue>
</operation>

<operation id="897" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:712  %add_ln248_25 = add i10 %sext_ln248_54_cast, %select_ln248_50

]]></Node>
<StgValue><ssdm name="add_ln248_25"/></StgValue>
</operation>

<operation id="898" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:713  %sext_ln248_25 = sext i10 %add_ln248_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_25"/></StgValue>
</operation>

<operation id="899" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:714  %Sbox_addr_41 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_25

]]></Node>
<StgValue><ssdm name="Sbox_addr_41"/></StgValue>
</operation>

<operation id="900" st_id="30" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:715  %Sbox_load_39 = load i8* %Sbox_addr_41, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_39"/></StgValue>
</operation>

<operation id="901" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:717  %tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_95, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="902" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:718  %trunc_ln248_52 = trunc i32 %xor_ln173_95 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_52"/></StgValue>
</operation>

<operation id="903" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:719  %sub_ln248_92 = sub i32 0, %xor_ln173_95

]]></Node>
<StgValue><ssdm name="sub_ln248_92"/></StgValue>
</operation>

<operation id="904" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:720  %trunc_ln248_53 = trunc i32 %sub_ln248_92 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_53"/></StgValue>
</operation>

<operation id="905" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:721  %tmp_106 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_53)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="906" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:722  %sub_ln248_93 = sub i10 0, %tmp_106

]]></Node>
<StgValue><ssdm name="sub_ln248_93"/></StgValue>
</operation>

<operation id="907" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:723  %tmp_107 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_52)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="908" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:724  %select_ln248_52 = select i1 %tmp_105, i10 %sub_ln248_93, i10 %tmp_107

]]></Node>
<StgValue><ssdm name="select_ln248_52"/></StgValue>
</operation>

<operation id="909" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:725  %zext_ln248_47 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_92, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_47"/></StgValue>
</operation>

<operation id="910" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:726  %sub_ln248_53 = sub i6 0, %zext_ln248_47

]]></Node>
<StgValue><ssdm name="sub_ln248_53"/></StgValue>
</operation>

<operation id="911" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:727  %tmp_108 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_95, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="912" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:728  %select_ln248_53 = select i1 %tmp_105, i6 %sub_ln248_53, i6 %tmp_108

]]></Node>
<StgValue><ssdm name="select_ln248_53"/></StgValue>
</operation>

<operation id="913" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:729  %sext_ln248_56_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_53, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_56_cast"/></StgValue>
</operation>

<operation id="914" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:730  %add_ln248_26 = add i10 %sext_ln248_56_cast, %select_ln248_52

]]></Node>
<StgValue><ssdm name="add_ln248_26"/></StgValue>
</operation>

<operation id="915" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:731  %sext_ln248_26 = sext i10 %add_ln248_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_26"/></StgValue>
</operation>

<operation id="916" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:732  %Sbox_addr_42 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_26

]]></Node>
<StgValue><ssdm name="Sbox_addr_42"/></StgValue>
</operation>

<operation id="917" st_id="30" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:733  %Sbox_load_40 = load i8* %Sbox_addr_42, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_40"/></StgValue>
</operation>

<operation id="918" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:735  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_92, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="919" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:736  %trunc_ln248_54 = trunc i32 %xor_ln173_92 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_54"/></StgValue>
</operation>

<operation id="920" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:737  %sub_ln248_94 = sub i32 0, %xor_ln173_92

]]></Node>
<StgValue><ssdm name="sub_ln248_94"/></StgValue>
</operation>

<operation id="921" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:738  %trunc_ln248_55 = trunc i32 %sub_ln248_94 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_55"/></StgValue>
</operation>

<operation id="922" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:739  %tmp_110 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_55)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="923" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:740  %sub_ln248_95 = sub i10 0, %tmp_110

]]></Node>
<StgValue><ssdm name="sub_ln248_95"/></StgValue>
</operation>

<operation id="924" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:741  %tmp_111 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_54)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="925" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:742  %select_ln248_54 = select i1 %tmp_109, i10 %sub_ln248_95, i10 %tmp_111

]]></Node>
<StgValue><ssdm name="select_ln248_54"/></StgValue>
</operation>

<operation id="926" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:743  %zext_ln248_49 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_94, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_49"/></StgValue>
</operation>

<operation id="927" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:744  %sub_ln248_55 = sub i6 0, %zext_ln248_49

]]></Node>
<StgValue><ssdm name="sub_ln248_55"/></StgValue>
</operation>

<operation id="928" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:745  %tmp_112 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_92, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="929" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:746  %select_ln248_55 = select i1 %tmp_109, i6 %sub_ln248_55, i6 %tmp_112

]]></Node>
<StgValue><ssdm name="select_ln248_55"/></StgValue>
</operation>

<operation id="930" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:747  %sext_ln248_58_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_55, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_58_cast"/></StgValue>
</operation>

<operation id="931" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:748  %add_ln248_27 = add i10 %sext_ln248_58_cast, %select_ln248_54

]]></Node>
<StgValue><ssdm name="add_ln248_27"/></StgValue>
</operation>

<operation id="932" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:749  %sext_ln248_27 = sext i10 %add_ln248_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_27"/></StgValue>
</operation>

<operation id="933" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:750  %Sbox_addr_43 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_27

]]></Node>
<StgValue><ssdm name="Sbox_addr_43"/></StgValue>
</operation>

<operation id="934" st_id="30" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:751  %Sbox_load_41 = load i8* %Sbox_addr_43, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_41"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="935" st_id="31" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:697  %Sbox_load_38 = load i8* %Sbox_addr_40, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_38"/></StgValue>
</operation>

<operation id="936" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:698  %zext_ln248_44 = zext i8 %Sbox_load_38 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_44"/></StgValue>
</operation>

<operation id="937" st_id="31" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:715  %Sbox_load_39 = load i8* %Sbox_addr_41, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_39"/></StgValue>
</operation>

<operation id="938" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:716  %zext_ln248_46 = zext i8 %Sbox_load_39 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_46"/></StgValue>
</operation>

<operation id="939" st_id="31" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:733  %Sbox_load_40 = load i8* %Sbox_addr_42, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_40"/></StgValue>
</operation>

<operation id="940" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:734  %zext_ln248_48 = zext i8 %Sbox_load_40 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_48"/></StgValue>
</operation>

<operation id="941" st_id="31" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:751  %Sbox_load_41 = load i8* %Sbox_addr_43, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_41"/></StgValue>
</operation>

<operation id="942" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:752  %zext_ln248_50 = zext i8 %Sbox_load_41 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_50"/></StgValue>
</operation>

<operation id="943" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:753  %xor_ln173_163 = xor i32 %xor_ln173_80, 64

]]></Node>
<StgValue><ssdm name="xor_ln173_163"/></StgValue>
</operation>

<operation id="944" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:754  %xor_ln173_96 = xor i32 %xor_ln173_163, %zext_ln248_44

]]></Node>
<StgValue><ssdm name="xor_ln173_96"/></StgValue>
</operation>

<operation id="945" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:755  store i32 %xor_ln173_96, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 28), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="946" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:756  %xor_ln173_97 = xor i32 %zext_ln248_46, %xor_ln173_81

]]></Node>
<StgValue><ssdm name="xor_ln173_97"/></StgValue>
</operation>

<operation id="947" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:757  store i32 %xor_ln173_97, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 28), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="948" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:758  %xor_ln173_98 = xor i32 %zext_ln248_48, %xor_ln173_82

]]></Node>
<StgValue><ssdm name="xor_ln173_98"/></StgValue>
</operation>

<operation id="949" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:759  store i32 %xor_ln173_98, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 148), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="950" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:760  %xor_ln173_99 = xor i32 %zext_ln248_50, %xor_ln173_83

]]></Node>
<StgValue><ssdm name="xor_ln173_99"/></StgValue>
</operation>

<operation id="951" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:761  store i32 %xor_ln173_99, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 148), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="952" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:770  %xor_ln173_104 = xor i32 %xor_ln173_96, %xor_ln173_72

]]></Node>
<StgValue><ssdm name="xor_ln173_104"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="953" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:762  %xor_ln173_100 = xor i32 %xor_ln173_96, %xor_ln173_84

]]></Node>
<StgValue><ssdm name="xor_ln173_100"/></StgValue>
</operation>

<operation id="954" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:763  store i32 %xor_ln173_100, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 29), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="955" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:764  %xor_ln173_101 = xor i32 %xor_ln173_97, %xor_ln173_85

]]></Node>
<StgValue><ssdm name="xor_ln173_101"/></StgValue>
</operation>

<operation id="956" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:765  store i32 %xor_ln173_101, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 29), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="957" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:766  %xor_ln173_102 = xor i32 %xor_ln173_98, %xor_ln173_86

]]></Node>
<StgValue><ssdm name="xor_ln173_102"/></StgValue>
</operation>

<operation id="958" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:767  store i32 %xor_ln173_102, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 149), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="959" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:768  %xor_ln173_103 = xor i32 %xor_ln173_99, %xor_ln173_87

]]></Node>
<StgValue><ssdm name="xor_ln173_103"/></StgValue>
</operation>

<operation id="960" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:769  store i32 %xor_ln173_103, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 149), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="961" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:771  store i32 %xor_ln173_104, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 30), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="962" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:772  %xor_ln173_105 = xor i32 %xor_ln173_97, %xor_ln173_73

]]></Node>
<StgValue><ssdm name="xor_ln173_105"/></StgValue>
</operation>

<operation id="963" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:773  store i32 %xor_ln173_105, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 30), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="964" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:774  %xor_ln173_106 = xor i32 %xor_ln173_98, %xor_ln173_74

]]></Node>
<StgValue><ssdm name="xor_ln173_106"/></StgValue>
</operation>

<operation id="965" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:775  store i32 %xor_ln173_106, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 150), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="966" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:776  %xor_ln173_107 = xor i32 %xor_ln173_99, %xor_ln173_75

]]></Node>
<StgValue><ssdm name="xor_ln173_107"/></StgValue>
</operation>

<operation id="967" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:777  store i32 %xor_ln173_107, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 150), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="968" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:778  %xor_ln173_108 = xor i32 %xor_ln173_104, %xor_ln173_92

]]></Node>
<StgValue><ssdm name="xor_ln173_108"/></StgValue>
</operation>

<operation id="969" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:779  store i32 %xor_ln173_108, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 31), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="970" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:780  %xor_ln173_109 = xor i32 %xor_ln173_105, %xor_ln173_93

]]></Node>
<StgValue><ssdm name="xor_ln173_109"/></StgValue>
</operation>

<operation id="971" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:781  store i32 %xor_ln173_109, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 31), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="972" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:782  %xor_ln173_110 = xor i32 %xor_ln173_106, %xor_ln173_94

]]></Node>
<StgValue><ssdm name="xor_ln173_110"/></StgValue>
</operation>

<operation id="973" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:783  store i32 %xor_ln173_110, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 151), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="974" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:784  %xor_ln173_111 = xor i32 %xor_ln173_107, %xor_ln173_95

]]></Node>
<StgValue><ssdm name="xor_ln173_111"/></StgValue>
</operation>

<operation id="975" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:785  store i32 %xor_ln173_111, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 151), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="976" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:786  %tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_109, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="977" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:787  %trunc_ln248_56 = trunc i32 %xor_ln173_109 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_56"/></StgValue>
</operation>

<operation id="978" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:788  %sub_ln248_96 = sub i32 0, %xor_ln173_109

]]></Node>
<StgValue><ssdm name="sub_ln248_96"/></StgValue>
</operation>

<operation id="979" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:789  %trunc_ln248_57 = trunc i32 %sub_ln248_96 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_57"/></StgValue>
</operation>

<operation id="980" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:790  %tmp_114 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_57)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="981" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:791  %sub_ln248_97 = sub i10 0, %tmp_114

]]></Node>
<StgValue><ssdm name="sub_ln248_97"/></StgValue>
</operation>

<operation id="982" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:792  %tmp_115 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_56)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="983" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:793  %select_ln248_56 = select i1 %tmp_113, i10 %sub_ln248_97, i10 %tmp_115

]]></Node>
<StgValue><ssdm name="select_ln248_56"/></StgValue>
</operation>

<operation id="984" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:794  %zext_ln248_51 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_96, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_51"/></StgValue>
</operation>

<operation id="985" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:795  %sub_ln248_57 = sub i6 0, %zext_ln248_51

]]></Node>
<StgValue><ssdm name="sub_ln248_57"/></StgValue>
</operation>

<operation id="986" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:796  %tmp_116 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_109, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="987" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:797  %select_ln248_57 = select i1 %tmp_113, i6 %sub_ln248_57, i6 %tmp_116

]]></Node>
<StgValue><ssdm name="select_ln248_57"/></StgValue>
</operation>

<operation id="988" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:798  %sext_ln248_59_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_57, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_59_cast"/></StgValue>
</operation>

<operation id="989" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:799  %add_ln248_28 = add i10 %sext_ln248_59_cast, %select_ln248_56

]]></Node>
<StgValue><ssdm name="add_ln248_28"/></StgValue>
</operation>

<operation id="990" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:800  %sext_ln248_28 = sext i10 %add_ln248_28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_28"/></StgValue>
</operation>

<operation id="991" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:801  %Sbox_addr_44 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_28

]]></Node>
<StgValue><ssdm name="Sbox_addr_44"/></StgValue>
</operation>

<operation id="992" st_id="34" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:802  %Sbox_load_42 = load i8* %Sbox_addr_44, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_42"/></StgValue>
</operation>

<operation id="993" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:805  %tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_110, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="994" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:806  %trunc_ln248_58 = trunc i32 %xor_ln173_110 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_58"/></StgValue>
</operation>

<operation id="995" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:807  %sub_ln248_98 = sub i32 0, %xor_ln173_110

]]></Node>
<StgValue><ssdm name="sub_ln248_98"/></StgValue>
</operation>

<operation id="996" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:808  %trunc_ln248_59 = trunc i32 %sub_ln248_98 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_59"/></StgValue>
</operation>

<operation id="997" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:809  %tmp_118 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_59)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="998" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:810  %sub_ln248_99 = sub i10 0, %tmp_118

]]></Node>
<StgValue><ssdm name="sub_ln248_99"/></StgValue>
</operation>

<operation id="999" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:811  %tmp_119 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_58)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1000" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:812  %select_ln248_58 = select i1 %tmp_117, i10 %sub_ln248_99, i10 %tmp_119

]]></Node>
<StgValue><ssdm name="select_ln248_58"/></StgValue>
</operation>

<operation id="1001" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:813  %zext_ln248_52 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_98, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_52"/></StgValue>
</operation>

<operation id="1002" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:814  %sub_ln248_59 = sub i6 0, %zext_ln248_52

]]></Node>
<StgValue><ssdm name="sub_ln248_59"/></StgValue>
</operation>

<operation id="1003" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:815  %tmp_120 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_110, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1004" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:816  %select_ln248_59 = select i1 %tmp_117, i6 %sub_ln248_59, i6 %tmp_120

]]></Node>
<StgValue><ssdm name="select_ln248_59"/></StgValue>
</operation>

<operation id="1005" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:817  %sext_ln248_61_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_59, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_61_cast"/></StgValue>
</operation>

<operation id="1006" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:818  %add_ln248_29 = add i10 %sext_ln248_61_cast, %select_ln248_58

]]></Node>
<StgValue><ssdm name="add_ln248_29"/></StgValue>
</operation>

<operation id="1007" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:819  %sext_ln248_29 = sext i10 %add_ln248_29 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_29"/></StgValue>
</operation>

<operation id="1008" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:820  %Sbox_addr_45 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_29

]]></Node>
<StgValue><ssdm name="Sbox_addr_45"/></StgValue>
</operation>

<operation id="1009" st_id="34" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:821  %Sbox_load_43 = load i8* %Sbox_addr_45, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_43"/></StgValue>
</operation>

<operation id="1010" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:823  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_111, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1011" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:824  %trunc_ln248_60 = trunc i32 %xor_ln173_111 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_60"/></StgValue>
</operation>

<operation id="1012" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:825  %sub_ln248_100 = sub i32 0, %xor_ln173_111

]]></Node>
<StgValue><ssdm name="sub_ln248_100"/></StgValue>
</operation>

<operation id="1013" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:826  %trunc_ln248_61 = trunc i32 %sub_ln248_100 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_61"/></StgValue>
</operation>

<operation id="1014" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:827  %tmp_122 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_61)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1015" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:828  %sub_ln248_101 = sub i10 0, %tmp_122

]]></Node>
<StgValue><ssdm name="sub_ln248_101"/></StgValue>
</operation>

<operation id="1016" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:829  %tmp_123 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_60)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1017" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:830  %select_ln248_60 = select i1 %tmp_121, i10 %sub_ln248_101, i10 %tmp_123

]]></Node>
<StgValue><ssdm name="select_ln248_60"/></StgValue>
</operation>

<operation id="1018" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:831  %zext_ln248_54 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_100, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_54"/></StgValue>
</operation>

<operation id="1019" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:832  %sub_ln248_61 = sub i6 0, %zext_ln248_54

]]></Node>
<StgValue><ssdm name="sub_ln248_61"/></StgValue>
</operation>

<operation id="1020" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:833  %tmp_124 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_111, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1021" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:834  %select_ln248_61 = select i1 %tmp_121, i6 %sub_ln248_61, i6 %tmp_124

]]></Node>
<StgValue><ssdm name="select_ln248_61"/></StgValue>
</operation>

<operation id="1022" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:835  %sext_ln248_63_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_61, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_63_cast"/></StgValue>
</operation>

<operation id="1023" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:836  %add_ln248_30 = add i10 %sext_ln248_63_cast, %select_ln248_60

]]></Node>
<StgValue><ssdm name="add_ln248_30"/></StgValue>
</operation>

<operation id="1024" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:837  %sext_ln248_30 = sext i10 %add_ln248_30 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_30"/></StgValue>
</operation>

<operation id="1025" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:838  %Sbox_addr_46 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_30

]]></Node>
<StgValue><ssdm name="Sbox_addr_46"/></StgValue>
</operation>

<operation id="1026" st_id="34" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:839  %Sbox_load_44 = load i8* %Sbox_addr_46, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_44"/></StgValue>
</operation>

<operation id="1027" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:841  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_108, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1028" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:842  %trunc_ln248_62 = trunc i32 %xor_ln173_108 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_62"/></StgValue>
</operation>

<operation id="1029" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:843  %sub_ln248_102 = sub i32 0, %xor_ln173_108

]]></Node>
<StgValue><ssdm name="sub_ln248_102"/></StgValue>
</operation>

<operation id="1030" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:844  %trunc_ln248_63 = trunc i32 %sub_ln248_102 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_63"/></StgValue>
</operation>

<operation id="1031" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:845  %tmp_126 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_63)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1032" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:846  %sub_ln248_103 = sub i10 0, %tmp_126

]]></Node>
<StgValue><ssdm name="sub_ln248_103"/></StgValue>
</operation>

<operation id="1033" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:847  %tmp_127 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_62)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1034" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:848  %select_ln248_62 = select i1 %tmp_125, i10 %sub_ln248_103, i10 %tmp_127

]]></Node>
<StgValue><ssdm name="select_ln248_62"/></StgValue>
</operation>

<operation id="1035" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:849  %zext_ln248_56 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_102, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_56"/></StgValue>
</operation>

<operation id="1036" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:850  %sub_ln248_63 = sub i6 0, %zext_ln248_56

]]></Node>
<StgValue><ssdm name="sub_ln248_63"/></StgValue>
</operation>

<operation id="1037" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:851  %tmp_128 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_108, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1038" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:852  %select_ln248_63 = select i1 %tmp_125, i6 %sub_ln248_63, i6 %tmp_128

]]></Node>
<StgValue><ssdm name="select_ln248_63"/></StgValue>
</operation>

<operation id="1039" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:853  %sext_ln248_65_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_63, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_65_cast"/></StgValue>
</operation>

<operation id="1040" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:854  %add_ln248_31 = add i10 %sext_ln248_65_cast, %select_ln248_62

]]></Node>
<StgValue><ssdm name="add_ln248_31"/></StgValue>
</operation>

<operation id="1041" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:855  %sext_ln248_31 = sext i10 %add_ln248_31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_31"/></StgValue>
</operation>

<operation id="1042" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:856  %Sbox_addr_47 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_31

]]></Node>
<StgValue><ssdm name="Sbox_addr_47"/></StgValue>
</operation>

<operation id="1043" st_id="34" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:857  %Sbox_load_45 = load i8* %Sbox_addr_47, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_45"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1044" st_id="35" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:802  %Sbox_load_42 = load i8* %Sbox_addr_44, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_42"/></StgValue>
</operation>

<operation id="1045" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader.i:803  %xor_ln154_3 = xor i8 %Sbox_load_42, -128

]]></Node>
<StgValue><ssdm name="xor_ln154_3"/></StgValue>
</operation>

<operation id="1046" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:804  %zext_ln154_3 = zext i8 %xor_ln154_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln154_3"/></StgValue>
</operation>

<operation id="1047" st_id="35" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:821  %Sbox_load_43 = load i8* %Sbox_addr_45, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_43"/></StgValue>
</operation>

<operation id="1048" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:822  %zext_ln248_53 = zext i8 %Sbox_load_43 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_53"/></StgValue>
</operation>

<operation id="1049" st_id="35" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:839  %Sbox_load_44 = load i8* %Sbox_addr_46, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_44"/></StgValue>
</operation>

<operation id="1050" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:840  %zext_ln248_55 = zext i8 %Sbox_load_44 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_55"/></StgValue>
</operation>

<operation id="1051" st_id="35" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:857  %Sbox_load_45 = load i8* %Sbox_addr_47, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_45"/></StgValue>
</operation>

<operation id="1052" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:858  %zext_ln248_57 = zext i8 %Sbox_load_45 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_57"/></StgValue>
</operation>

<operation id="1053" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:859  %xor_ln173_112 = xor i32 %zext_ln154_3, %xor_ln173_96

]]></Node>
<StgValue><ssdm name="xor_ln173_112"/></StgValue>
</operation>

<operation id="1054" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:860  store i32 %xor_ln173_112, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 32), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1055" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:861  %xor_ln173_113 = xor i32 %zext_ln248_53, %xor_ln173_97

]]></Node>
<StgValue><ssdm name="xor_ln173_113"/></StgValue>
</operation>

<operation id="1056" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:862  store i32 %xor_ln173_113, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 32), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1057" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:863  %xor_ln173_114 = xor i32 %zext_ln248_55, %xor_ln173_98

]]></Node>
<StgValue><ssdm name="xor_ln173_114"/></StgValue>
</operation>

<operation id="1058" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:864  store i32 %xor_ln173_114, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 152), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1059" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:865  %xor_ln173_115 = xor i32 %zext_ln248_57, %xor_ln173_99

]]></Node>
<StgValue><ssdm name="xor_ln173_115"/></StgValue>
</operation>

<operation id="1060" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:866  store i32 %xor_ln173_115, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 152), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1061" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:867  %xor_ln173_116 = xor i32 %zext_ln154_3, %xor_ln173_84

]]></Node>
<StgValue><ssdm name="xor_ln173_116"/></StgValue>
</operation>

<operation id="1062" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:869  %xor_ln173_117 = xor i32 %zext_ln248_53, %xor_ln173_85

]]></Node>
<StgValue><ssdm name="xor_ln173_117"/></StgValue>
</operation>

<operation id="1063" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:871  %xor_ln173_118 = xor i32 %zext_ln248_55, %xor_ln173_86

]]></Node>
<StgValue><ssdm name="xor_ln173_118"/></StgValue>
</operation>

<operation id="1064" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:873  %xor_ln173_119 = xor i32 %zext_ln248_57, %xor_ln173_87

]]></Node>
<StgValue><ssdm name="xor_ln173_119"/></StgValue>
</operation>

<operation id="1065" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:883  %xor_ln173_124 = xor i32 %zext_ln154_3, %xor_ln173_60

]]></Node>
<StgValue><ssdm name="xor_ln173_124"/></StgValue>
</operation>

<operation id="1066" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:885  %xor_ln173_125 = xor i32 %zext_ln248_53, %xor_ln173_61

]]></Node>
<StgValue><ssdm name="xor_ln173_125"/></StgValue>
</operation>

<operation id="1067" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:887  %xor_ln173_126 = xor i32 %zext_ln248_55, %xor_ln173_62

]]></Node>
<StgValue><ssdm name="xor_ln173_126"/></StgValue>
</operation>

<operation id="1068" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:889  %xor_ln173_127 = xor i32 %zext_ln248_57, %xor_ln173_63

]]></Node>
<StgValue><ssdm name="xor_ln173_127"/></StgValue>
</operation>

<operation id="1069" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:891  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_125, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1070" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:892  %trunc_ln248_64 = trunc i32 %xor_ln173_125 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_64"/></StgValue>
</operation>

<operation id="1071" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:893  %sub_ln248_104 = sub i32 0, %xor_ln173_125

]]></Node>
<StgValue><ssdm name="sub_ln248_104"/></StgValue>
</operation>

<operation id="1072" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:894  %trunc_ln248_65 = trunc i32 %sub_ln248_104 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_65"/></StgValue>
</operation>

<operation id="1073" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:895  %tmp_130 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_65)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1074" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:896  %sub_ln248_105 = sub i10 0, %tmp_130

]]></Node>
<StgValue><ssdm name="sub_ln248_105"/></StgValue>
</operation>

<operation id="1075" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:897  %tmp_131 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_64)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1076" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:898  %select_ln248_64 = select i1 %tmp_129, i10 %sub_ln248_105, i10 %tmp_131

]]></Node>
<StgValue><ssdm name="select_ln248_64"/></StgValue>
</operation>

<operation id="1077" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:899  %zext_ln248_58 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_104, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_58"/></StgValue>
</operation>

<operation id="1078" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:900  %sub_ln248_65 = sub i6 0, %zext_ln248_58

]]></Node>
<StgValue><ssdm name="sub_ln248_65"/></StgValue>
</operation>

<operation id="1079" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:901  %tmp_132 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_125, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1080" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:902  %select_ln248_65 = select i1 %tmp_129, i6 %sub_ln248_65, i6 %tmp_132

]]></Node>
<StgValue><ssdm name="select_ln248_65"/></StgValue>
</operation>

<operation id="1081" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:903  %sext_ln248_66_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_65, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_66_cast"/></StgValue>
</operation>

<operation id="1082" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:904  %add_ln248_32 = add i10 %sext_ln248_66_cast, %select_ln248_64

]]></Node>
<StgValue><ssdm name="add_ln248_32"/></StgValue>
</operation>

<operation id="1083" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:905  %sext_ln248_32 = sext i10 %add_ln248_32 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_32"/></StgValue>
</operation>

<operation id="1084" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:906  %Sbox_addr_48 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_32

]]></Node>
<StgValue><ssdm name="Sbox_addr_48"/></StgValue>
</operation>

<operation id="1085" st_id="35" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:907  %Sbox_load_32 = load i8* %Sbox_addr_48, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_32"/></StgValue>
</operation>

<operation id="1086" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:909  %tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_126, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1087" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:910  %trunc_ln248_66 = trunc i32 %xor_ln173_126 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_66"/></StgValue>
</operation>

<operation id="1088" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:911  %sub_ln248_106 = sub i32 0, %xor_ln173_126

]]></Node>
<StgValue><ssdm name="sub_ln248_106"/></StgValue>
</operation>

<operation id="1089" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:912  %trunc_ln248_67 = trunc i32 %sub_ln248_106 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_67"/></StgValue>
</operation>

<operation id="1090" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:913  %tmp_134 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_67)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1091" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:914  %sub_ln248_107 = sub i10 0, %tmp_134

]]></Node>
<StgValue><ssdm name="sub_ln248_107"/></StgValue>
</operation>

<operation id="1092" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:915  %tmp_135 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_66)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1093" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:916  %select_ln248_66 = select i1 %tmp_133, i10 %sub_ln248_107, i10 %tmp_135

]]></Node>
<StgValue><ssdm name="select_ln248_66"/></StgValue>
</operation>

<operation id="1094" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:917  %zext_ln248_60 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_106, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_60"/></StgValue>
</operation>

<operation id="1095" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:918  %sub_ln248_67 = sub i6 0, %zext_ln248_60

]]></Node>
<StgValue><ssdm name="sub_ln248_67"/></StgValue>
</operation>

<operation id="1096" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:919  %tmp_136 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_126, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1097" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:920  %select_ln248_67 = select i1 %tmp_133, i6 %sub_ln248_67, i6 %tmp_136

]]></Node>
<StgValue><ssdm name="select_ln248_67"/></StgValue>
</operation>

<operation id="1098" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:921  %sext_ln248_68_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_67, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_68_cast"/></StgValue>
</operation>

<operation id="1099" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:922  %add_ln248_33 = add i10 %sext_ln248_68_cast, %select_ln248_66

]]></Node>
<StgValue><ssdm name="add_ln248_33"/></StgValue>
</operation>

<operation id="1100" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:923  %sext_ln248_33 = sext i10 %add_ln248_33 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_33"/></StgValue>
</operation>

<operation id="1101" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:924  %Sbox_addr_49 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_33

]]></Node>
<StgValue><ssdm name="Sbox_addr_49"/></StgValue>
</operation>

<operation id="1102" st_id="35" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:925  %Sbox_load_46 = load i8* %Sbox_addr_49, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_46"/></StgValue>
</operation>

<operation id="1103" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:927  %tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_127, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1104" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:928  %trunc_ln248_68 = trunc i32 %xor_ln173_127 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_68"/></StgValue>
</operation>

<operation id="1105" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:929  %sub_ln248_108 = sub i32 0, %xor_ln173_127

]]></Node>
<StgValue><ssdm name="sub_ln248_108"/></StgValue>
</operation>

<operation id="1106" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:930  %trunc_ln248_69 = trunc i32 %sub_ln248_108 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_69"/></StgValue>
</operation>

<operation id="1107" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:931  %tmp_138 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_69)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1108" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:932  %sub_ln248_109 = sub i10 0, %tmp_138

]]></Node>
<StgValue><ssdm name="sub_ln248_109"/></StgValue>
</operation>

<operation id="1109" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:933  %tmp_139 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_68)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1110" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:934  %select_ln248_68 = select i1 %tmp_137, i10 %sub_ln248_109, i10 %tmp_139

]]></Node>
<StgValue><ssdm name="select_ln248_68"/></StgValue>
</operation>

<operation id="1111" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:935  %zext_ln248_62 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_108, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_62"/></StgValue>
</operation>

<operation id="1112" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:936  %sub_ln248_69 = sub i6 0, %zext_ln248_62

]]></Node>
<StgValue><ssdm name="sub_ln248_69"/></StgValue>
</operation>

<operation id="1113" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:937  %tmp_140 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_127, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1114" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:938  %select_ln248_69 = select i1 %tmp_137, i6 %sub_ln248_69, i6 %tmp_140

]]></Node>
<StgValue><ssdm name="select_ln248_69"/></StgValue>
</operation>

<operation id="1115" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:939  %sext_ln248_70_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_69, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_70_cast"/></StgValue>
</operation>

<operation id="1116" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:940  %add_ln248_34 = add i10 %sext_ln248_70_cast, %select_ln248_68

]]></Node>
<StgValue><ssdm name="add_ln248_34"/></StgValue>
</operation>

<operation id="1117" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:941  %sext_ln248_34 = sext i10 %add_ln248_34 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_34"/></StgValue>
</operation>

<operation id="1118" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:942  %Sbox_addr_50 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_34

]]></Node>
<StgValue><ssdm name="Sbox_addr_50"/></StgValue>
</operation>

<operation id="1119" st_id="35" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:943  %Sbox_load_47 = load i8* %Sbox_addr_50, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_47"/></StgValue>
</operation>

<operation id="1120" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:945  %tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_124, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1121" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:946  %trunc_ln248_70 = trunc i32 %xor_ln173_124 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_70"/></StgValue>
</operation>

<operation id="1122" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:947  %sub_ln248_110 = sub i32 0, %xor_ln173_124

]]></Node>
<StgValue><ssdm name="sub_ln248_110"/></StgValue>
</operation>

<operation id="1123" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:948  %trunc_ln248_71 = trunc i32 %sub_ln248_110 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_71"/></StgValue>
</operation>

<operation id="1124" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:949  %tmp_142 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_71)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1125" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:950  %sub_ln248_111 = sub i10 0, %tmp_142

]]></Node>
<StgValue><ssdm name="sub_ln248_111"/></StgValue>
</operation>

<operation id="1126" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:951  %tmp_143 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_70)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1127" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:952  %select_ln248_70 = select i1 %tmp_141, i10 %sub_ln248_111, i10 %tmp_143

]]></Node>
<StgValue><ssdm name="select_ln248_70"/></StgValue>
</operation>

<operation id="1128" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:953  %zext_ln248_64 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_110, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_64"/></StgValue>
</operation>

<operation id="1129" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:954  %sub_ln248_71 = sub i6 0, %zext_ln248_64

]]></Node>
<StgValue><ssdm name="sub_ln248_71"/></StgValue>
</operation>

<operation id="1130" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:955  %tmp_144 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_124, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1131" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:956  %select_ln248_71 = select i1 %tmp_141, i6 %sub_ln248_71, i6 %tmp_144

]]></Node>
<StgValue><ssdm name="select_ln248_71"/></StgValue>
</operation>

<operation id="1132" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:957  %sext_ln248_72_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_71, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_72_cast"/></StgValue>
</operation>

<operation id="1133" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:958  %add_ln248_35 = add i10 %sext_ln248_72_cast, %select_ln248_70

]]></Node>
<StgValue><ssdm name="add_ln248_35"/></StgValue>
</operation>

<operation id="1134" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:959  %sext_ln248_35 = sext i10 %add_ln248_35 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_35"/></StgValue>
</operation>

<operation id="1135" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:960  %Sbox_addr_51 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_35

]]></Node>
<StgValue><ssdm name="Sbox_addr_51"/></StgValue>
</operation>

<operation id="1136" st_id="35" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:961  %Sbox_load_48 = load i8* %Sbox_addr_51, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_48"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1137" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:868  store i32 %xor_ln173_116, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 33), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1138" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:870  store i32 %xor_ln173_117, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 33), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1139" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:872  store i32 %xor_ln173_118, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 153), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1140" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:874  store i32 %xor_ln173_119, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 153), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1141" st_id="36" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:907  %Sbox_load_32 = load i8* %Sbox_addr_48, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_32"/></StgValue>
</operation>

<operation id="1142" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:908  %zext_ln248_59 = zext i8 %Sbox_load_32 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_59"/></StgValue>
</operation>

<operation id="1143" st_id="36" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:925  %Sbox_load_46 = load i8* %Sbox_addr_49, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_46"/></StgValue>
</operation>

<operation id="1144" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:926  %zext_ln248_61 = zext i8 %Sbox_load_46 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_61"/></StgValue>
</operation>

<operation id="1145" st_id="36" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:943  %Sbox_load_47 = load i8* %Sbox_addr_50, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_47"/></StgValue>
</operation>

<operation id="1146" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:944  %zext_ln248_63 = zext i8 %Sbox_load_47 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_63"/></StgValue>
</operation>

<operation id="1147" st_id="36" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:961  %Sbox_load_48 = load i8* %Sbox_addr_51, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_48"/></StgValue>
</operation>

<operation id="1148" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:962  %zext_ln248_65 = zext i8 %Sbox_load_48 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_65"/></StgValue>
</operation>

<operation id="1149" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:963  %xor_ln173_164 = xor i32 %xor_ln173_112, 27

]]></Node>
<StgValue><ssdm name="xor_ln173_164"/></StgValue>
</operation>

<operation id="1150" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:964  %xor_ln173_128 = xor i32 %xor_ln173_164, %zext_ln248_59

]]></Node>
<StgValue><ssdm name="xor_ln173_128"/></StgValue>
</operation>

<operation id="1151" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:966  %xor_ln173_129 = xor i32 %zext_ln248_61, %xor_ln173_113

]]></Node>
<StgValue><ssdm name="xor_ln173_129"/></StgValue>
</operation>

<operation id="1152" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:968  %xor_ln173_130 = xor i32 %zext_ln248_63, %xor_ln173_114

]]></Node>
<StgValue><ssdm name="xor_ln173_130"/></StgValue>
</operation>

<operation id="1153" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:970  %xor_ln173_131 = xor i32 %zext_ln248_65, %xor_ln173_115

]]></Node>
<StgValue><ssdm name="xor_ln173_131"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1154" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:875  %xor_ln173_120 = xor i32 %xor_ln173_116, %xor_ln173_104

]]></Node>
<StgValue><ssdm name="xor_ln173_120"/></StgValue>
</operation>

<operation id="1155" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:876  store i32 %xor_ln173_120, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 34), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1156" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:877  %xor_ln173_121 = xor i32 %xor_ln173_117, %xor_ln173_105

]]></Node>
<StgValue><ssdm name="xor_ln173_121"/></StgValue>
</operation>

<operation id="1157" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:878  store i32 %xor_ln173_121, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 34), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1158" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:879  %xor_ln173_122 = xor i32 %xor_ln173_118, %xor_ln173_106

]]></Node>
<StgValue><ssdm name="xor_ln173_122"/></StgValue>
</operation>

<operation id="1159" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:880  store i32 %xor_ln173_122, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 154), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1160" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:881  %xor_ln173_123 = xor i32 %xor_ln173_119, %xor_ln173_107

]]></Node>
<StgValue><ssdm name="xor_ln173_123"/></StgValue>
</operation>

<operation id="1161" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:882  store i32 %xor_ln173_123, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 154), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1162" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:884  store i32 %xor_ln173_124, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 35), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1163" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:886  store i32 %xor_ln173_125, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 35), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1164" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:888  store i32 %xor_ln173_126, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 155), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1165" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:890  store i32 %xor_ln173_127, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 155), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1166" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:965  store i32 %xor_ln173_128, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 36), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1167" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:967  store i32 %xor_ln173_129, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 36), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1168" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:969  store i32 %xor_ln173_130, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 156), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1169" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:971  store i32 %xor_ln173_131, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 156), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1170" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:972  %xor_ln173_132 = xor i32 %xor_ln173_128, %xor_ln173_116

]]></Node>
<StgValue><ssdm name="xor_ln173_132"/></StgValue>
</operation>

<operation id="1171" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:973  store i32 %xor_ln173_132, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 37), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1172" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:974  %xor_ln173_133 = xor i32 %xor_ln173_129, %xor_ln173_117

]]></Node>
<StgValue><ssdm name="xor_ln173_133"/></StgValue>
</operation>

<operation id="1173" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:975  store i32 %xor_ln173_133, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 37), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1174" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:976  %xor_ln173_134 = xor i32 %xor_ln173_130, %xor_ln173_118

]]></Node>
<StgValue><ssdm name="xor_ln173_134"/></StgValue>
</operation>

<operation id="1175" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:977  store i32 %xor_ln173_134, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 157), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1176" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:978  %xor_ln173_135 = xor i32 %xor_ln173_131, %xor_ln173_119

]]></Node>
<StgValue><ssdm name="xor_ln173_135"/></StgValue>
</operation>

<operation id="1177" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:979  store i32 %xor_ln173_135, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 157), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1178" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:980  %xor_ln173_136 = xor i32 %xor_ln173_128, %xor_ln173_104

]]></Node>
<StgValue><ssdm name="xor_ln173_136"/></StgValue>
</operation>

<operation id="1179" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:981  store i32 %xor_ln173_136, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 38), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1180" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:982  %xor_ln173_137 = xor i32 %xor_ln173_129, %xor_ln173_105

]]></Node>
<StgValue><ssdm name="xor_ln173_137"/></StgValue>
</operation>

<operation id="1181" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:983  store i32 %xor_ln173_137, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 38), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1182" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:984  %xor_ln173_138 = xor i32 %xor_ln173_130, %xor_ln173_106

]]></Node>
<StgValue><ssdm name="xor_ln173_138"/></StgValue>
</operation>

<operation id="1183" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:985  store i32 %xor_ln173_138, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 158), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1184" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:986  %xor_ln173_139 = xor i32 %xor_ln173_131, %xor_ln173_107

]]></Node>
<StgValue><ssdm name="xor_ln173_139"/></StgValue>
</operation>

<operation id="1185" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:987  store i32 %xor_ln173_139, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 158), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1186" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:988  %xor_ln173_140 = xor i32 %xor_ln173_136, %xor_ln173_124

]]></Node>
<StgValue><ssdm name="xor_ln173_140"/></StgValue>
</operation>

<operation id="1187" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:989  store i32 %xor_ln173_140, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 39), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1188" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:990  %xor_ln173_141 = xor i32 %xor_ln173_137, %xor_ln173_125

]]></Node>
<StgValue><ssdm name="xor_ln173_141"/></StgValue>
</operation>

<operation id="1189" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:991  store i32 %xor_ln173_141, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 39), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1190" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:992  %xor_ln173_142 = xor i32 %xor_ln173_138, %xor_ln173_126

]]></Node>
<StgValue><ssdm name="xor_ln173_142"/></StgValue>
</operation>

<operation id="1191" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:993  store i32 %xor_ln173_142, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 159), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1192" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:994  %xor_ln173_143 = xor i32 %xor_ln173_139, %xor_ln173_127

]]></Node>
<StgValue><ssdm name="xor_ln173_143"/></StgValue>
</operation>

<operation id="1193" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:995  store i32 %xor_ln173_143, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 159), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1194" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:996  %tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_141, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1195" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:997  %trunc_ln248_72 = trunc i32 %xor_ln173_141 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_72"/></StgValue>
</operation>

<operation id="1196" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:998  %sub_ln248_112 = sub i32 0, %xor_ln173_141

]]></Node>
<StgValue><ssdm name="sub_ln248_112"/></StgValue>
</operation>

<operation id="1197" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:999  %trunc_ln248_73 = trunc i32 %sub_ln248_112 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_73"/></StgValue>
</operation>

<operation id="1198" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:1000  %tmp_146 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_73)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1199" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:1001  %sub_ln248_113 = sub i10 0, %tmp_146

]]></Node>
<StgValue><ssdm name="sub_ln248_113"/></StgValue>
</operation>

<operation id="1200" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:1002  %tmp_147 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_72)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1201" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:1003  %select_ln248_72 = select i1 %tmp_145, i10 %sub_ln248_113, i10 %tmp_147

]]></Node>
<StgValue><ssdm name="select_ln248_72"/></StgValue>
</operation>

<operation id="1202" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:1004  %zext_ln248_66 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_112, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_66"/></StgValue>
</operation>

<operation id="1203" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:1005  %sub_ln248_73 = sub i6 0, %zext_ln248_66

]]></Node>
<StgValue><ssdm name="sub_ln248_73"/></StgValue>
</operation>

<operation id="1204" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:1006  %tmp_148 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_141, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1205" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:1007  %select_ln248_73 = select i1 %tmp_145, i6 %sub_ln248_73, i6 %tmp_148

]]></Node>
<StgValue><ssdm name="select_ln248_73"/></StgValue>
</operation>

<operation id="1206" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:1008  %sext_ln248_73_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_73, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_73_cast"/></StgValue>
</operation>

<operation id="1207" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:1009  %add_ln248_36 = add i10 %sext_ln248_73_cast, %select_ln248_72

]]></Node>
<StgValue><ssdm name="add_ln248_36"/></StgValue>
</operation>

<operation id="1208" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:1010  %sext_ln248_36 = sext i10 %add_ln248_36 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_36"/></StgValue>
</operation>

<operation id="1209" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1011  %Sbox_addr_52 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_36

]]></Node>
<StgValue><ssdm name="Sbox_addr_52"/></StgValue>
</operation>

<operation id="1210" st_id="42" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:1012  %Sbox_load_36 = load i8* %Sbox_addr_52, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_36"/></StgValue>
</operation>

<operation id="1211" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1015  %tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_142, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1212" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:1016  %trunc_ln248_74 = trunc i32 %xor_ln173_142 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_74"/></StgValue>
</operation>

<operation id="1213" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1017  %sub_ln248_114 = sub i32 0, %xor_ln173_142

]]></Node>
<StgValue><ssdm name="sub_ln248_114"/></StgValue>
</operation>

<operation id="1214" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:1018  %trunc_ln248_75 = trunc i32 %sub_ln248_114 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_75"/></StgValue>
</operation>

<operation id="1215" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:1019  %tmp_150 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_75)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1216" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:1020  %sub_ln248_115 = sub i10 0, %tmp_150

]]></Node>
<StgValue><ssdm name="sub_ln248_115"/></StgValue>
</operation>

<operation id="1217" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:1021  %tmp_151 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_74)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1218" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:1022  %select_ln248_74 = select i1 %tmp_149, i10 %sub_ln248_115, i10 %tmp_151

]]></Node>
<StgValue><ssdm name="select_ln248_74"/></StgValue>
</operation>

<operation id="1219" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:1023  %zext_ln248_67 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_114, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_67"/></StgValue>
</operation>

<operation id="1220" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:1024  %sub_ln248_75 = sub i6 0, %zext_ln248_67

]]></Node>
<StgValue><ssdm name="sub_ln248_75"/></StgValue>
</operation>

<operation id="1221" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:1025  %tmp_152 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_142, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1222" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:1026  %select_ln248_75 = select i1 %tmp_149, i6 %sub_ln248_75, i6 %tmp_152

]]></Node>
<StgValue><ssdm name="select_ln248_75"/></StgValue>
</operation>

<operation id="1223" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:1027  %sext_ln248_75_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_75, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_75_cast"/></StgValue>
</operation>

<operation id="1224" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:1028  %add_ln248_37 = add i10 %sext_ln248_75_cast, %select_ln248_74

]]></Node>
<StgValue><ssdm name="add_ln248_37"/></StgValue>
</operation>

<operation id="1225" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:1029  %sext_ln248_37 = sext i10 %add_ln248_37 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_37"/></StgValue>
</operation>

<operation id="1226" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1030  %Sbox_addr_53 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_37

]]></Node>
<StgValue><ssdm name="Sbox_addr_53"/></StgValue>
</operation>

<operation id="1227" st_id="42" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:1031  %Sbox_load_49 = load i8* %Sbox_addr_53, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_49"/></StgValue>
</operation>

<operation id="1228" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1033  %tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_143, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1229" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:1034  %trunc_ln248_76 = trunc i32 %xor_ln173_143 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_76"/></StgValue>
</operation>

<operation id="1230" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1035  %sub_ln248_116 = sub i32 0, %xor_ln173_143

]]></Node>
<StgValue><ssdm name="sub_ln248_116"/></StgValue>
</operation>

<operation id="1231" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:1036  %trunc_ln248_77 = trunc i32 %sub_ln248_116 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_77"/></StgValue>
</operation>

<operation id="1232" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:1037  %tmp_154 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_77)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1233" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:1038  %sub_ln248_117 = sub i10 0, %tmp_154

]]></Node>
<StgValue><ssdm name="sub_ln248_117"/></StgValue>
</operation>

<operation id="1234" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:1039  %tmp_155 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_76)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1235" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:1040  %select_ln248_76 = select i1 %tmp_153, i10 %sub_ln248_117, i10 %tmp_155

]]></Node>
<StgValue><ssdm name="select_ln248_76"/></StgValue>
</operation>

<operation id="1236" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:1041  %zext_ln248_69 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_116, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_69"/></StgValue>
</operation>

<operation id="1237" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:1042  %sub_ln248_77 = sub i6 0, %zext_ln248_69

]]></Node>
<StgValue><ssdm name="sub_ln248_77"/></StgValue>
</operation>

<operation id="1238" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:1043  %tmp_156 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_143, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1239" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:1044  %select_ln248_77 = select i1 %tmp_153, i6 %sub_ln248_77, i6 %tmp_156

]]></Node>
<StgValue><ssdm name="select_ln248_77"/></StgValue>
</operation>

<operation id="1240" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:1045  %sext_ln248_77_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_77, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_77_cast"/></StgValue>
</operation>

<operation id="1241" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:1046  %add_ln248_38 = add i10 %sext_ln248_77_cast, %select_ln248_76

]]></Node>
<StgValue><ssdm name="add_ln248_38"/></StgValue>
</operation>

<operation id="1242" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:1047  %sext_ln248_38 = sext i10 %add_ln248_38 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_38"/></StgValue>
</operation>

<operation id="1243" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1048  %Sbox_addr_54 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_38

]]></Node>
<StgValue><ssdm name="Sbox_addr_54"/></StgValue>
</operation>

<operation id="1244" st_id="42" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:1049  %Sbox_load_50 = load i8* %Sbox_addr_54, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_50"/></StgValue>
</operation>

<operation id="1245" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.i:1051  %tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %xor_ln173_140, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1246" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:1052  %trunc_ln248_78 = trunc i32 %xor_ln173_140 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_78"/></StgValue>
</operation>

<operation id="1247" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1053  %sub_ln248_118 = sub i32 0, %xor_ln173_140

]]></Node>
<StgValue><ssdm name="sub_ln248_118"/></StgValue>
</operation>

<operation id="1248" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="4" op_0_bw="32">
<![CDATA[
.preheader1.preheader.i:1054  %trunc_ln248_79 = trunc i32 %sub_ln248_118 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln248_79"/></StgValue>
</operation>

<operation id="1249" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:1055  %tmp_158 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_79)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1250" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:1056  %sub_ln248_119 = sub i10 0, %tmp_158

]]></Node>
<StgValue><ssdm name="sub_ln248_119"/></StgValue>
</operation>

<operation id="1251" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:1057  %tmp_159 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %trunc_ln248_78)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1252" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1.preheader.i:1058  %select_ln248_78 = select i1 %tmp_157, i10 %sub_ln248_119, i10 %tmp_159

]]></Node>
<StgValue><ssdm name="select_ln248_78"/></StgValue>
</operation>

<operation id="1253" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:1059  %zext_ln248_71 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %sub_ln248_118, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="zext_ln248_71"/></StgValue>
</operation>

<operation id="1254" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader.i:1060  %sub_ln248_79 = sub i6 0, %zext_ln248_71

]]></Node>
<StgValue><ssdm name="sub_ln248_79"/></StgValue>
</operation>

<operation id="1255" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1.preheader.i:1061  %tmp_160 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %xor_ln173_140, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1256" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.i:1062  %select_ln248_79 = select i1 %tmp_157, i6 %sub_ln248_79, i6 %tmp_160

]]></Node>
<StgValue><ssdm name="select_ln248_79"/></StgValue>
</operation>

<operation id="1257" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader1.preheader.i:1063  %sext_ln248_79_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %select_ln248_79, i4 0)

]]></Node>
<StgValue><ssdm name="sext_ln248_79_cast"/></StgValue>
</operation>

<operation id="1258" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1.preheader.i:1064  %add_ln248_39 = add i10 %sext_ln248_79_cast, %select_ln248_78

]]></Node>
<StgValue><ssdm name="add_ln248_39"/></StgValue>
</operation>

<operation id="1259" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="10">
<![CDATA[
.preheader1.preheader.i:1065  %sext_ln248_39 = sext i10 %add_ln248_39 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248_39"/></StgValue>
</operation>

<operation id="1260" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader.i:1066  %Sbox_addr_55 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln248_39

]]></Node>
<StgValue><ssdm name="Sbox_addr_55"/></StgValue>
</operation>

<operation id="1261" st_id="42" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:1067  %Sbox_load_51 = load i8* %Sbox_addr_55, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_51"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1262" st_id="43" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:1012  %Sbox_load_36 = load i8* %Sbox_addr_52, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_36"/></StgValue>
</operation>

<operation id="1263" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader.i:1013  %xor_ln154_4 = xor i8 %Sbox_load_36, 54

]]></Node>
<StgValue><ssdm name="xor_ln154_4"/></StgValue>
</operation>

<operation id="1264" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:1014  %zext_ln154_4 = zext i8 %xor_ln154_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln154_4"/></StgValue>
</operation>

<operation id="1265" st_id="43" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:1031  %Sbox_load_49 = load i8* %Sbox_addr_53, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_49"/></StgValue>
</operation>

<operation id="1266" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:1032  %zext_ln248_68 = zext i8 %Sbox_load_49 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_68"/></StgValue>
</operation>

<operation id="1267" st_id="43" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:1049  %Sbox_load_50 = load i8* %Sbox_addr_54, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_50"/></StgValue>
</operation>

<operation id="1268" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:1050  %zext_ln248_70 = zext i8 %Sbox_load_50 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_70"/></StgValue>
</operation>

<operation id="1269" st_id="43" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:1067  %Sbox_load_51 = load i8* %Sbox_addr_55, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_51"/></StgValue>
</operation>

<operation id="1270" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="8">
<![CDATA[
.preheader1.preheader.i:1068  %zext_ln248_72 = zext i8 %Sbox_load_51 to i32

]]></Node>
<StgValue><ssdm name="zext_ln248_72"/></StgValue>
</operation>

<operation id="1271" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1069  %xor_ln173_144 = xor i32 %zext_ln154_4, %xor_ln173_128

]]></Node>
<StgValue><ssdm name="xor_ln173_144"/></StgValue>
</operation>

<operation id="1272" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1070  store i32 %xor_ln173_144, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 40), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1273" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1071  %xor_ln173_145 = xor i32 %zext_ln248_68, %xor_ln173_129

]]></Node>
<StgValue><ssdm name="xor_ln173_145"/></StgValue>
</operation>

<operation id="1274" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1072  store i32 %xor_ln173_145, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 40), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1275" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1073  %xor_ln173_146 = xor i32 %zext_ln248_70, %xor_ln173_130

]]></Node>
<StgValue><ssdm name="xor_ln173_146"/></StgValue>
</operation>

<operation id="1276" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1074  store i32 %xor_ln173_146, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 160), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1277" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1075  %xor_ln173_147 = xor i32 %zext_ln248_72, %xor_ln173_131

]]></Node>
<StgValue><ssdm name="xor_ln173_147"/></StgValue>
</operation>

<operation id="1278" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1076  store i32 %xor_ln173_147, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 160), align 16

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1279" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1077  %xor_ln173_148 = xor i32 %zext_ln154_4, %xor_ln173_116

]]></Node>
<StgValue><ssdm name="xor_ln173_148"/></StgValue>
</operation>

<operation id="1280" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1079  %xor_ln173_149 = xor i32 %zext_ln248_68, %xor_ln173_117

]]></Node>
<StgValue><ssdm name="xor_ln173_149"/></StgValue>
</operation>

<operation id="1281" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1081  %xor_ln173_150 = xor i32 %zext_ln248_70, %xor_ln173_118

]]></Node>
<StgValue><ssdm name="xor_ln173_150"/></StgValue>
</operation>

<operation id="1282" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1083  %xor_ln173_151 = xor i32 %zext_ln248_72, %xor_ln173_119

]]></Node>
<StgValue><ssdm name="xor_ln173_151"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1283" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1078  store i32 %xor_ln173_148, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 41), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1284" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1080  store i32 %xor_ln173_149, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 41), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1285" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1082  store i32 %xor_ln173_150, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 161), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1286" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1084  store i32 %xor_ln173_151, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 161), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1287" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1085  %xor_ln173_152 = xor i32 %xor_ln173_148, %xor_ln173_136

]]></Node>
<StgValue><ssdm name="xor_ln173_152"/></StgValue>
</operation>

<operation id="1288" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1087  %xor_ln173_153 = xor i32 %xor_ln173_149, %xor_ln173_137

]]></Node>
<StgValue><ssdm name="xor_ln173_153"/></StgValue>
</operation>

<operation id="1289" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1089  %xor_ln173_154 = xor i32 %xor_ln173_150, %xor_ln173_138

]]></Node>
<StgValue><ssdm name="xor_ln173_154"/></StgValue>
</operation>

<operation id="1290" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1091  %xor_ln173_155 = xor i32 %xor_ln173_151, %xor_ln173_139

]]></Node>
<StgValue><ssdm name="xor_ln173_155"/></StgValue>
</operation>

<operation id="1291" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1093  %xor_ln173_156 = xor i32 %xor_ln173_148, %xor_ln173_124

]]></Node>
<StgValue><ssdm name="xor_ln173_156"/></StgValue>
</operation>

<operation id="1292" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1095  %xor_ln173_157 = xor i32 %xor_ln173_149, %xor_ln173_125

]]></Node>
<StgValue><ssdm name="xor_ln173_157"/></StgValue>
</operation>

<operation id="1293" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1097  %xor_ln173_158 = xor i32 %xor_ln173_150, %xor_ln173_126

]]></Node>
<StgValue><ssdm name="xor_ln173_158"/></StgValue>
</operation>

<operation id="1294" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1099  %xor_ln173_159 = xor i32 %xor_ln173_151, %xor_ln173_127

]]></Node>
<StgValue><ssdm name="xor_ln173_159"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1295" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1086  store i32 %xor_ln173_152, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 42), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1296" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1088  store i32 %xor_ln173_153, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 42), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1297" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1090  store i32 %xor_ln173_154, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 162), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1298" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1092  store i32 %xor_ln173_155, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 162), align 8

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1299" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1094  store i32 %xor_ln173_156, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 43), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1300" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1096  store i32 %xor_ln173_157, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 43), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1301" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1098  store i32 %xor_ln173_158, i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 163), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1302" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader.i:1100  store i32 %xor_ln173_159, i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 163), align 4

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="1303" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1.preheader.i:1165  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln111"/></StgValue>
</operation>

<operation id="1304" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader.i:1166  br label %0

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1305" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %n_assign = phi i4 [ 1, %.preheader1.preheader.i ], [ %i, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="n_assign"/></StgValue>
</operation>

<operation id="1306" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln112 = icmp eq i4 %n_assign, -6

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="1307" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1308" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln112, label %ByteSub_ShiftRow.exit23, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="1309" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1310" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:1  %statemt_1_load_16 = load i32* %statemt_1_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_16"/></StgValue>
</operation>

<operation id="1311" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:6  %statemt_1_load_17 = load i32* %statemt_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_17"/></StgValue>
</operation>

<operation id="1312" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:25  %statemt_0_load_16 = load i32* %statemt_0_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_16"/></StgValue>
</operation>

<operation id="1313" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:30  %statemt_0_load_17 = load i32* %statemt_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_17"/></StgValue>
</operation>

<operation id="1314" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:0  %statemt_1_load_8 = load i32* %statemt_1_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_8"/></StgValue>
</operation>

<operation id="1315" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:5  %statemt_1_load_9 = load i32* %statemt_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_9"/></StgValue>
</operation>

<operation id="1316" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:20  %statemt_0_load_7 = load i32* %statemt_0_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_7"/></StgValue>
</operation>

<operation id="1317" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:25  %statemt_0_load_8 = load i32* %statemt_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_8"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1318" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:1  %statemt_1_load_16 = load i32* %statemt_1_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_16"/></StgValue>
</operation>

<operation id="1319" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:2  %sext_ln140_1 = sext i32 %statemt_1_load_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln140_1"/></StgValue>
</operation>

<operation id="1320" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:3  %Sbox_addr_56 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln140_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_56"/></StgValue>
</operation>

<operation id="1321" st_id="48" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:4  %temp_4 = load i8* %Sbox_addr_56, align 1

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="1322" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:6  %statemt_1_load_17 = load i32* %statemt_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_17"/></StgValue>
</operation>

<operation id="1323" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:7  %sext_ln141_1 = sext i32 %statemt_1_load_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln141_1"/></StgValue>
</operation>

<operation id="1324" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:8  %Sbox_addr_57 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln141_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_57"/></StgValue>
</operation>

<operation id="1325" st_id="48" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:9  %Sbox_load_57 = load i8* %Sbox_addr_57, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_57"/></StgValue>
</operation>

<operation id="1326" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:12  %statemt_1_load_18 = load i32* %statemt_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_18"/></StgValue>
</operation>

<operation id="1327" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:18  %statemt_1_load_19 = load i32* %statemt_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_19"/></StgValue>
</operation>

<operation id="1328" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:25  %statemt_0_load_16 = load i32* %statemt_0_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_16"/></StgValue>
</operation>

<operation id="1329" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:26  %sext_ln146_1 = sext i32 %statemt_0_load_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln146_1"/></StgValue>
</operation>

<operation id="1330" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:27  %Sbox_addr_60 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln146_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_60"/></StgValue>
</operation>

<operation id="1331" st_id="48" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:28  %temp_5 = load i8* %Sbox_addr_60, align 1

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="1332" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:30  %statemt_0_load_17 = load i32* %statemt_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_17"/></StgValue>
</operation>

<operation id="1333" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:31  %sext_ln147_1 = sext i32 %statemt_0_load_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln147_1"/></StgValue>
</operation>

<operation id="1334" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:32  %Sbox_addr_61 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln147_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_61"/></StgValue>
</operation>

<operation id="1335" st_id="48" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:33  %Sbox_load_61 = load i8* %Sbox_addr_61, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_61"/></StgValue>
</operation>

<operation id="1336" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:37  %statemt_0_load_18 = load i32* %statemt_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_18"/></StgValue>
</operation>

<operation id="1337" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:42  %statemt_0_load_19 = load i32* %statemt_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_19"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1338" st_id="49" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:4  %temp_4 = load i8* %Sbox_addr_56, align 1

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="1339" st_id="49" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:9  %Sbox_load_57 = load i8* %Sbox_addr_57, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_57"/></StgValue>
</operation>

<operation id="1340" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:12  %statemt_1_load_18 = load i32* %statemt_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_18"/></StgValue>
</operation>

<operation id="1341" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:13  %sext_ln142_1 = sext i32 %statemt_1_load_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln142_1"/></StgValue>
</operation>

<operation id="1342" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:14  %Sbox_addr_58 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln142_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_58"/></StgValue>
</operation>

<operation id="1343" st_id="49" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:15  %Sbox_load_58 = load i8* %Sbox_addr_58, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_58"/></StgValue>
</operation>

<operation id="1344" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:18  %statemt_1_load_19 = load i32* %statemt_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_19"/></StgValue>
</operation>

<operation id="1345" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:19  %sext_ln143_1 = sext i32 %statemt_1_load_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln143_1"/></StgValue>
</operation>

<operation id="1346" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:20  %Sbox_addr_59 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln143_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_59"/></StgValue>
</operation>

<operation id="1347" st_id="49" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:21  %Sbox_load_59 = load i8* %Sbox_addr_59, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_59"/></StgValue>
</operation>

<operation id="1348" st_id="49" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:28  %temp_5 = load i8* %Sbox_addr_60, align 1

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="1349" st_id="49" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:33  %Sbox_load_61 = load i8* %Sbox_addr_61, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_61"/></StgValue>
</operation>

<operation id="1350" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:37  %statemt_0_load_18 = load i32* %statemt_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_18"/></StgValue>
</operation>

<operation id="1351" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:38  %sext_ln149_1 = sext i32 %statemt_0_load_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln149_1"/></StgValue>
</operation>

<operation id="1352" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:39  %Sbox_addr_62 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln149_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_62"/></StgValue>
</operation>

<operation id="1353" st_id="49" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:40  %temp_6 = load i8* %Sbox_addr_62, align 1

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="1354" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:42  %statemt_0_load_19 = load i32* %statemt_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_19"/></StgValue>
</operation>

<operation id="1355" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:43  %sext_ln150_1 = sext i32 %statemt_0_load_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln150_1"/></StgValue>
</operation>

<operation id="1356" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:44  %Sbox_addr_63 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_63"/></StgValue>
</operation>

<operation id="1357" st_id="49" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:45  %Sbox_load_63 = load i8* %Sbox_addr_63, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_63"/></StgValue>
</operation>

<operation id="1358" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:49  %statemt_1_load_20 = load i32* %statemt_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_20"/></StgValue>
</operation>

<operation id="1359" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:54  %statemt_1_load_21 = load i32* %statemt_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_21"/></StgValue>
</operation>

<operation id="1360" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:73  %statemt_0_load_20 = load i32* %statemt_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_20"/></StgValue>
</operation>

<operation id="1361" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:79  %statemt_0_load_21 = load i32* %statemt_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_21"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1362" st_id="50" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:15  %Sbox_load_58 = load i8* %Sbox_addr_58, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_58"/></StgValue>
</operation>

<operation id="1363" st_id="50" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:21  %Sbox_load_59 = load i8* %Sbox_addr_59, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_59"/></StgValue>
</operation>

<operation id="1364" st_id="50" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:40  %temp_6 = load i8* %Sbox_addr_62, align 1

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="1365" st_id="50" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:45  %Sbox_load_63 = load i8* %Sbox_addr_63, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_63"/></StgValue>
</operation>

<operation id="1366" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:49  %statemt_1_load_20 = load i32* %statemt_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_20"/></StgValue>
</operation>

<operation id="1367" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:50  %sext_ln153_1 = sext i32 %statemt_1_load_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln153_1"/></StgValue>
</operation>

<operation id="1368" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:51  %Sbox_addr_64 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln153_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_64"/></StgValue>
</operation>

<operation id="1369" st_id="50" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:52  %temp_7 = load i8* %Sbox_addr_64, align 1

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="1370" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:54  %statemt_1_load_21 = load i32* %statemt_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_21"/></StgValue>
</operation>

<operation id="1371" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:55  %sext_ln154_1 = sext i32 %statemt_1_load_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln154_1"/></StgValue>
</operation>

<operation id="1372" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:56  %Sbox_addr_65 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln154_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_65"/></StgValue>
</operation>

<operation id="1373" st_id="50" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:57  %Sbox_load_65 = load i8* %Sbox_addr_65, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_65"/></StgValue>
</operation>

<operation id="1374" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:60  %statemt_1_load_22 = load i32* %statemt_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_22"/></StgValue>
</operation>

<operation id="1375" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:66  %statemt_1_load_23 = load i32* %statemt_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_23"/></StgValue>
</operation>

<operation id="1376" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:73  %statemt_0_load_20 = load i32* %statemt_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_20"/></StgValue>
</operation>

<operation id="1377" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:74  %sext_ln159_1 = sext i32 %statemt_0_load_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln159_1"/></StgValue>
</operation>

<operation id="1378" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:75  %Sbox_addr_68 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln159_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_68"/></StgValue>
</operation>

<operation id="1379" st_id="50" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:76  %Sbox_load_68 = load i8* %Sbox_addr_68, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_68"/></StgValue>
</operation>

<operation id="1380" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:79  %statemt_0_load_21 = load i32* %statemt_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_21"/></StgValue>
</operation>

<operation id="1381" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:80  %sext_ln160_1 = sext i32 %statemt_0_load_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln160_1"/></StgValue>
</operation>

<operation id="1382" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:81  %Sbox_addr_69 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln160_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_69"/></StgValue>
</operation>

<operation id="1383" st_id="50" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:82  %Sbox_load_69 = load i8* %Sbox_addr_69, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_69"/></StgValue>
</operation>

<operation id="1384" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:85  %statemt_0_load_22 = load i32* %statemt_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_22"/></StgValue>
</operation>

<operation id="1385" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:91  %statemt_0_load_23 = load i32* %statemt_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_23"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1386" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:10  %zext_ln141_28 = zext i8 %Sbox_load_57 to i32

]]></Node>
<StgValue><ssdm name="zext_ln141_28"/></StgValue>
</operation>

<operation id="1387" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
hls_label_0_begin:11  store i32 %zext_ln141_28, i32* %statemt_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="1388" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:16  %zext_ln142_1 = zext i8 %Sbox_load_58 to i32

]]></Node>
<StgValue><ssdm name="zext_ln142_1"/></StgValue>
</operation>

<operation id="1389" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
hls_label_0_begin:17  store i32 %zext_ln142_1, i32* %statemt_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="1390" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:29  %zext_ln146_1 = zext i8 %temp_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln146_1"/></StgValue>
</operation>

<operation id="1391" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:34  %zext_ln147_1 = zext i8 %Sbox_load_61 to i32

]]></Node>
<StgValue><ssdm name="zext_ln147_1"/></StgValue>
</operation>

<operation id="1392" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
hls_label_0_begin:35  store i32 %zext_ln147_1, i32* %statemt_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="1393" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
hls_label_0_begin:36  store i32 %zext_ln146_1, i32* %statemt_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="1394" st_id="51" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:52  %temp_7 = load i8* %Sbox_addr_64, align 1

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="1395" st_id="51" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:57  %Sbox_load_65 = load i8* %Sbox_addr_65, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_65"/></StgValue>
</operation>

<operation id="1396" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:60  %statemt_1_load_22 = load i32* %statemt_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_22"/></StgValue>
</operation>

<operation id="1397" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:61  %sext_ln155_1 = sext i32 %statemt_1_load_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln155_1"/></StgValue>
</operation>

<operation id="1398" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:62  %Sbox_addr_66 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln155_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_66"/></StgValue>
</operation>

<operation id="1399" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:63  %Sbox_load_66 = load i8* %Sbox_addr_66, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_66"/></StgValue>
</operation>

<operation id="1400" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:66  %statemt_1_load_23 = load i32* %statemt_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_23"/></StgValue>
</operation>

<operation id="1401" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:67  %sext_ln156_1 = sext i32 %statemt_1_load_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln156_1"/></StgValue>
</operation>

<operation id="1402" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:68  %Sbox_addr_67 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln156_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_67"/></StgValue>
</operation>

<operation id="1403" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:69  %Sbox_load_67 = load i8* %Sbox_addr_67, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_67"/></StgValue>
</operation>

<operation id="1404" st_id="51" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:76  %Sbox_load_68 = load i8* %Sbox_addr_68, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_68"/></StgValue>
</operation>

<operation id="1405" st_id="51" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:82  %Sbox_load_69 = load i8* %Sbox_addr_69, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_69"/></StgValue>
</operation>

<operation id="1406" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:85  %statemt_0_load_22 = load i32* %statemt_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_22"/></StgValue>
</operation>

<operation id="1407" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:86  %sext_ln161_1 = sext i32 %statemt_0_load_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln161_1"/></StgValue>
</operation>

<operation id="1408" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:87  %Sbox_addr_70 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln161_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_70"/></StgValue>
</operation>

<operation id="1409" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:88  %Sbox_load_70 = load i8* %Sbox_addr_70, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_70"/></StgValue>
</operation>

<operation id="1410" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="4">
<![CDATA[
hls_label_0_begin:91  %statemt_0_load_23 = load i32* %statemt_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_23"/></StgValue>
</operation>

<operation id="1411" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:92  %sext_ln162_1 = sext i32 %statemt_0_load_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln162_1"/></StgValue>
</operation>

<operation id="1412" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:93  %Sbox_addr_71 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln162_1

]]></Node>
<StgValue><ssdm name="Sbox_addr_71"/></StgValue>
</operation>

<operation id="1413" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:94  %Sbox_load_71 = load i8* %Sbox_addr_71, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_71"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1414" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:5  %zext_ln140_1 = zext i8 %temp_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln140_1"/></StgValue>
</operation>

<operation id="1415" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:22  %zext_ln143_1 = zext i8 %Sbox_load_59 to i32

]]></Node>
<StgValue><ssdm name="zext_ln143_1"/></StgValue>
</operation>

<operation id="1416" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
hls_label_0_begin:23  store i32 %zext_ln143_1, i32* %statemt_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="1417" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
hls_label_0_begin:24  store i32 %zext_ln140_1, i32* %statemt_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="1418" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:41  %zext_ln149_1 = zext i8 %temp_6 to i32

]]></Node>
<StgValue><ssdm name="zext_ln149_1"/></StgValue>
</operation>

<operation id="1419" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:46  %zext_ln150_1 = zext i8 %Sbox_load_63 to i32

]]></Node>
<StgValue><ssdm name="zext_ln150_1"/></StgValue>
</operation>

<operation id="1420" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
hls_label_0_begin:47  store i32 %zext_ln150_1, i32* %statemt_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="1421" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
hls_label_0_begin:48  store i32 %zext_ln149_1, i32* %statemt_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="1422" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:63  %Sbox_load_66 = load i8* %Sbox_addr_66, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_66"/></StgValue>
</operation>

<operation id="1423" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:69  %Sbox_load_67 = load i8* %Sbox_addr_67, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_67"/></StgValue>
</operation>

<operation id="1424" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:88  %Sbox_load_70 = load i8* %Sbox_addr_70, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_70"/></StgValue>
</operation>

<operation id="1425" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="8">
<![CDATA[
hls_label_0_begin:94  %Sbox_load_71 = load i8* %Sbox_addr_71, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_71"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1426" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:58  %zext_ln154_6 = zext i8 %Sbox_load_65 to i32

]]></Node>
<StgValue><ssdm name="zext_ln154_6"/></StgValue>
</operation>

<operation id="1427" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
hls_label_0_begin:59  store i32 %zext_ln154_6, i32* %statemt_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="1428" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:64  %zext_ln155_1 = zext i8 %Sbox_load_66 to i32

]]></Node>
<StgValue><ssdm name="zext_ln155_1"/></StgValue>
</operation>

<operation id="1429" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
hls_label_0_begin:65  store i32 %zext_ln155_1, i32* %statemt_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="1430" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:77  %zext_ln159_1 = zext i8 %Sbox_load_68 to i32

]]></Node>
<StgValue><ssdm name="zext_ln159_1"/></StgValue>
</operation>

<operation id="1431" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
hls_label_0_begin:78  store i32 %zext_ln159_1, i32* %statemt_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="1432" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:83  %zext_ln160_1 = zext i8 %Sbox_load_69 to i32

]]></Node>
<StgValue><ssdm name="zext_ln160_1"/></StgValue>
</operation>

<operation id="1433" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
hls_label_0_begin:84  store i32 %zext_ln160_1, i32* %statemt_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1434" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:53  %zext_ln153_1 = zext i8 %temp_7 to i32

]]></Node>
<StgValue><ssdm name="zext_ln153_1"/></StgValue>
</operation>

<operation id="1435" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:70  %zext_ln156_1 = zext i8 %Sbox_load_67 to i32

]]></Node>
<StgValue><ssdm name="zext_ln156_1"/></StgValue>
</operation>

<operation id="1436" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
hls_label_0_begin:71  store i32 %zext_ln156_1, i32* %statemt_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="1437" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
hls_label_0_begin:72  store i32 %zext_ln153_1, i32* %statemt_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1438" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:89  %zext_ln161_1 = zext i8 %Sbox_load_70 to i32

]]></Node>
<StgValue><ssdm name="zext_ln161_1"/></StgValue>
</operation>

<operation id="1439" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
hls_label_0_begin:90  store i32 %zext_ln161_1, i32* %statemt_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="1440" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="8">
<![CDATA[
hls_label_0_begin:95  %zext_ln162_1 = zext i8 %Sbox_load_71 to i32

]]></Node>
<StgValue><ssdm name="zext_ln162_1"/></StgValue>
</operation>

<operation id="1441" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
hls_label_0_begin:96  store i32 %zext_ln162_1, i32* %statemt_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="1442" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
hls_label_0_begin:97  %tmp_161 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %n_assign, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1443" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0_begin:98  %zext_ln393_2 = zext i6 %tmp_161 to i32

]]></Node>
<StgValue><ssdm name="zext_ln393_2"/></StgValue>
</operation>

<operation id="1444" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_begin:99  br label %1

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1445" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j_0_i16 = phi i3 [ 0, %hls_label_0_begin ], [ %j_1, %._crit_edge.i18_ifconv ]

]]></Node>
<StgValue><ssdm name="j_0_i16"/></StgValue>
</operation>

<operation id="1446" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="3">
<![CDATA[
:1  %j_0_i16_cast = zext i3 %j_0_i16 to i32

]]></Node>
<StgValue><ssdm name="j_0_i16_cast"/></StgValue>
</operation>

<operation id="1447" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1448" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln380 = icmp eq i3 %j_0_i16, -4

]]></Node>
<StgValue><ssdm name="icmp_ln380"/></StgValue>
</operation>

<operation id="1449" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %j_1 = add i3 %j_0_i16, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="1450" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln380, label %.preheader.i.preheader, label %._crit_edge.i18_ifconv

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>

<operation id="1451" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.i18_ifconv:0  %shl_ln384 = shl i3 %j_0_i16, 1

]]></Node>
<StgValue><ssdm name="shl_ln384"/></StgValue>
</operation>

<operation id="1452" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge.i18_ifconv:1  %zext_ln384 = zext i3 %shl_ln384 to i64

]]></Node>
<StgValue><ssdm name="zext_ln384"/></StgValue>
</operation>

<operation id="1453" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i18_ifconv:2  %statemt_0_addr_8 = getelementptr [16 x i32]* %statemt_0, i64 0, i64 %zext_ln384

]]></Node>
<StgValue><ssdm name="statemt_0_addr_8"/></StgValue>
</operation>

<operation id="1454" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.i18_ifconv:3  %x_6 = load i32* %statemt_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="x_6"/></StgValue>
</operation>

<operation id="1455" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i18_ifconv:11  %statemt_1_addr_8 = getelementptr [16 x i32]* %statemt_1, i64 0, i64 %zext_ln384

]]></Node>
<StgValue><ssdm name="statemt_1_addr_8"/></StgValue>
</operation>

<operation id="1456" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.i18_ifconv:12  %x = load i32* %statemt_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="1457" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.i18_ifconv:20  %or_ln393 = or i3 %shl_ln384, 1

]]></Node>
<StgValue><ssdm name="or_ln393"/></StgValue>
</operation>

<operation id="1458" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge.i18_ifconv:21  %zext_ln393 = zext i3 %or_ln393 to i64

]]></Node>
<StgValue><ssdm name="zext_ln393"/></StgValue>
</operation>

<operation id="1459" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i18_ifconv:22  %statemt_0_addr_11 = getelementptr [16 x i32]* %statemt_0, i64 0, i64 %zext_ln393

]]></Node>
<StgValue><ssdm name="statemt_0_addr_11"/></StgValue>
</operation>

<operation id="1460" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.i18_ifconv:23  %x_2 = load i32* %statemt_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="1461" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i18_ifconv:24  %statemt_1_addr_11 = getelementptr [16 x i32]* %statemt_1, i64 0, i64 %zext_ln393

]]></Node>
<StgValue><ssdm name="statemt_1_addr_11"/></StgValue>
</operation>

<operation id="1462" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.i18_ifconv:25  %x_4 = load i32* %statemt_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="1463" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:26  %add_ln393 = add nsw i32 %j_0_i16_cast, %zext_ln393_2

]]></Node>
<StgValue><ssdm name="add_ln393"/></StgValue>
</operation>

<operation id="1464" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:27  %zext_ln393_1 = zext i32 %add_ln393 to i64

]]></Node>
<StgValue><ssdm name="zext_ln393_1"/></StgValue>
</operation>

<operation id="1465" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:28  %trunc_ln393 = trunc i32 %add_ln393 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln393"/></StgValue>
</operation>

<operation id="1466" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i18_ifconv:29  %word_0_addr = getelementptr [240 x i32]* @word_0, i64 0, i64 %zext_ln393_1

]]></Node>
<StgValue><ssdm name="word_0_addr"/></StgValue>
</operation>

<operation id="1467" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.i18_ifconv:30  %add_ln417 = add i9 120, %trunc_ln393

]]></Node>
<StgValue><ssdm name="add_ln417"/></StgValue>
</operation>

<operation id="1468" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge.i18_ifconv:31  %zext_ln417 = zext i9 %add_ln417 to i64

]]></Node>
<StgValue><ssdm name="zext_ln417"/></StgValue>
</operation>

<operation id="1469" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i18_ifconv:32  %word_0_addr_1 = getelementptr [240 x i32]* @word_0, i64 0, i64 %zext_ln417

]]></Node>
<StgValue><ssdm name="word_0_addr_1"/></StgValue>
</operation>

<operation id="1470" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i18_ifconv:33  %word_1_addr = getelementptr [240 x i32]* @word_1, i64 0, i64 %zext_ln393_1

]]></Node>
<StgValue><ssdm name="word_1_addr"/></StgValue>
</operation>

<operation id="1471" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i18_ifconv:34  %word_1_addr_1 = getelementptr [240 x i32]* @word_1, i64 0, i64 %zext_ln417

]]></Node>
<StgValue><ssdm name="word_1_addr_1"/></StgValue>
</operation>

<operation id="1472" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.i18_ifconv:35  %word_0_load_8 = load i32* %word_0_addr, align 4

]]></Node>
<StgValue><ssdm name="word_0_load_8"/></StgValue>
</operation>

<operation id="1473" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.i18_ifconv:54  %word_1_load_8 = load i32* %word_1_addr, align 4

]]></Node>
<StgValue><ssdm name="word_1_load_8"/></StgValue>
</operation>

<operation id="1474" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.i18_ifconv:73  %word_0_load_9 = load i32* %word_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="word_0_load_9"/></StgValue>
</operation>

<operation id="1475" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.i18_ifconv:91  %word_1_load_9 = load i32* %word_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="word_1_load_9"/></StgValue>
</operation>

<operation id="1476" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1477" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.i18_ifconv:3  %x_6 = load i32* %statemt_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="x_6"/></StgValue>
</operation>

<operation id="1478" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:4  %shl_ln384_1 = shl i32 %x_6, 1

]]></Node>
<StgValue><ssdm name="shl_ln384_1"/></StgValue>
</operation>

<operation id="1479" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i18_ifconv:5  %ret_0_addr = getelementptr [16 x i32]* %ret_0, i64 0, i64 %zext_ln384

]]></Node>
<StgValue><ssdm name="ret_0_addr"/></StgValue>
</operation>

<operation id="1480" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:6  %tmp_s = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_6, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1481" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge.i18_ifconv:7  %and_ln = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_s, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="1482" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:8  %icmp_ln385 = icmp eq i32 %and_ln, 256

]]></Node>
<StgValue><ssdm name="icmp_ln385"/></StgValue>
</operation>

<operation id="1483" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:9  %xor_ln386 = xor i32 %shl_ln384_1, 283

]]></Node>
<StgValue><ssdm name="xor_ln386"/></StgValue>
</operation>

<operation id="1484" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:10  %select_ln385 = select i1 %icmp_ln385, i32 %xor_ln386, i32 %shl_ln384_1

]]></Node>
<StgValue><ssdm name="select_ln385"/></StgValue>
</operation>

<operation id="1485" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.i18_ifconv:12  %x = load i32* %statemt_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="1486" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:13  %shl_ln388 = shl i32 %x, 1

]]></Node>
<StgValue><ssdm name="shl_ln388"/></StgValue>
</operation>

<operation id="1487" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:14  %x_1 = xor i32 %x, %shl_ln388

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="1488" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:15  %tmp_162 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1489" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge.i18_ifconv:16  %and_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_162, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="1490" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:17  %icmp_ln389 = icmp eq i32 %and_ln1, 256

]]></Node>
<StgValue><ssdm name="icmp_ln389"/></StgValue>
</operation>

<operation id="1491" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:18  %xor_ln390 = xor i32 %x_1, 283

]]></Node>
<StgValue><ssdm name="xor_ln390"/></StgValue>
</operation>

<operation id="1492" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:19  %select_ln389 = select i1 %icmp_ln389, i32 %xor_ln390, i32 %x_1

]]></Node>
<StgValue><ssdm name="select_ln389"/></StgValue>
</operation>

<operation id="1493" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.i18_ifconv:23  %x_2 = load i32* %statemt_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="1494" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.i18_ifconv:25  %x_4 = load i32* %statemt_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="1495" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.i18_ifconv:35  %word_0_load_8 = load i32* %word_0_addr, align 4

]]></Node>
<StgValue><ssdm name="word_0_load_8"/></StgValue>
</operation>

<operation id="1496" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:36  %xor_ln393 = xor i32 %x_2, %x_4

]]></Node>
<StgValue><ssdm name="xor_ln393"/></StgValue>
</operation>

<operation id="1497" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:37  %xor_ln393_1 = xor i32 %select_ln385, %select_ln389

]]></Node>
<StgValue><ssdm name="xor_ln393_1"/></StgValue>
</operation>

<operation id="1498" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:38  %xor_ln393_3 = xor i32 %xor_ln393_1, %word_0_load_8

]]></Node>
<StgValue><ssdm name="xor_ln393_3"/></StgValue>
</operation>

<operation id="1499" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:39  %xor_ln393_2 = xor i32 %xor_ln393_3, %xor_ln393

]]></Node>
<StgValue><ssdm name="xor_ln393_2"/></StgValue>
</operation>

<operation id="1500" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.i18_ifconv:40  store i32 %xor_ln393_2, i32* %ret_0_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln393"/></StgValue>
</operation>

<operation id="1501" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i18_ifconv:41  %ret_1_addr_2 = getelementptr [16 x i32]* %ret_1, i64 0, i64 %zext_ln384

]]></Node>
<StgValue><ssdm name="ret_1_addr_2"/></StgValue>
</operation>

<operation id="1502" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:42  %tmp_163 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1503" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge.i18_ifconv:43  %and_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_163, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln2"/></StgValue>
</operation>

<operation id="1504" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:44  %icmp_ln397 = icmp eq i32 %and_ln2, 256

]]></Node>
<StgValue><ssdm name="icmp_ln397"/></StgValue>
</operation>

<operation id="1505" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:45  %xor_ln398 = xor i32 %shl_ln388, 283

]]></Node>
<StgValue><ssdm name="xor_ln398"/></StgValue>
</operation>

<operation id="1506" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:46  %select_ln397 = select i1 %icmp_ln397, i32 %xor_ln398, i32 %shl_ln388

]]></Node>
<StgValue><ssdm name="select_ln397"/></StgValue>
</operation>

<operation id="1507" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:47  %shl_ln400 = shl i32 %x_2, 1

]]></Node>
<StgValue><ssdm name="shl_ln400"/></StgValue>
</operation>

<operation id="1508" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:48  %x_3 = xor i32 %x_2, %shl_ln400

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="1509" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:49  %tmp_164 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_3, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1510" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge.i18_ifconv:50  %and_ln3 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_164, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln3"/></StgValue>
</operation>

<operation id="1511" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:51  %icmp_ln401 = icmp eq i32 %and_ln3, 256

]]></Node>
<StgValue><ssdm name="icmp_ln401"/></StgValue>
</operation>

<operation id="1512" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:52  %xor_ln402 = xor i32 %x_3, 283

]]></Node>
<StgValue><ssdm name="xor_ln402"/></StgValue>
</operation>

<operation id="1513" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:53  %select_ln401 = select i1 %icmp_ln401, i32 %xor_ln402, i32 %x_3

]]></Node>
<StgValue><ssdm name="select_ln401"/></StgValue>
</operation>

<operation id="1514" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.i18_ifconv:54  %word_1_load_8 = load i32* %word_1_addr, align 4

]]></Node>
<StgValue><ssdm name="word_1_load_8"/></StgValue>
</operation>

<operation id="1515" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:55  %xor_ln405 = xor i32 %x_4, %x_6

]]></Node>
<StgValue><ssdm name="xor_ln405"/></StgValue>
</operation>

<operation id="1516" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:56  %xor_ln405_1 = xor i32 %select_ln401, %select_ln397

]]></Node>
<StgValue><ssdm name="xor_ln405_1"/></StgValue>
</operation>

<operation id="1517" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:57  %xor_ln405_3 = xor i32 %xor_ln405_1, %word_1_load_8

]]></Node>
<StgValue><ssdm name="xor_ln405_3"/></StgValue>
</operation>

<operation id="1518" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:58  %xor_ln405_2 = xor i32 %xor_ln405_3, %xor_ln405

]]></Node>
<StgValue><ssdm name="xor_ln405_2"/></StgValue>
</operation>

<operation id="1519" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.i18_ifconv:59  store i32 %xor_ln405_2, i32* %ret_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln405"/></StgValue>
</operation>

<operation id="1520" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i18_ifconv:60  %ret_0_addr_3 = getelementptr [16 x i32]* %ret_0, i64 0, i64 %zext_ln393

]]></Node>
<StgValue><ssdm name="ret_0_addr_3"/></StgValue>
</operation>

<operation id="1521" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:61  %tmp_165 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_2, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1522" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge.i18_ifconv:62  %and_ln4 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_165, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln4"/></StgValue>
</operation>

<operation id="1523" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:63  %icmp_ln409 = icmp eq i32 %and_ln4, 256

]]></Node>
<StgValue><ssdm name="icmp_ln409"/></StgValue>
</operation>

<operation id="1524" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:64  %xor_ln410 = xor i32 %shl_ln400, 283

]]></Node>
<StgValue><ssdm name="xor_ln410"/></StgValue>
</operation>

<operation id="1525" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:65  %select_ln409 = select i1 %icmp_ln409, i32 %xor_ln410, i32 %shl_ln400

]]></Node>
<StgValue><ssdm name="select_ln409"/></StgValue>
</operation>

<operation id="1526" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:66  %shl_ln412 = shl i32 %x_4, 1

]]></Node>
<StgValue><ssdm name="shl_ln412"/></StgValue>
</operation>

<operation id="1527" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:67  %x_5 = xor i32 %x_4, %shl_ln412

]]></Node>
<StgValue><ssdm name="x_5"/></StgValue>
</operation>

<operation id="1528" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:68  %tmp_166 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_5, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1529" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge.i18_ifconv:69  %and_ln5 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_166, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln5"/></StgValue>
</operation>

<operation id="1530" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:70  %icmp_ln413 = icmp eq i32 %and_ln5, 256

]]></Node>
<StgValue><ssdm name="icmp_ln413"/></StgValue>
</operation>

<operation id="1531" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:71  %xor_ln414 = xor i32 %x_5, 283

]]></Node>
<StgValue><ssdm name="xor_ln414"/></StgValue>
</operation>

<operation id="1532" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:72  %select_ln413 = select i1 %icmp_ln413, i32 %xor_ln414, i32 %x_5

]]></Node>
<StgValue><ssdm name="select_ln413"/></StgValue>
</operation>

<operation id="1533" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.i18_ifconv:73  %word_0_load_9 = load i32* %word_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="word_0_load_9"/></StgValue>
</operation>

<operation id="1534" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:74  %xor_ln417 = xor i32 %x, %x_6

]]></Node>
<StgValue><ssdm name="xor_ln417"/></StgValue>
</operation>

<operation id="1535" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:75  %xor_ln417_1 = xor i32 %select_ln413, %select_ln409

]]></Node>
<StgValue><ssdm name="xor_ln417_1"/></StgValue>
</operation>

<operation id="1536" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:76  %xor_ln417_3 = xor i32 %xor_ln417_1, %word_0_load_9

]]></Node>
<StgValue><ssdm name="xor_ln417_3"/></StgValue>
</operation>

<operation id="1537" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:77  %xor_ln417_2 = xor i32 %xor_ln417_3, %xor_ln417

]]></Node>
<StgValue><ssdm name="xor_ln417_2"/></StgValue>
</operation>

<operation id="1538" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.i18_ifconv:78  store i32 %xor_ln417_2, i32* %ret_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="1539" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i18_ifconv:79  %ret_1_addr_3 = getelementptr [16 x i32]* %ret_1, i64 0, i64 %zext_ln393

]]></Node>
<StgValue><ssdm name="ret_1_addr_3"/></StgValue>
</operation>

<operation id="1540" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:80  %tmp_167 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_4, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1541" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge.i18_ifconv:81  %and_ln6 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_167, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln6"/></StgValue>
</operation>

<operation id="1542" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:82  %icmp_ln421 = icmp eq i32 %and_ln6, 256

]]></Node>
<StgValue><ssdm name="icmp_ln421"/></StgValue>
</operation>

<operation id="1543" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:83  %xor_ln422 = xor i32 %shl_ln412, 283

]]></Node>
<StgValue><ssdm name="xor_ln422"/></StgValue>
</operation>

<operation id="1544" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:84  %select_ln421 = select i1 %icmp_ln421, i32 %xor_ln422, i32 %shl_ln412

]]></Node>
<StgValue><ssdm name="select_ln421"/></StgValue>
</operation>

<operation id="1545" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:85  %x_7 = xor i32 %x_6, %shl_ln384_1

]]></Node>
<StgValue><ssdm name="x_7"/></StgValue>
</operation>

<operation id="1546" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:86  %tmp_168 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_7, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1547" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
._crit_edge.i18_ifconv:87  %and_ln7 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_168, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="1548" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:88  %icmp_ln425 = icmp eq i32 %and_ln7, 256

]]></Node>
<StgValue><ssdm name="icmp_ln425"/></StgValue>
</operation>

<operation id="1549" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:89  %xor_ln426 = xor i32 %x_7, 283

]]></Node>
<StgValue><ssdm name="xor_ln426"/></StgValue>
</operation>

<operation id="1550" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:90  %select_ln425 = select i1 %icmp_ln425, i32 %xor_ln426, i32 %x_7

]]></Node>
<StgValue><ssdm name="select_ln425"/></StgValue>
</operation>

<operation id="1551" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.i18_ifconv:91  %word_1_load_9 = load i32* %word_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="word_1_load_9"/></StgValue>
</operation>

<operation id="1552" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:92  %xor_ln429 = xor i32 %x_2, %x

]]></Node>
<StgValue><ssdm name="xor_ln429"/></StgValue>
</operation>

<operation id="1553" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:93  %xor_ln429_1 = xor i32 %select_ln425, %select_ln421

]]></Node>
<StgValue><ssdm name="xor_ln429_1"/></StgValue>
</operation>

<operation id="1554" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:94  %xor_ln429_3 = xor i32 %xor_ln429_1, %word_1_load_9

]]></Node>
<StgValue><ssdm name="xor_ln429_3"/></StgValue>
</operation>

<operation id="1555" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i18_ifconv:95  %xor_ln429_2 = xor i32 %xor_ln429_3, %xor_ln429

]]></Node>
<StgValue><ssdm name="xor_ln429_2"/></StgValue>
</operation>

<operation id="1556" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
._crit_edge.i18_ifconv:96  store i32 %xor_ln429_2, i32* %ret_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln429"/></StgValue>
</operation>

<operation id="1557" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i18_ifconv:97  br label %1

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1558" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.i:0  %j_1_i21 = phi i3 [ %j, %branch6 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="j_1_i21"/></StgValue>
</operation>

<operation id="1559" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1560" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:2  %icmp_ln433 = icmp eq i3 %j_1_i21, -4

]]></Node>
<StgValue><ssdm name="icmp_ln433"/></StgValue>
</operation>

<operation id="1561" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:3  %j = add i3 %j_1_i21, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="1562" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln433, label %hls_label_0_end, label %branch6

]]></Node>
<StgValue><ssdm name="br_ln433"/></StgValue>
</operation>

<operation id="1563" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch6:0  %shl_ln437 = shl i3 %j_1_i21, 1

]]></Node>
<StgValue><ssdm name="shl_ln437"/></StgValue>
</operation>

<operation id="1564" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="3">
<![CDATA[
branch6:1  %zext_ln437 = zext i3 %shl_ln437 to i64

]]></Node>
<StgValue><ssdm name="zext_ln437"/></StgValue>
</operation>

<operation id="1565" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:2  %ret_0_addr_1 = getelementptr [16 x i32]* %ret_0, i64 0, i64 %zext_ln437

]]></Node>
<StgValue><ssdm name="ret_0_addr_1"/></StgValue>
</operation>

<operation id="1566" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="4">
<![CDATA[
branch6:3  %ret_0_load = load i32* %ret_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="ret_0_load"/></StgValue>
</operation>

<operation id="1567" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:6  %ret_1_addr = getelementptr [16 x i32]* %ret_1, i64 0, i64 %zext_ln437

]]></Node>
<StgValue><ssdm name="ret_1_addr"/></StgValue>
</operation>

<operation id="1568" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="4">
<![CDATA[
branch6:7  %ret_1_load = load i32* %ret_1_addr, align 4

]]></Node>
<StgValue><ssdm name="ret_1_load"/></StgValue>
</operation>

<operation id="1569" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch6:10  %or_ln439 = or i3 %shl_ln437, 1

]]></Node>
<StgValue><ssdm name="or_ln439"/></StgValue>
</operation>

<operation id="1570" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="3">
<![CDATA[
branch6:11  %zext_ln439 = zext i3 %or_ln439 to i64

]]></Node>
<StgValue><ssdm name="zext_ln439"/></StgValue>
</operation>

<operation id="1571" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:12  %ret_0_addr_2 = getelementptr [16 x i32]* %ret_0, i64 0, i64 %zext_ln439

]]></Node>
<StgValue><ssdm name="ret_0_addr_2"/></StgValue>
</operation>

<operation id="1572" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="4">
<![CDATA[
branch6:13  %ret_0_load_1 = load i32* %ret_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ret_0_load_1"/></StgValue>
</operation>

<operation id="1573" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:16  %ret_1_addr_1 = getelementptr [16 x i32]* %ret_1, i64 0, i64 %zext_ln439

]]></Node>
<StgValue><ssdm name="ret_1_addr_1"/></StgValue>
</operation>

<operation id="1574" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="4">
<![CDATA[
branch6:17  %ret_1_load_1 = load i32* %ret_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ret_1_load_1"/></StgValue>
</operation>

<operation id="1575" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1576" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_0_end:1  %i = add i4 %n_assign, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="1577" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1578" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="4">
<![CDATA[
branch6:3  %ret_0_load = load i32* %ret_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="ret_0_load"/></StgValue>
</operation>

<operation id="1579" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:4  %statemt_0_addr_9 = getelementptr [16 x i32]* %statemt_0, i64 0, i64 %zext_ln437

]]></Node>
<StgValue><ssdm name="statemt_0_addr_9"/></StgValue>
</operation>

<operation id="1580" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch6:5  store i32 %ret_0_load, i32* %statemt_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln437"/></StgValue>
</operation>

<operation id="1581" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="4">
<![CDATA[
branch6:7  %ret_1_load = load i32* %ret_1_addr, align 4

]]></Node>
<StgValue><ssdm name="ret_1_load"/></StgValue>
</operation>

<operation id="1582" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:8  %statemt_1_addr_9 = getelementptr [16 x i32]* %statemt_1, i64 0, i64 %zext_ln437

]]></Node>
<StgValue><ssdm name="statemt_1_addr_9"/></StgValue>
</operation>

<operation id="1583" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch6:9  store i32 %ret_1_load, i32* %statemt_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln438"/></StgValue>
</operation>

<operation id="1584" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="4">
<![CDATA[
branch6:13  %ret_0_load_1 = load i32* %ret_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="ret_0_load_1"/></StgValue>
</operation>

<operation id="1585" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:14  %statemt_0_addr_10 = getelementptr [16 x i32]* %statemt_0, i64 0, i64 %zext_ln439

]]></Node>
<StgValue><ssdm name="statemt_0_addr_10"/></StgValue>
</operation>

<operation id="1586" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch6:15  store i32 %ret_0_load_1, i32* %statemt_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln439"/></StgValue>
</operation>

<operation id="1587" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="4">
<![CDATA[
branch6:17  %ret_1_load_1 = load i32* %ret_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ret_1_load_1"/></StgValue>
</operation>

<operation id="1588" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:18  %statemt_1_addr_10 = getelementptr [16 x i32]* %statemt_1, i64 0, i64 %zext_ln439

]]></Node>
<StgValue><ssdm name="statemt_1_addr_10"/></StgValue>
</operation>

<operation id="1589" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch6:19  store i32 %ret_1_load_1, i32* %statemt_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln440"/></StgValue>
</operation>

<operation id="1590" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="0">
<![CDATA[
branch6:20  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln433"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1591" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:0  %statemt_1_load_8 = load i32* %statemt_1_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_8"/></StgValue>
</operation>

<operation id="1592" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:1  %sext_ln140 = sext i32 %statemt_1_load_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</operation>

<operation id="1593" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ByteSub_ShiftRow.exit23:2  %Sbox_addr_4 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln140

]]></Node>
<StgValue><ssdm name="Sbox_addr_4"/></StgValue>
</operation>

<operation id="1594" st_id="59" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:3  %temp = load i8* %Sbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="1595" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:5  %statemt_1_load_9 = load i32* %statemt_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_9"/></StgValue>
</operation>

<operation id="1596" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="64" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:6  %sext_ln141 = sext i32 %statemt_1_load_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</operation>

<operation id="1597" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ByteSub_ShiftRow.exit23:7  %Sbox_addr_5 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln141

]]></Node>
<StgValue><ssdm name="Sbox_addr_5"/></StgValue>
</operation>

<operation id="1598" st_id="59" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:8  %Sbox_load_5 = load i8* %Sbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_5"/></StgValue>
</operation>

<operation id="1599" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:10  %statemt_1_load_10 = load i32* %statemt_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_10"/></StgValue>
</operation>

<operation id="1600" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:15  %statemt_1_load_11 = load i32* %statemt_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_11"/></StgValue>
</operation>

<operation id="1601" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:20  %statemt_0_load_7 = load i32* %statemt_0_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_7"/></StgValue>
</operation>

<operation id="1602" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:21  %sext_ln146 = sext i32 %statemt_0_load_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln146"/></StgValue>
</operation>

<operation id="1603" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ByteSub_ShiftRow.exit23:22  %Sbox_addr_8 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln146

]]></Node>
<StgValue><ssdm name="Sbox_addr_8"/></StgValue>
</operation>

<operation id="1604" st_id="59" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:23  %temp_1 = load i8* %Sbox_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="1605" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:25  %statemt_0_load_8 = load i32* %statemt_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_8"/></StgValue>
</operation>

<operation id="1606" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="64" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:26  %sext_ln147 = sext i32 %statemt_0_load_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln147"/></StgValue>
</operation>

<operation id="1607" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ByteSub_ShiftRow.exit23:27  %Sbox_addr_9 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln147

]]></Node>
<StgValue><ssdm name="Sbox_addr_9"/></StgValue>
</operation>

<operation id="1608" st_id="59" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:28  %Sbox_load_9 = load i8* %Sbox_addr_9, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_9"/></StgValue>
</operation>

<operation id="1609" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:30  %statemt_0_load_9 = load i32* %statemt_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_9"/></StgValue>
</operation>

<operation id="1610" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:35  %statemt_0_load_10 = load i32* %statemt_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_10"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1611" st_id="60" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:3  %temp = load i8* %Sbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="1612" st_id="60" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:8  %Sbox_load_5 = load i8* %Sbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_5"/></StgValue>
</operation>

<operation id="1613" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:10  %statemt_1_load_10 = load i32* %statemt_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_10"/></StgValue>
</operation>

<operation id="1614" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:11  %sext_ln142 = sext i32 %statemt_1_load_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln142"/></StgValue>
</operation>

<operation id="1615" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ByteSub_ShiftRow.exit23:12  %Sbox_addr_6 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln142

]]></Node>
<StgValue><ssdm name="Sbox_addr_6"/></StgValue>
</operation>

<operation id="1616" st_id="60" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:13  %Sbox_load_6 = load i8* %Sbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_6"/></StgValue>
</operation>

<operation id="1617" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:15  %statemt_1_load_11 = load i32* %statemt_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_11"/></StgValue>
</operation>

<operation id="1618" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:16  %sext_ln143 = sext i32 %statemt_1_load_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln143"/></StgValue>
</operation>

<operation id="1619" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ByteSub_ShiftRow.exit23:17  %Sbox_addr_7 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln143

]]></Node>
<StgValue><ssdm name="Sbox_addr_7"/></StgValue>
</operation>

<operation id="1620" st_id="60" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:18  %Sbox_load_7 = load i8* %Sbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_7"/></StgValue>
</operation>

<operation id="1621" st_id="60" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:23  %temp_1 = load i8* %Sbox_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="1622" st_id="60" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:28  %Sbox_load_9 = load i8* %Sbox_addr_9, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_9"/></StgValue>
</operation>

<operation id="1623" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:30  %statemt_0_load_9 = load i32* %statemt_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_9"/></StgValue>
</operation>

<operation id="1624" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:31  %sext_ln149 = sext i32 %statemt_0_load_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln149"/></StgValue>
</operation>

<operation id="1625" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ByteSub_ShiftRow.exit23:32  %Sbox_addr_10 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln149

]]></Node>
<StgValue><ssdm name="Sbox_addr_10"/></StgValue>
</operation>

<operation id="1626" st_id="60" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:33  %temp_2 = load i8* %Sbox_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="1627" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:35  %statemt_0_load_10 = load i32* %statemt_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_10"/></StgValue>
</operation>

<operation id="1628" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="64" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:36  %sext_ln150 = sext i32 %statemt_0_load_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln150"/></StgValue>
</operation>

<operation id="1629" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ByteSub_ShiftRow.exit23:37  %Sbox_addr_11 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln150

]]></Node>
<StgValue><ssdm name="Sbox_addr_11"/></StgValue>
</operation>

<operation id="1630" st_id="60" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:38  %Sbox_load_11 = load i8* %Sbox_addr_11, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_11"/></StgValue>
</operation>

<operation id="1631" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:40  %statemt_1_load_12 = load i32* %statemt_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_12"/></StgValue>
</operation>

<operation id="1632" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:45  %statemt_1_load_13 = load i32* %statemt_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_13"/></StgValue>
</operation>

<operation id="1633" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:60  %statemt_0_load_15 = load i32* %statemt_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_15"/></StgValue>
</operation>

<operation id="1634" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:65  %statemt_0_load_11 = load i32* %statemt_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_11"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1635" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:13  %Sbox_load_6 = load i8* %Sbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_6"/></StgValue>
</operation>

<operation id="1636" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:18  %Sbox_load_7 = load i8* %Sbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_7"/></StgValue>
</operation>

<operation id="1637" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:33  %temp_2 = load i8* %Sbox_addr_10, align 1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="1638" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:38  %Sbox_load_11 = load i8* %Sbox_addr_11, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_11"/></StgValue>
</operation>

<operation id="1639" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:40  %statemt_1_load_12 = load i32* %statemt_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_12"/></StgValue>
</operation>

<operation id="1640" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:41  %sext_ln153 = sext i32 %statemt_1_load_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln153"/></StgValue>
</operation>

<operation id="1641" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ByteSub_ShiftRow.exit23:42  %Sbox_addr_12 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln153

]]></Node>
<StgValue><ssdm name="Sbox_addr_12"/></StgValue>
</operation>

<operation id="1642" st_id="61" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:43  %temp_3 = load i8* %Sbox_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="1643" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:45  %statemt_1_load_13 = load i32* %statemt_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_13"/></StgValue>
</operation>

<operation id="1644" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="64" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:46  %sext_ln154 = sext i32 %statemt_1_load_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln154"/></StgValue>
</operation>

<operation id="1645" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ByteSub_ShiftRow.exit23:47  %Sbox_addr_13 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln154

]]></Node>
<StgValue><ssdm name="Sbox_addr_13"/></StgValue>
</operation>

<operation id="1646" st_id="61" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:48  %Sbox_load_13 = load i8* %Sbox_addr_13, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_13"/></StgValue>
</operation>

<operation id="1647" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:50  %statemt_1_load_14 = load i32* %statemt_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_14"/></StgValue>
</operation>

<operation id="1648" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:55  %statemt_1_load_15 = load i32* %statemt_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_15"/></StgValue>
</operation>

<operation id="1649" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:60  %statemt_0_load_15 = load i32* %statemt_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_15"/></StgValue>
</operation>

<operation id="1650" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:61  %sext_ln159 = sext i32 %statemt_0_load_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln159"/></StgValue>
</operation>

<operation id="1651" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ByteSub_ShiftRow.exit23:62  %Sbox_addr_16 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln159

]]></Node>
<StgValue><ssdm name="Sbox_addr_16"/></StgValue>
</operation>

<operation id="1652" st_id="61" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:63  %Sbox_load_16 = load i8* %Sbox_addr_16, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_16"/></StgValue>
</operation>

<operation id="1653" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:65  %statemt_0_load_11 = load i32* %statemt_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_11"/></StgValue>
</operation>

<operation id="1654" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:66  %sext_ln160 = sext i32 %statemt_0_load_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln160"/></StgValue>
</operation>

<operation id="1655" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ByteSub_ShiftRow.exit23:67  %Sbox_addr_17 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln160

]]></Node>
<StgValue><ssdm name="Sbox_addr_17"/></StgValue>
</operation>

<operation id="1656" st_id="61" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:68  %Sbox_load_17 = load i8* %Sbox_addr_17, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_17"/></StgValue>
</operation>

<operation id="1657" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:70  %statemt_0_load_12 = load i32* %statemt_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_12"/></StgValue>
</operation>

<operation id="1658" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:75  %statemt_0_load_13 = load i32* %statemt_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_13"/></StgValue>
</operation>

<operation id="1659" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:80  %word_0_load = load i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 40), align 16

]]></Node>
<StgValue><ssdm name="word_0_load"/></StgValue>
</operation>

<operation id="1660" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:83  %word_1_load = load i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 40), align 16

]]></Node>
<StgValue><ssdm name="word_1_load"/></StgValue>
</operation>

<operation id="1661" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:86  %word_0_load_1 = load i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 160), align 16

]]></Node>
<StgValue><ssdm name="word_0_load_1"/></StgValue>
</operation>

<operation id="1662" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:89  %word_1_load_1 = load i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 160), align 16

]]></Node>
<StgValue><ssdm name="word_1_load_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1663" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:9  %zext_ln141_27 = zext i8 %Sbox_load_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln141_27"/></StgValue>
</operation>

<operation id="1664" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:29  %zext_ln147 = zext i8 %Sbox_load_9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="1665" st_id="62" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:43  %temp_3 = load i8* %Sbox_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="1666" st_id="62" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:48  %Sbox_load_13 = load i8* %Sbox_addr_13, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_13"/></StgValue>
</operation>

<operation id="1667" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:49  %zext_ln154_5 = zext i8 %Sbox_load_13 to i32

]]></Node>
<StgValue><ssdm name="zext_ln154_5"/></StgValue>
</operation>

<operation id="1668" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:50  %statemt_1_load_14 = load i32* %statemt_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_14"/></StgValue>
</operation>

<operation id="1669" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:51  %sext_ln155 = sext i32 %statemt_1_load_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln155"/></StgValue>
</operation>

<operation id="1670" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ByteSub_ShiftRow.exit23:52  %Sbox_addr_14 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln155

]]></Node>
<StgValue><ssdm name="Sbox_addr_14"/></StgValue>
</operation>

<operation id="1671" st_id="62" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:53  %Sbox_load_14 = load i8* %Sbox_addr_14, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_14"/></StgValue>
</operation>

<operation id="1672" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:55  %statemt_1_load_15 = load i32* %statemt_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="statemt_1_load_15"/></StgValue>
</operation>

<operation id="1673" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="64" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:56  %sext_ln156 = sext i32 %statemt_1_load_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln156"/></StgValue>
</operation>

<operation id="1674" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ByteSub_ShiftRow.exit23:57  %Sbox_addr_15 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln156

]]></Node>
<StgValue><ssdm name="Sbox_addr_15"/></StgValue>
</operation>

<operation id="1675" st_id="62" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:58  %Sbox_load_15 = load i8* %Sbox_addr_15, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_15"/></StgValue>
</operation>

<operation id="1676" st_id="62" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:63  %Sbox_load_16 = load i8* %Sbox_addr_16, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_16"/></StgValue>
</operation>

<operation id="1677" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:64  %zext_ln159 = zext i8 %Sbox_load_16 to i32

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="1678" st_id="62" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:68  %Sbox_load_17 = load i8* %Sbox_addr_17, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_17"/></StgValue>
</operation>

<operation id="1679" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:70  %statemt_0_load_12 = load i32* %statemt_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_12"/></StgValue>
</operation>

<operation id="1680" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="64" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:71  %sext_ln161 = sext i32 %statemt_0_load_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln161"/></StgValue>
</operation>

<operation id="1681" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ByteSub_ShiftRow.exit23:72  %Sbox_addr_18 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln161

]]></Node>
<StgValue><ssdm name="Sbox_addr_18"/></StgValue>
</operation>

<operation id="1682" st_id="62" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:73  %Sbox_load_18 = load i8* %Sbox_addr_18, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_18"/></StgValue>
</operation>

<operation id="1683" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:75  %statemt_0_load_13 = load i32* %statemt_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="statemt_0_load_13"/></StgValue>
</operation>

<operation id="1684" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:76  %sext_ln162 = sext i32 %statemt_0_load_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln162"/></StgValue>
</operation>

<operation id="1685" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ByteSub_ShiftRow.exit23:77  %Sbox_addr_19 = getelementptr [256 x i8]* @Sbox, i64 0, i64 %sext_ln162

]]></Node>
<StgValue><ssdm name="Sbox_addr_19"/></StgValue>
</operation>

<operation id="1686" st_id="62" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:78  %Sbox_load_19 = load i8* %Sbox_addr_19, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_19"/></StgValue>
</operation>

<operation id="1687" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:80  %word_0_load = load i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 40), align 16

]]></Node>
<StgValue><ssdm name="word_0_load"/></StgValue>
</operation>

<operation id="1688" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:81  %xor_ln570_4 = xor i32 %zext_ln159, %word_0_load

]]></Node>
<StgValue><ssdm name="xor_ln570_4"/></StgValue>
</operation>

<operation id="1689" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:82  store i32 %xor_ln570_4, i32* %statemt_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln570"/></StgValue>
</operation>

<operation id="1690" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:83  %word_1_load = load i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 40), align 16

]]></Node>
<StgValue><ssdm name="word_1_load"/></StgValue>
</operation>

<operation id="1691" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:84  %xor_ln571_4 = xor i32 %zext_ln141_27, %word_1_load

]]></Node>
<StgValue><ssdm name="xor_ln571_4"/></StgValue>
</operation>

<operation id="1692" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:85  store i32 %xor_ln571_4, i32* %statemt_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="1693" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:86  %word_0_load_1 = load i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 160), align 16

]]></Node>
<StgValue><ssdm name="word_0_load_1"/></StgValue>
</operation>

<operation id="1694" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:87  %xor_ln572_4 = xor i32 %zext_ln147, %word_0_load_1

]]></Node>
<StgValue><ssdm name="xor_ln572_4"/></StgValue>
</operation>

<operation id="1695" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:88  store i32 %xor_ln572_4, i32* %statemt_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln572"/></StgValue>
</operation>

<operation id="1696" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:89  %word_1_load_1 = load i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 160), align 16

]]></Node>
<StgValue><ssdm name="word_1_load_1"/></StgValue>
</operation>

<operation id="1697" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:90  %xor_ln573_4 = xor i32 %zext_ln154_5, %word_1_load_1

]]></Node>
<StgValue><ssdm name="xor_ln573_4"/></StgValue>
</operation>

<operation id="1698" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:91  store i32 %xor_ln573_4, i32* %statemt_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln573"/></StgValue>
</operation>

<operation id="1699" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:92  %word_0_load_2 = load i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 41), align 4

]]></Node>
<StgValue><ssdm name="word_0_load_2"/></StgValue>
</operation>

<operation id="1700" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:95  %word_1_load_2 = load i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 41), align 4

]]></Node>
<StgValue><ssdm name="word_1_load_2"/></StgValue>
</operation>

<operation id="1701" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:98  %word_0_load_3 = load i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 161), align 4

]]></Node>
<StgValue><ssdm name="word_0_load_3"/></StgValue>
</operation>

<operation id="1702" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:101  %word_1_load_3 = load i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 161), align 4

]]></Node>
<StgValue><ssdm name="word_1_load_3"/></StgValue>
</operation>

<operation id="1703" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:129  %icmp_ln141 = icmp ne i32 %xor_ln570_4, 57

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="1704" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:132  %icmp_ln141_1 = icmp ne i32 %xor_ln571_4, 37

]]></Node>
<StgValue><ssdm name="icmp_ln141_1"/></StgValue>
</operation>

<operation id="1705" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:134  %icmp_ln141_2 = icmp ne i32 %xor_ln572_4, 132

]]></Node>
<StgValue><ssdm name="icmp_ln141_2"/></StgValue>
</operation>

<operation id="1706" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:136  %icmp_ln141_3 = icmp ne i32 %xor_ln573_4, 29

]]></Node>
<StgValue><ssdm name="icmp_ln141_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1707" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:14  %zext_ln142 = zext i8 %Sbox_load_6 to i32

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="1708" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:39  %zext_ln150 = zext i8 %Sbox_load_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="1709" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:44  %zext_ln153 = zext i8 %temp_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="1710" st_id="63" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:53  %Sbox_load_14 = load i8* %Sbox_addr_14, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_14"/></StgValue>
</operation>

<operation id="1711" st_id="63" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:58  %Sbox_load_15 = load i8* %Sbox_addr_15, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_15"/></StgValue>
</operation>

<operation id="1712" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:69  %zext_ln160 = zext i8 %Sbox_load_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="1713" st_id="63" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:73  %Sbox_load_18 = load i8* %Sbox_addr_18, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_18"/></StgValue>
</operation>

<operation id="1714" st_id="63" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:78  %Sbox_load_19 = load i8* %Sbox_addr_19, align 1

]]></Node>
<StgValue><ssdm name="Sbox_load_19"/></StgValue>
</operation>

<operation id="1715" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:92  %word_0_load_2 = load i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 41), align 4

]]></Node>
<StgValue><ssdm name="word_0_load_2"/></StgValue>
</operation>

<operation id="1716" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:93  %xor_ln570_5 = xor i32 %zext_ln160, %word_0_load_2

]]></Node>
<StgValue><ssdm name="xor_ln570_5"/></StgValue>
</operation>

<operation id="1717" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:94  store i32 %xor_ln570_5, i32* %statemt_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln570"/></StgValue>
</operation>

<operation id="1718" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:95  %word_1_load_2 = load i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 41), align 4

]]></Node>
<StgValue><ssdm name="word_1_load_2"/></StgValue>
</operation>

<operation id="1719" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:96  %xor_ln571_5 = xor i32 %zext_ln142, %word_1_load_2

]]></Node>
<StgValue><ssdm name="xor_ln571_5"/></StgValue>
</operation>

<operation id="1720" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:97  store i32 %xor_ln571_5, i32* %statemt_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="1721" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:98  %word_0_load_3 = load i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 161), align 4

]]></Node>
<StgValue><ssdm name="word_0_load_3"/></StgValue>
</operation>

<operation id="1722" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:99  %xor_ln572_5 = xor i32 %zext_ln150, %word_0_load_3

]]></Node>
<StgValue><ssdm name="xor_ln572_5"/></StgValue>
</operation>

<operation id="1723" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:100  store i32 %xor_ln572_5, i32* %statemt_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln572"/></StgValue>
</operation>

<operation id="1724" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:101  %word_1_load_3 = load i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 161), align 4

]]></Node>
<StgValue><ssdm name="word_1_load_3"/></StgValue>
</operation>

<operation id="1725" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:102  %xor_ln573_5 = xor i32 %zext_ln153, %word_1_load_3

]]></Node>
<StgValue><ssdm name="xor_ln573_5"/></StgValue>
</operation>

<operation id="1726" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:103  store i32 %xor_ln573_5, i32* %statemt_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln573"/></StgValue>
</operation>

<operation id="1727" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:104  %word_0_load_4 = load i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 42), align 8

]]></Node>
<StgValue><ssdm name="word_0_load_4"/></StgValue>
</operation>

<operation id="1728" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:107  %word_1_load_4 = load i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 42), align 8

]]></Node>
<StgValue><ssdm name="word_1_load_4"/></StgValue>
</operation>

<operation id="1729" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:110  %word_0_load_5 = load i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 162), align 8

]]></Node>
<StgValue><ssdm name="word_0_load_5"/></StgValue>
</operation>

<operation id="1730" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:113  %word_1_load_5 = load i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 162), align 8

]]></Node>
<StgValue><ssdm name="word_1_load_5"/></StgValue>
</operation>

<operation id="1731" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="2" op_0_bw="1">
<![CDATA[
ByteSub_ShiftRow.exit23:137  %zext_ln141_3 = zext i1 %icmp_ln141_3 to i2

]]></Node>
<StgValue><ssdm name="zext_ln141_3"/></StgValue>
</operation>

<operation id="1732" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:138  %icmp_ln141_4 = icmp ne i32 %xor_ln570_5, 2

]]></Node>
<StgValue><ssdm name="icmp_ln141_4"/></StgValue>
</operation>

<operation id="1733" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="2" op_0_bw="1">
<![CDATA[
ByteSub_ShiftRow.exit23:139  %zext_ln141_4 = zext i1 %icmp_ln141_4 to i2

]]></Node>
<StgValue><ssdm name="zext_ln141_4"/></StgValue>
</operation>

<operation id="1734" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:140  %icmp_ln141_5 = icmp ne i32 %xor_ln571_5, 220

]]></Node>
<StgValue><ssdm name="icmp_ln141_5"/></StgValue>
</operation>

<operation id="1735" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="2" op_0_bw="1">
<![CDATA[
ByteSub_ShiftRow.exit23:141  %zext_ln141_5 = zext i1 %icmp_ln141_5 to i2

]]></Node>
<StgValue><ssdm name="zext_ln141_5"/></StgValue>
</operation>

<operation id="1736" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:142  %icmp_ln141_6 = icmp ne i32 %xor_ln572_5, 9

]]></Node>
<StgValue><ssdm name="icmp_ln141_6"/></StgValue>
</operation>

<operation id="1737" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="2" op_0_bw="1">
<![CDATA[
ByteSub_ShiftRow.exit23:143  %zext_ln141_6 = zext i1 %icmp_ln141_6 to i2

]]></Node>
<StgValue><ssdm name="zext_ln141_6"/></StgValue>
</operation>

<operation id="1738" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:144  %icmp_ln141_7 = icmp ne i32 %xor_ln573_5, 251

]]></Node>
<StgValue><ssdm name="icmp_ln141_7"/></StgValue>
</operation>

<operation id="1739" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ByteSub_ShiftRow.exit23:166  %add_ln141_3 = add i2 %zext_ln141_4, %zext_ln141_3

]]></Node>
<StgValue><ssdm name="add_ln141_3"/></StgValue>
</operation>

<operation id="1740" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="3" op_0_bw="2">
<![CDATA[
ByteSub_ShiftRow.exit23:167  %zext_ln141_17 = zext i2 %add_ln141_3 to i3

]]></Node>
<StgValue><ssdm name="zext_ln141_17"/></StgValue>
</operation>

<operation id="1741" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ByteSub_ShiftRow.exit23:168  %add_ln141_4 = add i2 %zext_ln141_6, %zext_ln141_5

]]></Node>
<StgValue><ssdm name="add_ln141_4"/></StgValue>
</operation>

<operation id="1742" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="3" op_0_bw="2">
<![CDATA[
ByteSub_ShiftRow.exit23:169  %zext_ln141_18 = zext i2 %add_ln141_4 to i3

]]></Node>
<StgValue><ssdm name="zext_ln141_18"/></StgValue>
</operation>

<operation id="1743" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
ByteSub_ShiftRow.exit23:170  %add_ln141_5 = add i3 %zext_ln141_17, %zext_ln141_18

]]></Node>
<StgValue><ssdm name="add_ln141_5"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1744" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:19  %zext_ln143 = zext i8 %Sbox_load_7 to i32

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="1745" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:24  %zext_ln146 = zext i8 %temp_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</operation>

<operation id="1746" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:59  %zext_ln156 = zext i8 %Sbox_load_15 to i32

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="1747" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:74  %zext_ln161 = zext i8 %Sbox_load_18 to i32

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="1748" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:104  %word_0_load_4 = load i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 42), align 8

]]></Node>
<StgValue><ssdm name="word_0_load_4"/></StgValue>
</operation>

<operation id="1749" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:105  %xor_ln570_6 = xor i32 %zext_ln161, %word_0_load_4

]]></Node>
<StgValue><ssdm name="xor_ln570_6"/></StgValue>
</operation>

<operation id="1750" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:106  store i32 %xor_ln570_6, i32* %statemt_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln570"/></StgValue>
</operation>

<operation id="1751" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:107  %word_1_load_4 = load i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 42), align 8

]]></Node>
<StgValue><ssdm name="word_1_load_4"/></StgValue>
</operation>

<operation id="1752" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:108  %xor_ln571_6 = xor i32 %zext_ln143, %word_1_load_4

]]></Node>
<StgValue><ssdm name="xor_ln571_6"/></StgValue>
</operation>

<operation id="1753" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:109  store i32 %xor_ln571_6, i32* %statemt_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="1754" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:110  %word_0_load_5 = load i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 162), align 8

]]></Node>
<StgValue><ssdm name="word_0_load_5"/></StgValue>
</operation>

<operation id="1755" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:111  %xor_ln572_6 = xor i32 %zext_ln146, %word_0_load_5

]]></Node>
<StgValue><ssdm name="xor_ln572_6"/></StgValue>
</operation>

<operation id="1756" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:112  store i32 %xor_ln572_6, i32* %statemt_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln572"/></StgValue>
</operation>

<operation id="1757" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:113  %word_1_load_5 = load i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 162), align 8

]]></Node>
<StgValue><ssdm name="word_1_load_5"/></StgValue>
</operation>

<operation id="1758" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:114  %xor_ln573_6 = xor i32 %zext_ln156, %word_1_load_5

]]></Node>
<StgValue><ssdm name="xor_ln573_6"/></StgValue>
</operation>

<operation id="1759" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:115  store i32 %xor_ln573_6, i32* %statemt_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln573"/></StgValue>
</operation>

<operation id="1760" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:116  %word_0_load_6 = load i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 43), align 4

]]></Node>
<StgValue><ssdm name="word_0_load_6"/></StgValue>
</operation>

<operation id="1761" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:119  %word_1_load_6 = load i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 43), align 4

]]></Node>
<StgValue><ssdm name="word_1_load_6"/></StgValue>
</operation>

<operation id="1762" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:122  %word_0_load_7 = load i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 163), align 4

]]></Node>
<StgValue><ssdm name="word_0_load_7"/></StgValue>
</operation>

<operation id="1763" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:125  %word_1_load_7 = load i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 163), align 4

]]></Node>
<StgValue><ssdm name="word_1_load_7"/></StgValue>
</operation>

<operation id="1764" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="2" op_0_bw="1">
<![CDATA[
ByteSub_ShiftRow.exit23:145  %zext_ln141_7 = zext i1 %icmp_ln141_7 to i2

]]></Node>
<StgValue><ssdm name="zext_ln141_7"/></StgValue>
</operation>

<operation id="1765" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:146  %icmp_ln141_8 = icmp ne i32 %xor_ln570_6, 220

]]></Node>
<StgValue><ssdm name="icmp_ln141_8"/></StgValue>
</operation>

<operation id="1766" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="2" op_0_bw="1">
<![CDATA[
ByteSub_ShiftRow.exit23:147  %zext_ln141_8 = zext i1 %icmp_ln141_8 to i2

]]></Node>
<StgValue><ssdm name="zext_ln141_8"/></StgValue>
</operation>

<operation id="1767" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:148  %icmp_ln141_9 = icmp ne i32 %xor_ln571_6, 17

]]></Node>
<StgValue><ssdm name="icmp_ln141_9"/></StgValue>
</operation>

<operation id="1768" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="2" op_0_bw="1">
<![CDATA[
ByteSub_ShiftRow.exit23:149  %zext_ln141_9 = zext i1 %icmp_ln141_9 to i2

]]></Node>
<StgValue><ssdm name="zext_ln141_9"/></StgValue>
</operation>

<operation id="1769" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:150  %icmp_ln141_10 = icmp ne i32 %xor_ln572_6, 133

]]></Node>
<StgValue><ssdm name="icmp_ln141_10"/></StgValue>
</operation>

<operation id="1770" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="2" op_0_bw="1">
<![CDATA[
ByteSub_ShiftRow.exit23:151  %zext_ln141_10 = zext i1 %icmp_ln141_10 to i2

]]></Node>
<StgValue><ssdm name="zext_ln141_10"/></StgValue>
</operation>

<operation id="1771" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:152  %icmp_ln141_11 = icmp ne i32 %xor_ln573_6, 151

]]></Node>
<StgValue><ssdm name="icmp_ln141_11"/></StgValue>
</operation>

<operation id="1772" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ByteSub_ShiftRow.exit23:173  %add_ln141_7 = add i2 %zext_ln141_8, %zext_ln141_7

]]></Node>
<StgValue><ssdm name="add_ln141_7"/></StgValue>
</operation>

<operation id="1773" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="3" op_0_bw="2">
<![CDATA[
ByteSub_ShiftRow.exit23:174  %zext_ln141_20 = zext i2 %add_ln141_7 to i3

]]></Node>
<StgValue><ssdm name="zext_ln141_20"/></StgValue>
</operation>

<operation id="1774" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ByteSub_ShiftRow.exit23:175  %add_ln141_8 = add i2 %zext_ln141_10, %zext_ln141_9

]]></Node>
<StgValue><ssdm name="add_ln141_8"/></StgValue>
</operation>

<operation id="1775" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="3" op_0_bw="2">
<![CDATA[
ByteSub_ShiftRow.exit23:176  %zext_ln141_21 = zext i2 %add_ln141_8 to i3

]]></Node>
<StgValue><ssdm name="zext_ln141_21"/></StgValue>
</operation>

<operation id="1776" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
ByteSub_ShiftRow.exit23:177  %add_ln141_9 = add i3 %zext_ln141_20, %zext_ln141_21

]]></Node>
<StgValue><ssdm name="add_ln141_9"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1777" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:4  %zext_ln140 = zext i8 %temp to i32

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="1778" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:34  %zext_ln149 = zext i8 %temp_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="1779" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:54  %zext_ln155 = zext i8 %Sbox_load_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="1780" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="8">
<![CDATA[
ByteSub_ShiftRow.exit23:79  %zext_ln162 = zext i8 %Sbox_load_19 to i32

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="1781" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:116  %word_0_load_6 = load i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 43), align 4

]]></Node>
<StgValue><ssdm name="word_0_load_6"/></StgValue>
</operation>

<operation id="1782" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:117  %xor_ln570_7 = xor i32 %zext_ln162, %word_0_load_6

]]></Node>
<StgValue><ssdm name="xor_ln570_7"/></StgValue>
</operation>

<operation id="1783" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:118  store i32 %xor_ln570_7, i32* %statemt_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln570"/></StgValue>
</operation>

<operation id="1784" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:119  %word_1_load_6 = load i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 43), align 4

]]></Node>
<StgValue><ssdm name="word_1_load_6"/></StgValue>
</operation>

<operation id="1785" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:120  %xor_ln571_7 = xor i32 %zext_ln140, %word_1_load_6

]]></Node>
<StgValue><ssdm name="xor_ln571_7"/></StgValue>
</operation>

<operation id="1786" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:121  store i32 %xor_ln571_7, i32* %statemt_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln571"/></StgValue>
</operation>

<operation id="1787" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:122  %word_0_load_7 = load i32* getelementptr inbounds ([240 x i32]* @word_0, i64 0, i64 163), align 4

]]></Node>
<StgValue><ssdm name="word_0_load_7"/></StgValue>
</operation>

<operation id="1788" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:123  %xor_ln572_7 = xor i32 %zext_ln149, %word_0_load_7

]]></Node>
<StgValue><ssdm name="xor_ln572_7"/></StgValue>
</operation>

<operation id="1789" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:124  store i32 %xor_ln572_7, i32* %statemt_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln572"/></StgValue>
</operation>

<operation id="1790" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:125  %word_1_load_7 = load i32* getelementptr inbounds ([240 x i32]* @word_1, i64 0, i64 163), align 4

]]></Node>
<StgValue><ssdm name="word_1_load_7"/></StgValue>
</operation>

<operation id="1791" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:126  %xor_ln573_7 = xor i32 %zext_ln155, %word_1_load_7

]]></Node>
<StgValue><ssdm name="xor_ln573_7"/></StgValue>
</operation>

<operation id="1792" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:127  store i32 %xor_ln573_7, i32* %statemt_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln573"/></StgValue>
</operation>

<operation id="1793" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ByteSub_ShiftRow.exit23:128  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln126"/></StgValue>
</operation>

<operation id="1794" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="1">
<![CDATA[
ByteSub_ShiftRow.exit23:130  %zext_ln141 = zext i1 %icmp_ln141 to i32

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="1795" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:131  %main_result_load = load i32* @main_result, align 4

]]></Node>
<StgValue><ssdm name="main_result_load"/></StgValue>
</operation>

<operation id="1796" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="2" op_0_bw="1">
<![CDATA[
ByteSub_ShiftRow.exit23:133  %zext_ln141_1 = zext i1 %icmp_ln141_1 to i2

]]></Node>
<StgValue><ssdm name="zext_ln141_1"/></StgValue>
</operation>

<operation id="1797" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="2" op_0_bw="1">
<![CDATA[
ByteSub_ShiftRow.exit23:135  %zext_ln141_2 = zext i1 %icmp_ln141_2 to i2

]]></Node>
<StgValue><ssdm name="zext_ln141_2"/></StgValue>
</operation>

<operation id="1798" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="2" op_0_bw="1">
<![CDATA[
ByteSub_ShiftRow.exit23:153  %zext_ln141_11 = zext i1 %icmp_ln141_11 to i2

]]></Node>
<StgValue><ssdm name="zext_ln141_11"/></StgValue>
</operation>

<operation id="1799" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:154  %icmp_ln141_12 = icmp ne i32 %xor_ln570_7, 25

]]></Node>
<StgValue><ssdm name="icmp_ln141_12"/></StgValue>
</operation>

<operation id="1800" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="2" op_0_bw="1">
<![CDATA[
ByteSub_ShiftRow.exit23:155  %zext_ln141_12 = zext i1 %icmp_ln141_12 to i2

]]></Node>
<StgValue><ssdm name="zext_ln141_12"/></StgValue>
</operation>

<operation id="1801" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:156  %icmp_ln141_13 = icmp ne i32 %xor_ln571_7, 106

]]></Node>
<StgValue><ssdm name="icmp_ln141_13"/></StgValue>
</operation>

<operation id="1802" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="2" op_0_bw="1">
<![CDATA[
ByteSub_ShiftRow.exit23:157  %zext_ln141_13 = zext i1 %icmp_ln141_13 to i2

]]></Node>
<StgValue><ssdm name="zext_ln141_13"/></StgValue>
</operation>

<operation id="1803" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:158  %icmp_ln141_14 = icmp ne i32 %xor_ln572_7, 11

]]></Node>
<StgValue><ssdm name="icmp_ln141_14"/></StgValue>
</operation>

<operation id="1804" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="2" op_0_bw="1">
<![CDATA[
ByteSub_ShiftRow.exit23:159  %zext_ln141_14 = zext i1 %icmp_ln141_14 to i2

]]></Node>
<StgValue><ssdm name="zext_ln141_14"/></StgValue>
</operation>

<operation id="1805" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:160  %icmp_ln141_15 = icmp ne i32 %xor_ln573_7, 50

]]></Node>
<StgValue><ssdm name="icmp_ln141_15"/></StgValue>
</operation>

<operation id="1806" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="2" op_0_bw="1">
<![CDATA[
ByteSub_ShiftRow.exit23:161  %zext_ln141_15 = zext i1 %icmp_ln141_15 to i2

]]></Node>
<StgValue><ssdm name="zext_ln141_15"/></StgValue>
</operation>

<operation id="1807" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:162  %add_ln141 = add i32 %zext_ln141, %main_result_load

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="1808" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ByteSub_ShiftRow.exit23:163  %add_ln141_1 = add i2 %zext_ln141_2, %zext_ln141_1

]]></Node>
<StgValue><ssdm name="add_ln141_1"/></StgValue>
</operation>

<operation id="1809" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="2">
<![CDATA[
ByteSub_ShiftRow.exit23:164  %zext_ln141_16 = zext i2 %add_ln141_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln141_16"/></StgValue>
</operation>

<operation id="1810" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:165  %add_ln141_2 = add i32 %add_ln141, %zext_ln141_16

]]></Node>
<StgValue><ssdm name="add_ln141_2"/></StgValue>
</operation>

<operation id="1811" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="3">
<![CDATA[
ByteSub_ShiftRow.exit23:171  %zext_ln141_19 = zext i3 %add_ln141_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln141_19"/></StgValue>
</operation>

<operation id="1812" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:172  %add_ln141_6 = add i32 %add_ln141_2, %zext_ln141_19

]]></Node>
<StgValue><ssdm name="add_ln141_6"/></StgValue>
</operation>

<operation id="1813" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="4" op_0_bw="3">
<![CDATA[
ByteSub_ShiftRow.exit23:178  %zext_ln141_22 = zext i3 %add_ln141_9 to i4

]]></Node>
<StgValue><ssdm name="zext_ln141_22"/></StgValue>
</operation>

<operation id="1814" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ByteSub_ShiftRow.exit23:179  %add_ln141_10 = add i2 %zext_ln141_12, %zext_ln141_11

]]></Node>
<StgValue><ssdm name="add_ln141_10"/></StgValue>
</operation>

<operation id="1815" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="3" op_0_bw="2">
<![CDATA[
ByteSub_ShiftRow.exit23:180  %zext_ln141_23 = zext i2 %add_ln141_10 to i3

]]></Node>
<StgValue><ssdm name="zext_ln141_23"/></StgValue>
</operation>

<operation id="1816" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ByteSub_ShiftRow.exit23:181  %add_ln141_11 = add i2 %zext_ln141_15, %zext_ln141_14

]]></Node>
<StgValue><ssdm name="add_ln141_11"/></StgValue>
</operation>

<operation id="1817" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ByteSub_ShiftRow.exit23:182  %add_ln141_12 = add i2 %zext_ln141_13, %add_ln141_11

]]></Node>
<StgValue><ssdm name="add_ln141_12"/></StgValue>
</operation>

<operation id="1818" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="3" op_0_bw="2">
<![CDATA[
ByteSub_ShiftRow.exit23:183  %zext_ln141_24 = zext i2 %add_ln141_12 to i3

]]></Node>
<StgValue><ssdm name="zext_ln141_24"/></StgValue>
</operation>

<operation id="1819" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
ByteSub_ShiftRow.exit23:184  %add_ln141_13 = add i3 %zext_ln141_23, %zext_ln141_24

]]></Node>
<StgValue><ssdm name="add_ln141_13"/></StgValue>
</operation>

<operation id="1820" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="4" op_0_bw="3">
<![CDATA[
ByteSub_ShiftRow.exit23:185  %zext_ln141_25 = zext i3 %add_ln141_13 to i4

]]></Node>
<StgValue><ssdm name="zext_ln141_25"/></StgValue>
</operation>

<operation id="1821" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:186  %add_ln141_14 = add i4 %zext_ln141_22, %zext_ln141_25

]]></Node>
<StgValue><ssdm name="add_ln141_14"/></StgValue>
</operation>

<operation id="1822" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="4">
<![CDATA[
ByteSub_ShiftRow.exit23:187  %zext_ln141_26 = zext i4 %add_ln141_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln141_26"/></StgValue>
</operation>

<operation id="1823" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:188  %add_ln141_15 = add nsw i32 %add_ln141_6, %zext_ln141_26

]]></Node>
<StgValue><ssdm name="add_ln141_15"/></StgValue>
</operation>

<operation id="1824" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
ByteSub_ShiftRow.exit23:189  store i32 %add_ln141_15, i32* @main_result, align 4

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="1825" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="0">
<![CDATA[
ByteSub_ShiftRow.exit23:190  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
