{
    "hands_on_practices": [
        {
            "introduction": "The strength of the electric field at the silicon surface is the primary driver of Gate-Induced Drain Leakage. This first exercise challenges you to apply fundamental Metal-Oxide-Semiconductor (MOS) electrostatics to understand how this field is established and, crucially, how it is affected by the choice of gate dielectric material . By comparing a traditional $\\text{SiO}_2$ oxide with a modern high-$\\kappa$ dielectric like $\\text{HfO}_2$ at a constant Equivalent Oxide Thickness (EOT), you will uncover a key principle of modern device design and its impact on leakage phenomena.",
            "id": "4278095",
            "problem": "A one-dimensional Metal–Oxide–Semiconductor (MOS) stack representative of the gate–drain overlap region responsible for Gate-Induced Drain Leakage (GIDL) is considered. The semiconductor is p-type silicon with acceptor density $N_A$, and the gate bias drives the surface into deep depletion such that mobile inversion carriers are negligible. The gate is biased at $V_g$ relative to flatband, with flatband voltage taken as $V_{\\mathrm{fb}}=0$. The oxide is either silicon dioxide (SiO$_2$) or hafnium dioxide (HfO$_2$), and the two cases are designed to have the same Equivalent Oxide Thickness (EOT) so that the oxide capacitance density is identical. Use the normal-displacement continuity at the oxide–semiconductor interface, $\\varepsilon_{\\mathrm{ox}} E_{\\mathrm{ox}}=\\varepsilon_s E_s$, and one-dimensional electrostatics starting from Gauss’s law and Poisson’s equation to relate the surface electric field $E_s$ to the gate voltage $V_g$ under the depletion approximation.\n\nParameters:\n- Gate voltage $V_g=2.000\\,\\mathrm{V}$.\n- Acceptor density $N_A=1.0\\times 10^{17}\\,\\mathrm{cm}^{-3}$ (convert to $\\mathrm{m}^{-3}$).\n- Permittivity of free space $\\varepsilon_0=8.854\\,187\\,817\\times 10^{-12}\\,\\mathrm{F/m}$.\n- Elementary charge $q=1.602\\,176\\,634\\times 10^{-19}\\,\\mathrm{C}$.\n- Silicon relative permittivity $\\varepsilon_{r,s}=11.7$, so $\\varepsilon_s=\\varepsilon_{r,s}\\varepsilon_0$.\n- Silicon dioxide relative permittivity $\\varepsilon_{r,\\mathrm{SiO_2}}=3.9$, so $\\varepsilon_{\\mathrm{SiO_2}}=\\varepsilon_{r,\\mathrm{SiO_2}}\\varepsilon_0$.\n- Hafnium dioxide relative permittivity $\\varepsilon_{r,\\mathrm{HfO_2}}=20.0$, so $\\varepsilon_{\\mathrm{HfO_2}}=\\varepsilon_{r,\\mathrm{HfO_2}}\\varepsilon_0$.\n- Equivalent Oxide Thickness $\\mathrm{EOT}=1.000\\,\\mathrm{nm}$ for both oxides, so the oxide capacitance density is $C_{\\mathrm{ox}}=\\varepsilon_{\\mathrm{SiO_2}}/\\mathrm{EOT}$ and the physical thicknesses are $t_{\\mathrm{SiO_2}}=\\mathrm{EOT}$ and $t_{\\mathrm{HfO_2}}=\\mathrm{EOT}\\times \\varepsilon_{r,\\mathrm{HfO_2}}/\\varepsilon_{r,\\mathrm{SiO_2}}$.\n\nTasks:\n- Starting from Gauss’s law in the semiconductor and Poisson’s equation under the depletion approximation, derive the depletion charge per unit area $Q_s(\\psi_s)$ as a function of the surface potential $\\psi_s$ for a uniformly doped p-type semiconductor.\n- Use the series electrostatics of the MOS stack to relate $V_g$ to $\\psi_s$ and $Q_s$ through the oxide capacitance density $C_{\\mathrm{ox}}$ without invoking mobile inversion charge.\n- Using the interface displacement continuity $\\varepsilon_{\\mathrm{ox}} E_{\\mathrm{ox}}=\\varepsilon_s E_s$ and the relation between $Q_s$ and fields, show how replacing SiO$_2$ with HfO$_2$ changes the oxide electric field $E_{\\mathrm{ox}}$ at fixed $V_g$ and identical EOT.\n- Compute the resulting surface field $E_s$ for the HfO$_2$ case.\n\nRound your final numerical answer for $E_s$ to four significant figures and express it in $\\mathrm{MV/cm}$. The final answer must be a single real number.",
            "solution": "The problem requires the calculation of the surface electric field, $E_s$, in a Metal-Oxide-Semiconductor (MOS) structure with a hafnium dioxide (HfO$_2$) gate dielectric, operating in deep depletion. The solution will proceed by first establishing the fundamental electrostatic relationships within the MOS capacitor under the depletion approximation, as requested. All calculations will be performed in SI units.\n\nFirst, we establish the necessary constants and parameters in SI units.\n-   Acceptor density: $N_A = 1.0 \\times 10^{17}\\,\\mathrm{cm}^{-3} = 1.0 \\times 10^{17} \\times (10^2)^3 \\,\\mathrm{m}^{-3} = 1.0 \\times 10^{23}\\,\\mathrm{m}^{-3}$.\n-   Gate voltage relative to flatband: $V_g = 2.000\\,\\mathrm{V}$.\n-   Equivalent Oxide Thickness: $\\mathrm{EOT} = 1.000\\,\\mathrm{nm} = 1.000 \\times 10^{-9}\\,\\mathrm{m}$.\n-   Elementary charge: $q = 1.602\\,176\\,634 \\times 10^{-19}\\,\\mathrm{C}$.\n-   Permittivity of free space: $\\varepsilon_0 = 8.854\\,187\\,817 \\times 10^{-12}\\,\\mathrm{F/m}$.\n-   Permittivity of silicon: $\\varepsilon_s = \\varepsilon_{r,s}\\varepsilon_0 = 11.7 \\times \\varepsilon_0 = 1.03594 \\times 10^{-10}\\,\\mathrm{F/m}$.\n-   Permittivity of silicon dioxide: $\\varepsilon_{\\mathrm{SiO_2}} = \\varepsilon_{r,\\mathrm{SiO_2}}\\varepsilon_0 = 3.9 \\times \\varepsilon_0 = 3.45313 \\times 10^{-11}\\,\\mathrm{F/m}$.\n-   Permittivity of hafnium dioxide: $\\varepsilon_{\\mathrm{HfO_2}} = \\varepsilon_{r,\\mathrm{HfO_2}}\\varepsilon_0 = 20.0 \\times \\varepsilon_0 = 1.77084 \\times 10^{-10}\\,\\mathrm{F/m}$.\n\nThe oxide capacitance per unit area, $C_{\\mathrm{ox}}$, is defined by the EOT and the permittivity of SiO$_2$:\n$$C_{\\mathrm{ox}} = \\frac{\\varepsilon_{\\mathrm{SiO_2}}}{\\mathrm{EOT}} = \\frac{3.45313 \\times 10^{-11}\\,\\mathrm{F/m}}{1.000 \\times 10^{-9}\\,\\mathrm{m}} = 3.45313 \\times 10^{-2}\\,\\mathrm{F/m^2}$$\nThis capacitance value is the same for both the SiO$_2$ and HfO$_2$ cases, as per the problem definition.\n\n**Task 1: Derive the depletion charge $Q_s(\\psi_s)$**\nIn the p-type semiconductor, under a positive gate bias, a depletion region of width $W_d$ is formed. Within this region ($0 \\le x \\le W_d$, where $x=0$ is the interface), the space charge density, $\\rho$, under the depletion approximation is constant and given by the ionized acceptors: $\\rho(x) = -qN_A$. For $x  W_d$, the semiconductor is neutral, so $\\rho(x) = 0$.\n\nPoisson's equation in the semiconductor depletion region is:\n$$\\frac{d^2\\psi}{dx^2} = -\\frac{\\rho(x)}{\\varepsilon_s} = \\frac{qN_A}{\\varepsilon_s}$$\nIntegrating once with respect to $x$ gives the electric field profile, $E(x) = -\\frac{d\\psi}{dx}$. We define the electric field to be zero at the edge of the depletion region, $E(W_d) = 0$.\n$$-\\frac{d\\psi}{dx} = E(x) = \\int_{x}^{W_d} \\frac{qN_A}{\\varepsilon_s} dx' = \\frac{qN_A}{\\varepsilon_s}(W_d-x)$$\nThe surface electric field, $E_s$, is the field at $x=0$:\n$$E_s = E(0) = \\frac{qN_A W_d}{\\varepsilon_s}$$\nIntegrating the potential from the bulk (where $\\psi(W_d)=0$) to the surface gives the surface potential $\\psi_s$:\n$$\\psi_s = \\psi(0) = \\int_{0}^{W_d} E(x) dx = \\int_{0}^{W_d} \\frac{qN_A}{\\varepsilon_s}(W_d-x) dx = \\frac{qN_A}{\\varepsilon_s} \\left[ W_d x - \\frac{x^2}{2} \\right]_0^{W_d} = \\frac{qN_A W_d^2}{2\\varepsilon_s}$$\nFrom this, we can express the depletion width as $W_d = \\sqrt{\\frac{2\\varepsilon_s \\psi_s}{qN_A}}$.\nThe total charge per unit area in the semiconductor is the depletion charge, $Q_s$, which is given by:\n$$Q_s = -q N_A W_d$$\nSubstituting the expression for $W_d$ in terms of $\\psi_s$, we get the desired relationship:\n$$Q_s(\\psi_s) = -q N_A \\sqrt{\\frac{2\\varepsilon_s \\psi_s}{qN_A}} = -\\sqrt{2q\\varepsilon_s N_A \\psi_s}$$\n\n**Task 2: Relate $V_g$ to $\\psi_s$ and $Q_s$**\nWith the flatband voltage $V_{\\mathrm{fb}} = 0$, the applied gate voltage $V_g$ is partitioned across the oxide ($V_{\\mathrm{ox}}$) and the semiconductor surface potential ($\\psi_s$):\n$$V_g = V_{\\mathrm{ox}} + \\psi_s$$\nThe voltage drop across the oxide is related to the charge on the capacitor plates. From charge neutrality, the charge on the gate, $Q_g$, must balance the charge in the semiconductor, $Q_s$ (since mobile inversion charge is negligible). Thus, $Q_g = -Q_s$. The oxide voltage is then given by:\n$$V_{\\mathrm{ox}} = \\frac{Q_g}{C_{\\mathrm{ox}}} = -\\frac{Q_s}{C_{\\mathrm{ox}}}$$\nSubstituting this into the voltage balance equation yields:\n$$V_g = -\\frac{Q_s}{C_{\\mathrm{ox}}} + \\psi_s$$\n\n**Task 3: Effect of replacing SiO$_2$ with HfO$_2$**\nThe two governing equations for the system are $Q_s = -\\sqrt{2q\\varepsilon_s N_A \\psi_s}$ and $V_g = -Q_s/C_{\\mathrm{ox}} + \\psi_s$. The problem specifies that the EOT is the same for both the SiO$_2$ and HfO$_2$ cases, which means the oxide capacitance $C_{\\mathrm{ox}}$ is identical for both. Since the gate voltage $V_g$ and all semiconductor parameters ($q$, $\\varepsilon_s$, $N_A$) are also unchanged, the simultaneous solution of these two equations for $Q_s$ and $\\psi_s$ must yield the same values regardless of which material physically constitutes the oxide.\nThe electric field in the oxide is given by Gauss's law, $E_{\\mathrm{ox}} = -Q_s/\\varepsilon_{\\mathrm{ox}}$. Since $Q_s$ is the same for both cases, but the dielectric permittivities are different ($\\varepsilon_{\\mathrm{HfO_2}}  \\varepsilon_{\\mathrm{SiO_2}}$), the oxide field must change. Specifically:\n$$|E_{\\mathrm{ox, HfO_2}}| = \\frac{|Q_s|}{\\varepsilon_{\\mathrm{HfO_2}}} \\quad \\text{and} \\quad |E_{\\mathrm{ox, SiO_2}}| = \\frac{|Q_s|}{\\varepsilon_{\\mathrm{SiO_2}}}$$\nSince $\\varepsilon_{\\mathrm{HfO_2}}  \\varepsilon_{\\mathrm{SiO_2}}$, it follows that $|E_{\\mathrm{ox, HfO_2}}|  |E_{\\mathrm{ox, SiO_2}}|$. Replacing SiO$_2$ with HfO$_2$ while maintaining the same EOT reduces the electric field within the oxide for a given gate voltage.\n\n**Task 4: Compute the surface field $E_s$ for the HfO$_2$ case**\nWe combine the equations from Tasks 1 and 2 to solve for the surface potential $\\psi_s$:\n$$V_g = \\frac{\\sqrt{2q\\varepsilon_s N_A \\psi_s}}{C_{\\mathrm{ox}}} + \\psi_s$$\nThis is a quadratic equation in terms of $\\sqrt{\\psi_s}$. Let $y = \\sqrt{\\psi_s}$ and define a parameter $\\gamma = \\frac{\\sqrt{2q\\varepsilon_s N_A}}{C_{\\mathrm{ox}}}$. The equation becomes:\n$$y^2 + \\gamma y - V_g = 0$$\nWe first calculate the numerical value of $\\gamma$:\n$$\\gamma = \\frac{\\sqrt{2(1.602177 \\times 10^{-19}\\,\\mathrm{C})(1.03594 \\times 10^{-10}\\,\\mathrm{F/m})(1.0 \\times 10^{23}\\,\\mathrm{m}^{-3})}}{3.45313 \\times 10^{-2}\\,\\mathrm{F/m^2}} \\approx 0.052756\\,\\mathrm{V}^{1/2}$$\nNow we solve the quadratic equation for $y = \\sqrt{\\psi_s}$, taking the positive root as potential is a real positive quantity:\n$$\\sqrt{\\psi_s} = \\frac{-\\gamma + \\sqrt{\\gamma^2 + 4V_g}}{2} = \\frac{-0.052756 + \\sqrt{(0.052756)^2 + 4(2.000)}}{2} \\,\\mathrm{V}^{1/2}$$\n$$\\sqrt{\\psi_s} = \\frac{-0.052756 + \\sqrt{0.0027832 + 8.000}}{2} = \\frac{-0.052756 + 2.828919}{2} \\approx 1.38808\\,\\mathrm{V}^{1/2}$$\nThe surface potential is therefore:\n$$\\psi_s = (1.38808)^2\\,\\mathrm{V} \\approx 1.92677\\,\\mathrm{V}$$\nFinally, we compute the surface electric field $E_s$. As shown in Task 1, $E_s = \\frac{qN_A W_d}{\\varepsilon_s}$. We also found $W_d = \\sqrt{\\frac{2\\varepsilon_s \\psi_s}{qN_A}}$. Combining these gives:\n$$E_s = \\frac{qN_A}{\\varepsilon_s} \\sqrt{\\frac{2\\varepsilon_s \\psi_s}{qN_A}} = \\sqrt{\\frac{2qN_A\\psi_s}{\\varepsilon_s}}$$\nPlugging in the numerical values:\n$$E_s = \\sqrt{\\frac{2(1.602177 \\times 10^{-19}\\,\\mathrm{C})(1.0 \\times 10^{23}\\,\\mathrm{m}^{-3})(1.92677\\,\\mathrm{V})}{1.03594 \\times 10^{-10}\\,\\mathrm{F/m}}} \\approx 2.4413 \\times 10^7\\,\\mathrm{V/m}$$\nThe problem asks for the result in units of $\\mathrm{MV/cm}$. We perform the unit conversion:\n$$1\\,\\mathrm{MV/cm} = \\frac{10^6\\,\\mathrm{V}}{10^{-2}\\,\\mathrm{m}} = 10^8\\,\\mathrm{V/m}$$\nTherefore:\n$$E_s = (2.4413 \\times 10^7\\,\\mathrm{V/m}) \\times \\left(\\frac{1\\,\\mathrm{MV/cm}}{10^8\\,\\mathrm{V/m}}\\right) = 0.24413\\,\\mathrm{MV/cm}$$\nRounding to four significant figures, the surface electric field is $0.2441\\,\\mathrm{MV/cm}$.",
            "answer": "$$\\boxed{0.2441}$$"
        },
        {
            "introduction": "In modern three-dimensional transistors like FinFETs, leakage currents are often dominated by effects at sharp corners where electric fields are significantly enhanced. This practice guides you through building a quantitative model for the cumulative GIDL current in a multi-fin array, taking into account this geometric field enhancement . By applying a field-dependent tunneling model and considering layout parameters like fin pitch, you will gain practical insight into how device architecture directly influences GIDL and explore potential mitigation strategies at the design level.",
            "id": "4278085",
            "problem": "An array of Fin Field-Effect Transistors (FinFETs) exhibits Gate-Induced Drain Leakage (GIDL) dominated by band-to-band tunneling localized at the two drain-side gate corners of each fin. Consider a multi-fin layout with $N$ identical fins, fin pitch $p$, gate-to-drain overlap length $L_{\\text{ov}}$, and a high-field corner patch height $h_{\\text{patch}}$ over which the local electric field is approximately uniform. Assume the band-to-band tunneling follows a Kane-type description appropriate for indirect semiconductors, parameterized by two material constants $A$ and $B$; the electric field at the corner is modeled as $E_{\\text{c}}=\\eta\\,\\frac{V_{\\text{d}}-V_{\\text{g}}}{t_{\\text{eq}}}$, where $\\eta$ is a geometry-dependent corner enhancement factor, $V_{\\text{d}}$ is the drain bias, $V_{\\text{g}}$ is the gate bias, and $t_{\\text{eq}}$ is the equivalent oxide thickness. Each fin has two identical drain-side corners contributing equally. The cumulative GIDL current per unit layout width is obtained by summing the corner contributions across all fins and normalizing by the total active layout width $W_{\\text{layout}}=N\\,p$.\n\nUse the following scientifically plausible parameters:\n- Number of fins: $N=20$.\n- Fin pitch: $p=40$ nm.\n- Gate-to-drain overlap: $L_{\\text{ov}}=5$ nm.\n- Corner high-field patch height: $h_{\\text{patch}}=40$ nm.\n- Equivalent oxide thickness: $t_{\\text{eq}}=1.0$ nm.\n- Corner enhancement factor: $\\eta=1.5$.\n- Drain bias: $V_{\\text{d}}=0.8$ V.\n- Gate bias: $V_{\\text{g}}=-0.2$ V.\n- Kane band-to-band tunneling parameters: $A=2.0\\times 10^{-15}$ A/V$^{2}$ and $B=2.5\\times 10^{7}$ V/cm.\n\nModel the cumulative GIDL current per unit layout width by summing corner contributions and normalizing by $W_{\\text{layout}}$. Then, briefly discuss layout-level mitigation strategies that reduce the cumulative GIDL without changing $V_{\\text{d}}$ or $V_{\\text{g}}$ (qualitative discussion only; this discussion does not affect the numerical answer).\n\nRound your numerical answer for the current per unit layout width to three significant figures and express it in pA per $\\mu$m.",
            "solution": "Gate-Induced Drain Leakage (GIDL) in scaled transistors is predominantly caused by Band-To-Band Tunneling (BTBT) at regions of high electric field near the drain-side gate edge. For an indirect semiconductor such as silicon, a widely used description for BTBT current density is the Kane model, which, in a compact form, can be written as\n$$\nJ_{\\text{BTBT}}(E)=A\\,E^{2}\\,\\exp\\!\\left(-\\frac{B}{E}\\right),\n$$\nwhere $J_{\\text{BTBT}}$ is the current density, $E$ is the local electric field, and $A$ and $B$ are material-dependent parameters encapsulating bandgap and effective mass effects.\n\nWe first determine the local electric field at the drain-side gate corner. Using the corner-enhanced oxide field approximation,\n$$\nE_{\\text{c}}=\\eta\\,\\frac{V_{\\text{d}}-V_{\\text{g}}}{t_{\\text{eq}}}.\n$$\nSubstituting the given values and converting units to centimeters for electric field consistency,\n- $V_{\\text{d}}-V_{\\text{g}}=0.8-(-0.2)=1.0$ V,\n- $t_{\\text{eq}}=1.0$ nm $=1.0\\times 10^{-7}$ cm,\n- $\\eta=1.5$,\nwe obtain\n$$\nE_{\\text{c}}=\\eta\\,\\frac{1.0}{1.0\\times 10^{-7}}=\\;1.5\\times 10^{7}\\;\\text{V/cm}.\n$$\n\nUsing the Kane expression for $J_{\\text{BTBT}}$,\n$$\nJ_{\\text{c}}=A\\,E_{\\text{c}}^{2}\\,\\exp\\!\\left(-\\frac{B}{E_{\\text{c}}}\\right),\n$$\nwe compute\n$$\nE_{\\text{c}}^{2}=(1.5\\times 10^{7})^{2}=2.25\\times 10^{14}\\;\\text{(V/cm)}^{2},\n$$\n$$\n\\frac{B}{E_{\\text{c}}}=\\frac{2.5\\times 10^{7}}{1.5\\times 10^{7}}=\\frac{5}{3}\\approx 1.666\\overline{6},\n$$\n$$\n\\exp\\!\\left(-\\frac{B}{E_{\\text{c}}}\\right)=\\exp(-1.666\\overline{6})\\approx 0.18888.\n$$\nTherefore,\n$$\nJ_{\\text{c}}= \\left(2.0\\times 10^{-15}\\right)\\times \\left(2.25\\times 10^{14}\\right)\\times 0.18888\n= 0.45\\times 0.18888 \\approx 8.50\\times 10^{-2}\\;\\text{A/cm}^{2}.\n$$\n\nNext, we estimate the effective high-field corner patch area per corner. Using the rectangular patch approximation,\n$$\nA_{\\text{patch}}=L_{\\text{ov}}\\times h_{\\text{patch}},\n$$\nwith $L_{\\text{ov}}=5$ nm $=5\\times 10^{-7}$ cm and $h_{\\text{patch}}=40$ nm $=4.0\\times 10^{-6}$ cm,\n$$\nA_{\\text{patch}}=(5\\times 10^{-7})\\times (4.0\\times 10^{-6})=2.0\\times 10^{-12}\\;\\text{cm}^{2}.\n$$\n\nEach fin has two identical drain-side corners, so the total high-field area across all corners is\n$$\nA_{\\text{tot}}=2N\\,A_{\\text{patch}}=2\\times 20\\times \\left(2.0\\times 10^{-12}\\right)=8.0\\times 10^{-11}\\;\\text{cm}^{2}.\n$$\nThe total GIDL current is then\n$$\nI_{\\text{tot}}=J_{\\text{c}}\\,A_{\\text{tot}}=\\left(8.50\\times 10^{-2}\\right)\\times \\left(8.0\\times 10^{-11}\\right)\n=6.80\\times 10^{-12}\\;\\text{A}.\n$$\n\nTo obtain the cumulative GIDL current per unit layout width, we normalize by the total active layout width\n$$\nW_{\\text{layout}}=N\\,p=20\\times 40\\;\\text{nm}=800\\;\\text{nm}=8.0\\times 10^{-5}\\;\\text{cm}.\n$$\nHence the current per unit width in A/cm is\n$$\n\\frac{I_{\\text{tot}}}{W_{\\text{layout}}}=\\frac{6.80\\times 10^{-12}}{8.0\\times 10^{-5}}=8.50\\times 10^{-8}\\;\\text{A/cm}.\n$$\nConverting to A per micrometer (since $1\\;\\text{cm}=10^{4}\\;\\mu\\text{m}$),\n$$\n\\left(8.50\\times 10^{-8}\\;\\text{A/cm}\\right)\\times \\frac{1}{10^{4}}=8.50\\times 10^{-12}\\;\\text{A}/\\mu\\text{m}=8.50\\;\\text{pA}/\\mu\\text{m}.\n$$\nRounded to three significant figures and expressed in pA per $\\mu$m, the cumulative GIDL current per unit layout width is $8.50$ pA per $\\mu$m.\n\nIt is instructive to note the structural dependence: starting from\n$$\nI_{\\text{tot}}=2N\\,A_{\\text{patch}}\\,J_{\\text{c}},\\quad W_{\\text{layout}}=N\\,p,\n$$\nthe per-unit-width current simplifies to\n$$\n\\frac{I_{\\text{tot}}}{W_{\\text{layout}}}=\\frac{2\\,A_{\\text{patch}}}{p}\\,J_{\\text{c}},\n$$\nwhich shows that, for identical fins, the cumulative GIDL per unit layout width is independent of $N$ and depends linearly on the corner patch aspect ratio $A_{\\text{patch}}/p$ and the local field-driven $J_{\\text{c}}$.\n\nBrief qualitative discussion of layout-level mitigation strategies (not affecting the numerical result):\n- Increase fin pitch $p$ or introduce dummy spacing near the drain-edge to reduce the density of high-field corners per unit width, thereby reducing $\\frac{2A_{\\text{patch}}}{p}$.\n- Reduce gate-to-drain overlap $L_{\\text{ov}}$ or engineer the spacer/extension to shrink $h_{\\text{patch}}$, lowering $A_{\\text{patch}}$.\n- Corner rounding or chamfering via etch/thermal treatments to reduce the local enhancement factor $\\eta$, decreasing $E_{\\text{c}}$ and thus $J_{\\text{c}}$.\n- Employ asymmetric spacers or local dielectric engineering (for example, thicker spacer or locally lower-$\\kappa$ near the drain corner) to reduce the electric field concentration.\n- Insert guard gates or shield structures (dummy polysilicon) adjacent to the drain edge to redistribute field lines and reduce the corner field.\n- Orient fins along crystallographic directions with lower corner field enhancement or adjust layout to stagger corners, reducing corner coupling and cumulative $J_{\\text{c}}$ per unit width.\n\nThese strategies target the geometric and dielectric factors governing $\\eta$, $A_{\\text{patch}}$, and $p$, thereby mitigating cumulative GIDL at the layout level without altering the operating biases $V_{\\text{d}}$ or $V_{\\text{g}}$.",
            "answer": "$$\\boxed{8.50}$$"
        },
        {
            "introduction": "To truly master a physical phenomenon, one must be able to model it computationally and connect it to experimental data. This advanced practice provides a hands-on introduction to the world of Technology Computer-Aided Design (TCAD) by having you build a simple 2D numerical solver for GIDL . You will discretize and solve for the electrostatic potential, compute the resulting electric field, and integrate a band-to-band tunneling generation model to ultimately fit its key parameters to synthetic current-voltage data, completing the full cycle from physical theory to quantitative characterization.",
            "id": "4278124",
            "problem": "Consider a two-dimensional rectangular region representing the drain-side silicon surface under a gate edge where Gate-Induced Drain Leakage (GIDL) occurs in a Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET). Assume the region is electrically quasi-neutral so that the electrostatic potential satisfies the Laplace equation with Dirichlet boundary conditions set by contacts and gate coupling. The purpose is to compute a GIDL-limited current by integrating a field-dependent band-to-band tunneling generation rate, and to infer material-dependent tunneling parameters by fitting to synthetic drain current data as a function of gate and drain voltages.\n\nStarting from the following fundamental base:\n- The electrostatic potential $\\phi(x,y)$ in a charge-free region satisfies the Laplace equation $\\nabla^2 \\phi = 0$ subject to boundary conditions.\n- The electric field is $\\mathbf{E} = -\\nabla \\phi$ and its magnitude is $|\\mathbf{E}| = \\sqrt{(\\partial \\phi/\\partial x)^2 + (\\partial \\phi/\\partial y)^2}$.\n- The microscopic generation rate for indirect band-to-band tunneling (BTBT) is a strongly increasing function of the local electric field and can be consistently derived from the Wentzel–Kramers–Brillouin (WKB) approximation for tunneling in an indirect semiconductor. Model this generation rate using a two-parameter form that is monotonic in the field magnitude and is widely employed for indirect semiconductors, with both parameters strictly positive.\n- In the generation-limited regime, the drain current due to GIDL can be approximated by $I = q W \\iint G(|\\mathbf{E}(x,y)|)\\,dx\\,dy$, where $q$ is the elementary charge, $W$ is the device width, and $G$ is the volumetric pair-generation rate.\n\nYou must:\n1. Discretize the domain into a uniform grid and solve the two-dimensional Laplace equation using a finite-difference method with Dirichlet boundary conditions:\n   - Left boundary at $x=0$: $\\phi=0$.\n   - Right boundary at $x=L_x$: $\\phi=V_d$, where $V_d$ is the applied drain voltage.\n   - Bottom boundary at $y=0$: $\\phi=0$.\n   - Top boundary at $y=L_y$: $\\phi=\\alpha V_g$, where $V_g$ is the applied gate voltage and $\\alpha \\in (0,1)$ is a fixed gate-to-silicon coupling factor.\n2. Compute the electric field magnitude $|\\mathbf{E}|$ from the potential.\n3. Use a two-parameter indirect band-to-band tunneling generation-rate model $G(|\\mathbf{E}|)$ consistent with the above principles to compute the generation-limited current $I_d(V_g,V_d)$ by numerical integration over the domain for a given set of positive parameters.\n4. Generate three synthetic data sets of $I_d$ as functions of $(V_g,V_d)$ using known, fixed positive parameter pairs $(A_\\text{true},B_\\text{true})$ and the model in step 3.\n5. Fit the two positive parameters to each synthetic data set by minimizing the sum of squared residuals between the logarithms of the modeled and synthetic currents across all $(V_g,V_d)$ points in that data set.\n6. Report, for each data set, the fitted parameters in SI units.\n\nGeometry, constants, and numerical specifications:\n- Rectangle size: $L_x = 30\\,\\mathrm{nm}$, $L_y = 30\\,\\mathrm{nm}$.\n- Uniform grid resolution: $N_x = 25$, $N_y = 25$.\n- Device width: $W = 1.0\\,\\mu\\mathrm{m}$.\n- Elementary charge: $q = 1.602176634\\times 10^{-19}\\,\\mathrm{C}$.\n- Gate coupling factor: $\\alpha = 0.7$.\n- To ensure numerical robustness when taking logarithms, you may regularize currents by adding a floor current $I_\\mathrm{floor} = 1.0\\times 10^{-30}\\,\\mathrm{A}$ inside the logarithm only.\n\nTest suite (three data sets), each with a list of gate voltages and drain voltages from which a grid of $(V_g,V_d)$ pairs is formed, and with known true parameters to be recovered:\n- Data set 1:\n  - True parameters: $A_\\text{true} = 1.0\\times 10^{15}\\,\\mathrm{m^{-1}\\,s^{-1}\\,V^{-2}}$, $B_\\text{true} = 2.0\\times 10^{9}\\,\\mathrm{V/m}$.\n  - Gate voltages: $V_g \\in \\{-0.5\\,\\mathrm{V}, -0.2\\,\\mathrm{V}, 0.0\\,\\mathrm{V}\\}$.\n  - Drain voltages: $V_d \\in \\{1.0\\,\\mathrm{V}, 1.5\\,\\mathrm{V}, 2.0\\,\\mathrm{V}\\}$.\n- Data set 2:\n  - True parameters: $A_\\text{true} = 5.0\\times 10^{14}\\,\\mathrm{m^{-1}\\,s^{-1}\\,V^{-2}}$, $B_\\text{true} = 1.6\\times 10^{9}\\,\\mathrm{V/m}$.\n  - Gate voltages: $V_g \\in \\{-0.6\\,\\mathrm{V}, -0.1\\,\\mathrm{V}, 0.1\\,\\mathrm{V}\\}$.\n  - Drain voltages: $V_d \\in \\{1.2\\,\\mathrm{V}, 1.8\\,\\mathrm{V}\\}$.\n- Data set 3 (edge case with suppressed GIDL):\n  - True parameters: $A_\\text{true} = 1.0\\times 10^{16}\\,\\mathrm{m^{-1}\\,s^{-1}\\,V^{-2}}$, $B_\\text{true} = 3.0\\times 10^{9}\\,\\mathrm{V/m}$.\n  - Gate voltages: $V_g \\in \\{0.2\\,\\mathrm{V}, 0.4\\,\\mathrm{V}\\}$.\n  - Drain voltages: $V_d \\in \\{1.0\\,\\mathrm{V}, 1.5\\,\\mathrm{V}\\}$.\n\nParameter estimation:\n- Treat the two unknowns as strictly positive and perform nonlinear least squares in the logarithmic domain. For numerical stability and physical plausibility, constrain the parameters within the bounds $A \\in [10^{10},10^{20}]\\,\\mathrm{m^{-1}\\,s^{-1}\\,V^{-2}}$ and $B \\in [10^{8},5\\times 10^{9}]\\,\\mathrm{V/m}$.\n- Use an initial guess in the interior of the bounds.\n\nAngle units are not involved in this problem. All physical quantities must be in SI units. The required outputs must be the fitted parameters for each data set, expressed as decimal floating-point numbers in SI units.\n\nFinal output format:\n- Your program should produce a single line of output containing the results as a comma-separated list enclosed in square brackets, in the order $[A_1,B_1,A_2,B_2,A_3,B_3]$, where $(A_k,B_k)$ are the fitted parameters for data set $k=1,2,3$. For example, a valid output could look like $[1.23e+15,2.00e+09,5.00e+14,1.60e+09,9.87e+15,3.00e+09]$.\n\nExpress all fitted parameters in SI units and round each printed number to at most six significant figures.",
            "solution": "The supplied problem is a valid, multi-step exercise in computational physics and parameter estimation, grounded in the principles of semiconductor device physics. The task is to model Gate-Induced Drain Leakage (GIDL) in a simplified MOSFET structure, generate synthetic data, and then recover the underlying model parameters through numerical optimization. We will proceed by detailing the physical and numerical models employed.\n\nThe fundamental physical system is a two-dimensional rectangular domain of silicon, where the electrostatic potential $\\phi(x,y)$ in the absence of free charge is governed by the two-dimensional Laplace equation:\n$$ \\nabla^2 \\phi(x,y) = \\frac{\\partial^2 \\phi}{\\partial x^2} + \\frac{\\partial^2 \\phi}{\\partial y^2} = 0 $$\nThe domain is of size $L_x = 30 \\times 10^{-9}\\,\\mathrm{m}$ by $L_y = 30 \\times 10^{-9}\\,\\mathrm{m}$. The problem specifies Dirichlet boundary conditions on all four sides of this rectangle:\n- Left boundary ($x=0$): $\\phi(0,y) = 0\\,\\mathrm{V}$\n- Right boundary ($x=L_x$): $\\phi(L_x,y) = V_d$, the drain voltage.\n- Bottom boundary ($y=0$): $\\phi(x,0) = 0\\,\\mathrm{V}$\n- Top boundary ($y=L_y$): $\\phi(x,L_y) = \\alpha V_g$, where $\\alpha=0.7$ is the gate coupling factor and $V_g$ is the gate voltage.\n\nWe first discretize this continuum problem for numerical solution. The domain is divided into a uniform grid of $N_x \\times N_y$ points, where $N_x = 25$ and $N_y = 25$. The grid spacings are $\\Delta x = L_x / (N_x - 1)$ and $\\Delta y = L_y / (N_y - 1)$. The potential at a grid point $(i,j)$, corresponding to coordinates $(x_i, y_j)$, is denoted $\\phi_{i,j}$. Using a central finite-difference approximation for the second derivatives, the Laplace equation at an interior grid point $(i,j)$ becomes:\n$$ \\frac{\\phi_{i+1,j} - 2\\phi_{i,j} + \\phi_{i-1,j}}{(\\Delta x)^2} + \\frac{\\phi_{i,j+1} - 2\\phi_{i,j} + \\phi_{i,j-1}}{(\\Delta y)^2} = 0 $$\nSince $\\Delta x = \\Delta y$, this simplifies to an expression for $\\phi_{i,j}$ as the average of its four nearest neighbors:\n$$ \\phi_{i,j} = \\frac{1}{4} \\left( \\phi_{i+1,j} + \\phi_{i-1,j} + \\phi_{i,j+1} + \\phi_{i,j-1} \\right) $$\nThis linear system is solved using the iterative Jacobi method. We initialize an array for the potential, impose the boundary conditions, and repeatedly update all interior points using the above formula until the maximum change in potential between successive iterations falls below a predefined tolerance ($10^{-9}\\,\\mathrm{V}$).\n\nOnce the electrostatic potential $\\phi(x,y)$ is known across the grid, the electric field vector $\\mathbf{E}(x,y) = -\\nabla \\phi$ is computed. The components of the field are found using numerical differentiation. We use a second-order central difference scheme for interior points and first-order forward/backward difference schemes at the boundaries. The field magnitude $|\\mathbf{E}|$ is then calculated at each grid point:\n$$ |\\mathbf{E}_{i,j}| = \\sqrt{ E_{x, i,j}^2 + E_{y, i,j}^2 } $$\nwhere $E_x = -\\partial \\phi / \\partial x$ and $E_y = -\\partial \\phi / \\partial y$.\n\nThe GIDL current arises from band-to-band tunneling (BTBT), a quantum mechanical process whose rate is highly dependent on the local electric field. The problem specifies a widely-used two-parameter model for the generation rate $G$ (electron-hole pairs per unit volume per unit time) for indirect semiconductors, consistent with WKB theory:\n$$ G(|\\mathbf{E}|) = A |\\mathbf{E}|^2 \\exp\\left(-\\frac{B}{|\\mathbf{E}|}\\right) $$\nHere, $A$ and $B$ are positive, material-dependent parameters. $A$ has units of $\\mathrm{m^{-1}\\,s^{-1}\\,V^{-2}}$ and $B$ has units of $\\mathrm{V/m}$. To prevent division by zero in the exponent where the field might be zero, a small epsilon is added to the denominator.\n\nThe total GIDL current $I_d$ is obtained by integrating this generation rate over the entire volume of the device region under consideration and multiplying by the elementary charge $q$. The integral is approximated by a sum over the discrete grid cells:\n$$ I_d \\approx q W \\sum_{i,j} G(|\\mathbf{E}_{i,j}|) \\Delta x \\Delta y $$\nwhere $W = 1.0\\,\\mu\\mathrm{m}$ is the device width.\n\nThe core task is to solve the inverse problem: given (synthetic) measurements of $I_d$ for various $(V_g, V_d)$ pairs, determine the parameters $(A, B)$. This is a nonlinear least-squares fitting problem. For each of the three test suites, we first generate the synthetic \"experimental\" data $I_{\\text{synth}}$ using the provided true parameters $(A_{\\text{true}}, B_{\\text{true}})$. Then, we seek to find the parameters $(A_{\\text{fit}}, B_{\\text{fit}})$ that minimize the sum of squared residuals between the logarithm of the model-predicted current and the logarithm of the synthetic current. The objective function to minimize is:\n$$ \\chi^2(A, B) = \\sum_{(V_g, V_d)} \\left[ \\log\\left(I_{\\text{model}}(A, B; V_g, V_d) + I_{\\text{floor}}\\right) - \\log\\left(I_{\\text{synth}} + I_{\\text{floor}}\\right) \\right]^2 $$\nThe floor current $I_{\\text{floor}} = 1.0 \\times 10^{-30}\\,\\mathrm{A}$ is added for numerical stability when dealing with very small currents. This minimization is performed using the `scipy.optimize.least_squares` function, which is well-suited for this type of problem. The search for $A$ and $B$ is constrained within the physically plausible bounds specified: $A \\in [10^{10}, 10^{20}]\\,\\mathrm{m^{-1}\\,s^{-1}\\,V^{-2}}$ and $B \\in [10^8, 5 \\times 10^9]\\,\\mathrm{V/m}$. An initial guess is chosen from the interior of these bounds to start the optimization process. The final result for each data set is the pair $(A_{\\text{fit}}, B_{\\text{fit}})$ that best reproduces the synthetic data.",
            "answer": "```python\n# The complete and runnable Python 3 code goes here.\n# Imports must adhere to the specified execution environment.\nimport numpy as np\nfrom scipy.optimize import least_squares\n\ndef solve():\n    \"\"\"\n    Main function to solve the GIDL modeling and parameter fitting problem.\n    \"\"\"\n\n    # --- Problem Constants and Specifications (in SI units) ---\n    Lx = 30.0e-9  # m\n    Ly = 30.0e-9  # m\n    Nx = 25\n    Ny = 25\n    W = 1.0e-6  # m\n    q = 1.602176634e-19  # C\n    alpha = 0.7\n    I_floor = 1.0e-30  # A\n\n    # Discretization steps\n    dx = Lx / (Nx - 1)\n    dy = Ly / (Ny - 1)\n    dA = dx * dy\n\n    # --- Test Suite Definition ---\n    test_cases = [\n        {\n            \"true_params\": (1.0e15, 2.0e9),\n            \"Vg_list\": [-0.5, -0.2, 0.0],\n            \"Vd_list\": [1.0, 1.5, 2.0],\n        },\n        {\n            \"true_params\": (5.0e14, 1.6e9),\n            \"Vg_list\": [-0.6, -0.1, 0.1],\n            \"Vd_list\": [1.2, 1.8],\n        },\n        {\n            \"true_params\": (1.0e16, 3.0e9),\n            \"Vg_list\": [0.2, 0.4],\n            \"Vd_list\": [1.0, 1.5],\n        },\n    ]\n\n    # --- Parameter Estimation Bounds ---\n    bounds = ([1e10, 1e8], [1e20, 5e9])\n    initial_guess = [1e15, 2.5e9]\n\n    # --- Core Physics Functions ---\n\n    memo_potential = {}\n\n    def solve_laplace(Vg, Vd):\n        \"\"\"Solves 2D Laplace equation using Jacobi iteration.\"\"\"\n        state_key = (Vg, Vd)\n        if state_key in memo_potential:\n            return memo_potential[state_key]\n\n        phi = np.zeros((Ny, Nx))\n\n        # Set Dirichlet boundary conditions\n        phi[0, :] = 0.0  # y = 0\n        phi[-1, :] = alpha * Vg  # y = Ly\n        phi[:, 0] = 0.0  # x = 0\n        phi[:, -1] = Vd  # x = Lx\n        \n        # Correct corner points to be average of neighbors to avoid conflicts\n        phi[0, -1] = 0.5 * (phi[0, -2] + phi[1, -1])\n        phi[-1, 0] = 0.5 * (phi[-1, 1] + phi[-2, 0])\n        phi[-1,-1] = 0.5 * (phi[-1, -2] + phi[-2,-1])\n\n        max_iter = 10000\n        tolerance = 1e-9\n        for _ in range(max_iter):\n            phi_old = phi.copy()\n            # Update interior points\n            phi[1:-1, 1:-1] = 0.25 * (\n                phi_old[1:-1, 2:] + phi_old[1:-1, 0:-2] +\n                phi_old[2:, 1:-1] + phi_old[0:-2, 1:-1]\n            )\n            if np.max(np.abs(phi - phi_old))  tolerance:\n                break\n        \n        memo_potential[state_key] = phi\n        return phi\n\n    def calculate_current(A, B, Vg, Vd):\n        \"\"\"Calculates GIDL current for a given (Vg, Vd) pair and parameters (A, B).\"\"\"\n        phi = solve_laplace(Vg, Vd)\n\n        # Calculate electric field using gradient\n        # np.gradient uses central differences for interior, 1st order for boundaries\n        grad_y, grad_x = np.gradient(phi, dy, dx)\n        Ex = -grad_x\n        Ey = -grad_y\n        E_mag = np.sqrt(Ex**2 + Ey**2)\n\n        # Calculate generation rate G\n        # Add a small value to E_mag to avoid division by zero\n        G = A * E_mag**2 * np.exp(-B / (E_mag + 1e-30))\n\n        # Integrate to find total current\n        I_d = q * W * np.sum(G) * dA\n        \n        return I_d\n\n    # --- Parameter Fitting Logic ---\n\n    def model_currents_vector(params, Vg_Vd_pairs):\n        \"\"\"Vectorized model evaluation for the optimizer.\"\"\"\n        A, B = params\n        currents = np.zeros(len(Vg_Vd_pairs))\n        for i, (Vg, Vd) in enumerate(Vg_Vd_pairs):\n            currents[i] = calculate_current(A, B, Vg, Vd)\n        return currents\n\n    def residuals(params, Vg_Vd_pairs, I_synth):\n        \"\"\"Residual function for least_squares in log domain.\"\"\"\n        I_model = model_currents_vector(params, Vg_Vd_pairs)\n        res = np.log(I_model + I_floor) - np.log(I_synth + I_floor)\n        return res\n\n    # --- Main Loop ---\n    \n    fitted_results = []\n    \n    for case in test_cases:\n        A_true, B_true = case[\"true_params\"]\n        Vg_list = case[\"Vg_list\"]\n        Vd_list = case[\"Vd_list\"]\n        \n        # Create grid of (Vg, Vd) pairs\n        Vg_Vd_pairs = [(vg, vd) for vg in Vg_list for vd in Vd_list]\n\n        # 1. Generate synthetic data\n        I_synth = model_currents_vector((A_true, B_true), Vg_Vd_pairs)\n\n        # 2. Perform parameter fitting\n        result = least_squares(\n            residuals,\n            x0=initial_guess,\n            bounds=bounds,\n            args=(Vg_Vd_pairs, I_synth),\n            method='trf'\n        )\n\n        A_fit, B_fit = result.x\n        fitted_results.extend([A_fit, B_fit])\n\n    # --- Final Output Formatting ---\n    formatted_results = [f\"{val:.6g}\" for val in fitted_results]\n    print(f\"[{','.join(formatted_results)}]\")\n\nif __name__ == \"__main__\":\n    solve()\n```"
        }
    ]
}