<profile>

<section name = "Vitis HLS Report for 'VecDotProduct'" level="0">
<item name = "Date">Tue Sep 14 14:04:57 2021
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">MBKM-Tutorial5</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="EWiseMultipiler_U0">EWiseMultipiler, ?, ?, ?, ?, ?, ?, none</column>
<column name="AdderTree_U0">AdderTree, ?, ?, ?, ?, ?, ?, none</column>
<column name="VecReader_U0">VecReader, 1, ?, 10.000 ns, ?, 1, ?, none</column>
<column name="VecReader1_U0">VecReader1, 1, ?, 10.000 ns, ?, 1, ?, none</column>
<column name="Accumulator_U0">Accumulator, ?, ?, ?, ?, ?, ?, none</column>
<column name="ScaWriter_U0">ScaWriter, 7, 7, 70.000 ns, 70.000 ns, 7, 7, none</column>
<column name="VecDotProduct_entry43_U0">VecDotProduct_entry43, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 43, -</column>
<column name="FIFO">16, -, 948, 471, -</column>
<column name="Instance">18, 0, 2769, 4754, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 9, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">5, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Accumulator_U0">Accumulator, 0, 0, 70, 188, 0</column>
<column name="AdderTree_U0">AdderTree, 0, 0, 61, 506, 0</column>
<column name="EWiseMultipiler_U0">EWiseMultipiler, 0, 0, 39, 798, 0</column>
<column name="ScaWriter_U0">ScaWriter, 0, 0, 73, 100, 0</column>
<column name="VecDotProduct_entry43_U0">VecDotProduct_entry43, 0, 0, 3, 47, 0</column>
<column name="VecReader_U0">VecReader, 0, 0, 236, 221, 0</column>
<column name="VecReader1_U0">VecReader1, 0, 0, 235, 212, 0</column>
<column name="control_r_s_axi_U">control_r_s_axi, 0, 0, 246, 424, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 68, 104, 0</column>
<column name="ddr0_m_axi_U">ddr0_m_axi, 8, 0, 613, 787, 0</column>
<column name="ddr1_m_axi_U">ddr1_m_axi, 8, 0, 613, 787, 0</column>
<column name="ddr2_m_axi_U">ddr2_m_axi, 2, 0, 512, 580, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="fifoA_stream_s_U">4, 151, 0, -, 16, 128, 2048</column>
<column name="fifoB_stream_s_U">4, 151, 0, -, 16, 128, 2048</column>
<column name="fifoC1_stream_s_U">8, 151, 0, -, 16, 256, 4096</column>
<column name="fifoC2_stream_s_U">0, 99, 0, -, 16, 32, 512</column>
<column name="fifoC3_stream_s_U">0, 99, 0, -, 2, 32, 64</column>
<column name="scaC_c_U">0, 99, 0, -, 6, 64, 384</column>
<column name="vecA_c_U">0, 99, 0, -, 2, 64, 128</column>
<column name="vecB_c_U">0, 99, 0, -, 2, 64, 128</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="VecDotProduct_entry43_U0_ap_ready_count">+, 0, 0, 9, 2, 1</column>
<column name="VecReader1_U0_ap_ready_count">+, 0, 0, 9, 2, 1</column>
<column name="VecReader_U0_ap_ready_count">+, 0, 0, 9, 2, 1</column>
<column name="VecDotProduct_entry43_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="VecReader1_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="VecReader_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_VecDotProduct_entry43_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_VecReader1_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_VecReader_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="VecDotProduct_entry43_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="VecReader1_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="VecReader_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="ap_sync_reg_VecDotProduct_entry43_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_VecReader1_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_VecReader_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="VecDotProduct_entry43_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="VecReader1_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="VecReader_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_sync_reg_VecDotProduct_entry43_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_VecReader1_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_VecReader_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_r_AWVALID">in, 1, s_axi, control_r, return void</column>
<column name="s_axi_control_r_AWREADY">out, 1, s_axi, control_r, return void</column>
<column name="s_axi_control_r_AWADDR">in, 6, s_axi, control_r, return void</column>
<column name="s_axi_control_r_WVALID">in, 1, s_axi, control_r, return void</column>
<column name="s_axi_control_r_WREADY">out, 1, s_axi, control_r, return void</column>
<column name="s_axi_control_r_WDATA">in, 32, s_axi, control_r, return void</column>
<column name="s_axi_control_r_WSTRB">in, 4, s_axi, control_r, return void</column>
<column name="s_axi_control_r_ARVALID">in, 1, s_axi, control_r, return void</column>
<column name="s_axi_control_r_ARREADY">out, 1, s_axi, control_r, return void</column>
<column name="s_axi_control_r_ARADDR">in, 6, s_axi, control_r, return void</column>
<column name="s_axi_control_r_RVALID">out, 1, s_axi, control_r, return void</column>
<column name="s_axi_control_r_RREADY">in, 1, s_axi, control_r, return void</column>
<column name="s_axi_control_r_RDATA">out, 32, s_axi, control_r, return void</column>
<column name="s_axi_control_r_RRESP">out, 2, s_axi, control_r, return void</column>
<column name="s_axi_control_r_BVALID">out, 1, s_axi, control_r, return void</column>
<column name="s_axi_control_r_BREADY">in, 1, s_axi, control_r, return void</column>
<column name="s_axi_control_r_BRESP">out, 2, s_axi, control_r, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, VecDotProduct, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, VecDotProduct, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, VecDotProduct, return value</column>
<column name="m_axi_ddr0_AWVALID">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWREADY">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWADDR">out, 32, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWID">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWLEN">out, 8, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWSIZE">out, 3, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWBURST">out, 2, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWLOCK">out, 2, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWCACHE">out, 4, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWPROT">out, 3, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWQOS">out, 4, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWREGION">out, 4, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWUSER">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_WVALID">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_WREADY">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_WDATA">out, 128, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_WSTRB">out, 16, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_WLAST">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_WID">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_WUSER">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARVALID">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARREADY">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARADDR">out, 32, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARID">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARLEN">out, 8, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARSIZE">out, 3, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARBURST">out, 2, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARLOCK">out, 2, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARCACHE">out, 4, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARPROT">out, 3, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARQOS">out, 4, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARREGION">out, 4, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARUSER">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_RVALID">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_RREADY">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_RDATA">in, 128, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_RLAST">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_RID">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_RUSER">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_RRESP">in, 2, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_BVALID">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_BREADY">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_BRESP">in, 2, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_BID">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_BUSER">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr1_AWVALID">out, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_AWREADY">in, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_AWADDR">out, 32, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_AWID">out, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_AWLEN">out, 8, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_AWSIZE">out, 3, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_AWBURST">out, 2, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_AWLOCK">out, 2, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_AWCACHE">out, 4, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_AWPROT">out, 3, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_AWQOS">out, 4, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_AWREGION">out, 4, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_AWUSER">out, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_WVALID">out, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_WREADY">in, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_WDATA">out, 128, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_WSTRB">out, 16, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_WLAST">out, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_WID">out, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_WUSER">out, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_ARVALID">out, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_ARREADY">in, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_ARADDR">out, 32, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_ARID">out, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_ARLEN">out, 8, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_ARSIZE">out, 3, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_ARBURST">out, 2, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_ARLOCK">out, 2, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_ARCACHE">out, 4, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_ARPROT">out, 3, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_ARQOS">out, 4, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_ARREGION">out, 4, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_ARUSER">out, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_RVALID">in, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_RREADY">out, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_RDATA">in, 128, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_RLAST">in, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_RID">in, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_RUSER">in, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_RRESP">in, 2, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_BVALID">in, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_BREADY">out, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_BRESP">in, 2, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_BID">in, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr1_BUSER">in, 1, m_axi, ddr1, pointer</column>
<column name="m_axi_ddr2_AWVALID">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWREADY">in, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWADDR">out, 32, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWID">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWLEN">out, 8, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWSIZE">out, 3, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWBURST">out, 2, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWLOCK">out, 2, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWCACHE">out, 4, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWPROT">out, 3, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWQOS">out, 4, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWREGION">out, 4, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_AWUSER">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_WVALID">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_WREADY">in, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_WDATA">out, 32, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_WSTRB">out, 4, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_WLAST">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_WID">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_WUSER">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARVALID">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARREADY">in, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARADDR">out, 32, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARID">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARLEN">out, 8, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARSIZE">out, 3, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARBURST">out, 2, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARLOCK">out, 2, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARCACHE">out, 4, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARPROT">out, 3, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARQOS">out, 4, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARREGION">out, 4, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_ARUSER">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_RVALID">in, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_RREADY">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_RDATA">in, 32, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_RLAST">in, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_RID">in, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_RUSER">in, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_RRESP">in, 2, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_BVALID">in, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_BREADY">out, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_BRESP">in, 2, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_BID">in, 1, m_axi, ddr2, pointer</column>
<column name="m_axi_ddr2_BUSER">in, 1, m_axi, ddr2, pointer</column>
</table>
</item>
</section>
</profile>
