INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quil/Documents/School/Classes/Spring25/EEE3342C/Labs/experiment-5/experiment-5.srcs/sources_1/new/mux8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quil/Documents/School/Classes/Spring25/EEE3342C/Labs/experiment-5/experiment-5.srcs/sim_1/new/testbench_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_part2
