{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750093028449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750093028449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 13:57:08 2025 " "Processing started: Mon Jun 16 13:57:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750093028449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750093028449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750093028449 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750093028857 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de2_115.v(91) " "Verilog HDL information at de2_115.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1750093029014 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de2_115.v(143) " "Verilog HDL warning at de2_115.v(143): extended using \"x\" or \"z\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1750093029014 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de2_115.v(218) " "Verilog HDL warning at de2_115.v(218): extended using \"x\" or \"z\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 218 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1750093029014 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de2_115.v(242) " "Verilog HDL information at de2_115.v(242): always construct contains both blocking and non-blocking assignments" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 242 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1750093029014 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux de2_115.v " "Entity \"mux\" obtained from \"de2_115.v\" instead of from Quartus II megafunction library" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 261 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1750093029014 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115.v 13 13 " "Using design file de2_115.v, which is not specified as a design file for the current project, but contains definitions for 13 design units and 13 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750093029014 ""} { "Info" "ISGN_ENTITY_NAME" "2 add " "Found entity 2: add" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750093029014 ""} { "Info" "ISGN_ENTITY_NAME" "3 alu " "Found entity 3: alu" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750093029014 ""} { "Info" "ISGN_ENTITY_NAME" "4 aluControl " "Found entity 4: aluControl" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750093029014 ""} { "Info" "ISGN_ENTITY_NAME" "5 control " "Found entity 5: control" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750093029014 ""} { "Info" "ISGN_ENTITY_NAME" "6 dataMemory " "Found entity 6: dataMemory" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750093029014 ""} { "Info" "ISGN_ENTITY_NAME" "7 immGen " "Found entity 7: immGen" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750093029014 ""} { "Info" "ISGN_ENTITY_NAME" "8 instructionMem " "Found entity 8: instructionMem" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750093029014 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux " "Found entity 9: mux" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750093029014 ""} { "Info" "ISGN_ENTITY_NAME" "10 pc " "Found entity 10: pc" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750093029014 ""} { "Info" "ISGN_ENTITY_NAME" "11 regMemory " "Found entity 11: regMemory" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750093029014 ""} { "Info" "ISGN_ENTITY_NAME" "12 datapath " "Found entity 12: datapath" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750093029014 ""} { "Info" "ISGN_ENTITY_NAME" "13 display " "Found entity 13: display" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750093029014 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1750093029014 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1750093029014 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG de2_115.v(8) " "Output port \"LEDG\" at de2_115.v(8) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1750093029030 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR de2_115.v(9) " "Output port \"LEDR\" at de2_115.v(9) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1750093029030 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de2_115.v(18) " "Output port \"HEX0\" at de2_115.v(18) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1750093029030 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de2_115.v(19) " "Output port \"HEX1\" at de2_115.v(19) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1750093029030 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de2_115.v(20) " "Output port \"HEX2\" at de2_115.v(20) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1750093029030 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de2_115.v(21) " "Output port \"HEX3\" at de2_115.v(21) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1750093029030 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de2_115.v(22) " "Output port \"HEX4\" at de2_115.v(22) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1750093029030 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de2_115.v(23) " "Output port \"HEX5\" at de2_115.v(23) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1750093029030 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON de2_115.v(28) " "Output port \"LCD_BLON\" at de2_115.v(28) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1750093029030 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN de2_115.v(30) " "Output port \"LCD_EN\" at de2_115.v(30) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1750093029030 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON de2_115.v(31) " "Output port \"LCD_ON\" at de2_115.v(31) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1750093029030 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS de2_115.v(32) " "Output port \"LCD_RS\" at de2_115.v(32) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1750093029030 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW de2_115.v(34) " "Output port \"LCD_RW\" at de2_115.v(34) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1750093029030 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapathFPGA " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapathFPGA\"" {  } { { "de2_115.v" "datapathFPGA" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750093029045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add datapath:datapathFPGA\|add:add4DP " "Elaborating entity \"add\" for hierarchy \"datapath:datapathFPGA\|add:add4DP\"" {  } { { "de2_115.v" "add4DP" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750093029061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:datapathFPGA\|alu:aluDP " "Elaborating entity \"alu\" for hierarchy \"datapath:datapathFPGA\|alu:aluDP\"" {  } { { "de2_115.v" "aluDP" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750093029061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 de2_115.v(87) " "Verilog HDL assignment warning at de2_115.v(87): truncated value with size 32 to match size of target (1)" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1750093029061 "|DE2_115|datapath:datapathFPGA|alu:aluDP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluControl datapath:datapathFPGA\|aluControl:aluControlDP " "Elaborating entity \"aluControl\" for hierarchy \"datapath:datapathFPGA\|aluControl:aluControlDP\"" {  } { { "de2_115.v" "aluControlDP" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750093029080 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "de2_115.v(117) " "Verilog HDL Case Statement warning at de2_115.v(117): incomplete case statement has no default case item" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 117 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1750093029080 "|DE2_115|datapath:datapathFPGA|aluControl:aluControlDP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluControlreg de2_115.v(113) " "Verilog HDL Always Construct warning at de2_115.v(113): inferring latch(es) for variable \"aluControlreg\", which holds its previous value in one or more paths through the always construct" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1750093029080 "|DE2_115|datapath:datapathFPGA|aluControl:aluControlDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluControlreg\[0\] de2_115.v(113) " "Inferred latch for \"aluControlreg\[0\]\" at de2_115.v(113)" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750093029080 "|DE2_115|datapath:datapathFPGA|aluControl:aluControlDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluControlreg\[1\] de2_115.v(113) " "Inferred latch for \"aluControlreg\[1\]\" at de2_115.v(113)" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750093029080 "|DE2_115|datapath:datapathFPGA|aluControl:aluControlDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluControlreg\[2\] de2_115.v(113) " "Inferred latch for \"aluControlreg\[2\]\" at de2_115.v(113)" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750093029080 "|DE2_115|datapath:datapathFPGA|aluControl:aluControlDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluControlreg\[3\] de2_115.v(113) " "Inferred latch for \"aluControlreg\[3\]\" at de2_115.v(113)" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1750093029080 "|DE2_115|datapath:datapathFPGA|aluControl:aluControlDP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control datapath:datapathFPGA\|control:controlDP " "Elaborating entity \"control\" for hierarchy \"datapath:datapathFPGA\|control:controlDP\"" {  } { { "de2_115.v" "controlDP" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750093029080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory datapath:datapathFPGA\|dataMemory:dataMemoryDP " "Elaborating entity \"dataMemory\" for hierarchy \"datapath:datapathFPGA\|dataMemory:dataMemoryDP\"" {  } { { "de2_115.v" "dataMemoryDP" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750093029093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen datapath:datapathFPGA\|immGen:immGenDP " "Elaborating entity \"immGen\" for hierarchy \"datapath:datapathFPGA\|immGen:immGenDP\"" {  } { { "de2_115.v" "immGenDP" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750093029581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux datapath:datapathFPGA\|mux:muxALUDP " "Elaborating entity \"mux\" for hierarchy \"datapath:datapathFPGA\|mux:muxALUDP\"" {  } { { "de2_115.v" "muxALUDP" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750093029596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMem datapath:datapathFPGA\|instructionMem:instructionMemDP " "Elaborating entity \"instructionMem\" for hierarchy \"datapath:datapathFPGA\|instructionMem:instructionMemDP\"" {  } { { "de2_115.v" "instructionMemDP" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750093029612 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions\[6..31\] 0 de2_115.v(234) " "Net \"instructions\[6..31\]\" at de2_115.v(234) has no driver or initial value, using a default initial value '0'" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 234 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1750093029612 "|DE2_115|datapath:datapathFPGA|instructionMem:instructionMemDP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc datapath:datapathFPGA\|pc:pcDP " "Elaborating entity \"pc\" for hierarchy \"datapath:datapathFPGA\|pc:pcDP\"" {  } { { "de2_115.v" "pcDP" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750093029627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMemory datapath:datapathFPGA\|regMemory:regMemoryDP " "Elaborating entity \"regMemory\" for hierarchy \"datapath:datapathFPGA\|regMemory:regMemoryDP\"" {  } { { "de2_115.v" "regMemoryDP" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750093029627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:disp7 " "Elaborating entity \"display\" for hierarchy \"display:disp7\"" {  } { { "de2_115.v" "disp7" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750093029721 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1750093036965 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1750093036965 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1750093036965 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1750093036965 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1750093036965 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1750093036965 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1750093036965 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1750093036965 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1750093036965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapathFPGA\|aluControl:aluControlDP\|aluControlreg\[1\] " "Latch datapath:datapathFPGA\|aluControl:aluControlDP\|aluControlreg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:datapathFPGA\|pc:pcDP\|pcOut\[2\]" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 279 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1750093036981 ""}  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1750093036981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapathFPGA\|aluControl:aluControlDP\|aluControlreg\[0\] " "Latch datapath:datapathFPGA\|aluControl:aluControlDP\|aluControlreg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapathFPGA\|pc:pcDP\|pcOut\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:datapathFPGA\|pc:pcDP\|pcOut\[3\]" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 279 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1750093036981 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR datapath:datapathFPGA\|pc:pcDP\|pcOut\[3\] " "Ports ENA and CLR on the latch are fed by the same signal datapath:datapathFPGA\|pc:pcDP\|pcOut\[3\]" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 279 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1750093036981 ""}  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1750093036981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapathFPGA\|aluControl:aluControlDP\|aluControlreg\[2\] " "Latch datapath:datapathFPGA\|aluControl:aluControlDP\|aluControlreg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapathFPGA\|pc:pcDP\|pcOut\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:datapathFPGA\|pc:pcDP\|pcOut\[6\]" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 279 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1750093036981 ""}  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1750093036981 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750093041841 "|DE2_115|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1750093041841 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1750093042201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapathFPGA\|aluControl:aluControlDP\|aluControlreg\[2\] " "LATCH primitive \"datapath:datapathFPGA\|aluControl:aluControlDP\|aluControlreg\[2\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 113 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1750093044006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapathFPGA\|aluControl:aluControlDP\|aluControlreg\[1\] " "LATCH primitive \"datapath:datapathFPGA\|aluControl:aluControlDP\|aluControlreg\[1\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 113 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1750093044006 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "792 " "792 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1750093044877 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/DE2_115.map.smsg " "Generated suppressed messages file C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1750093045065 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1750093045581 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093045581 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/USER/Downloads/5379-5365/5379-5365/src/fpga/de2_115.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750093046504 "|DE2_115|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1750093046504 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7770 " "Implemented 7770 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1750093046504 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1750093046504 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1750093046504 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7652 " "Implemented 7652 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1750093046504 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1750093046504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750093046551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 13:57:26 2025 " "Processing ended: Mon Jun 16 13:57:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750093046551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750093046551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750093046551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750093046551 ""}
