// Seed: 2641161225
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  reg  id_7;
  wire id_8;
  always @(posedge id_5 or id_3) begin
    id_2 = 1'b0;
    id_7 = #id_9 "";
  end
endmodule
module module_1 ();
  wire id_2;
  tri0 id_3;
  wire id_4;
  logic [7:0] id_5, id_6, id_7;
  wire id_8;
  assign id_8 = id_4;
  assign id_5[1'b0] = 1 > $display(id_5);
  assign id_3 = 1;
  module_0(
      id_2, id_3, id_8, id_4, id_8, id_2
  );
endmodule
