/* AUTOMATICALLY GENERATED VERILOG-2001 SOURCE CODE.
** GENERATED BY CLASH 1.8.2. DO NOT MODIFY.
*/
`default_nettype none
`timescale 100fs/100fs
module topEntity
    ( // Inputs
      input wire  clk // clock
    , input wire  rst // reset
    , input wire  en // enable
    , input wire signed [63:0] inputs_0_0
    , input wire  inputs_0_1
    , input wire signed [63:0] inputs_1_0
    , input wire  inputs_1_1

      // Outputs
    , output wire signed [63:0] result_0_0_0
    , output wire  result_0_0_1
    , output wire signed [63:0] result_0_1_0
    , output wire  result_0_1_1
    , output wire signed [63:0] result_0_2_0
    , output wire  result_0_2_1
    , output wire signed [63:0] result_0_3_0
    , output wire  result_0_3_1
    , output wire signed [63:0] result_0_4_0
    , output wire  result_0_4_1
    , output wire signed [63:0] result_0_5_0
    , output wire  result_0_5_1
    , output wire signed [63:0] result_0_6_0
    , output wire  result_0_6_1
    , output wire signed [63:0] result_0_7_0
    , output wire  result_0_7_1
    , output wire  result_1_0
    , output wire  result_1_1
    , output wire  result_1_2
    , output wire  result_1_3
    , output wire  result_1_4_0
    , output wire  result_1_4_1
    , output wire  result_1_4_2
    , output wire  result_1_4_3
    , output wire  result_1_4_4
    , output wire  result_1_4_5
    , output wire  result_1_4_6
    , output wire  result_1_4_7
    , output wire  result_1_5_0
    , output wire  result_1_5_1
    );
  wire [140:0] result_2;
  // spec.hs:224:1-82
  wire  ds;
  wire signed [63:0] result_3;
  wire signed [63:0] x;
  reg signed [63:0] result_4 = (64'sd0);
  // spec.hs:224:1-82
  wire  timer0Over;
  wire signed [63:0] result_5;
  wire signed [63:0] x_0;
  reg signed [63:0] result_6 = (64'sd0);
  // spec.hs:224:1-82
  wire  timer1Over;
  wire [530:0] result_7;
  wire [7:0] c$app_arg;
  wire  result_8;
  // spec.hs:576:1-138
  wire signed [63:0] c$t_app_arg;
  wire [71:0] result_9;
  // spec.hs:576:1-138
  reg [71:0] result_10 = {8'd7,   64'sd0};
  // spec.hs:576:1-138
  wire [71:0] t;
  // spec.hs:614:1-148
  wire signed [63:0] y;
  // spec.hs:614:1-148
  wire signed [63:0] dta;
  // spec.hs:614:1-148
  wire signed [63:0] x_1;
  // spec.hs:614:1-148
  wire [319:0] win;
  // spec.hs:614:1-148
  reg [327:0] window = {8'd7,   {64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0}};
  wire [327:0] result_11;
  // spec.hs:614:1-148
  wire [327:0] t_0;
  wire [319:0] result_12;
  // spec.hs:614:1-148
  wire [319:0] c$t_case_alt;
  // spec.hs:614:1-148
  wire [319:0] c$t_case_alt_0;
  // spec.hs:614:1-148
  wire [319:0] lastBucketUpdated;
  wire [5:0] c$app_arg_0;
  wire  result_13;
  wire [5:0] c$app_arg_1;
  wire  result_14;
  // spec.hs:298:1-127
  wire  sig;
  wire [5:0] c$app_arg_2;
  wire  result_15;
  // spec.hs:305:1-112
  wire  slide3;
  wire [575:0] c$app_arg_3;
  wire [95:0] result_16;
  wire [6:0] c$app_arg_4;
  wire  result_17;
  wire [7:0] c$app_arg_5;
  wire  result_18;
  wire [71:0] result_19;
  // spec.hs:565:1-180
  reg [71:0] result_20 = {8'd7,   64'sd0};
  // spec.hs:565:1-180
  wire [71:0] t_1;
  wire signed [63:0] x_2;
  wire signed [63:0] y_0;
  wire signed [63:0] x_3;
  wire signed [63:0] y_1;
  // spec.hs:279:1-70
  wire [147:0] c$ws_app_arg;
  // spec.hs:279:1-70
  wire [3:0] c$ws_app_arg_0;
  wire [71:0] c$case_scrut;
  wire [1:0] c$case_scrut_0;
  wire [71:0] result_21;
  // spec.hs:279:1-70
  wire [0:0] i;
  // spec.hs:279:1-70
  wire [5:0] ws;
  // spec.hs:279:1-70
  wire [147:0] c$ws_app_arg_1;
  // spec.hs:279:1-70
  wire [3:0] c$ws_app_arg_2;
  wire [71:0] c$case_scrut_1;
  wire [1:0] c$case_scrut_2;
  wire [71:0] result_22;
  // spec.hs:279:1-70
  wire [0:0] i_0;
  // spec.hs:279:1-70
  wire [5:0] ws_0;
  // spec.hs:305:1-112
  wire [71:0] c$ds2_case_alt;
  // spec.hs:292:1-60
  wire [7:0] tag;
  // spec.hs:292:1-60
  wire [7:0] tagToMatch;
  wire [5:0] c$app_arg_6;
  wire  result_23;
  wire [7:0] c$app_arg_7;
  wire  result_24;
  // spec.hs:279:1-70
  wire [147:0] c$ws_app_arg_3;
  // spec.hs:279:1-70
  wire [3:0] c$ws_app_arg_4;
  wire [71:0] c$case_scrut_3;
  wire [1:0] c$case_scrut_4;
  wire [71:0] result_25;
  // spec.hs:279:1-70
  wire [0:0] i_1;
  // spec.hs:279:1-70
  wire [5:0] ws_1;
  wire [7:0] c$app_arg_8;
  wire  result_26;
  // spec.hs:279:1-70
  wire [147:0] c$ws_app_arg_5;
  // spec.hs:279:1-70
  wire [3:0] c$ws_app_arg_6;
  wire [71:0] c$case_scrut_5;
  wire [1:0] c$case_scrut_6;
  wire [71:0] result_27;
  // spec.hs:279:1-70
  wire [0:0] i_2;
  // spec.hs:279:1-70
  wire [5:0] ws_2;
  wire [7:0] c$app_arg_9;
  wire  result_28;
  wire [7:0] c$app_arg_10;
  wire  result_29;
  // spec.hs:279:1-70
  wire [147:0] c$ws_app_arg_7;
  // spec.hs:279:1-70
  wire [3:0] c$ws_app_arg_8;
  wire [71:0] c$case_scrut_7;
  wire [1:0] c$case_scrut_8;
  wire [71:0] result_30;
  // spec.hs:279:1-70
  wire [0:0] i_3;
  // spec.hs:279:1-70
  wire [5:0] ws_3;
  wire [7:0] c$app_arg_11;
  wire  result_31;
  // spec.hs:279:1-70
  wire [147:0] c$ws_app_arg_9;
  // spec.hs:279:1-70
  wire [3:0] c$ws_app_arg_10;
  wire [71:0] c$case_scrut_9;
  wire [1:0] c$case_scrut_10;
  wire [71:0] result_32;
  // spec.hs:279:1-70
  wire [0:0] i_4;
  // spec.hs:279:1-70
  wire [5:0] ws_4;
  wire [7:0] c$app_arg_12;
  wire  result_33;
  // spec.hs:279:1-70
  wire [147:0] c$ws_app_arg_11;
  // spec.hs:279:1-70
  wire [3:0] c$ws_app_arg_12;
  wire [71:0] c$case_scrut_11;
  wire [1:0] c$case_scrut_12;
  wire [71:0] result_34;
  // spec.hs:279:1-70
  wire [0:0] i_5;
  // spec.hs:279:1-70
  wire [5:0] ws_5;
  // spec.hs:286:1-62
  wire [7:0] winTag;
  // spec.hs:286:1-62
  wire signed [63:0] winData;
  wire [71:0] c$case_alt;
  wire [7:0] result_35;
  wire [7:0] c$app_arg_13;
  wire [71:0] result_36;
  // spec.hs:532:1-180
  reg [71:0] result_37 = {8'd7,   64'sd0};
  // spec.hs:532:1-180
  wire [71:0] t_2;
  wire signed [63:0] x_4;
  wire signed [63:0] y_2;
  wire signed [63:0] x_5;
  wire signed [63:0] y_3;
  // spec.hs:286:1-62
  wire [7:0] winTag_0;
  // spec.hs:286:1-62
  wire signed [63:0] winData_0;
  wire [71:0] c$case_alt_0;
  wire [7:0] result_38;
  wire [7:0] c$app_arg_14;
  // spec.hs:279:1-70
  wire [147:0] c$ws_app_arg_13;
  // spec.hs:279:1-70
  wire [3:0] c$ws_app_arg_14;
  wire [71:0] c$case_scrut_13;
  wire [1:0] c$case_scrut_14;
  wire [71:0] result_39;
  // spec.hs:279:1-70
  wire [0:0] i_6;
  // spec.hs:279:1-70
  wire [5:0] ws_6;
  wire [143:0] result_40;
  // spec.hs:519:1-213
  reg [143:0] result_41 = {{8'd7,   64'sd0},   {8'd7,   64'sd0}};
  // spec.hs:519:1-213
  wire [143:0] t_3;
  wire signed [63:0] x_6;
  wire signed [63:0] y_4;
  wire signed [63:0] x_7;
  wire signed [63:0] y_5;
  wire signed [63:0] x_8;
  wire signed [63:0] y_6;
  // spec.hs:279:1-70
  wire [147:0] c$ws_app_arg_15;
  // spec.hs:279:1-70
  wire [3:0] c$ws_app_arg_16;
  wire [71:0] c$case_scrut_15;
  wire [1:0] c$case_scrut_16;
  wire [71:0] result_42;
  // spec.hs:279:1-70
  wire [0:0] i_7;
  // spec.hs:279:1-70
  wire [5:0] ws_7;
  // spec.hs:279:1-70
  wire [147:0] c$ws_app_arg_17;
  // spec.hs:279:1-70
  wire [3:0] c$ws_app_arg_18;
  wire [71:0] c$case_scrut_17;
  wire [1:0] c$case_scrut_18;
  wire [71:0] result_43;
  // spec.hs:279:1-70
  wire [0:0] i_8;
  // spec.hs:279:1-70
  wire [5:0] ws_8;
  // spec.hs:305:1-112
  wire [71:0] c$out2_case_alt;
  // spec.hs:292:1-60
  wire [7:0] tagToMatch_0;
  // spec.hs:292:1-60
  wire [7:0] tag_0;
  // spec.hs:279:1-70
  wire [224:0] c$ws_app_arg_19;
  // spec.hs:279:1-70
  wire [8:0] c$ws_app_arg_20;
  wire [71:0] c$case_scrut_19;
  wire [2:0] c$case_scrut_20;
  wire [71:0] result_44;
  // spec.hs:279:1-70
  wire [1:0] i_9;
  // spec.hs:279:1-70
  wire [11:0] ws_9;
  wire [3:0] c$app_arg_15;
  wire  result_45;
  // spec.hs:279:1-70
  wire [147:0] c$ws_app_arg_21;
  // spec.hs:279:1-70
  wire [3:0] c$ws_app_arg_22;
  wire [71:0] c$case_scrut_21;
  wire [1:0] c$case_scrut_22;
  wire [71:0] result_46;
  // spec.hs:279:1-70
  wire [0:0] i_10;
  // spec.hs:279:1-70
  wire [5:0] ws_10;
  wire [143:0] result_47;
  // spec.hs:498:1-163
  reg [143:0] result_48 = {{8'd7,   64'sd0},   {8'd7,   64'sd0}};
  // spec.hs:498:1-163
  wire [143:0] t_4;
  wire signed [63:0] x_9;
  wire signed [63:0] y_7;
  wire signed [63:0] x_10;
  wire [4:0] c$app_arg_16;
  wire  result_49;
  // spec.hs:271:1-72
  wire signed [63:0] eta3;
  // spec.hs:271:1-72
  wire [224:0] c$ws_app_arg_23;
  // spec.hs:271:1-72
  wire [8:0] c$ws_app_arg_24;
  wire [71:0] c$case_scrut_23;
  wire [2:0] c$case_scrut_24;
  wire [71:0] result_50;
  wire [7:0] result_51;
  wire [7:0] c$app_arg_17;
  // spec.hs:271:1-72
  wire [1:0] i_11;
  // spec.hs:271:1-72
  wire [11:0] ws_11;
  wire signed [63:0] y_8;
  wire signed [63:0] x_11;
  wire [2:0] c$app_arg_18;
  wire  result_52;
  wire [143:0] result_53;
  // spec.hs:509:1-138
  reg [143:0] result_54 = {{8'd7,   64'sd0},   {8'd7,   64'sd0}};
  // spec.hs:509:1-138
  wire [143:0] t_5;
  wire signed [63:0] x_12;
  // spec.hs:271:1-72
  wire [224:0] c$ws_app_arg_25;
  // spec.hs:271:1-72
  wire [8:0] c$ws_app_arg_26;
  wire [71:0] c$case_scrut_25;
  wire [2:0] c$case_scrut_26;
  wire [71:0] result_55;
  wire [7:0] result_56;
  wire [7:0] c$app_arg_19;
  // spec.hs:271:1-72
  wire [1:0] i_12;
  // spec.hs:271:1-72
  wire [11:0] ws_12;
  wire [2:0] c$app_arg_20;
  wire  result_57;
  // spec.hs:492:1-122
  reg [71:0] result_58 = {8'd7,   64'sd0};
  // spec.hs:492:1-122
  wire [71:0] c$result_app_arg;
  // spec.hs:305:1-112
  reg signed [63:0] c$input1Win_app_arg = (64'sd0);
  wire [1:0] c$app_arg_21;
  wire  result_59;
  // spec.hs:553:1-146
  wire signed [63:0] c$t_app_arg_0;
  wire [143:0] result_60;
  // spec.hs:553:1-146
  reg [143:0] result_61 = {{8'd7,   64'sd0},   {8'd7,   64'sd0}};
  // spec.hs:553:1-146
  wire [143:0] t_6;
  // spec.hs:595:1-148
  wire signed [63:0] y_9;
  // spec.hs:595:1-148
  wire signed [63:0] dta_0;
  // spec.hs:595:1-148
  wire signed [63:0] x_13;
  // spec.hs:595:1-148
  wire [255:0] win_0;
  // spec.hs:595:1-148
  reg [263:0] window_0 = {8'd7,   {64'sd0,   64'sd0,   64'sd0,   64'sd0}};
  wire [263:0] result_62;
  // spec.hs:595:1-148
  wire [263:0] t_7;
  wire [255:0] result_63;
  // spec.hs:595:1-148
  wire [255:0] c$t_case_alt_1;
  // spec.hs:595:1-148
  wire [255:0] c$t_case_alt_2;
  // spec.hs:595:1-148
  wire [255:0] lastBucketUpdated_0;
  wire [2:0] c$app_arg_22;
  wire  result_64;
  // spec.hs:279:1-70
  wire [224:0] c$ws_app_arg_27;
  // spec.hs:279:1-70
  wire [8:0] c$ws_app_arg_28;
  wire [71:0] c$case_scrut_27;
  wire [2:0] c$case_scrut_28;
  wire [71:0] result_65;
  // spec.hs:279:1-70
  wire [1:0] i_13;
  // spec.hs:279:1-70
  wire [11:0] ws_13;
  wire [2:0] c$app_arg_23;
  wire  result_66;
  // spec.hs:298:1-127
  wire  sig_0;
  wire [2:0] c$app_arg_24;
  wire  result_67;
  // spec.hs:305:1-112
  wire  slide2;
  // spec.hs:305:1-112
  wire [1:0] slides;
  wire [3:0] c$app_arg_25;
  wire  result_68;
  // spec.hs:487:1-130
  reg [215:0] result_69 = {{8'd7,   64'sd0},   {8'd7,   64'sd0},   {8'd7,   64'sd0}};
  // spec.hs:487:1-130
  wire [215:0] t_8;
  wire [215:0] result_70;
  // spec.hs:305:1-112
  reg signed [63:0] c$input0Win_app_arg = (64'sd0);
  wire [1:0] c$app_arg_26;
  wire  result_71;
  wire [671:0] c$app_arg_27;
  wire [95:0] result_72;
  wire [479:0] c$app_arg_28;
  wire [95:0] result_73;
  wire [383:0] c$app_arg_29;
  wire [95:0] result_74;
  wire [287:0] c$app_arg_30;
  wire [95:0] result_75;
  wire [191:0] c$app_arg_31;
  wire [95:0] result_76;
  // spec.hs:471:9-81
  reg [7:0] t_9 = 8'd1;
  wire [7:0] result_77;
  // spec.hs:471:9-81
  wire  b;
  // spec.hs:471:9-81
  wire [7:0] f1;
  wire [7:0] result_78;
  // spec.hs:305:1-112
  wire  p7;
  // spec.hs:471:9-81
  reg [7:0] t_10 = 8'd1;
  wire [7:0] result_79;
  // spec.hs:471:9-81
  wire  b_0;
  // spec.hs:471:9-81
  wire [7:0] f1_0;
  wire [7:0] result_80;
  // spec.hs:305:1-112
  wire  p6;
  // spec.hs:471:9-81
  reg [7:0] t_11 = 8'd1;
  wire [7:0] result_81;
  // spec.hs:471:9-81
  wire  b_1;
  // spec.hs:471:9-81
  wire [7:0] f1_1;
  wire [7:0] result_82;
  // spec.hs:305:1-112
  wire  p5;
  // spec.hs:471:9-81
  reg [7:0] t_12 = 8'd1;
  wire [7:0] result_83;
  // spec.hs:471:9-81
  wire  b_2;
  // spec.hs:471:9-81
  wire [7:0] f1_2;
  wire [7:0] result_84;
  // spec.hs:305:1-112
  wire  p3;
  // spec.hs:471:9-81
  reg [7:0] t_13 = 8'd1;
  wire [7:0] result_85;
  // spec.hs:471:9-81
  wire  b_3;
  // spec.hs:471:9-81
  wire [7:0] f1_3;
  wire [7:0] result_86;
  // spec.hs:305:1-112
  wire  p2;
  // spec.hs:471:9-81
  reg [7:0] t_14 = 8'd1;
  wire [7:0] result_87;
  // spec.hs:471:9-81
  wire  b_4;
  // spec.hs:471:9-81
  wire [7:0] f1_4;
  wire [7:0] result_88;
  // spec.hs:305:1-112
  wire  p1;
  // spec.hs:471:9-81
  reg [7:0] t_15 = 8'd1;
  wire [7:0] result_89;
  // spec.hs:471:9-81
  wire  b_5;
  // spec.hs:471:9-81
  wire [7:0] f1_5;
  wire [7:0] result_90;
  // spec.hs:305:1-112
  wire  p0;
  // spec.hs:271:1-72
  wire [147:0] c$ws_app_arg_29;
  // spec.hs:271:1-72
  wire [3:0] c$ws_app_arg_30;
  wire [71:0] c$case_scrut_29;
  wire [1:0] c$case_scrut_30;
  wire [71:0] result_91;
  wire [7:0] result_92;
  wire [7:0] c$app_arg_32;
  // spec.hs:271:1-72
  wire [0:0] i_14;
  // spec.hs:271:1-72
  wire [5:0] ws_14;
  wire [143:0] result_93;
  // spec.hs:543:1-138
  reg [143:0] result_94 = {{8'd7,   64'sd0},   {8'd7,   64'sd0}};
  // spec.hs:543:1-138
  wire [143:0] t_16;
  wire signed [63:0] x_14;
  wire [1:0] c$app_arg_33;
  wire  result_95;
  // spec.hs:471:9-81
  reg [7:0] t_17 = 8'd1;
  wire [7:0] result_96;
  // spec.hs:471:9-81
  wire  b_6;
  // spec.hs:471:9-81
  wire [7:0] f1_6;
  wire [7:0] result_97;
  // spec.hs:305:1-112
  wire  p4;
  // spec.hs:305:1-112
  wire [7:0] pacings;
  // spec.hs:471:9-81
  reg [7:0] t_18 = 8'd1;
  wire [7:0] result_98;
  // spec.hs:471:9-81
  wire  b_7;
  // spec.hs:471:9-81
  wire [7:0] f1_7;
  wire [7:0] result_99;
  // spec.hs:471:9-81
  reg [7:0] t_19 = 8'd1;
  wire [7:0] result_100;
  // spec.hs:471:9-81
  wire  b_8;
  // spec.hs:471:9-81
  wire [7:0] f1_8;
  wire [7:0] result_101;
  // spec.hs:305:1-112
  wire [129:0] inputs_2;
  // spec.hs:478:1-81
  reg signed [63:0] toWait = (64'sd0);
  wire  result_102;
  wire signed [63:0] result_103;
  // spec.hs:478:1-81
  wire  b_9;
  wire signed [63:0] result_104;
  wire signed [63:0] x_15;
  wire  result_105;
  // spec.hs:305:1-112
  wire  b_10;
  wire [141:0] result_106;
  reg [139:0] c$app_arg_34 = {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0},   {1'b0,   1'b0,
                                                              1'b0,   1'b0,
                                                              1'b0,   1'b0,
                                                              1'b0,   1'b0}};
  wire [139:0] c$case_alt_1;
  wire [139:0] c$case_alt_2;
  wire [139:0] c$case_alt_3;
  reg [139:0] c$case_alt_4;
  reg [139:0] c$case_alt_5;
  wire [139:0] c$case_alt_6;
  reg  c$app_arg_35 = 1'b0;
  wire  c$case_alt_7;
  wire  c$case_alt_8;
  wire  c$case_alt_9;
  wire  c$case_alt_10;
  reg  c$case_alt_11;
  reg  c$app_arg_36 = 1'b0;
  wire  c$case_alt_12;
  wire  c$case_alt_13;
  wire  c$case_alt_14;
  // spec.hs:155:1-78
  reg [559:0] buffer = {{{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0},   {1'b0,   1'b0,
                                                               1'b0,   1'b0,
                                                               1'b0,   1'b0,
                                                               1'b0,   1'b0}},
 {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0},   {1'b0,   1'b0,
                                                               1'b0,   1'b0,
                                                               1'b0,   1'b0,
                                                               1'b0,   1'b0}},
 {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0},   {1'b0,   1'b0,
                                                               1'b0,   1'b0,
                                                               1'b0,   1'b0,
                                                               1'b0,   1'b0}},
 {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0},   {1'b0,   1'b0,
                                                               1'b0,   1'b0,
                                                               1'b0,   1'b0,
                                                               1'b0,   1'b0}}};
  // spec.hs:155:1-78
  wire [559:0] c$buffer_case_alt;
  // spec.hs:155:1-78
  wire [559:0] c$buffer_case_alt_0;
  // spec.hs:155:1-78
  wire [559:0] c$buffer_case_alt_1;
  // spec.hs:155:1-78
  wire [139:0] qData;
  // spec.hs:155:1-78
  wire signed [63:0] x_16;
  // spec.hs:155:1-78
  reg signed [63:0] cursor = (64'sd0);
  // spec.hs:155:1-78
  wire signed [63:0] c$cursor_case_alt;
  // spec.hs:155:1-78
  wire signed [63:0] c$cursor_case_alt_0;
  // spec.hs:155:1-78
  wire signed [63:0] c$cursor_case_alt_1;
  // spec.hs:155:1-78
  wire  c$cursor_case_scrut;
  // spec.hs:155:1-78
  wire signed [63:0] c$cursor_case_alt_2;
  // spec.hs:155:1-78
  reg signed [63:0] c$cursor_case_alt_3;
  // spec.hs:155:1-78
  wire signed [63:0] c$cursor_case_alt_4;
  // spec.hs:638:1-136
  wire  qPopValid;
  // spec.hs:638:1-136
  wire  qPush;
  // spec.hs:638:1-136
  wire  qPop;
  wire [129:0] inputs;
  wire [319:0] c$vec;
  wire signed [63:0] x_projection_4;
  wire [383:0] c$t_case_alt_sel_alt_t_0;
  wire [383:0] c$t_case_alt_sel_alt_f_0;
  wire signed [63:0] x_projection_7;
  wire [3:0] c$vec2;
  wire [3:0] c$vec2_0;
  wire [3:0] c$vec2_1;
  wire [3:0] c$vec2_2;
  wire [3:0] c$vec2_3;
  wire [3:0] c$vec2_4;
  wire [3:0] c$vec2_5;
  wire signed [63:0] x_projection_17;
  wire [3:0] c$vec2_6;
  wire [215:0] t_projection_7;
  wire signed [63:0] x_projection_19;
  wire signed [63:0] x_projection_20;
  wire [3:0] c$vec2_7;
  wire [3:0] c$vec2_8;
  wire [8:0] c$vec2_9;
  wire [3:0] c$vec2_10;
  wire [215:0] t_projection_12;
  wire signed [63:0] x_projection_29;
  wire [8:0] c$vec2_11;
  wire [215:0] t_projection_14;
  wire [8:0] c$vec2_12;
  wire [255:0] c$vec_0;
  wire [215:0] t_projection_16;
  wire signed [63:0] x_projection_38;
  wire [319:0] c$t_case_alt_sel_alt_t_3;
  wire [319:0] c$t_case_alt_sel_alt_f_3;
  wire [8:0] c$vec2_13;
  wire [287:0] t_projection_18;
  wire [3:0] c$vec2_14;
  wire [215:0] t_projection_20;
  wire signed [63:0] c$tte_rhs;
  wire [699:0] c$buffer_case_alt_sel_alt_t_1;
  wire [699:0] c$buffer_case_alt_sel_alt_f_2;
  wire signed [63:0] c$tte_rhs_0;
  wire [533:0] result;
  wire [519:0] result_0;
  wire [64:0] result_0_0;
  wire [64:0] result_0_1;
  wire [64:0] result_0_2;
  wire [64:0] result_0_3;
  wire [64:0] result_0_4;
  wire [64:0] result_0_5;
  wire [64:0] result_0_6;
  wire [64:0] result_0_7;
  wire [13:0] result_1;
  wire [7:0] result_1_4;
  wire [1:0] result_1_5;

  assign inputs = {{inputs_0_0,   inputs_0_1},
                   {inputs_1_0,   inputs_1_1}};

  assign result_2 = {inputs[65:65] | (inputs[0:0] | (timer0Over | (timer1Over | (timer1Over | (timer1Over | (timer1Over | timer1Over)))))),
                     {inputs,   {timer1Over,   timer1Over},   {ds,
                                                               ds,   ds,   ds,   timer0Over,   timer1Over,
                                                               timer1Over,   timer1Over}}};

  assign ds = inputs[65:65] & inputs[0:0];

  assign result_3 = timer0Over ? (64'sd2000) : ((x + 64'sd2000));

  assign x = result_4;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_4_register
    if ( rst) begin
      result_4 <= (64'sd0);
    end else if (en) begin
      result_4 <= result_3;
    end
  end
  // register end

  assign timer0Over = result_4 >= (64'sd500000);

  assign result_5 = timer1Over ? (64'sd2000) : ((x_0 + 64'sd2000));

  assign x_0 = result_6;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_6_register
    if ( rst) begin
      result_6 <= (64'sd0);
    end else if (en) begin
      result_6 <= result_5;
    end
  end
  // register end

  assign timer1Over = result_6 >= (64'sd1000000);

  assign result_7 = {{result_102 & (~ result_105),
                      {{$signed(result_34[63:0]),   result_33},
                       {$signed(result_32[63:0]),   result_31},
                       {$signed(result_30[63:0]),   result_29},
                       {$signed(result_37[63:0]),   result_28},
                       {$signed(result_27[63:0]),   result_26},
                       {$signed(result_25[63:0]),   result_24},
                       {$signed(result_20[63:0]),   result_18},
                       {$signed(result_10[63:0]),   result_8}}},
                     {pacings,   slides}};

  wire  iterateI_ho1_0_res;
  wire  iterateI_ho1_1_res;
  wire  iterateI_ho1_2_res;
  wire  iterateI_ho1_3_res;
  wire  iterateI_ho1_4_res;
  wire  iterateI_ho1_5_res;
  wire  iterateI_ho1_6_res;
  reg  c$bb_res_res = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_delay
    if (en) begin
      c$bb_res_res <= p7;
    end
  end
  // delay end

  assign iterateI_ho1_0_res = c$bb_res_res;



  reg  c$bb_res_res_0 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_0_delay
    if (en) begin
      c$bb_res_res_0 <= iterateI_ho1_0_res;
    end
  end
  // delay end

  assign iterateI_ho1_1_res = c$bb_res_res_0;



  reg  c$bb_res_res_1 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_1_delay
    if (en) begin
      c$bb_res_res_1 <= iterateI_ho1_1_res;
    end
  end
  // delay end

  assign iterateI_ho1_2_res = c$bb_res_res_1;



  reg  c$bb_res_res_2 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_2_delay
    if (en) begin
      c$bb_res_res_2 <= iterateI_ho1_2_res;
    end
  end
  // delay end

  assign iterateI_ho1_3_res = c$bb_res_res_2;



  reg  c$bb_res_res_3 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_3_delay
    if (en) begin
      c$bb_res_res_3 <= iterateI_ho1_3_res;
    end
  end
  // delay end

  assign iterateI_ho1_4_res = c$bb_res_res_3;



  reg  c$bb_res_res_4 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_4_delay
    if (en) begin
      c$bb_res_res_4 <= iterateI_ho1_4_res;
    end
  end
  // delay end

  assign iterateI_ho1_5_res = c$bb_res_res_4;



  reg  c$bb_res_res_5 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_5_delay
    if (en) begin
      c$bb_res_res_5 <= iterateI_ho1_5_res;
    end
  end
  // delay end

  assign iterateI_ho1_6_res = c$bb_res_res_5;



  assign c$app_arg = {p7,   iterateI_ho1_0_res,
                      iterateI_ho1_1_res,   iterateI_ho1_2_res,
                      iterateI_ho1_3_res,   iterateI_ho1_4_res,
                      iterateI_ho1_5_res,   iterateI_ho1_6_res};



  assign result_8 = c$app_arg[1-1:0];

  assign c$vec = window[319:0];

  wire [255:0] vec;
  wire signed [63:0] acc_2_0;
  wire signed [63:0] acc_1;
  wire signed [63:0] acc_2;
  wire signed [63:0] acc_3;
  wire signed [63:0] acc_4;
  wire signed [63:0] acc_1_0;
  wire signed [63:0] acc_1_1;
  assign c$t_app_arg = acc_2_0;

  assign vec = (c$vec[256-1 : 0]);

  assign acc_1 = $signed(vec[255:192]);

  assign acc_2 = $signed(vec[191:128]);

  assign acc_3 = $signed(vec[127:64]);

  assign acc_4 = $signed(vec[63:0]);

  wire signed [63:0] x_18;
  wire signed [63:0] y_10;
  wire signed [63:0] c$case_alt_15;
  assign acc_1_0 = c$case_alt_15;

  assign x_18 = acc_1;

  assign y_10 = acc_2;

  assign c$case_alt_15 = (x_18 + y_10);



  wire signed [63:0] x_19;
  wire signed [63:0] y_11;
  wire signed [63:0] c$case_alt_16;
  assign acc_1_1 = c$case_alt_16;

  assign x_19 = acc_3;

  assign y_11 = acc_4;

  assign c$case_alt_16 = (x_19 + y_11);



  wire signed [63:0] x_20;
  wire signed [63:0] y_12;
  wire signed [63:0] c$case_alt_17;
  assign acc_2_0 = c$case_alt_17;

  assign x_20 = acc_1_0;

  assign y_12 = acc_1_1;

  assign c$case_alt_17 = (x_20 + y_12);





  assign result_9 = result_17 ? t : result_10;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_10_register
    if ( rst) begin
      result_10 <= {8'd7,   64'sd0};
    end else if (en) begin
      result_10 <= result_9;
    end
  end
  // register end

  assign t = {result_16[23:16],   c$t_app_arg};

  assign y = dta;

  assign dta = $signed(result_37[63:0]);

  assign x_projection_4 = $signed(win[320-1 -: 64]);

  assign x_1 = x_projection_4;

  assign win = window[319:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : window_register
    if ( rst) begin
      window <= {8'd7,   {64'sd0,   64'sd0,   64'sd0,   64'sd0,   64'sd0}};
    end else if (en) begin
      window <= result_11;
    end
  end
  // register end

  assign result_11 = result_15 ? t_0 : window;

  assign t_0 = {result_73[7:0],   result_12};

  assign result_12 = result_14 ? c$t_case_alt : c$t_case_alt_0;

  assign c$t_case_alt_sel_alt_t_0 = ({64'sd0,lastBucketUpdated});

  assign c$t_case_alt_sel_alt_f_0 = ({64'sd0,win});

  assign c$t_case_alt = result_13 ? c$t_case_alt_sel_alt_t_0[383:64] : c$t_case_alt_sel_alt_f_0[383:64];

  assign c$t_case_alt_0 = result_13 ? lastBucketUpdated : win;

  // vector replace begin
  genvar i_15;
  generate
  for (i_15=0;i_15<5;i_15=i_15+1) begin : vector_replace
    assign lastBucketUpdated[(4-i_15)*64+:64] = (64'sd0) == i_15 ? ((x_1 + y)) : win[(4-i_15)*64+:64];
  end
  endgenerate
  // vector replace end

  wire  iterateI_ho1_0_res_0;
  wire  iterateI_ho1_1_res_0;
  wire  iterateI_ho1_2_res_0;
  wire  iterateI_ho1_3_res_0;
  wire  iterateI_ho1_4_res_0;
  reg  c$bb_res_res_6 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_6_delay
    if (en) begin
      c$bb_res_res_6 <= p3;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_0 = c$bb_res_res_6;



  reg  c$bb_res_res_7 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_7_delay
    if (en) begin
      c$bb_res_res_7 <= iterateI_ho1_0_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_0 = c$bb_res_res_7;



  reg  c$bb_res_res_8 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_8_delay
    if (en) begin
      c$bb_res_res_8 <= iterateI_ho1_1_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_0 = c$bb_res_res_8;



  reg  c$bb_res_res_9 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_9_delay
    if (en) begin
      c$bb_res_res_9 <= iterateI_ho1_2_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_0 = c$bb_res_res_9;



  reg  c$bb_res_res_10 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_10_delay
    if (en) begin
      c$bb_res_res_10 <= iterateI_ho1_3_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_0 = c$bb_res_res_10;



  assign c$app_arg_0 = {p3,
                        iterateI_ho1_0_res_0,   iterateI_ho1_1_res_0,
                        iterateI_ho1_2_res_0,   iterateI_ho1_3_res_0,
                        iterateI_ho1_4_res_0};



  assign result_13 = c$app_arg_0[1-1:0];

  wire  iterateI_ho1_0_res_1;
  wire  iterateI_ho1_1_res_1;
  wire  iterateI_ho1_2_res_1;
  wire  iterateI_ho1_3_res_1;
  wire  iterateI_ho1_4_res_1;
  reg  c$bb_res_res_11 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_11_delay
    if (en) begin
      c$bb_res_res_11 <= slide3;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_1 = c$bb_res_res_11;



  reg  c$bb_res_res_12 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_12_delay
    if (en) begin
      c$bb_res_res_12 <= iterateI_ho1_0_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_1 = c$bb_res_res_12;



  reg  c$bb_res_res_13 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_13_delay
    if (en) begin
      c$bb_res_res_13 <= iterateI_ho1_1_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_1 = c$bb_res_res_13;



  reg  c$bb_res_res_14 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_14_delay
    if (en) begin
      c$bb_res_res_14 <= iterateI_ho1_2_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_1 = c$bb_res_res_14;



  reg  c$bb_res_res_15 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_15_delay
    if (en) begin
      c$bb_res_res_15 <= iterateI_ho1_3_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_1 = c$bb_res_res_15;



  assign c$app_arg_1 = {slide3,
                        iterateI_ho1_0_res_1,   iterateI_ho1_1_res_1,
                        iterateI_ho1_2_res_1,   iterateI_ho1_3_res_1,
                        iterateI_ho1_4_res_1};



  assign result_14 = c$app_arg_1[1-1:0];

  assign sig = slide3 | p3;

  wire  iterateI_ho1_0_res_2;
  wire  iterateI_ho1_1_res_2;
  wire  iterateI_ho1_2_res_2;
  wire  iterateI_ho1_3_res_2;
  wire  iterateI_ho1_4_res_2;
  reg  c$bb_res_res_16 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_16_delay
    if (en) begin
      c$bb_res_res_16 <= sig;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_2 = c$bb_res_res_16;



  reg  c$bb_res_res_17 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_17_delay
    if (en) begin
      c$bb_res_res_17 <= iterateI_ho1_0_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_2 = c$bb_res_res_17;



  reg  c$bb_res_res_18 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_18_delay
    if (en) begin
      c$bb_res_res_18 <= iterateI_ho1_1_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_2 = c$bb_res_res_18;



  reg  c$bb_res_res_19 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_19_delay
    if (en) begin
      c$bb_res_res_19 <= iterateI_ho1_2_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_2 = c$bb_res_res_19;



  reg  c$bb_res_res_20 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_20_delay
    if (en) begin
      c$bb_res_res_20 <= iterateI_ho1_3_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_2 = c$bb_res_res_20;



  assign c$app_arg_2 = {sig,
                        iterateI_ho1_0_res_2,   iterateI_ho1_1_res_2,
                        iterateI_ho1_2_res_2,   iterateI_ho1_3_res_2,
                        iterateI_ho1_4_res_2};



  assign result_15 = c$app_arg_2[1-1:0];

  assign slide3 = slides[0:0];

  wire [95:0] iterateI_ho1_0_arg0;
  wire [95:0] iterateI_ho1_0_res_3;
  wire [95:0] iterateI_ho1_1_res_3;
  wire [95:0] iterateI_ho1_2_res_3;
  wire [95:0] iterateI_ho1_3_res_3;
  wire [95:0] iterateI_ho1_4_res_3;
  assign iterateI_ho1_0_arg0 = {t_19,   t_18,
                                t_15,   t_14,   t_13,   t_12,   t_17,   t_11,
                                t_10,   t_9,   t_15,   t_14};

  reg [95:0] c$bb_res_res_21 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_21_delay
    if (en) begin
      c$bb_res_res_21 <= iterateI_ho1_0_arg0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_3 = c$bb_res_res_21;



  reg [95:0] c$bb_res_res_22 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_22_delay
    if (en) begin
      c$bb_res_res_22 <= iterateI_ho1_0_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_3 = c$bb_res_res_22;



  reg [95:0] c$bb_res_res_23 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_23_delay
    if (en) begin
      c$bb_res_res_23 <= iterateI_ho1_1_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_3 = c$bb_res_res_23;



  reg [95:0] c$bb_res_res_24 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_24_delay
    if (en) begin
      c$bb_res_res_24 <= iterateI_ho1_2_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_3 = c$bb_res_res_24;



  reg [95:0] c$bb_res_res_25 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_25_delay
    if (en) begin
      c$bb_res_res_25 <= iterateI_ho1_3_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_3 = c$bb_res_res_25;



  assign c$app_arg_3 = {{t_19,   t_18,   t_15,
                         t_14,   t_13,   t_12,   t_17,   t_11,   t_10,
                         t_9,   t_15,   t_14},   iterateI_ho1_0_res_3,
                        iterateI_ho1_1_res_3,   iterateI_ho1_2_res_3,
                        iterateI_ho1_3_res_3,   iterateI_ho1_4_res_3};



  assign result_16 = c$app_arg_3[96-1:0];

  wire  iterateI_ho1_0_res_4;
  wire  iterateI_ho1_1_res_4;
  wire  iterateI_ho1_2_res_4;
  wire  iterateI_ho1_3_res_4;
  wire  iterateI_ho1_4_res_4;
  wire  iterateI_ho1_5_res_0;
  reg  c$bb_res_res_26 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_26_delay
    if (en) begin
      c$bb_res_res_26 <= p7;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_4 = c$bb_res_res_26;



  reg  c$bb_res_res_27 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_27_delay
    if (en) begin
      c$bb_res_res_27 <= iterateI_ho1_0_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_4 = c$bb_res_res_27;



  reg  c$bb_res_res_28 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_28_delay
    if (en) begin
      c$bb_res_res_28 <= iterateI_ho1_1_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_4 = c$bb_res_res_28;



  reg  c$bb_res_res_29 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_29_delay
    if (en) begin
      c$bb_res_res_29 <= iterateI_ho1_2_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_4 = c$bb_res_res_29;



  reg  c$bb_res_res_30 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_30_delay
    if (en) begin
      c$bb_res_res_30 <= iterateI_ho1_3_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_4 = c$bb_res_res_30;



  reg  c$bb_res_res_31 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_31_delay
    if (en) begin
      c$bb_res_res_31 <= iterateI_ho1_4_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_0 = c$bb_res_res_31;



  assign c$app_arg_4 = {p7,
                        iterateI_ho1_0_res_4,   iterateI_ho1_1_res_4,
                        iterateI_ho1_2_res_4,   iterateI_ho1_3_res_4,
                        iterateI_ho1_4_res_4,   iterateI_ho1_5_res_0};



  assign result_17 = c$app_arg_4[1-1:0];

  wire  iterateI_ho1_0_res_5;
  wire  iterateI_ho1_1_res_5;
  wire  iterateI_ho1_2_res_5;
  wire  iterateI_ho1_3_res_5;
  wire  iterateI_ho1_4_res_5;
  wire  iterateI_ho1_5_res_1;
  wire  iterateI_ho1_6_res_0;
  reg  c$bb_res_res_32 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_32_delay
    if (en) begin
      c$bb_res_res_32 <= p6;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_5 = c$bb_res_res_32;



  reg  c$bb_res_res_33 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_33_delay
    if (en) begin
      c$bb_res_res_33 <= iterateI_ho1_0_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_5 = c$bb_res_res_33;



  reg  c$bb_res_res_34 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_34_delay
    if (en) begin
      c$bb_res_res_34 <= iterateI_ho1_1_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_5 = c$bb_res_res_34;



  reg  c$bb_res_res_35 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_35_delay
    if (en) begin
      c$bb_res_res_35 <= iterateI_ho1_2_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_5 = c$bb_res_res_35;



  reg  c$bb_res_res_36 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_36_delay
    if (en) begin
      c$bb_res_res_36 <= iterateI_ho1_3_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_5 = c$bb_res_res_36;



  reg  c$bb_res_res_37 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_37_delay
    if (en) begin
      c$bb_res_res_37 <= iterateI_ho1_4_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_1 = c$bb_res_res_37;



  reg  c$bb_res_res_38 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_38_delay
    if (en) begin
      c$bb_res_res_38 <= iterateI_ho1_5_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_6_res_0 = c$bb_res_res_38;



  assign c$app_arg_5 = {p6,
                        iterateI_ho1_0_res_5,   iterateI_ho1_1_res_5,
                        iterateI_ho1_2_res_5,   iterateI_ho1_3_res_5,
                        iterateI_ho1_4_res_5,   iterateI_ho1_5_res_1,
                        iterateI_ho1_6_res_0};



  assign result_18 = c$app_arg_5[1-1:0];

  assign result_19 = result_23 ? t_1 : result_20;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_20_register
    if ( rst) begin
      result_20 <= {8'd7,   64'sd0};
    end else if (en) begin
      result_20 <= result_19;
    end
  end
  // register end

  assign t_1 = {result_73[31:24],   (x_3 + y_1)};

  assign x_2 = $signed(result_22[63:0]);

  assign y_0 = $signed(result_21[63:0]);

  assign x_projection_7 = (x_2 + y_0);

  assign x_3 = x_projection_7;

  assign y_1 = $signed(c$ds2_case_alt[63:0]);

  assign c$vec2 = (ws[4-1 : 0]);

  // zipWith start
  genvar i_16;
  generate
  for (i_16 = 0; i_16 < 2; i_16 = i_16 + 1) begin : zipWith
    wire [71:0] zipWith_in1;
    assign zipWith_in1 = result_61[i_16*72+:72];
    wire [1:0] zipWith_in2;
    assign zipWith_in2 = c$vec2[i_16*2+:2];
    wire [73:0] c$n;
    assign c$n = {zipWith_in1,   zipWith_in2};


    assign c$ws_app_arg[i_16*74+:74] = c$n;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_17;
  generate
  for (i_17=0; i_17 < 2; i_17 = i_17 + 1) begin : imap
    wire [1-1:0] map_index;
    wire [73:0] map_in;
    assign map_in = c$ws_app_arg[i_17*74+:74];
    wire [1:0] map_out;

    assign map_index = 1'd1 - i_17[0+:1];
    wire [1:0] c$case_alt_18;
    // spec.hs:279:1-70
    wire [7:0] t_21;
    // spec.hs:279:1-70
    wire [71:0] x_21;
    assign map_out = c$case_alt_18;

    assign c$case_alt_18 = (t_21 == result_73[39:32]) ? {1'b1,map_index} : map_in[1:0];

    assign t_21 = x_21[71:64];

    assign x_21 = map_in[73:2];


    assign c$ws_app_arg_0[i_17*2+:2] = map_out;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray [0:2-1];
  genvar i_18;
  generate
  for (i_18=0; i_18 < 2; i_18=i_18+1) begin : mk_array
    assign vecArray[(2-1)-i_18] = result_61[i_18*72+:72];
  end
  endgenerate
  assign c$case_scrut = vecArray[($unsigned({{(64-1) {1'b0}},i}))];
  // index end

  assign c$case_scrut_0 = ws[6-1 -: 2];

  assign result_21 = c$case_scrut_0[1:1] ? {result_73[39:32],
                                            $signed(c$case_scrut[63:0])} : {result_73[39:32],
                                                                            64'sd0};

  assign i = c$case_scrut_0[0:0];

  assign ws = {c$ws_app_arg_0,{1'b0,1'bx}};

  assign c$vec2_0 = (ws_0[4-1 : 0]);

  // zipWith start
  genvar i_20;
  generate
  for (i_20 = 0; i_20 < 2; i_20 = i_20 + 1) begin : zipWith_0
    wire [71:0] zipWith_in1_0;
    assign zipWith_in1_0 = result_94[i_20*72+:72];
    wire [1:0] zipWith_in2_0;
    assign zipWith_in2_0 = c$vec2_0[i_20*2+:2];
    wire [73:0] c$n_0;
    assign c$n_0 = {zipWith_in1_0,   zipWith_in2_0};


    assign c$ws_app_arg_1[i_20*74+:74] = c$n_0;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_21;
  generate
  for (i_21=0; i_21 < 2; i_21 = i_21 + 1) begin : imap_0
    wire [1-1:0] map_index_0;
    wire [73:0] map_in_0;
    assign map_in_0 = c$ws_app_arg_1[i_21*74+:74];
    wire [1:0] map_out_0;

    assign map_index_0 = 1'd1 - i_21[0+:1];
    wire [1:0] c$case_alt_19;
    // spec.hs:279:1-70
    wire [7:0] t_22;
    // spec.hs:279:1-70
    wire [71:0] x_22;
    assign map_out_0 = c$case_alt_19;

    assign c$case_alt_19 = (t_22 == result_73[47:40]) ? {1'b1,map_index_0} : map_in_0[1:0];

    assign t_22 = x_22[71:64];

    assign x_22 = map_in_0[73:2];


    assign c$ws_app_arg_2[i_21*2+:2] = map_out_0;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_0 [0:2-1];
  genvar i_22;
  generate
  for (i_22=0; i_22 < 2; i_22=i_22+1) begin : mk_array_0
    assign vecArray_0[(2-1)-i_22] = result_94[i_22*72+:72];
  end
  endgenerate
  assign c$case_scrut_1 = vecArray_0[($unsigned({{(64-1) {1'b0}},i_0}))];
  // index end

  assign c$case_scrut_2 = ws_0[6-1 -: 2];

  assign result_22 = c$case_scrut_2[1:1] ? {result_73[47:40],
                                            $signed(c$case_scrut_1[63:0])} : {result_73[47:40],
                                                                              64'sd0};

  assign i_0 = c$case_scrut_2[0:0];

  assign ws_0 = {c$ws_app_arg_2,{1'b0,1'bx}};

  assign c$ds2_case_alt = (tag == tagToMatch) ? {tag,
                                                 $signed(result_37[63:0])} : {tagToMatch,
                                                                              64'sd2};

  assign tag = result_37[71:64];

  assign tagToMatch = result_73[55:48];

  wire  iterateI_ho1_0_res_6;
  wire  iterateI_ho1_1_res_6;
  wire  iterateI_ho1_2_res_6;
  wire  iterateI_ho1_3_res_6;
  wire  iterateI_ho1_4_res_6;
  reg  c$bb_res_res_39 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_39_delay
    if (en) begin
      c$bb_res_res_39 <= p6;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_6 = c$bb_res_res_39;



  reg  c$bb_res_res_40 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_40_delay
    if (en) begin
      c$bb_res_res_40 <= iterateI_ho1_0_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_6 = c$bb_res_res_40;



  reg  c$bb_res_res_41 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_41_delay
    if (en) begin
      c$bb_res_res_41 <= iterateI_ho1_1_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_6 = c$bb_res_res_41;



  reg  c$bb_res_res_42 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_42_delay
    if (en) begin
      c$bb_res_res_42 <= iterateI_ho1_2_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_6 = c$bb_res_res_42;



  reg  c$bb_res_res_43 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_43_delay
    if (en) begin
      c$bb_res_res_43 <= iterateI_ho1_3_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_6 = c$bb_res_res_43;



  assign c$app_arg_6 = {p6,
                        iterateI_ho1_0_res_6,   iterateI_ho1_1_res_6,
                        iterateI_ho1_2_res_6,   iterateI_ho1_3_res_6,
                        iterateI_ho1_4_res_6};



  assign result_23 = c$app_arg_6[1-1:0];

  wire  iterateI_ho1_0_res_7;
  wire  iterateI_ho1_1_res_7;
  wire  iterateI_ho1_2_res_7;
  wire  iterateI_ho1_3_res_7;
  wire  iterateI_ho1_4_res_7;
  wire  iterateI_ho1_5_res_2;
  wire  iterateI_ho1_6_res_1;
  reg  c$bb_res_res_44 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_44_delay
    if (en) begin
      c$bb_res_res_44 <= p5;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_7 = c$bb_res_res_44;



  reg  c$bb_res_res_45 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_45_delay
    if (en) begin
      c$bb_res_res_45 <= iterateI_ho1_0_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_7 = c$bb_res_res_45;



  reg  c$bb_res_res_46 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_46_delay
    if (en) begin
      c$bb_res_res_46 <= iterateI_ho1_1_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_7 = c$bb_res_res_46;



  reg  c$bb_res_res_47 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_47_delay
    if (en) begin
      c$bb_res_res_47 <= iterateI_ho1_2_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_7 = c$bb_res_res_47;



  reg  c$bb_res_res_48 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_48_delay
    if (en) begin
      c$bb_res_res_48 <= iterateI_ho1_3_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_7 = c$bb_res_res_48;



  reg  c$bb_res_res_49 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_49_delay
    if (en) begin
      c$bb_res_res_49 <= iterateI_ho1_4_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_2 = c$bb_res_res_49;



  reg  c$bb_res_res_50 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_50_delay
    if (en) begin
      c$bb_res_res_50 <= iterateI_ho1_5_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_6_res_1 = c$bb_res_res_50;



  assign c$app_arg_7 = {p5,
                        iterateI_ho1_0_res_7,   iterateI_ho1_1_res_7,
                        iterateI_ho1_2_res_7,   iterateI_ho1_3_res_7,
                        iterateI_ho1_4_res_7,   iterateI_ho1_5_res_2,
                        iterateI_ho1_6_res_1};



  assign result_24 = c$app_arg_7[1-1:0];

  assign c$vec2_1 = (ws_1[4-1 : 0]);

  // zipWith start
  genvar i_23;
  generate
  for (i_23 = 0; i_23 < 2; i_23 = i_23 + 1) begin : zipWith_1
    wire [71:0] zipWith_in1_1;
    assign zipWith_in1_1 = result_61[i_23*72+:72];
    wire [1:0] zipWith_in2_1;
    assign zipWith_in2_1 = c$vec2_1[i_23*2+:2];
    wire [73:0] c$n_1;
    assign c$n_1 = {zipWith_in1_1,   zipWith_in2_1};


    assign c$ws_app_arg_3[i_23*74+:74] = c$n_1;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_24;
  generate
  for (i_24=0; i_24 < 2; i_24 = i_24 + 1) begin : imap_1
    wire [1-1:0] map_index_1;
    wire [73:0] map_in_1;
    assign map_in_1 = c$ws_app_arg_3[i_24*74+:74];
    wire [1:0] map_out_1;

    assign map_index_1 = 1'd1 - i_24[0+:1];
    wire [1:0] c$case_alt_20;
    // spec.hs:279:1-70
    wire [7:0] t_23;
    // spec.hs:279:1-70
    wire [71:0] x_23;
    assign map_out_1 = c$case_alt_20;

    assign c$case_alt_20 = (t_23 == result_72[39:32]) ? {1'b1,map_index_1} : map_in_1[1:0];

    assign t_23 = x_23[71:64];

    assign x_23 = map_in_1[73:2];


    assign c$ws_app_arg_4[i_24*2+:2] = map_out_1;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_1 [0:2-1];
  genvar i_25;
  generate
  for (i_25=0; i_25 < 2; i_25=i_25+1) begin : mk_array_1
    assign vecArray_1[(2-1)-i_25] = result_61[i_25*72+:72];
  end
  endgenerate
  assign c$case_scrut_3 = vecArray_1[($unsigned({{(64-1) {1'b0}},i_1}))];
  // index end

  assign c$case_scrut_4 = ws_1[6-1 -: 2];

  assign result_25 = c$case_scrut_4[1:1] ? {result_72[39:32],
                                            $signed(c$case_scrut_3[63:0])} : {result_72[39:32],
                                                                              64'sd0};

  assign i_1 = c$case_scrut_4[0:0];

  assign ws_1 = {c$ws_app_arg_4,{1'b0,1'bx}};

  wire  iterateI_ho1_0_res_8;
  wire  iterateI_ho1_1_res_8;
  wire  iterateI_ho1_2_res_8;
  wire  iterateI_ho1_3_res_8;
  wire  iterateI_ho1_4_res_8;
  wire  iterateI_ho1_5_res_3;
  wire  iterateI_ho1_6_res_2;
  reg  c$bb_res_res_51 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_51_delay
    if (en) begin
      c$bb_res_res_51 <= p4;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_8 = c$bb_res_res_51;



  reg  c$bb_res_res_52 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_52_delay
    if (en) begin
      c$bb_res_res_52 <= iterateI_ho1_0_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_8 = c$bb_res_res_52;



  reg  c$bb_res_res_53 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_53_delay
    if (en) begin
      c$bb_res_res_53 <= iterateI_ho1_1_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_8 = c$bb_res_res_53;



  reg  c$bb_res_res_54 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_54_delay
    if (en) begin
      c$bb_res_res_54 <= iterateI_ho1_2_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_8 = c$bb_res_res_54;



  reg  c$bb_res_res_55 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_55_delay
    if (en) begin
      c$bb_res_res_55 <= iterateI_ho1_3_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_8 = c$bb_res_res_55;



  reg  c$bb_res_res_56 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_56_delay
    if (en) begin
      c$bb_res_res_56 <= iterateI_ho1_4_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_3 = c$bb_res_res_56;



  reg  c$bb_res_res_57 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_57_delay
    if (en) begin
      c$bb_res_res_57 <= iterateI_ho1_5_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_6_res_2 = c$bb_res_res_57;



  assign c$app_arg_8 = {p4,
                        iterateI_ho1_0_res_8,   iterateI_ho1_1_res_8,
                        iterateI_ho1_2_res_8,   iterateI_ho1_3_res_8,
                        iterateI_ho1_4_res_8,   iterateI_ho1_5_res_3,
                        iterateI_ho1_6_res_2};



  assign result_26 = c$app_arg_8[1-1:0];

  assign c$vec2_2 = (ws_2[4-1 : 0]);

  // zipWith start
  genvar i_26;
  generate
  for (i_26 = 0; i_26 < 2; i_26 = i_26 + 1) begin : zipWith_2
    wire [71:0] zipWith_in1_2;
    assign zipWith_in1_2 = result_94[i_26*72+:72];
    wire [1:0] zipWith_in2_2;
    assign zipWith_in2_2 = c$vec2_2[i_26*2+:2];
    wire [73:0] c$n_2;
    assign c$n_2 = {zipWith_in1_2,   zipWith_in2_2};


    assign c$ws_app_arg_5[i_26*74+:74] = c$n_2;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_27;
  generate
  for (i_27=0; i_27 < 2; i_27 = i_27 + 1) begin : imap_2
    wire [1-1:0] map_index_2;
    wire [73:0] map_in_2;
    assign map_in_2 = c$ws_app_arg_5[i_27*74+:74];
    wire [1:0] map_out_2;

    assign map_index_2 = 1'd1 - i_27[0+:1];
    wire [1:0] c$case_alt_21;
    // spec.hs:279:1-70
    wire [7:0] t_24;
    // spec.hs:279:1-70
    wire [71:0] x_24;
    assign map_out_2 = c$case_alt_21;

    assign c$case_alt_21 = (t_24 == result_72[47:40]) ? {1'b1,map_index_2} : map_in_2[1:0];

    assign t_24 = x_24[71:64];

    assign x_24 = map_in_2[73:2];


    assign c$ws_app_arg_6[i_27*2+:2] = map_out_2;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_2 [0:2-1];
  genvar i_28;
  generate
  for (i_28=0; i_28 < 2; i_28=i_28+1) begin : mk_array_2
    assign vecArray_2[(2-1)-i_28] = result_94[i_28*72+:72];
  end
  endgenerate
  assign c$case_scrut_5 = vecArray_2[($unsigned({{(64-1) {1'b0}},i_2}))];
  // index end

  assign c$case_scrut_6 = ws_2[6-1 -: 2];

  assign result_27 = c$case_scrut_6[1:1] ? {result_72[47:40],
                                            $signed(c$case_scrut_5[63:0])} : {result_72[47:40],
                                                                              64'sd0};

  assign i_2 = c$case_scrut_6[0:0];

  assign ws_2 = {c$ws_app_arg_6,{1'b0,1'bx}};

  wire  iterateI_ho1_0_res_9;
  wire  iterateI_ho1_1_res_9;
  wire  iterateI_ho1_2_res_9;
  wire  iterateI_ho1_3_res_9;
  wire  iterateI_ho1_4_res_9;
  wire  iterateI_ho1_5_res_4;
  wire  iterateI_ho1_6_res_3;
  reg  c$bb_res_res_58 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_58_delay
    if (en) begin
      c$bb_res_res_58 <= p3;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_9 = c$bb_res_res_58;



  reg  c$bb_res_res_59 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_59_delay
    if (en) begin
      c$bb_res_res_59 <= iterateI_ho1_0_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_9 = c$bb_res_res_59;



  reg  c$bb_res_res_60 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_60_delay
    if (en) begin
      c$bb_res_res_60 <= iterateI_ho1_1_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_9 = c$bb_res_res_60;



  reg  c$bb_res_res_61 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_61_delay
    if (en) begin
      c$bb_res_res_61 <= iterateI_ho1_2_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_9 = c$bb_res_res_61;



  reg  c$bb_res_res_62 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_62_delay
    if (en) begin
      c$bb_res_res_62 <= iterateI_ho1_3_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_9 = c$bb_res_res_62;



  reg  c$bb_res_res_63 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_63_delay
    if (en) begin
      c$bb_res_res_63 <= iterateI_ho1_4_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_4 = c$bb_res_res_63;



  reg  c$bb_res_res_64 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_64_delay
    if (en) begin
      c$bb_res_res_64 <= iterateI_ho1_5_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_6_res_3 = c$bb_res_res_64;



  assign c$app_arg_9 = {p3,
                        iterateI_ho1_0_res_9,   iterateI_ho1_1_res_9,
                        iterateI_ho1_2_res_9,   iterateI_ho1_3_res_9,
                        iterateI_ho1_4_res_9,   iterateI_ho1_5_res_4,
                        iterateI_ho1_6_res_3};



  assign result_28 = c$app_arg_9[1-1:0];

  wire  iterateI_ho1_0_res_10;
  wire  iterateI_ho1_1_res_10;
  wire  iterateI_ho1_2_res_10;
  wire  iterateI_ho1_3_res_10;
  wire  iterateI_ho1_4_res_10;
  wire  iterateI_ho1_5_res_5;
  wire  iterateI_ho1_6_res_4;
  reg  c$bb_res_res_65 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_65_delay
    if (en) begin
      c$bb_res_res_65 <= p2;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_10 = c$bb_res_res_65;



  reg  c$bb_res_res_66 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_66_delay
    if (en) begin
      c$bb_res_res_66 <= iterateI_ho1_0_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_10 = c$bb_res_res_66;



  reg  c$bb_res_res_67 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_67_delay
    if (en) begin
      c$bb_res_res_67 <= iterateI_ho1_1_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_10 = c$bb_res_res_67;



  reg  c$bb_res_res_68 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_68_delay
    if (en) begin
      c$bb_res_res_68 <= iterateI_ho1_2_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_10 = c$bb_res_res_68;



  reg  c$bb_res_res_69 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_69_delay
    if (en) begin
      c$bb_res_res_69 <= iterateI_ho1_3_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_10 = c$bb_res_res_69;



  reg  c$bb_res_res_70 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_70_delay
    if (en) begin
      c$bb_res_res_70 <= iterateI_ho1_4_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_5 = c$bb_res_res_70;



  reg  c$bb_res_res_71 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_71_delay
    if (en) begin
      c$bb_res_res_71 <= iterateI_ho1_5_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_6_res_4 = c$bb_res_res_71;



  assign c$app_arg_10 = {p2,
                         iterateI_ho1_0_res_10,
                         iterateI_ho1_1_res_10,
                         iterateI_ho1_2_res_10,
                         iterateI_ho1_3_res_10,
                         iterateI_ho1_4_res_10,   iterateI_ho1_5_res_5,
                         iterateI_ho1_6_res_4};



  assign result_29 = c$app_arg_10[1-1:0];

  assign c$vec2_3 = (ws_3[4-1 : 0]);

  // zipWith start
  genvar i_29;
  generate
  for (i_29 = 0; i_29 < 2; i_29 = i_29 + 1) begin : zipWith_3
    wire [71:0] zipWith_in1_3;
    assign zipWith_in1_3 = result_41[i_29*72+:72];
    wire [1:0] zipWith_in2_3;
    assign zipWith_in2_3 = c$vec2_3[i_29*2+:2];
    wire [73:0] c$n_3;
    assign c$n_3 = {zipWith_in1_3,   zipWith_in2_3};


    assign c$ws_app_arg_7[i_29*74+:74] = c$n_3;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_30;
  generate
  for (i_30=0; i_30 < 2; i_30 = i_30 + 1) begin : imap_3
    wire [1-1:0] map_index_3;
    wire [73:0] map_in_3;
    assign map_in_3 = c$ws_app_arg_7[i_30*74+:74];
    wire [1:0] map_out_3;

    assign map_index_3 = 1'd1 - i_30[0+:1];
    wire [1:0] c$case_alt_22;
    // spec.hs:279:1-70
    wire [7:0] t_25;
    // spec.hs:279:1-70
    wire [71:0] x_25;
    assign map_out_3 = c$case_alt_22;

    assign c$case_alt_22 = (t_25 == result_72[63:56]) ? {1'b1,map_index_3} : map_in_3[1:0];

    assign t_25 = x_25[71:64];

    assign x_25 = map_in_3[73:2];


    assign c$ws_app_arg_8[i_30*2+:2] = map_out_3;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_3 [0:2-1];
  genvar i_31;
  generate
  for (i_31=0; i_31 < 2; i_31=i_31+1) begin : mk_array_3
    assign vecArray_3[(2-1)-i_31] = result_41[i_31*72+:72];
  end
  endgenerate
  assign c$case_scrut_7 = vecArray_3[($unsigned({{(64-1) {1'b0}},i_3}))];
  // index end

  assign c$case_scrut_8 = ws_3[6-1 -: 2];

  assign result_30 = c$case_scrut_8[1:1] ? {result_72[63:56],
                                            $signed(c$case_scrut_7[63:0])} : {result_72[63:56],
                                                                              64'sd0};

  assign i_3 = c$case_scrut_8[0:0];

  assign ws_3 = {c$ws_app_arg_8,{1'b0,1'bx}};

  wire  iterateI_ho1_0_res_11;
  wire  iterateI_ho1_1_res_11;
  wire  iterateI_ho1_2_res_11;
  wire  iterateI_ho1_3_res_11;
  wire  iterateI_ho1_4_res_11;
  wire  iterateI_ho1_5_res_6;
  wire  iterateI_ho1_6_res_5;
  reg  c$bb_res_res_72 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_72_delay
    if (en) begin
      c$bb_res_res_72 <= p1;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_11 = c$bb_res_res_72;



  reg  c$bb_res_res_73 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_73_delay
    if (en) begin
      c$bb_res_res_73 <= iterateI_ho1_0_res_11;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_11 = c$bb_res_res_73;



  reg  c$bb_res_res_74 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_74_delay
    if (en) begin
      c$bb_res_res_74 <= iterateI_ho1_1_res_11;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_11 = c$bb_res_res_74;



  reg  c$bb_res_res_75 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_75_delay
    if (en) begin
      c$bb_res_res_75 <= iterateI_ho1_2_res_11;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_11 = c$bb_res_res_75;



  reg  c$bb_res_res_76 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_76_delay
    if (en) begin
      c$bb_res_res_76 <= iterateI_ho1_3_res_11;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_11 = c$bb_res_res_76;



  reg  c$bb_res_res_77 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_77_delay
    if (en) begin
      c$bb_res_res_77 <= iterateI_ho1_4_res_11;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_6 = c$bb_res_res_77;



  reg  c$bb_res_res_78 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_78_delay
    if (en) begin
      c$bb_res_res_78 <= iterateI_ho1_5_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_6_res_5 = c$bb_res_res_78;



  assign c$app_arg_11 = {p1,
                         iterateI_ho1_0_res_11,
                         iterateI_ho1_1_res_11,
                         iterateI_ho1_2_res_11,
                         iterateI_ho1_3_res_11,
                         iterateI_ho1_4_res_11,   iterateI_ho1_5_res_6,
                         iterateI_ho1_6_res_5};



  assign result_31 = c$app_arg_11[1-1:0];

  assign c$vec2_4 = (ws_4[4-1 : 0]);

  // zipWith start
  genvar i_32;
  generate
  for (i_32 = 0; i_32 < 2; i_32 = i_32 + 1) begin : zipWith_4
    wire [71:0] zipWith_in1_4;
    assign zipWith_in1_4 = result_54[i_32*72+:72];
    wire [1:0] zipWith_in2_4;
    assign zipWith_in2_4 = c$vec2_4[i_32*2+:2];
    wire [73:0] c$n_4;
    assign c$n_4 = {zipWith_in1_4,   zipWith_in2_4};


    assign c$ws_app_arg_9[i_32*74+:74] = c$n_4;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_33;
  generate
  for (i_33=0; i_33 < 2; i_33 = i_33 + 1) begin : imap_4
    wire [1-1:0] map_index_4;
    wire [73:0] map_in_4;
    assign map_in_4 = c$ws_app_arg_9[i_33*74+:74];
    wire [1:0] map_out_4;

    assign map_index_4 = 1'd1 - i_33[0+:1];
    wire [1:0] c$case_alt_23;
    // spec.hs:279:1-70
    wire [7:0] t_26;
    // spec.hs:279:1-70
    wire [71:0] x_26;
    assign map_out_4 = c$case_alt_23;

    assign c$case_alt_23 = (t_26 == result_72[71:64]) ? {1'b1,map_index_4} : map_in_4[1:0];

    assign t_26 = x_26[71:64];

    assign x_26 = map_in_4[73:2];


    assign c$ws_app_arg_10[i_33*2+:2] = map_out_4;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_4 [0:2-1];
  genvar i_34;
  generate
  for (i_34=0; i_34 < 2; i_34=i_34+1) begin : mk_array_4
    assign vecArray_4[(2-1)-i_34] = result_54[i_34*72+:72];
  end
  endgenerate
  assign c$case_scrut_9 = vecArray_4[($unsigned({{(64-1) {1'b0}},i_4}))];
  // index end

  assign c$case_scrut_10 = ws_4[6-1 -: 2];

  assign result_32 = c$case_scrut_10[1:1] ? {result_72[71:64],
                                             $signed(c$case_scrut_9[63:0])} : {result_72[71:64],
                                                                               64'sd0};

  assign i_4 = c$case_scrut_10[0:0];

  assign ws_4 = {c$ws_app_arg_10,{1'b0,1'bx}};

  wire  iterateI_ho1_0_res_12;
  wire  iterateI_ho1_1_res_12;
  wire  iterateI_ho1_2_res_12;
  wire  iterateI_ho1_3_res_12;
  wire  iterateI_ho1_4_res_12;
  wire  iterateI_ho1_5_res_7;
  wire  iterateI_ho1_6_res_6;
  reg  c$bb_res_res_79 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_79_delay
    if (en) begin
      c$bb_res_res_79 <= p0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_12 = c$bb_res_res_79;



  reg  c$bb_res_res_80 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_80_delay
    if (en) begin
      c$bb_res_res_80 <= iterateI_ho1_0_res_12;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_12 = c$bb_res_res_80;



  reg  c$bb_res_res_81 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_81_delay
    if (en) begin
      c$bb_res_res_81 <= iterateI_ho1_1_res_12;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_12 = c$bb_res_res_81;



  reg  c$bb_res_res_82 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_82_delay
    if (en) begin
      c$bb_res_res_82 <= iterateI_ho1_2_res_12;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_12 = c$bb_res_res_82;



  reg  c$bb_res_res_83 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_83_delay
    if (en) begin
      c$bb_res_res_83 <= iterateI_ho1_3_res_12;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_12 = c$bb_res_res_83;



  reg  c$bb_res_res_84 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_84_delay
    if (en) begin
      c$bb_res_res_84 <= iterateI_ho1_4_res_12;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_7 = c$bb_res_res_84;



  reg  c$bb_res_res_85 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_85_delay
    if (en) begin
      c$bb_res_res_85 <= iterateI_ho1_5_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_6_res_6 = c$bb_res_res_85;



  assign c$app_arg_12 = {p0,
                         iterateI_ho1_0_res_12,
                         iterateI_ho1_1_res_12,
                         iterateI_ho1_2_res_12,
                         iterateI_ho1_3_res_12,
                         iterateI_ho1_4_res_12,   iterateI_ho1_5_res_7,
                         iterateI_ho1_6_res_6};



  assign result_33 = c$app_arg_12[1-1:0];

  assign c$vec2_5 = (ws_5[4-1 : 0]);

  // zipWith start
  genvar i_35;
  generate
  for (i_35 = 0; i_35 < 2; i_35 = i_35 + 1) begin : zipWith_5
    wire [71:0] zipWith_in1_5;
    assign zipWith_in1_5 = result_48[i_35*72+:72];
    wire [1:0] zipWith_in2_5;
    assign zipWith_in2_5 = c$vec2_5[i_35*2+:2];
    wire [73:0] c$n_5;
    assign c$n_5 = {zipWith_in1_5,   zipWith_in2_5};


    assign c$ws_app_arg_11[i_35*74+:74] = c$n_5;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_36;
  generate
  for (i_36=0; i_36 < 2; i_36 = i_36 + 1) begin : imap_5
    wire [1-1:0] map_index_5;
    wire [73:0] map_in_5;
    assign map_in_5 = c$ws_app_arg_11[i_36*74+:74];
    wire [1:0] map_out_5;

    assign map_index_5 = 1'd1 - i_36[0+:1];
    wire [1:0] c$case_alt_24;
    // spec.hs:279:1-70
    wire [7:0] t_27;
    // spec.hs:279:1-70
    wire [71:0] x_27;
    assign map_out_5 = c$case_alt_24;

    assign c$case_alt_24 = (t_27 == result_72[79:72]) ? {1'b1,map_index_5} : map_in_5[1:0];

    assign t_27 = x_27[71:64];

    assign x_27 = map_in_5[73:2];


    assign c$ws_app_arg_12[i_36*2+:2] = map_out_5;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_5 [0:2-1];
  genvar i_37;
  generate
  for (i_37=0; i_37 < 2; i_37=i_37+1) begin : mk_array_5
    assign vecArray_5[(2-1)-i_37] = result_48[i_37*72+:72];
  end
  endgenerate
  assign c$case_scrut_11 = vecArray_5[($unsigned({{(64-1) {1'b0}},i_5}))];
  // index end

  assign c$case_scrut_12 = ws_5[6-1 -: 2];

  assign result_34 = c$case_scrut_12[1:1] ? {result_72[79:72],
                                             $signed(c$case_scrut_11[63:0])} : {result_72[79:72],
                                                                                64'sd0};

  assign i_5 = c$case_scrut_12[0:0];

  assign ws_5 = {c$ws_app_arg_12,{1'b0,1'bx}};

  assign winTag = result_37[71:64];

  assign winData = $signed(result_37[63:0]);

  assign c$case_alt = (result_35 == winTag) ? {result_76[55:48],
                                               winData} : {result_76[55:48],
                                                           $signed(result_65[63:0])};

  assign result_35 = (result_76[55:48] > 8'd1) ? c$app_arg_13 : (c$app_arg_13 + 8'd6);

  assign c$app_arg_13 = result_76[55:48] - 8'd1;

  assign result_36 = result_49 ? t_2 : result_37;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_37_register
    if ( rst) begin
      result_37 <= {8'd7,   64'sd0};
    end else if (en) begin
      result_37 <= result_36;
    end
  end
  // register end

  assign t_2 = {result_74[55:48],   (x_5 + y_3)};

  assign x_4 = $signed(result_46[63:0]);

  assign y_2 = $signed(result_39[63:0]);

  assign x_projection_17 = (x_4 + y_2);

  assign x_5 = x_projection_17;

  assign y_3 = $signed(c$case_alt_0[63:0]);

  assign winTag_0 = result_37[71:64];

  assign winData_0 = $signed(result_37[63:0]);

  assign c$case_alt_0 = (result_38 == winTag_0) ? {result_74[55:48],
                                                   winData_0} : {result_74[55:48],   64'sd0};

  assign result_38 = (result_74[55:48] > 8'd1) ? c$app_arg_14 : (c$app_arg_14 + 8'd6);

  assign c$app_arg_14 = result_74[55:48] - 8'd1;

  assign c$vec2_6 = (ws_6[4-1 : 0]);

  // zipWith start
  genvar i_38;
  generate
  for (i_38 = 0; i_38 < 2; i_38 = i_38 + 1) begin : zipWith_6
    wire [71:0] zipWith_in1_6;
    assign zipWith_in1_6 = result_41[i_38*72+:72];
    wire [1:0] zipWith_in2_6;
    assign zipWith_in2_6 = c$vec2_6[i_38*2+:2];
    wire [73:0] c$n_6;
    assign c$n_6 = {zipWith_in1_6,   zipWith_in2_6};


    assign c$ws_app_arg_13[i_38*74+:74] = c$n_6;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_39;
  generate
  for (i_39=0; i_39 < 2; i_39 = i_39 + 1) begin : imap_6
    wire [1-1:0] map_index_6;
    wire [73:0] map_in_6;
    assign map_in_6 = c$ws_app_arg_13[i_39*74+:74];
    wire [1:0] map_out_6;

    assign map_index_6 = 1'd1 - i_39[0+:1];
    wire [1:0] c$case_alt_28;
    // spec.hs:279:1-70
    wire [7:0] t_28;
    // spec.hs:279:1-70
    wire [71:0] x_28;
    assign map_out_6 = c$case_alt_28;

    assign c$case_alt_28 = (t_28 == result_74[63:56]) ? {1'b1,map_index_6} : map_in_6[1:0];

    assign t_28 = x_28[71:64];

    assign x_28 = map_in_6[73:2];


    assign c$ws_app_arg_14[i_39*2+:2] = map_out_6;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_6 [0:2-1];
  genvar i_40;
  generate
  for (i_40=0; i_40 < 2; i_40=i_40+1) begin : mk_array_6
    assign vecArray_6[(2-1)-i_40] = result_41[i_40*72+:72];
  end
  endgenerate
  assign c$case_scrut_13 = vecArray_6[($unsigned({{(64-1) {1'b0}},i_6}))];
  // index end

  assign c$case_scrut_14 = ws_6[6-1 -: 2];

  assign result_39 = c$case_scrut_14[1:1] ? {result_74[63:56],
                                             $signed(c$case_scrut_13[63:0])} : {result_74[63:56],
                                                                                64'sd0};

  assign i_6 = c$case_scrut_14[0:0];

  assign ws_6 = {c$ws_app_arg_14,{1'b0,1'bx}};

  assign result_40 = result_45 ? t_3 : result_41;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_41_register
    if ( rst) begin
      result_41 <= {{8'd7,   64'sd0},   {8'd7,   64'sd0}};
    end else if (en) begin
      result_41 <= result_40;
    end
  end
  // register end

  assign t_projection_7 = ({result_41,{result_75[63:56],   (x_7 + y_5)}});

  assign t_3 = t_projection_7[143:0];

  assign x_projection_19 = (x_8 * y_6);

  assign x_6 = x_projection_19;

  assign y_4 = $signed(result_44[63:0]);

  assign x_projection_20 = (x_6 + y_4);

  assign x_7 = x_projection_20;

  assign y_5 = $signed(c$out2_case_alt[63:0]);

  assign x_8 = $signed(result_43[63:0]);

  assign y_6 = $signed(result_42[63:0]);

  assign c$vec2_7 = (ws_7[4-1 : 0]);

  // zipWith start
  genvar i_41;
  generate
  for (i_41 = 0; i_41 < 2; i_41 = i_41 + 1) begin : zipWith_7
    wire [71:0] zipWith_in1_7;
    assign zipWith_in1_7 = result_54[i_41*72+:72];
    wire [1:0] zipWith_in2_7;
    assign zipWith_in2_7 = c$vec2_7[i_41*2+:2];
    wire [73:0] c$n_7;
    assign c$n_7 = {zipWith_in1_7,   zipWith_in2_7};


    assign c$ws_app_arg_15[i_41*74+:74] = c$n_7;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_42;
  generate
  for (i_42=0; i_42 < 2; i_42 = i_42 + 1) begin : imap_7
    wire [1-1:0] map_index_7;
    wire [73:0] map_in_7;
    assign map_in_7 = c$ws_app_arg_15[i_42*74+:74];
    wire [1:0] map_out_7;

    assign map_index_7 = 1'd1 - i_42[0+:1];
    wire [1:0] c$case_alt_29;
    // spec.hs:279:1-70
    wire [7:0] t_29;
    // spec.hs:279:1-70
    wire [71:0] x_29;
    assign map_out_7 = c$case_alt_29;

    assign c$case_alt_29 = (t_29 == result_75[71:64]) ? {1'b1,map_index_7} : map_in_7[1:0];

    assign t_29 = x_29[71:64];

    assign x_29 = map_in_7[73:2];


    assign c$ws_app_arg_16[i_42*2+:2] = map_out_7;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_7 [0:2-1];
  genvar i_43;
  generate
  for (i_43=0; i_43 < 2; i_43=i_43+1) begin : mk_array_7
    assign vecArray_7[(2-1)-i_43] = result_54[i_43*72+:72];
  end
  endgenerate
  assign c$case_scrut_15 = vecArray_7[($unsigned({{(64-1) {1'b0}},i_7}))];
  // index end

  assign c$case_scrut_16 = ws_7[6-1 -: 2];

  assign result_42 = c$case_scrut_16[1:1] ? {result_75[71:64],
                                             $signed(c$case_scrut_15[63:0])} : {result_75[71:64],
                                                                                64'sd0};

  assign i_7 = c$case_scrut_16[0:0];

  assign ws_7 = {c$ws_app_arg_16,{1'b0,1'bx}};

  assign c$vec2_8 = (ws_8[4-1 : 0]);

  // zipWith start
  genvar i_44;
  generate
  for (i_44 = 0; i_44 < 2; i_44 = i_44 + 1) begin : zipWith_8
    wire [71:0] zipWith_in1_8;
    assign zipWith_in1_8 = result_48[i_44*72+:72];
    wire [1:0] zipWith_in2_8;
    assign zipWith_in2_8 = c$vec2_8[i_44*2+:2];
    wire [73:0] c$n_8;
    assign c$n_8 = {zipWith_in1_8,   zipWith_in2_8};


    assign c$ws_app_arg_17[i_44*74+:74] = c$n_8;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_45;
  generate
  for (i_45=0; i_45 < 2; i_45 = i_45 + 1) begin : imap_8
    wire [1-1:0] map_index_8;
    wire [73:0] map_in_8;
    assign map_in_8 = c$ws_app_arg_17[i_45*74+:74];
    wire [1:0] map_out_8;

    assign map_index_8 = 1'd1 - i_45[0+:1];
    wire [1:0] c$case_alt_30;
    // spec.hs:279:1-70
    wire [7:0] t_30;
    // spec.hs:279:1-70
    wire [71:0] x_30;
    assign map_out_8 = c$case_alt_30;

    assign c$case_alt_30 = (t_30 == result_75[79:72]) ? {1'b1,map_index_8} : map_in_8[1:0];

    assign t_30 = x_30[71:64];

    assign x_30 = map_in_8[73:2];


    assign c$ws_app_arg_18[i_45*2+:2] = map_out_8;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_8 [0:2-1];
  genvar i_46;
  generate
  for (i_46=0; i_46 < 2; i_46=i_46+1) begin : mk_array_8
    assign vecArray_8[(2-1)-i_46] = result_48[i_46*72+:72];
  end
  endgenerate
  assign c$case_scrut_17 = vecArray_8[($unsigned({{(64-1) {1'b0}},i_8}))];
  // index end

  assign c$case_scrut_18 = ws_8[6-1 -: 2];

  assign result_43 = c$case_scrut_18[1:1] ? {result_75[79:72],
                                             $signed(c$case_scrut_17[63:0])} : {result_75[79:72],
                                                                                64'sd0};

  assign i_8 = c$case_scrut_18[0:0];

  assign ws_8 = {c$ws_app_arg_18,{1'b0,1'bx}};

  assign c$out2_case_alt = (tag_0 == tagToMatch_0) ? {tag_0,
                                                      $signed(result_58[63:0])} : {tagToMatch_0,
                                                                                   64'sd0};

  assign tagToMatch_0 = result_75[87:80];

  assign tag_0 = result_58[71:64];

  assign c$vec2_9 = (ws_9[9-1 : 0]);

  // zipWith start
  genvar i_47;
  generate
  for (i_47 = 0; i_47 < 3; i_47 = i_47 + 1) begin : zipWith_9
    wire [71:0] zipWith_in1_9;
    assign zipWith_in1_9 = result_69[i_47*72+:72];
    wire [2:0] zipWith_in2_9;
    assign zipWith_in2_9 = c$vec2_9[i_47*3+:3];
    wire [74:0] c$n_9;
    assign c$n_9 = {zipWith_in1_9,   zipWith_in2_9};


    assign c$ws_app_arg_19[i_47*75+:75] = c$n_9;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_48;
  generate
  for (i_48=0; i_48 < 3; i_48 = i_48 + 1) begin : imap_9
    wire [2-1:0] map_index_9;
    wire [74:0] map_in_9;
    assign map_in_9 = c$ws_app_arg_19[i_48*75+:75];
    wire [2:0] map_out_9;

    assign map_index_9 = 2'd2 - i_48[0+:2];
    wire [2:0] c$case_alt_31;
    // spec.hs:279:1-70
    wire [7:0] t_31;
    // spec.hs:279:1-70
    wire [71:0] x_31;
    assign map_out_9 = c$case_alt_31;

    assign c$case_alt_31 = (t_31 == result_75[95:88]) ? {1'b1,map_index_9} : map_in_9[2:0];

    assign t_31 = x_31[71:64];

    assign x_31 = map_in_9[74:3];


    assign c$ws_app_arg_20[i_48*3+:3] = map_out_9;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_9 [0:3-1];
  genvar i_49;
  generate
  for (i_49=0; i_49 < 3; i_49=i_49+1) begin : mk_array_9
    assign vecArray_9[(3-1)-i_49] = result_69[i_49*72+:72];
  end
  endgenerate
  assign c$case_scrut_19 = vecArray_9[($unsigned({{(64-2) {1'b0}},i_9}))];
  // index end

  assign c$case_scrut_20 = ws_9[12-1 -: 3];

  assign result_44 = c$case_scrut_20[2:2] ? {result_75[95:88],
                                             $signed(c$case_scrut_19[63:0])} : {result_75[95:88],
                                                                                64'sd0};

  assign i_9 = c$case_scrut_20[1:0];

  assign ws_9 = {c$ws_app_arg_20,{1'b0,2'bxx}};

  wire  iterateI_ho1_0_res_13;
  wire  iterateI_ho1_1_res_13;
  wire  iterateI_ho1_2_res_13;
  reg  c$bb_res_res_86 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_86_delay
    if (en) begin
      c$bb_res_res_86 <= p2;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_13 = c$bb_res_res_86;



  reg  c$bb_res_res_87 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_87_delay
    if (en) begin
      c$bb_res_res_87 <= iterateI_ho1_0_res_13;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_13 = c$bb_res_res_87;



  reg  c$bb_res_res_88 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_88_delay
    if (en) begin
      c$bb_res_res_88 <= iterateI_ho1_1_res_13;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_13 = c$bb_res_res_88;



  assign c$app_arg_15 = {p2,
                         iterateI_ho1_0_res_13,
                         iterateI_ho1_1_res_13,
                         iterateI_ho1_2_res_13};



  assign result_45 = c$app_arg_15[1-1:0];

  assign c$vec2_10 = (ws_10[4-1 : 0]);

  // zipWith start
  genvar i_50;
  generate
  for (i_50 = 0; i_50 < 2; i_50 = i_50 + 1) begin : zipWith_10
    wire [71:0] zipWith_in1_10;
    assign zipWith_in1_10 = result_48[i_50*72+:72];
    wire [1:0] zipWith_in2_10;
    assign zipWith_in2_10 = c$vec2_10[i_50*2+:2];
    wire [73:0] c$n_10;
    assign c$n_10 = {zipWith_in1_10,   zipWith_in2_10};


    assign c$ws_app_arg_21[i_50*74+:74] = c$n_10;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_51;
  generate
  for (i_51=0; i_51 < 2; i_51 = i_51 + 1) begin : imap_10
    wire [1-1:0] map_index_10;
    wire [73:0] map_in_10;
    assign map_in_10 = c$ws_app_arg_21[i_51*74+:74];
    wire [1:0] map_out_10;

    assign map_index_10 = 1'd1 - i_51[0+:1];
    wire [1:0] c$case_alt_32;
    // spec.hs:279:1-70
    wire [7:0] t_32;
    // spec.hs:279:1-70
    wire [71:0] x_32;
    assign map_out_10 = c$case_alt_32;

    assign c$case_alt_32 = (t_32 == result_74[79:72]) ? {1'b1,map_index_10} : map_in_10[1:0];

    assign t_32 = x_32[71:64];

    assign x_32 = map_in_10[73:2];


    assign c$ws_app_arg_22[i_51*2+:2] = map_out_10;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_10 [0:2-1];
  genvar i_52;
  generate
  for (i_52=0; i_52 < 2; i_52=i_52+1) begin : mk_array_10
    assign vecArray_10[(2-1)-i_52] = result_48[i_52*72+:72];
  end
  endgenerate
  assign c$case_scrut_21 = vecArray_10[($unsigned({{(64-1) {1'b0}},i_10}))];
  // index end

  assign c$case_scrut_22 = ws_10[6-1 -: 2];

  assign result_46 = c$case_scrut_22[1:1] ? {result_74[79:72],
                                             $signed(c$case_scrut_21[63:0])} : {result_74[79:72],
                                                                                64'sd0};

  assign i_10 = c$case_scrut_22[0:0];

  assign ws_10 = {c$ws_app_arg_22,{1'b0,1'bx}};

  assign result_47 = result_52 ? t_4 : result_48;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_48_register
    if ( rst) begin
      result_48 <= {{8'd7,   64'sd0},   {8'd7,   64'sd0}};
    end else if (en) begin
      result_48 <= result_47;
    end
  end
  // register end

  assign t_projection_12 = ({result_48,{result_76[79:72],   (x_10 + y_7)}});

  assign t_4 = t_projection_12[143:0];

  assign x_9 = $signed(result_50[63:0]);

  assign y_7 = $signed(c$case_alt[63:0]);

  assign x_projection_29 = (x_9 + 64'sd1);

  assign x_10 = x_projection_29;

  wire  iterateI_ho1_0_res_14;
  wire  iterateI_ho1_1_res_14;
  wire  iterateI_ho1_2_res_14;
  wire  iterateI_ho1_3_res_13;
  reg  c$bb_res_res_89 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_89_delay
    if (en) begin
      c$bb_res_res_89 <= p3;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_14 = c$bb_res_res_89;



  reg  c$bb_res_res_90 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_90_delay
    if (en) begin
      c$bb_res_res_90 <= iterateI_ho1_0_res_14;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_14 = c$bb_res_res_90;



  reg  c$bb_res_res_91 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_91_delay
    if (en) begin
      c$bb_res_res_91 <= iterateI_ho1_1_res_14;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_14 = c$bb_res_res_91;



  reg  c$bb_res_res_92 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_92_delay
    if (en) begin
      c$bb_res_res_92 <= iterateI_ho1_2_res_14;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_13 = c$bb_res_res_92;



  assign c$app_arg_16 = {p3,
                         iterateI_ho1_0_res_14,
                         iterateI_ho1_1_res_14,
                         iterateI_ho1_2_res_14,
                         iterateI_ho1_3_res_13};



  assign result_49 = c$app_arg_16[1-1:0];

  assign eta3 = (x_11 + y_8);

  assign c$vec2_11 = (ws_11[9-1 : 0]);

  // zipWith start
  genvar i_53;
  generate
  for (i_53 = 0; i_53 < 3; i_53 = i_53 + 1) begin : zipWith_11
    wire [71:0] zipWith_in1_11;
    assign zipWith_in1_11 = result_69[i_53*72+:72];
    wire [2:0] zipWith_in2_11;
    assign zipWith_in2_11 = c$vec2_11[i_53*3+:3];
    wire [74:0] c$n_11;
    assign c$n_11 = {zipWith_in1_11,   zipWith_in2_11};


    assign c$ws_app_arg_23[i_53*75+:75] = c$n_11;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_54;
  generate
  for (i_54=0; i_54 < 3; i_54 = i_54 + 1) begin : imap_11
    wire [2-1:0] map_index_11;
    wire [74:0] map_in_11;
    assign map_in_11 = c$ws_app_arg_23[i_54*75+:75];
    wire [2:0] map_out_11;

    assign map_index_11 = 2'd2 - i_54[0+:2];
    wire [2:0] c$case_alt_33;
    // spec.hs:279:1-70
    wire [7:0] t_33;
    // spec.hs:279:1-70
    wire [71:0] x_33;
    assign map_out_11 = c$case_alt_33;

    assign c$case_alt_33 = (t_33 == result_51) ? {1'b1,map_index_11} : map_in_11[2:0];

    assign t_33 = x_33[71:64];

    assign x_33 = map_in_11[74:3];


    assign c$ws_app_arg_24[i_54*3+:3] = map_out_11;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_11 [0:3-1];
  genvar i_55;
  generate
  for (i_55=0; i_55 < 3; i_55=i_55+1) begin : mk_array_11
    assign vecArray_11[(3-1)-i_55] = result_69[i_55*72+:72];
  end
  endgenerate
  assign c$case_scrut_23 = vecArray_11[($unsigned({{(64-2) {1'b0}},i_11}))];
  // index end

  assign c$case_scrut_24 = ws_11[12-1 -: 3];

  assign result_50 = c$case_scrut_24[2:2] ? {result_76[95:88],
                                             $signed(c$case_scrut_23[63:0])} : {result_76[95:88],
                                                                                eta3};

  assign result_51 = (result_76[95:88] > 8'd1) ? c$app_arg_17 : (c$app_arg_17 + 8'd6);

  assign c$app_arg_17 = result_76[95:88] - 8'd1;

  assign i_11 = c$case_scrut_24[1:0];

  assign ws_11 = {c$ws_app_arg_24,{1'b0,2'bxx}};

  assign y_8 = $signed(result_58[63:0]);

  assign x_11 = $signed(result_65[63:0]);

  wire  iterateI_ho1_0_res_15;
  wire  iterateI_ho1_1_res_15;
  reg  c$bb_res_res_93 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_93_delay
    if (en) begin
      c$bb_res_res_93 <= p0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_15 = c$bb_res_res_93;



  reg  c$bb_res_res_94 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_94_delay
    if (en) begin
      c$bb_res_res_94 <= iterateI_ho1_0_res_15;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_15 = c$bb_res_res_94;



  assign c$app_arg_18 = {p0,
                         iterateI_ho1_0_res_15,
                         iterateI_ho1_1_res_15};



  assign result_52 = c$app_arg_18[1-1:0];

  assign result_53 = result_57 ? t_5 : result_54;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_54_register
    if ( rst) begin
      result_54 <= {{8'd7,   64'sd0},   {8'd7,   64'sd0}};
    end else if (en) begin
      result_54 <= result_53;
    end
  end
  // register end

  assign t_projection_14 = ({result_54,{result_76[71:64],   (x_12 + 64'sd1)}});

  assign t_5 = t_projection_14[143:0];

  assign x_12 = $signed(result_55[63:0]);

  assign c$vec2_12 = (ws_12[9-1 : 0]);

  // zipWith start
  genvar i_56;
  generate
  for (i_56 = 0; i_56 < 3; i_56 = i_56 + 1) begin : zipWith_12
    wire [71:0] zipWith_in1_12;
    assign zipWith_in1_12 = result_69[i_56*72+:72];
    wire [2:0] zipWith_in2_12;
    assign zipWith_in2_12 = c$vec2_12[i_56*3+:3];
    wire [74:0] c$n_12;
    assign c$n_12 = {zipWith_in1_12,   zipWith_in2_12};


    assign c$ws_app_arg_25[i_56*75+:75] = c$n_12;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_57;
  generate
  for (i_57=0; i_57 < 3; i_57 = i_57 + 1) begin : imap_12
    wire [2-1:0] map_index_12;
    wire [74:0] map_in_12;
    assign map_in_12 = c$ws_app_arg_25[i_57*75+:75];
    wire [2:0] map_out_12;

    assign map_index_12 = 2'd2 - i_57[0+:2];
    wire [2:0] c$case_alt_34;
    // spec.hs:279:1-70
    wire [7:0] t_34;
    // spec.hs:279:1-70
    wire [71:0] x_34;
    assign map_out_12 = c$case_alt_34;

    assign c$case_alt_34 = (t_34 == result_56) ? {1'b1,map_index_12} : map_in_12[2:0];

    assign t_34 = x_34[71:64];

    assign x_34 = map_in_12[74:3];


    assign c$ws_app_arg_26[i_57*3+:3] = map_out_12;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_12 [0:3-1];
  genvar i_58;
  generate
  for (i_58=0; i_58 < 3; i_58=i_58+1) begin : mk_array_12
    assign vecArray_12[(3-1)-i_58] = result_69[i_58*72+:72];
  end
  endgenerate
  assign c$case_scrut_25 = vecArray_12[($unsigned({{(64-2) {1'b0}},i_12}))];
  // index end

  assign c$case_scrut_26 = ws_12[12-1 -: 3];

  assign result_55 = c$case_scrut_26[2:2] ? {result_76[95:88],
                                             $signed(c$case_scrut_25[63:0])} : {result_76[95:88],
                                                                                $signed(result_58[63:0])};

  assign result_56 = (result_76[95:88] > 8'd2) ? c$app_arg_19 : (c$app_arg_19 + 8'd6);

  assign c$app_arg_19 = result_76[95:88] - 8'd2;

  assign i_12 = c$case_scrut_26[1:0];

  assign ws_12 = {c$ws_app_arg_26,{1'b0,2'bxx}};

  wire  iterateI_ho1_0_res_16;
  wire  iterateI_ho1_1_res_16;
  reg  c$bb_res_res_95 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_95_delay
    if (en) begin
      c$bb_res_res_95 <= p1;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_16 = c$bb_res_res_95;



  reg  c$bb_res_res_96 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_96_delay
    if (en) begin
      c$bb_res_res_96 <= iterateI_ho1_0_res_16;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_16 = c$bb_res_res_96;



  assign c$app_arg_20 = {p1,
                         iterateI_ho1_0_res_16,
                         iterateI_ho1_1_res_16};



  assign result_57 = c$app_arg_20[1-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_58_register
    if ( rst) begin
      result_58 <= {8'd7,   64'sd0};
    end else if (en) begin
      result_58 <= c$result_app_arg;
    end
  end
  // register end

  assign c$result_app_arg = result_59 ? {t_18,
                                         c$input1Win_app_arg} : result_58;

  // delay begin
  always @(posedge clk) begin : c$input1Win_app_arg_delay
    if (en) begin
      c$input1Win_app_arg <= $signed(inputs_2[64:1]);
    end
  end
  // delay end

  wire  iterateI_ho1_0_arg0_0;
  wire  iterateI_ho1_0_res_17;
  assign iterateI_ho1_0_arg0_0 = inputs_2[0:0];

  reg  c$bb_res_res_97 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_97_delay
    if (en) begin
      c$bb_res_res_97 <= iterateI_ho1_0_arg0_0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_17 = c$bb_res_res_97;



  assign c$app_arg_21 = {inputs_2[0:0],
                         iterateI_ho1_0_res_17};



  assign result_59 = c$app_arg_21[1-1:0];

  assign c$vec_0 = window_0[255:0];

  wire [191:0] vec_0;
  wire signed [63:0] acc_2_0_1;
  wire signed [63:0] acc_0_3;
  wire signed [63:0] acc_0_4;
  wire signed [63:0] acc_1_0_0;
  wire signed [63:0] acc_0_5;
  assign c$t_app_arg_0 = acc_2_0_1;

  assign vec_0 = (c$vec_0[192-1 : 0]);

  assign acc_0_3 = $signed(vec_0[191:128]);

  assign acc_0_4 = $signed(vec_0[127:64]);

  assign acc_0_5 = $signed(vec_0[63:0]);

  wire signed [63:0] x_35;
  wire signed [63:0] y_14;
  wire signed [63:0] c$case_alt_35;
  assign acc_1_0_0 = c$case_alt_35;

  assign x_35 = acc_0_3;

  assign y_14 = acc_0_4;

  assign c$case_alt_35 = (x_35 + y_14);



  wire signed [63:0] x_36;
  wire signed [63:0] y_15;
  wire signed [63:0] c$case_alt_36;
  assign acc_2_0_1 = c$case_alt_36;

  assign x_36 = acc_1_0_0;

  assign y_15 = acc_0_5;

  assign c$case_alt_36 = (x_36 + y_15);





  assign result_60 = result_68 ? t_6 : result_61;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_61_register
    if ( rst) begin
      result_61 <= {{8'd7,   64'sd0},   {8'd7,   64'sd0}};
    end else if (en) begin
      result_61 <= result_60;
    end
  end
  // register end

  assign t_projection_16 = ({result_61,{result_75[39:32],   c$t_app_arg_0}});

  assign t_6 = t_projection_16[143:0];

  assign y_9 = dta_0;

  assign dta_0 = $signed(result_65[63:0]);

  assign x_projection_38 = $signed(win_0[256-1 -: 64]);

  assign x_13 = x_projection_38;

  assign win_0 = window_0[255:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : window_0_register
    if ( rst) begin
      window_0 <= {8'd7,   {64'sd0,   64'sd0,   64'sd0,   64'sd0}};
    end else if (en) begin
      window_0 <= result_62;
    end
  end
  // register end

  assign result_62 = result_67 ? t_7 : window_0;

  assign t_7 = {result_76[15:8],   result_63};

  assign result_63 = result_66 ? c$t_case_alt_1 : c$t_case_alt_2;

  assign c$t_case_alt_sel_alt_t_3 = ({64'sd0,lastBucketUpdated_0});

  assign c$t_case_alt_sel_alt_f_3 = ({64'sd0,win_0});

  assign c$t_case_alt_1 = result_64 ? c$t_case_alt_sel_alt_t_3[319:64] : c$t_case_alt_sel_alt_f_3[319:64];

  assign c$t_case_alt_2 = result_64 ? lastBucketUpdated_0 : win_0;

  // vector replace begin
  genvar i_59;
  generate
  for (i_59=0;i_59<4;i_59=i_59+1) begin : vector_replace_0
    assign lastBucketUpdated_0[(3-i_59)*64+:64] = (64'sd0) == i_59 ? ((x_13 + y_9)) : win_0[(3-i_59)*64+:64];
  end
  endgenerate
  // vector replace end

  wire  iterateI_ho1_0_arg0_1;
  wire  iterateI_ho1_0_res_18;
  wire  iterateI_ho1_1_res_17;
  assign iterateI_ho1_0_arg0_1 = inputs_2[65:65];

  reg  c$bb_res_res_98 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_98_delay
    if (en) begin
      c$bb_res_res_98 <= iterateI_ho1_0_arg0_1;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_18 = c$bb_res_res_98;



  reg  c$bb_res_res_99 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_99_delay
    if (en) begin
      c$bb_res_res_99 <= iterateI_ho1_0_res_18;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_17 = c$bb_res_res_99;



  assign c$app_arg_22 = {inputs_2[65:65],
                         iterateI_ho1_0_res_18,
                         iterateI_ho1_1_res_17};



  assign result_64 = c$app_arg_22[1-1:0];

  assign c$vec2_13 = (ws_13[9-1 : 0]);

  // zipWith start
  genvar i_60;
  generate
  for (i_60 = 0; i_60 < 3; i_60 = i_60 + 1) begin : zipWith_13
    wire [71:0] zipWith_in1_13;
    assign zipWith_in1_13 = result_69[i_60*72+:72];
    wire [2:0] zipWith_in2_13;
    assign zipWith_in2_13 = c$vec2_13[i_60*3+:3];
    wire [74:0] c$n_13;
    assign c$n_13 = {zipWith_in1_13,   zipWith_in2_13};


    assign c$ws_app_arg_27[i_60*75+:75] = c$n_13;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_61;
  generate
  for (i_61=0; i_61 < 3; i_61 = i_61 + 1) begin : imap_13
    wire [2-1:0] map_index_13;
    wire [74:0] map_in_13;
    assign map_in_13 = c$ws_app_arg_27[i_61*75+:75];
    wire [2:0] map_out_13;

    assign map_index_13 = 2'd2 - i_61[0+:2];
    wire [2:0] c$case_alt_37;
    // spec.hs:279:1-70
    wire [7:0] t_35;
    // spec.hs:279:1-70
    wire [71:0] x_37;
    assign map_out_13 = c$case_alt_37;

    assign c$case_alt_37 = (t_35 == result_76[95:88]) ? {1'b1,map_index_13} : map_in_13[2:0];

    assign t_35 = x_37[71:64];

    assign x_37 = map_in_13[74:3];


    assign c$ws_app_arg_28[i_61*3+:3] = map_out_13;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_13 [0:3-1];
  genvar i_62;
  generate
  for (i_62=0; i_62 < 3; i_62=i_62+1) begin : mk_array_13
    assign vecArray_13[(3-1)-i_62] = result_69[i_62*72+:72];
  end
  endgenerate
  assign c$case_scrut_27 = vecArray_13[($unsigned({{(64-2) {1'b0}},i_13}))];
  // index end

  assign c$case_scrut_28 = ws_13[12-1 -: 3];

  assign result_65 = c$case_scrut_28[2:2] ? {result_76[95:88],
                                             $signed(c$case_scrut_27[63:0])} : {result_76[95:88],
                                                                                64'sd0};

  assign i_13 = c$case_scrut_28[1:0];

  assign ws_13 = {c$ws_app_arg_28,{1'b0,2'bxx}};

  wire  iterateI_ho1_0_res_19;
  wire  iterateI_ho1_1_res_18;
  reg  c$bb_res_res_100 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_100_delay
    if (en) begin
      c$bb_res_res_100 <= slide2;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_19 = c$bb_res_res_100;



  reg  c$bb_res_res_101 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_101_delay
    if (en) begin
      c$bb_res_res_101 <= iterateI_ho1_0_res_19;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_18 = c$bb_res_res_101;



  assign c$app_arg_23 = {slide2,
                         iterateI_ho1_0_res_19,
                         iterateI_ho1_1_res_18};



  assign result_66 = c$app_arg_23[1-1:0];

  assign sig_0 = slide2 | inputs_2[65:65];

  wire  iterateI_ho1_0_res_20;
  wire  iterateI_ho1_1_res_19;
  reg  c$bb_res_res_102 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_102_delay
    if (en) begin
      c$bb_res_res_102 <= sig_0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_20 = c$bb_res_res_102;



  reg  c$bb_res_res_103 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_103_delay
    if (en) begin
      c$bb_res_res_103 <= iterateI_ho1_0_res_20;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_19 = c$bb_res_res_103;



  assign c$app_arg_24 = {sig_0,
                         iterateI_ho1_0_res_20,
                         iterateI_ho1_1_res_19};



  assign result_67 = c$app_arg_24[1-1:0];

  assign slide2 = slides[1:1];

  assign slides = result_106[9:8];

  wire  iterateI_ho1_0_res_21;
  wire  iterateI_ho1_1_res_20;
  wire  iterateI_ho1_2_res_15;
  reg  c$bb_res_res_104 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_104_delay
    if (en) begin
      c$bb_res_res_104 <= p5;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_21 = c$bb_res_res_104;



  reg  c$bb_res_res_105 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_105_delay
    if (en) begin
      c$bb_res_res_105 <= iterateI_ho1_0_res_21;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_20 = c$bb_res_res_105;



  reg  c$bb_res_res_106 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_106_delay
    if (en) begin
      c$bb_res_res_106 <= iterateI_ho1_1_res_20;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_15 = c$bb_res_res_106;



  assign c$app_arg_25 = {p5,
                         iterateI_ho1_0_res_21,
                         iterateI_ho1_1_res_20,
                         iterateI_ho1_2_res_15};



  assign result_68 = c$app_arg_25[1-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_69_register
    if ( rst) begin
      result_69 <= {{8'd7,   64'sd0},   {8'd7,   64'sd0},   {8'd7,   64'sd0}};
    end else if (en) begin
      result_69 <= result_70;
    end
  end
  // register end

  assign t_projection_18 = ({result_69,{t_19,   c$input0Win_app_arg}});

  assign t_8 = t_projection_18[215:0];

  assign result_70 = result_71 ? t_8 : result_69;

  // delay begin
  always @(posedge clk) begin : c$input0Win_app_arg_delay
    if (en) begin
      c$input0Win_app_arg <= $signed(inputs_2[129:66]);
    end
  end
  // delay end

  wire  iterateI_ho1_0_arg0_2;
  wire  iterateI_ho1_0_res_22;
  assign iterateI_ho1_0_arg0_2 = inputs_2[65:65];

  reg  c$bb_res_res_107 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_107_delay
    if (en) begin
      c$bb_res_res_107 <= iterateI_ho1_0_arg0_2;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_22 = c$bb_res_res_107;



  assign c$app_arg_26 = {inputs_2[65:65],
                         iterateI_ho1_0_res_22};



  assign result_71 = c$app_arg_26[1-1:0];

  wire [95:0] iterateI_ho1_0_arg0_3;
  wire [95:0] iterateI_ho1_0_res_23;
  wire [95:0] iterateI_ho1_1_res_21;
  wire [95:0] iterateI_ho1_2_res_16;
  wire [95:0] iterateI_ho1_3_res_14;
  wire [95:0] iterateI_ho1_4_res_13;
  wire [95:0] iterateI_ho1_5_res_8;
  assign iterateI_ho1_0_arg0_3 = {t_19,   t_18,
                                  t_15,   t_14,   t_13,   t_12,   t_17,   t_11,
                                  t_10,   t_9,   t_15,   t_14};

  reg [95:0] c$bb_res_res_108 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_108_delay
    if (en) begin
      c$bb_res_res_108 <= iterateI_ho1_0_arg0_3;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_23 = c$bb_res_res_108;



  reg [95:0] c$bb_res_res_109 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_109_delay
    if (en) begin
      c$bb_res_res_109 <= iterateI_ho1_0_res_23;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_21 = c$bb_res_res_109;



  reg [95:0] c$bb_res_res_110 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_110_delay
    if (en) begin
      c$bb_res_res_110 <= iterateI_ho1_1_res_21;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_16 = c$bb_res_res_110;



  reg [95:0] c$bb_res_res_111 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_111_delay
    if (en) begin
      c$bb_res_res_111 <= iterateI_ho1_2_res_16;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_14 = c$bb_res_res_111;



  reg [95:0] c$bb_res_res_112 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_112_delay
    if (en) begin
      c$bb_res_res_112 <= iterateI_ho1_3_res_14;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_13 = c$bb_res_res_112;



  reg [95:0] c$bb_res_res_113 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_113_delay
    if (en) begin
      c$bb_res_res_113 <= iterateI_ho1_4_res_13;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_8 = c$bb_res_res_113;



  assign c$app_arg_27 = {{t_19,   t_18,   t_15,
                          t_14,   t_13,   t_12,   t_17,   t_11,   t_10,
                          t_9,   t_15,   t_14},   iterateI_ho1_0_res_23,
                         iterateI_ho1_1_res_21,
                         iterateI_ho1_2_res_16,
                         iterateI_ho1_3_res_14,
                         iterateI_ho1_4_res_13,   iterateI_ho1_5_res_8};



  assign result_72 = c$app_arg_27[96-1:0];

  wire [95:0] iterateI_ho1_0_arg0_4;
  wire [95:0] iterateI_ho1_0_res_24;
  wire [95:0] iterateI_ho1_1_res_22;
  wire [95:0] iterateI_ho1_2_res_17;
  wire [95:0] iterateI_ho1_3_res_15;
  assign iterateI_ho1_0_arg0_4 = {t_19,   t_18,
                                  t_15,   t_14,   t_13,   t_12,   t_17,   t_11,
                                  t_10,   t_9,   t_15,   t_14};

  reg [95:0] c$bb_res_res_114 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_114_delay
    if (en) begin
      c$bb_res_res_114 <= iterateI_ho1_0_arg0_4;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_24 = c$bb_res_res_114;



  reg [95:0] c$bb_res_res_115 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_115_delay
    if (en) begin
      c$bb_res_res_115 <= iterateI_ho1_0_res_24;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_22 = c$bb_res_res_115;



  reg [95:0] c$bb_res_res_116 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_116_delay
    if (en) begin
      c$bb_res_res_116 <= iterateI_ho1_1_res_22;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_17 = c$bb_res_res_116;



  reg [95:0] c$bb_res_res_117 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_117_delay
    if (en) begin
      c$bb_res_res_117 <= iterateI_ho1_2_res_17;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_15 = c$bb_res_res_117;



  assign c$app_arg_28 = {{t_19,   t_18,   t_15,
                          t_14,   t_13,   t_12,   t_17,   t_11,   t_10,
                          t_9,   t_15,   t_14},   iterateI_ho1_0_res_24,
                         iterateI_ho1_1_res_22,
                         iterateI_ho1_2_res_17,
                         iterateI_ho1_3_res_15};



  assign result_73 = c$app_arg_28[96-1:0];

  wire [95:0] iterateI_ho1_0_arg0_5;
  wire [95:0] iterateI_ho1_0_res_25;
  wire [95:0] iterateI_ho1_1_res_23;
  wire [95:0] iterateI_ho1_2_res_18;
  assign iterateI_ho1_0_arg0_5 = {t_19,   t_18,
                                  t_15,   t_14,   t_13,   t_12,   t_17,   t_11,
                                  t_10,   t_9,   t_15,   t_14};

  reg [95:0] c$bb_res_res_118 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_118_delay
    if (en) begin
      c$bb_res_res_118 <= iterateI_ho1_0_arg0_5;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_25 = c$bb_res_res_118;



  reg [95:0] c$bb_res_res_119 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_119_delay
    if (en) begin
      c$bb_res_res_119 <= iterateI_ho1_0_res_25;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_23 = c$bb_res_res_119;



  reg [95:0] c$bb_res_res_120 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_120_delay
    if (en) begin
      c$bb_res_res_120 <= iterateI_ho1_1_res_23;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_18 = c$bb_res_res_120;



  assign c$app_arg_29 = {{t_19,   t_18,   t_15,
                          t_14,   t_13,   t_12,   t_17,   t_11,   t_10,
                          t_9,   t_15,   t_14},   iterateI_ho1_0_res_25,
                         iterateI_ho1_1_res_23,
                         iterateI_ho1_2_res_18};



  assign result_74 = c$app_arg_29[96-1:0];

  wire [95:0] iterateI_ho1_0_arg0_6;
  wire [95:0] iterateI_ho1_0_res_26;
  wire [95:0] iterateI_ho1_1_res_24;
  assign iterateI_ho1_0_arg0_6 = {t_19,   t_18,
                                  t_15,   t_14,   t_13,   t_12,   t_17,   t_11,
                                  t_10,   t_9,   t_15,   t_14};

  reg [95:0] c$bb_res_res_121 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_121_delay
    if (en) begin
      c$bb_res_res_121 <= iterateI_ho1_0_arg0_6;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_26 = c$bb_res_res_121;



  reg [95:0] c$bb_res_res_122 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_122_delay
    if (en) begin
      c$bb_res_res_122 <= iterateI_ho1_0_res_26;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_24 = c$bb_res_res_122;



  assign c$app_arg_30 = {{t_19,   t_18,   t_15,
                          t_14,   t_13,   t_12,   t_17,   t_11,   t_10,
                          t_9,   t_15,   t_14},   iterateI_ho1_0_res_26,
                         iterateI_ho1_1_res_24};



  assign result_75 = c$app_arg_30[96-1:0];

  wire [95:0] iterateI_ho1_0_arg0_7;
  wire [95:0] iterateI_ho1_0_res_27;
  assign iterateI_ho1_0_arg0_7 = {t_19,   t_18,
                                  t_15,   t_14,   t_13,   t_12,   t_17,   t_11,
                                  t_10,   t_9,   t_15,   t_14};

  reg [95:0] c$bb_res_res_123 = {8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,   8'd7,
   8'd7,   8'd7};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_123_delay
    if (en) begin
      c$bb_res_res_123 <= iterateI_ho1_0_arg0_7;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_27 = c$bb_res_res_123;



  assign c$app_arg_31 = {{t_19,   t_18,   t_15,
                          t_14,   t_13,   t_12,   t_17,   t_11,   t_10,
                          t_9,   t_15,   t_14},   iterateI_ho1_0_res_27};



  assign result_76 = c$app_arg_31[96-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_9_register
    if ( rst) begin
      t_9 <= 8'd1;
    end else if (en) begin
      t_9 <= result_77;
    end
  end
  // register end

  assign result_77 = p7 ? result_78 : t_9;

  assign b = t_9 == 8'd6;

  assign f1 = t_9 + 8'd1;

  assign result_78 = b ? 8'd1 : f1;

  assign p7 = pacings[0:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_10_register
    if ( rst) begin
      t_10 <= 8'd1;
    end else if (en) begin
      t_10 <= result_79;
    end
  end
  // register end

  assign result_79 = p6 ? result_80 : t_10;

  assign b_0 = t_10 == 8'd6;

  assign f1_0 = t_10 + 8'd1;

  assign result_80 = b_0 ? 8'd1 : f1_0;

  assign p6 = pacings[1:1];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_11_register
    if ( rst) begin
      t_11 <= 8'd1;
    end else if (en) begin
      t_11 <= result_81;
    end
  end
  // register end

  assign result_81 = p5 ? result_82 : t_11;

  assign b_1 = t_11 == 8'd6;

  assign f1_1 = t_11 + 8'd1;

  assign result_82 = b_1 ? 8'd1 : f1_1;

  assign p5 = pacings[2:2];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_12_register
    if ( rst) begin
      t_12 <= 8'd1;
    end else if (en) begin
      t_12 <= result_83;
    end
  end
  // register end

  assign result_83 = p3 ? result_84 : t_12;

  assign b_2 = t_12 == 8'd6;

  assign f1_2 = t_12 + 8'd1;

  assign result_84 = b_2 ? 8'd1 : f1_2;

  assign p3 = pacings[4:4];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_13_register
    if ( rst) begin
      t_13 <= 8'd1;
    end else if (en) begin
      t_13 <= result_85;
    end
  end
  // register end

  assign result_85 = p2 ? result_86 : t_13;

  assign b_3 = t_13 == 8'd6;

  assign f1_3 = t_13 + 8'd1;

  assign result_86 = b_3 ? 8'd1 : f1_3;

  assign p2 = pacings[5:5];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_14_register
    if ( rst) begin
      t_14 <= 8'd1;
    end else if (en) begin
      t_14 <= result_87;
    end
  end
  // register end

  assign result_87 = p1 ? result_88 : t_14;

  assign b_4 = t_14 == 8'd6;

  assign f1_4 = t_14 + 8'd1;

  assign result_88 = b_4 ? 8'd1 : f1_4;

  assign p1 = pacings[6:6];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_15_register
    if ( rst) begin
      t_15 <= 8'd1;
    end else if (en) begin
      t_15 <= result_89;
    end
  end
  // register end

  assign result_89 = p0 ? result_90 : t_15;

  assign b_5 = t_15 == 8'd6;

  assign f1_5 = t_15 + 8'd1;

  assign result_90 = b_5 ? 8'd1 : f1_5;

  assign p0 = pacings[7:7];

  assign c$vec2_14 = (ws_14[4-1 : 0]);

  // zipWith start
  genvar i_63;
  generate
  for (i_63 = 0; i_63 < 2; i_63 = i_63 + 1) begin : zipWith_14
    wire [71:0] zipWith_in1_14;
    assign zipWith_in1_14 = result_94[i_63*72+:72];
    wire [1:0] zipWith_in2_14;
    assign zipWith_in2_14 = c$vec2_14[i_63*2+:2];
    wire [73:0] c$n_14;
    assign c$n_14 = {zipWith_in1_14,   zipWith_in2_14};


    assign c$ws_app_arg_29[i_63*74+:74] = c$n_14;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_64;
  generate
  for (i_64=0; i_64 < 2; i_64 = i_64 + 1) begin : imap_14
    wire [1-1:0] map_index_14;
    wire [73:0] map_in_14;
    assign map_in_14 = c$ws_app_arg_29[i_64*74+:74];
    wire [1:0] map_out_14;

    assign map_index_14 = 1'd1 - i_64[0+:1];
    wire [1:0] c$case_alt_38;
    // spec.hs:279:1-70
    wire [7:0] t_36;
    // spec.hs:279:1-70
    wire [71:0] x_38;
    assign map_out_14 = c$case_alt_38;

    assign c$case_alt_38 = (t_36 == result_92) ? {1'b1,map_index_14} : map_in_14[1:0];

    assign t_36 = x_38[71:64];

    assign x_38 = map_in_14[73:2];


    assign c$ws_app_arg_30[i_64*2+:2] = map_out_14;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_14 [0:2-1];
  genvar i_65;
  generate
  for (i_65=0; i_65 < 2; i_65=i_65+1) begin : mk_array_14
    assign vecArray_14[(2-1)-i_65] = result_94[i_65*72+:72];
  end
  endgenerate
  assign c$case_scrut_29 = vecArray_14[($unsigned({{(64-1) {1'b0}},i_14}))];
  // index end

  assign c$case_scrut_30 = ws_14[6-1 -: 2];

  assign result_91 = c$case_scrut_30[1:1] ? {t_17,
                                             $signed(c$case_scrut_29[63:0])} : {t_17,
                                                                                64'sd0};

  assign result_92 = (t_17 > 8'd1) ? c$app_arg_32 : (c$app_arg_32 + 8'd6);

  assign c$app_arg_32 = t_17 - 8'd1;

  assign i_14 = c$case_scrut_30[0:0];

  assign ws_14 = {c$ws_app_arg_30,{1'b0,1'bx}};

  assign result_93 = result_95 ? t_16 : result_94;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_94_register
    if ( rst) begin
      result_94 <= {{8'd7,   64'sd0},   {8'd7,   64'sd0}};
    end else if (en) begin
      result_94 <= result_93;
    end
  end
  // register end

  assign t_projection_20 = ({result_94,{t_17,   (x_14 + 64'sd1)}});

  assign t_16 = t_projection_20[143:0];

  assign x_14 = $signed(result_91[63:0]);

  wire  iterateI_ho1_0_res_28;
  reg  c$bb_res_res_124 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_124_delay
    if (en) begin
      c$bb_res_res_124 <= p4;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_28 = c$bb_res_res_124;



  assign c$app_arg_33 = {p4,
                         iterateI_ho1_0_res_28};



  assign result_95 = c$app_arg_33[1-1:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_17_register
    if ( rst) begin
      t_17 <= 8'd1;
    end else if (en) begin
      t_17 <= result_96;
    end
  end
  // register end

  assign result_96 = p4 ? result_97 : t_17;

  assign b_6 = t_17 == 8'd6;

  assign f1_6 = t_17 + 8'd1;

  assign result_97 = b_6 ? 8'd1 : f1_6;

  assign p4 = pacings[3:3];

  assign pacings = result_106[7:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_18_register
    if ( rst) begin
      t_18 <= 8'd1;
    end else if (en) begin
      t_18 <= result_98;
    end
  end
  // register end

  assign result_98 = inputs_2[0:0] ? result_99 : t_18;

  assign b_7 = t_18 == 8'd6;

  assign f1_7 = t_18 + 8'd1;

  assign result_99 = b_7 ? 8'd1 : f1_7;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_19_register
    if ( rst) begin
      t_19 <= 8'd1;
    end else if (en) begin
      t_19 <= result_100;
    end
  end
  // register end

  assign result_100 = inputs_2[65:65] ? result_101 : t_19;

  assign b_8 = t_19 == 8'd6;

  assign f1_8 = t_19 + 8'd1;

  assign result_101 = b_8 ? 8'd1 : f1_8;

  assign inputs_2 = result_106[139:10];

  // register begin
  always @(posedge clk or  posedge  rst) begin : toWait_register
    if ( rst) begin
      toWait <= (64'sd0);
    end else if (en) begin
      toWait <= result_103;
    end
  end
  // register end

  assign result_102 = toWait == (64'sd0);

  assign result_103 = result_105 ? (64'sd2) : result_104;

  assign b_9 = toWait > (64'sd0);

  assign result_104 = b_9 ? ((x_15 - 64'sd1)) : toWait;

  assign x_15 = toWait;

  assign result_105 = b_10 ? 1'b1 : 1'b0;

  assign b_10 = result_102 & qPopValid;

  assign result_106 = {c$app_arg_36,
                       c$app_arg_35,   c$app_arg_34};

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_34_register
    if ( rst) begin
      c$app_arg_34 <= {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0},   {1'b0,   1'b0,
                                                                1'b0,   1'b0,
                                                                1'b0,   1'b0,
                                                                1'b0,   1'b0}};
    end else if (en) begin
      c$app_arg_34 <= c$case_alt_1;
    end
  end
  // register end

  assign c$case_alt_1 = qPush ? c$case_alt_2 : c$case_alt_3;

  assign c$case_alt_2 = qPop ? c$case_alt_4 : {{{64'sd0,
                                                 1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0},
                                               {1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                                                1'b0,   1'b0}};

  assign c$case_alt_3 = qPop ? c$case_alt_5 : {{{64'sd0,
                                                 1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0},
                                               {1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                                                1'b0,   1'b0}};

  always @(*) begin
    case(x_16)
      64'sd0 : c$case_alt_4 = qData;
      default : c$case_alt_4 = c$case_alt_6;
    endcase
  end

  always @(*) begin
    case(x_16)
      64'sd0 : c$case_alt_5 = {{{64'sd0,   1'b0},
                                {64'sd0,   1'b0}},   {1'b0,   1'b0},   {1'b0,
                                                                        1'b0,   1'b0,   1'b0,   1'b0,   1'b0,   1'b0,
                                                                        1'b0}};
      default : c$case_alt_5 = c$case_alt_6;
    endcase
  end

  // index begin
  wire [139:0] vecArray_15 [0:4-1];
  genvar i_66;
  generate
  for (i_66=0; i_66 < 4; i_66=i_66+1) begin : mk_array_15
    assign vecArray_15[(4-1)-i_66] = buffer[i_66*140+:140];
  end
  endgenerate
  assign c$case_alt_6 = vecArray_15[c$cursor_case_alt_4];
  // index end

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_35_register
    if ( rst) begin
      c$app_arg_35 <= 1'b0;
    end else if (en) begin
      c$app_arg_35 <= c$case_alt_7;
    end
  end
  // register end

  assign c$case_alt_7 = qPush ? c$case_alt_8 : c$case_alt_9;

  assign c$case_alt_8 = qPop ? 1'b1 : c$case_alt_10;

  assign c$case_alt_9 = qPop ? c$case_alt_11 : c$case_alt_10;

  assign c$case_alt_10 = qPop ? ({1 {1'bx}}) : 1'b0;

  always @(*) begin
    case(x_16)
      64'sd0 : c$case_alt_11 = 1'b0;
      default : c$case_alt_11 = 1'b1;
    endcase
  end

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_36_register
    if ( rst) begin
      c$app_arg_36 <= 1'b0;
    end else if (en) begin
      c$app_arg_36 <= c$case_alt_12;
    end
  end
  // register end

  assign c$case_alt_12 = qPush ? c$case_alt_13 : 1'b0;

  assign c$case_alt_13 = qPop ? 1'b1 : c$case_alt_14;

  assign c$tte_rhs = (x_16 != 64'sd4) ? 64'sd1 : 64'sd0;

  assign c$case_alt_14 = c$tte_rhs[0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : buffer_register
    if ( rst) begin
      buffer <= {{{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0},   {1'b0,   1'b0,
                                                                 1'b0,   1'b0,
                                                                 1'b0,   1'b0,
                                                                 1'b0,   1'b0}},
   {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0},   {1'b0,   1'b0,
                                                                 1'b0,   1'b0,
                                                                 1'b0,   1'b0,
                                                                 1'b0,   1'b0}},
   {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0},   {1'b0,   1'b0,
                                                                 1'b0,   1'b0,
                                                                 1'b0,   1'b0,
                                                                 1'b0,   1'b0}},
   {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   {1'b0,   1'b0},   {1'b0,   1'b0,
                                                                 1'b0,   1'b0,
                                                                 1'b0,   1'b0,
                                                                 1'b0,   1'b0}}};
    end else if (en) begin
      buffer <= c$buffer_case_alt;
    end
  end
  // register end

  assign c$buffer_case_alt = qPush ? c$buffer_case_alt_0 : buffer;

  assign c$buffer_case_alt_sel_alt_t_1 = ({qData,buffer});

  assign c$buffer_case_alt_0 = qPop ? c$buffer_case_alt_sel_alt_t_1[699:140] : c$buffer_case_alt_1;

  assign c$buffer_case_alt_sel_alt_f_2 = ({qData,buffer});

  assign c$buffer_case_alt_1 = c$cursor_case_scrut ? buffer : c$buffer_case_alt_sel_alt_f_2[699:140];

  assign qData = result_2[139:0];

  assign x_16 = cursor;

  // register begin
  always @(posedge clk or  posedge  rst) begin : cursor_register
    if ( rst) begin
      cursor <= (64'sd0);
    end else if (en) begin
      cursor <= c$cursor_case_alt;
    end
  end
  // register end

  assign c$cursor_case_alt = qPush ? c$cursor_case_alt_0 : c$cursor_case_alt_2;

  assign c$cursor_case_alt_0 = qPop ? cursor : c$cursor_case_alt_1;

  assign c$cursor_case_alt_1 = c$cursor_case_scrut ? cursor : ((x_16 + 64'sd1));

  assign c$tte_rhs_0 = (x_16 == 64'sd4) ? 64'sd1 : 64'sd0;

  assign c$cursor_case_scrut = c$tte_rhs_0[0];

  assign c$cursor_case_alt_2 = qPop ? c$cursor_case_alt_3 : cursor;

  always @(*) begin
    case(x_16)
      64'sd0 : c$cursor_case_alt_3 = 64'sd0;
      default : c$cursor_case_alt_3 = c$cursor_case_alt_4;
    endcase
  end

  assign c$cursor_case_alt_4 = (x_16 - 64'sd1);

  assign result = {result_7[529:10],   {qPush,
                                        qPop,   result_106[141:141],   qPopValid,
                                        result_7[9:2],   result_7[1:0]}};

  assign qPopValid = result_106[140:140];

  assign qPush = result_2[140:140];

  assign qPop = result_7[530:530];

  assign result_0 = result[533:14];

  assign result_1 = result[13:0];

  assign result_0_0 = result_0[519:455];

  assign result_0_1 = result_0[454:390];

  assign result_0_2 = result_0[389:325];

  assign result_0_3 = result_0[324:260];

  assign result_0_4 = result_0[259:195];

  assign result_0_5 = result_0[194:130];

  assign result_0_6 = result_0[129:65];

  assign result_0_7 = result_0[64:0];

  assign result_0_0_0 = $signed(result_0_0[64:1]);

  assign result_0_0_1 = result_0_0[0:0];

  assign result_0_1_0 = $signed(result_0_1[64:1]);

  assign result_0_1_1 = result_0_1[0:0];

  assign result_0_2_0 = $signed(result_0_2[64:1]);

  assign result_0_2_1 = result_0_2[0:0];

  assign result_0_3_0 = $signed(result_0_3[64:1]);

  assign result_0_3_1 = result_0_3[0:0];

  assign result_0_4_0 = $signed(result_0_4[64:1]);

  assign result_0_4_1 = result_0_4[0:0];

  assign result_0_5_0 = $signed(result_0_5[64:1]);

  assign result_0_5_1 = result_0_5[0:0];

  assign result_0_6_0 = $signed(result_0_6[64:1]);

  assign result_0_6_1 = result_0_6[0:0];

  assign result_0_7_0 = $signed(result_0_7[64:1]);

  assign result_0_7_1 = result_0_7[0:0];

  assign result_1_0 = result_1[13:13];

  assign result_1_1 = result_1[12:12];

  assign result_1_2 = result_1[11:11];

  assign result_1_3 = result_1[10:10];

  assign result_1_4 = result_1[9:2];

  assign result_1_5 = result_1[1:0];

  assign result_1_4_0 = result_1_4[7:7];

  assign result_1_4_1 = result_1_4[6:6];

  assign result_1_4_2 = result_1_4[5:5];

  assign result_1_4_3 = result_1_4[4:4];

  assign result_1_4_4 = result_1_4[3:3];

  assign result_1_4_5 = result_1_4[2:2];

  assign result_1_4_6 = result_1_4[1:1];

  assign result_1_4_7 = result_1_4[0:0];

  assign result_1_5_0 = result_1_5[1:1];

  assign result_1_5_1 = result_1_5[0:0];


endmodule

