{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 15:28:08 2020 " "Info: Processing started: Wed Mar 04 15:28:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off zjw_shujutonglu -c zjw_shujutonglu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off zjw_shujutonglu -c zjw_shujutonglu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "zjw_shujutonglu EP1C3T144C8 " "Info: Selected device EP1C3T144C8 for design \"zjw_shujutonglu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144A8 " "Info: Device EP1C3T144A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6T144C8 " "Info: Device EP1C6T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 12 " "Info: Pin ~nCSO~ is reserved at location 12" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 25 " "Info: Pin ~ASDO~ is reserved at location 25" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "Warning: No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[7\] " "Info: Pin d\[7\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[7] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 64 656 832 80 "d\[7..0\]" "" } { 56 480 656 72 "d\[7..0\]" "" } { 128 400 520 144 "d\[7..0\]" "" } { 128 824 936 144 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[6\] " "Info: Pin d\[6\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[6] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 64 656 832 80 "d\[7..0\]" "" } { 56 480 656 72 "d\[7..0\]" "" } { 128 400 520 144 "d\[7..0\]" "" } { 128 824 936 144 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[5\] " "Info: Pin d\[5\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[5] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 64 656 832 80 "d\[7..0\]" "" } { 56 480 656 72 "d\[7..0\]" "" } { 128 400 520 144 "d\[7..0\]" "" } { 128 824 936 144 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[4\] " "Info: Pin d\[4\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[4] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 64 656 832 80 "d\[7..0\]" "" } { 56 480 656 72 "d\[7..0\]" "" } { 128 400 520 144 "d\[7..0\]" "" } { 128 824 936 144 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[3\] " "Info: Pin d\[3\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[3] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 64 656 832 80 "d\[7..0\]" "" } { 56 480 656 72 "d\[7..0\]" "" } { 128 400 520 144 "d\[7..0\]" "" } { 128 824 936 144 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[2\] " "Info: Pin d\[2\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[2] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 64 656 832 80 "d\[7..0\]" "" } { 56 480 656 72 "d\[7..0\]" "" } { 128 400 520 144 "d\[7..0\]" "" } { 128 824 936 144 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[1\] " "Info: Pin d\[1\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[1] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 64 656 832 80 "d\[7..0\]" "" } { 56 480 656 72 "d\[7..0\]" "" } { 128 400 520 144 "d\[7..0\]" "" } { 128 824 936 144 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[0\] " "Info: Pin d\[0\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[0] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 64 656 832 80 "d\[7..0\]" "" } { 56 480 656 72 "d\[7..0\]" "" } { 128 400 520 144 "d\[7..0\]" "" } { 128 824 936 144 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bussell\[0\] " "Info: Pin bussell\[0\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { bussell[0] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 8 40 208 24 "bussell\[4..0\]" "" } { 144 208 272 160 "bussell\[4\]" "" } { 160 208 272 176 "bussell\[3\]" "" } { 176 208 272 192 "bussell\[2\]" "" } { 192 208 272 208 "bussell\[1\]" "" } { 0 208 280 16 "bussell\[4..0\]" "" } { 256 616 673 272 "bussell\[0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bussell[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "werd\[0\] " "Info: Pin werd\[0\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { werd[0] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { -8 424 592 8 "werd\[1..0\]" "" } { -16 592 640 0 "werd\[1..0\]" "" } { 176 616 672 192 "werd\[0\]" "" } { 144 616 672 160 "werd\[1\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { werd[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bussell\[4\] " "Info: Pin bussell\[4\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { bussell[4] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 8 40 208 24 "bussell\[4..0\]" "" } { 144 208 272 160 "bussell\[4\]" "" } { 160 208 272 176 "bussell\[3\]" "" } { 176 208 272 192 "bussell\[2\]" "" } { 192 208 272 208 "bussell\[1\]" "" } { 0 208 280 16 "bussell\[4..0\]" "" } { 256 616 673 272 "bussell\[0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bussell[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bussell\[2\] " "Info: Pin bussell\[2\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { bussell[2] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 8 40 208 24 "bussell\[4..0\]" "" } { 144 208 272 160 "bussell\[4\]" "" } { 160 208 272 176 "bussell\[3\]" "" } { 176 208 272 192 "bussell\[2\]" "" } { 192 208 272 208 "bussell\[1\]" "" } { 0 208 280 16 "bussell\[4..0\]" "" } { 256 616 673 272 "bussell\[0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bussell[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bussell\[3\] " "Info: Pin bussell\[3\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { bussell[3] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 8 40 208 24 "bussell\[4..0\]" "" } { 144 208 272 160 "bussell\[4\]" "" } { 160 208 272 176 "bussell\[3\]" "" } { 176 208 272 192 "bussell\[2\]" "" } { 192 208 272 208 "bussell\[1\]" "" } { 0 208 280 16 "bussell\[4..0\]" "" } { 256 616 673 272 "bussell\[0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bussell[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bussell\[1\] " "Info: Pin bussell\[1\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { bussell[1] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 8 40 208 24 "bussell\[4..0\]" "" } { 144 208 272 160 "bussell\[4\]" "" } { 160 208 272 176 "bussell\[3\]" "" } { 176 208 272 192 "bussell\[2\]" "" } { 192 208 272 208 "bussell\[1\]" "" } { 0 208 280 16 "bussell\[4..0\]" "" } { 256 616 673 272 "bussell\[0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { bussell[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[7\] " "Info: Pin k\[7\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { k[7] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 56 40 208 72 "k\[7..0\]" "" } { 320 208 272 336 "k\[7..0\]" "" } { 48 208 280 64 "k\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alusell\[1\] " "Info: Pin alusell\[1\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { alusell[1] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 40 40 208 56 "alusell\[5..0\]" "" } { 272 208 272 288 "alusell\[5\]" "" } { 288 208 272 304 "alusell\[4\]" "" } { 304 208 274 320 "alusell\[3..0\]" "" } { 32 208 280 48 "alusell\[5..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { alusell[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alusell\[0\] " "Info: Pin alusell\[0\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { alusell[0] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 40 40 208 56 "alusell\[5..0\]" "" } { 272 208 272 288 "alusell\[5\]" "" } { 288 208 272 304 "alusell\[4\]" "" } { 304 208 274 320 "alusell\[3..0\]" "" } { 32 208 280 48 "alusell\[5..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { alusell[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alusell\[2\] " "Info: Pin alusell\[2\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { alusell[2] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 40 40 208 56 "alusell\[5..0\]" "" } { 272 208 272 288 "alusell\[5\]" "" } { 288 208 272 304 "alusell\[4\]" "" } { 304 208 274 320 "alusell\[3..0\]" "" } { 32 208 280 48 "alusell\[5..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { alusell[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alusell\[5\] " "Info: Pin alusell\[5\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { alusell[5] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 40 40 208 56 "alusell\[5..0\]" "" } { 272 208 272 288 "alusell\[5\]" "" } { 288 208 272 304 "alusell\[4\]" "" } { 304 208 274 320 "alusell\[3..0\]" "" } { 32 208 280 48 "alusell\[5..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { alusell[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alusell\[3\] " "Info: Pin alusell\[3\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { alusell[3] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 40 40 208 56 "alusell\[5..0\]" "" } { 272 208 272 288 "alusell\[5\]" "" } { 288 208 272 304 "alusell\[4\]" "" } { 304 208 274 320 "alusell\[3..0\]" "" } { 32 208 280 48 "alusell\[5..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { alusell[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alusell\[4\] " "Info: Pin alusell\[4\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { alusell[4] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 40 40 208 56 "alusell\[5..0\]" "" } { 272 208 272 288 "alusell\[5\]" "" } { 288 208 272 304 "alusell\[4\]" "" } { 304 208 274 320 "alusell\[3..0\]" "" } { 32 208 280 48 "alusell\[5..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { alusell[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[6\] " "Info: Pin k\[6\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { k[6] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 56 40 208 72 "k\[7..0\]" "" } { 320 208 272 336 "k\[7..0\]" "" } { 48 208 280 64 "k\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[5\] " "Info: Pin k\[5\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { k[5] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 56 40 208 72 "k\[7..0\]" "" } { 320 208 272 336 "k\[7..0\]" "" } { 48 208 280 64 "k\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[4\] " "Info: Pin k\[4\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { k[4] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 56 40 208 72 "k\[7..0\]" "" } { 320 208 272 336 "k\[7..0\]" "" } { 48 208 280 64 "k\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[3\] " "Info: Pin k\[3\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { k[3] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 56 40 208 72 "k\[7..0\]" "" } { 320 208 272 336 "k\[7..0\]" "" } { 48 208 280 64 "k\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[2\] " "Info: Pin k\[2\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { k[2] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 56 40 208 72 "k\[7..0\]" "" } { 320 208 272 336 "k\[7..0\]" "" } { 48 208 280 64 "k\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[1\] " "Info: Pin k\[1\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { k[1] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 56 40 208 72 "k\[7..0\]" "" } { 320 208 272 336 "k\[7..0\]" "" } { 48 208 280 64 "k\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "k\[0\] " "Info: Pin k\[0\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { k[0] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 56 40 208 72 "k\[7..0\]" "" } { 320 208 272 336 "k\[7..0\]" "" } { 48 208 280 64 "k\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "werd\[1\] " "Info: Pin werd\[1\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { werd[1] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { -8 424 592 8 "werd\[1..0\]" "" } { -16 592 640 0 "werd\[1..0\]" "" } { 176 616 672 192 "werd\[0\]" "" } { 144 616 672 160 "werd\[1\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { werd[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { clk } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { -8 40 208 8 "clk" "" } { 128 208 272 144 "clk" "" } { -16 208 280 0 "clk" "" } { 128 634 672 144 "clk" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcsell\[2\] " "Info: Pin pcsell\[2\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { pcsell[2] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 8 424 592 24 "pcsell\[2..0\]" "" } { 0 592 646 16 "pcsell\[2..0\]" "" } { 224 616 672 240 "pcsell\[0\]" "" } { 192 616 672 208 "pcsell\[1\]" "" } { 160 616 672 176 "pcsell\[2\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcsell[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcsell\[0\] " "Info: Pin pcsell\[0\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { pcsell[0] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 8 424 592 24 "pcsell\[2..0\]" "" } { 0 592 646 16 "pcsell\[2..0\]" "" } { 224 616 672 240 "pcsell\[0\]" "" } { 192 616 672 208 "pcsell\[1\]" "" } { 160 616 672 176 "pcsell\[2\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcsell[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcsell\[1\] " "Info: Pin pcsell\[1\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { pcsell[1] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 8 424 592 24 "pcsell\[2..0\]" "" } { 0 592 646 16 "pcsell\[2..0\]" "" } { 224 616 672 240 "pcsell\[0\]" "" } { 192 616 672 208 "pcsell\[1\]" "" } { 160 616 672 176 "pcsell\[2\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcsell[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldreg\[3\] " "Info: Pin ldreg\[3\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { ldreg[3] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 24 40 208 40 "ldreg\[4..0\]" "" } { 208 208 272 224 "ldreg\[4\]" "" } { 224 208 272 240 "ldreg\[3\]" "" } { 240 208 272 256 "ldreg\[2\]" "" } { 256 208 272 272 "ldreg\[1\]" "" } { 16 208 280 32 "ldreg\[4..0\]" "" } { 272 616 672 288 "ldreg\[0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldreg[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldreg\[4\] " "Info: Pin ldreg\[4\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { ldreg[4] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 24 40 208 40 "ldreg\[4..0\]" "" } { 208 208 272 224 "ldreg\[4\]" "" } { 224 208 272 240 "ldreg\[3\]" "" } { 240 208 272 256 "ldreg\[2\]" "" } { 256 208 272 272 "ldreg\[1\]" "" } { 16 208 280 32 "ldreg\[4..0\]" "" } { 272 616 672 288 "ldreg\[0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldreg[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldreg\[1\] " "Info: Pin ldreg\[1\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { ldreg[1] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 24 40 208 40 "ldreg\[4..0\]" "" } { 208 208 272 224 "ldreg\[4\]" "" } { 224 208 272 240 "ldreg\[3\]" "" } { 240 208 272 256 "ldreg\[2\]" "" } { 256 208 272 272 "ldreg\[1\]" "" } { 16 208 280 32 "ldreg\[4..0\]" "" } { 272 616 672 288 "ldreg\[0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldreg[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldreg\[2\] " "Info: Pin ldreg\[2\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { ldreg[2] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 24 40 208 40 "ldreg\[4..0\]" "" } { 208 208 272 224 "ldreg\[4\]" "" } { 224 208 272 240 "ldreg\[3\]" "" } { 240 208 272 256 "ldreg\[2\]" "" } { 256 208 272 272 "ldreg\[1\]" "" } { 16 208 280 32 "ldreg\[4..0\]" "" } { 272 616 672 288 "ldreg\[0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldreg[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldreg\[0\] " "Info: Pin ldreg\[0\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { ldreg[0] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 24 40 208 40 "ldreg\[4..0\]" "" } { 208 208 272 224 "ldreg\[4\]" "" } { 224 208 272 240 "ldreg\[3\]" "" } { 240 208 272 256 "ldreg\[2\]" "" } { 256 208 272 272 "ldreg\[1\]" "" } { 16 208 280 32 "ldreg\[4..0\]" "" } { 272 616 672 288 "ldreg\[0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldreg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 17 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 17" {  } { { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { -8 40 208 8 "clk" "" } { 128 208 272 144 "clk" "" } { -16 208 280 0 "clk" "" } { 128 634 672 144 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "pcsell\[2\] Global clock in PIN 16 " "Info: Automatically promoted signal \"pcsell\[2\]\" to use Global clock in PIN 16" {  } { { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 8 424 592 24 "pcsell\[2..0\]" "" } { 0 592 646 16 "pcsell\[2..0\]" "" } { 224 616 672 240 "pcsell\[0\]" "" } { 192 616 672 208 "pcsell\[1\]" "" } { 160 616 672 176 "pcsell\[2\]" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 3.3V 28 0 8 " "Info: Number of I/O pins in group: 36 (unused VREF, 3.3V VCCIO, 28 input, 0 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 18 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 28 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register zjw_yunsuanqi_vhdl:inst\|dr1\[0\] register zjw_yunsuanqi_vhdl:inst\|dr1\[7\] -88.502 ns " "Info: Slack time is -88.502 ns between source register \"zjw_yunsuanqi_vhdl:inst\|dr1\[0\]\" and destination register \"zjw_yunsuanqi_vhdl:inst\|dr1\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.739 ns + Largest register register " "Info: + Largest register to register requirement is 0.739 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.753 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 200 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 200; CLK Node = 'clk'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { -8 40 208 8 "clk" "" } { 128 208 272 144 "clk" "" } { -16 208 280 0 "clk" "" } { 128 634 672 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns zjw_yunsuanqi_vhdl:inst\|dr1\[7\] 2 REG Unassigned 23 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 23; REG Node = 'zjw_yunsuanqi_vhdl:inst\|dr1\[7\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk zjw_yunsuanqi_vhdl:inst|dr1[7] } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { -8 40 208 8 "clk" "" } { 128 208 272 144 "clk" "" } { -16 208 280 0 "clk" "" } { 128 634 672 144 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.753 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 200 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 200; CLK Node = 'clk'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { -8 40 208 8 "clk" "" } { 128 208 272 144 "clk" "" } { -16 208 280 0 "clk" "" } { 128 634 672 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns zjw_yunsuanqi_vhdl:inst\|dr1\[7\] 2 REG Unassigned 23 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 23; REG Node = 'zjw_yunsuanqi_vhdl:inst\|dr1\[7\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk zjw_yunsuanqi_vhdl:inst|dr1[7] } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { -8 40 208 8 "clk" "" } { 128 208 272 144 "clk" "" } { -16 208 280 0 "clk" "" } { 128 634 672 144 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.753 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 200 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 200; CLK Node = 'clk'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { -8 40 208 8 "clk" "" } { 128 208 272 144 "clk" "" } { -16 208 280 0 "clk" "" } { 128 634 672 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns zjw_yunsuanqi_vhdl:inst\|dr1\[0\] 2 REG Unassigned 49 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 49; REG Node = 'zjw_yunsuanqi_vhdl:inst\|dr1\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk zjw_yunsuanqi_vhdl:inst|dr1[0] } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { -8 40 208 8 "clk" "" } { 128 208 272 144 "clk" "" } { -16 208 280 0 "clk" "" } { 128 634 672 144 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.753 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 200 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 200; CLK Node = 'clk'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { -8 40 208 8 "clk" "" } { 128 208 272 144 "clk" "" } { -16 208 280 0 "clk" "" } { 128 634 672 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns zjw_yunsuanqi_vhdl:inst\|dr1\[0\] 2 REG Unassigned 49 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 49; REG Node = 'zjw_yunsuanqi_vhdl:inst\|dr1\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk zjw_yunsuanqi_vhdl:inst|dr1[0] } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { -8 40 208 8 "clk" "" } { 128 208 272 144 "clk" "" } { -16 208 280 0 "clk" "" } { 128 634 672 144 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "67.632 ns - Longest register register " "Info: - Longest register to register delay is 67.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zjw_yunsuanqi_vhdl:inst\|dr1\[0\] 1 REG Unassigned 49 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 49; REG Node = 'zjw_yunsuanqi_vhdl:inst\|dr1\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|dr1[0] } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.114 ns) 1.441 ns zjw_yunsuanqi_vhdl:inst\|aluout~89 2 COMB Unassigned 7 " "Info: 2: + IC(1.327 ns) + CELL(0.114 ns) = 1.441 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|aluout~89'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { zjw_yunsuanqi_vhdl:inst|dr1[0] zjw_yunsuanqi_vhdl:inst|aluout~89 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.442 ns) 3.144 ns zjw_yunsuanqi_vhdl:inst\|Add15~14 3 COMB Unassigned 4 " "Info: 3: + IC(1.261 ns) + CELL(0.442 ns) = 3.144 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Add15~14'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { zjw_yunsuanqi_vhdl:inst|aluout~89 zjw_yunsuanqi_vhdl:inst|Add15~14 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.590 ns) 4.357 ns zjw_yunsuanqi_vhdl:inst\|Add14~14 4 COMB Unassigned 1 " "Info: 4: + IC(0.623 ns) + CELL(0.590 ns) = 4.357 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Add14~14'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { zjw_yunsuanqi_vhdl:inst|Add15~14 zjw_yunsuanqi_vhdl:inst|Add14~14 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.442 ns) 5.734 ns zjw_yunsuanqi_vhdl:inst\|Mux7~20 5 COMB Unassigned 2 " "Info: 5: + IC(0.935 ns) + CELL(0.442 ns) = 5.734 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Mux7~20'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { zjw_yunsuanqi_vhdl:inst|Add14~14 zjw_yunsuanqi_vhdl:inst|Mux7~20 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.292 ns) 6.388 ns zjw_yunsuanqi_vhdl:inst\|Mux7~21 6 COMB Unassigned 1 " "Info: 6: + IC(0.362 ns) + CELL(0.292 ns) = 6.388 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Mux7~21'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { zjw_yunsuanqi_vhdl:inst|Mux7~20 zjw_yunsuanqi_vhdl:inst|Mux7~21 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 7.042 ns zjw_yunsuanqi_vhdl:inst\|Mux7~22 7 COMB Unassigned 1 " "Info: 7: + IC(0.540 ns) + CELL(0.114 ns) = 7.042 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Mux7~22'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { zjw_yunsuanqi_vhdl:inst|Mux7~21 zjw_yunsuanqi_vhdl:inst|Mux7~22 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 7.696 ns zjw_yunsuanqi_vhdl:inst\|Mux7~23 8 COMB Unassigned 2 " "Info: 8: + IC(0.540 ns) + CELL(0.114 ns) = 7.696 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Mux7~23'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { zjw_yunsuanqi_vhdl:inst|Mux7~22 zjw_yunsuanqi_vhdl:inst|Mux7~23 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.242 ns) 8.938 ns zjw_yunsuanqi_vhdl:inst\|Mux7~24 9 COMB LOOP Unassigned 4 " "Info: 9: + IC(0.000 ns) + CELL(1.242 ns) = 8.938 ns; Loc. = Unassigned; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst\|Mux7~24'" { { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux7~24 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux7~24\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux7~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux7~6 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux7~6\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux7~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux7~7 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux7~7\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux7~7 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux1~55 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux1~55\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux1~55 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux7~24 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux7~6 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux7~7 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux1~55 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { zjw_yunsuanqi_vhdl:inst|Mux7~23 zjw_yunsuanqi_vhdl:inst|Mux7~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.575 ns) 10.608 ns zjw_yunsuanqi_vhdl:inst\|Add3~15COUT1_24 10 COMB Unassigned 3 " "Info: 10: + IC(1.095 ns) + CELL(0.575 ns) = 10.608 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Add3~15COUT1_24'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { zjw_yunsuanqi_vhdl:inst|Mux7~24 zjw_yunsuanqi_vhdl:inst|Add3~15COUT1_24 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.498 ns) 19.106 ns zjw_yunsuanqi_vhdl:inst\|Mux6~24 11 COMB LOOP Unassigned 4 " "Info: 11: + IC(0.000 ns) + CELL(8.498 ns) = 19.106 ns; Loc. = Unassigned; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst\|Mux6~24'" { { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux6~24 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux6~24\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux6~22 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux6~22\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Add3~12 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Add3~12\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux6~4 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux6~4\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux6~6 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux6~6\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux6~21 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux6~21\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux6~3 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux6~3\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~24 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~22 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~12 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~4 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~6 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~21 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~3 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.498 ns" { zjw_yunsuanqi_vhdl:inst|Add3~15COUT1_24 zjw_yunsuanqi_vhdl:inst|Mux6~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.575 ns) 20.789 ns zjw_yunsuanqi_vhdl:inst\|Add3~13COUT1_26 12 COMB Unassigned 3 " "Info: 12: + IC(1.108 ns) + CELL(0.575 ns) = 20.789 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Add3~13COUT1_26'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { zjw_yunsuanqi_vhdl:inst|Mux6~24 zjw_yunsuanqi_vhdl:inst|Add3~13COUT1_26 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.684 ns) 31.473 ns zjw_yunsuanqi_vhdl:inst\|Mux5~24 13 COMB LOOP Unassigned 4 " "Info: 13: + IC(0.000 ns) + CELL(10.684 ns) = 31.473 ns; Loc. = Unassigned; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst\|Mux5~24'" { { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux5~4 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux5~4\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux5~24 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux5~24\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux5~23 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux5~23\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~23 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Add3~10 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Add3~10\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~10 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux5~3 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux5~3\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux5~5 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux5~5\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux5~22 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux5~22\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux5~6 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux5~6\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux5~21 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux5~21\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~4 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~24 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~23 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~10 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~3 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~5 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~22 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~6 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~21 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "10.684 ns" { zjw_yunsuanqi_vhdl:inst|Add3~13COUT1_26 zjw_yunsuanqi_vhdl:inst|Mux5~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.575 ns) 32.433 ns zjw_yunsuanqi_vhdl:inst\|Add3~11COUT1_28 14 COMB Unassigned 3 " "Info: 14: + IC(0.385 ns) + CELL(0.575 ns) = 32.433 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Add3~11COUT1_28'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { zjw_yunsuanqi_vhdl:inst|Mux5~24 zjw_yunsuanqi_vhdl:inst|Add3~11COUT1_28 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.498 ns) 40.931 ns zjw_yunsuanqi_vhdl:inst\|Mux4~24 15 COMB LOOP Unassigned 4 " "Info: 15: + IC(0.000 ns) + CELL(8.498 ns) = 40.931 ns; Loc. = Unassigned; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst\|Mux4~24'" { { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Add3~8 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Add3~8\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux4~3 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux4~3\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux4~24 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux4~24\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux4~22 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux4~22\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux4~4 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux4~4\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux4~6 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux4~6\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux4~21 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux4~21\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~8 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~3 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~24 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~22 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~4 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~6 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~21 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.498 ns" { zjw_yunsuanqi_vhdl:inst|Add3~11COUT1_28 zjw_yunsuanqi_vhdl:inst|Mux4~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.575 ns) 42.520 ns zjw_yunsuanqi_vhdl:inst\|Add3~9COUT1_30 16 COMB Unassigned 3 " "Info: 16: + IC(1.014 ns) + CELL(0.575 ns) = 42.520 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Add3~9COUT1_30'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { zjw_yunsuanqi_vhdl:inst|Mux4~24 zjw_yunsuanqi_vhdl:inst|Add3~9COUT1_30 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.684 ns) 53.204 ns zjw_yunsuanqi_vhdl:inst\|Mux3~24 17 COMB LOOP Unassigned 3 " "Info: 17: + IC(0.000 ns) + CELL(10.684 ns) = 53.204 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst\|Mux3~24'" { { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux3~3 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux3~3\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux3~22 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux3~22\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Add3~6 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Add3~6\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux3~4 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux3~4\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux3~6 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux3~6\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux3~21 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux3~21\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux3~24 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux3~24\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux3~23 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux3~23\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~23 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux3~5 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux3~5\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~3 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~22 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~6 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~4 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~6 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~21 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~24 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~23 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~5 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "10.684 ns" { zjw_yunsuanqi_vhdl:inst|Add3~9COUT1_30 zjw_yunsuanqi_vhdl:inst|Mux3~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.838 ns) 54.427 ns zjw_yunsuanqi_vhdl:inst\|Add3~7 18 COMB Unassigned 6 " "Info: 18: + IC(0.385 ns) + CELL(0.838 ns) = 54.427 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Add3~7'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { zjw_yunsuanqi_vhdl:inst|Mux3~24 zjw_yunsuanqi_vhdl:inst|Add3~7 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.457 ns) 64.884 ns zjw_yunsuanqi_vhdl:inst\|Mux0~23 19 COMB LOOP Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(10.457 ns) = 64.884 ns; Loc. = Unassigned; Fanout = 2; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst\|Mux0~23'" { { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux0~21 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux0~21\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Add3~0 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Add3~0\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux0~3 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux0~3\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux0~4 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux0~4\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux0~20 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux0~20\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~20 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux0~22 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux0~22\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux0~23 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux0~23\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~23 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux0~2 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux0~2\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux0~5 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_yunsuanqi_vhdl:inst\|Mux0~5\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~21 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~0 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~3 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~4 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~20 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~22 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~23 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~2 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~5 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "10.457 ns" { zjw_yunsuanqi_vhdl:inst|Add3~7 zjw_yunsuanqi_vhdl:inst|Mux0~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 65.538 ns zjw_yunsuanqi_vhdl:inst\|bus_Reg\[7\]~38 20 COMB Unassigned 2 " "Info: 20: + IC(0.540 ns) + CELL(0.114 ns) = 65.538 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|bus_Reg\[7\]~38'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { zjw_yunsuanqi_vhdl:inst|Mux0~23 zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~38 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.064 ns) + CELL(0.590 ns) 66.192 ns zjw_yunsuanqi_vhdl:inst\|bus_Reg\[7\]~43 21 COMB Unassigned 4 " "Info: 21: + IC(0.064 ns) + CELL(0.590 ns) = 66.192 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|bus_Reg\[7\]~43'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~38 zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~43 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.115 ns) 67.632 ns zjw_yunsuanqi_vhdl:inst\|dr1\[7\] 22 REG Unassigned 23 " "Info: 22: + IC(1.325 ns) + CELL(0.115 ns) = 67.632 ns; Loc. = Unassigned; Fanout = 23; REG Node = 'zjw_yunsuanqi_vhdl:inst\|dr1\[7\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~43 zjw_yunsuanqi_vhdl:inst|dr1[7] } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "56.128 ns ( 82.99 % ) " "Info: Total cell delay = 56.128 ns ( 82.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.504 ns ( 17.01 % ) " "Info: Total interconnect delay = 11.504 ns ( 17.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "67.632 ns" { zjw_yunsuanqi_vhdl:inst|dr1[0] zjw_yunsuanqi_vhdl:inst|aluout~89 zjw_yunsuanqi_vhdl:inst|Add15~14 zjw_yunsuanqi_vhdl:inst|Add14~14 zjw_yunsuanqi_vhdl:inst|Mux7~20 zjw_yunsuanqi_vhdl:inst|Mux7~21 zjw_yunsuanqi_vhdl:inst|Mux7~22 zjw_yunsuanqi_vhdl:inst|Mux7~23 zjw_yunsuanqi_vhdl:inst|Mux7~24 zjw_yunsuanqi_vhdl:inst|Add3~15COUT1_24 zjw_yunsuanqi_vhdl:inst|Mux6~24 zjw_yunsuanqi_vhdl:inst|Add3~13COUT1_26 zjw_yunsuanqi_vhdl:inst|Mux5~24 zjw_yunsuanqi_vhdl:inst|Add3~11COUT1_28 zjw_yunsuanqi_vhdl:inst|Mux4~24 zjw_yunsuanqi_vhdl:inst|Add3~9COUT1_30 zjw_yunsuanqi_vhdl:inst|Mux3~24 zjw_yunsuanqi_vhdl:inst|Add3~7 zjw_yunsuanqi_vhdl:inst|Mux0~23 zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~38 zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~43 zjw_yunsuanqi_vhdl:inst|dr1[7] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "67.632 ns" { zjw_yunsuanqi_vhdl:inst|dr1[0] zjw_yunsuanqi_vhdl:inst|aluout~89 zjw_yunsuanqi_vhdl:inst|Add15~14 zjw_yunsuanqi_vhdl:inst|Add14~14 zjw_yunsuanqi_vhdl:inst|Mux7~20 zjw_yunsuanqi_vhdl:inst|Mux7~21 zjw_yunsuanqi_vhdl:inst|Mux7~22 zjw_yunsuanqi_vhdl:inst|Mux7~23 zjw_yunsuanqi_vhdl:inst|Mux7~24 zjw_yunsuanqi_vhdl:inst|Add3~15COUT1_24 zjw_yunsuanqi_vhdl:inst|Mux6~24 zjw_yunsuanqi_vhdl:inst|Add3~13COUT1_26 zjw_yunsuanqi_vhdl:inst|Mux5~24 zjw_yunsuanqi_vhdl:inst|Add3~11COUT1_28 zjw_yunsuanqi_vhdl:inst|Mux4~24 zjw_yunsuanqi_vhdl:inst|Add3~9COUT1_30 zjw_yunsuanqi_vhdl:inst|Mux3~24 zjw_yunsuanqi_vhdl:inst|Add3~7 zjw_yunsuanqi_vhdl:inst|Mux0~23 zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~38 zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~43 zjw_yunsuanqi_vhdl:inst|dr1[7] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "67.632 ns register register " "Info: Estimated most critical path is register to register delay of 67.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zjw_yunsuanqi_vhdl:inst\|dr1\[0\] 1 REG LAB_X19_Y6 49 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y6; Fanout = 49; REG Node = 'zjw_yunsuanqi_vhdl:inst\|dr1\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|dr1[0] } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.114 ns) 1.441 ns zjw_yunsuanqi_vhdl:inst\|aluout~89 2 COMB LAB_X20_Y8 7 " "Info: 2: + IC(1.327 ns) + CELL(0.114 ns) = 1.441 ns; Loc. = LAB_X20_Y8; Fanout = 7; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|aluout~89'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { zjw_yunsuanqi_vhdl:inst|dr1[0] zjw_yunsuanqi_vhdl:inst|aluout~89 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.442 ns) 3.144 ns zjw_yunsuanqi_vhdl:inst\|Add15~14 3 COMB LAB_X19_Y4 4 " "Info: 3: + IC(1.261 ns) + CELL(0.442 ns) = 3.144 ns; Loc. = LAB_X19_Y4; Fanout = 4; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Add15~14'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { zjw_yunsuanqi_vhdl:inst|aluout~89 zjw_yunsuanqi_vhdl:inst|Add15~14 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.590 ns) 4.357 ns zjw_yunsuanqi_vhdl:inst\|Add14~14 4 COMB LAB_X20_Y4 1 " "Info: 4: + IC(0.623 ns) + CELL(0.590 ns) = 4.357 ns; Loc. = LAB_X20_Y4; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Add14~14'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { zjw_yunsuanqi_vhdl:inst|Add15~14 zjw_yunsuanqi_vhdl:inst|Add14~14 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.442 ns) 5.734 ns zjw_yunsuanqi_vhdl:inst\|Mux7~20 5 COMB LAB_X21_Y7 2 " "Info: 5: + IC(0.935 ns) + CELL(0.442 ns) = 5.734 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Mux7~20'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { zjw_yunsuanqi_vhdl:inst|Add14~14 zjw_yunsuanqi_vhdl:inst|Mux7~20 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.292 ns) 6.388 ns zjw_yunsuanqi_vhdl:inst\|Mux7~21 6 COMB LAB_X21_Y7 1 " "Info: 6: + IC(0.362 ns) + CELL(0.292 ns) = 6.388 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Mux7~21'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { zjw_yunsuanqi_vhdl:inst|Mux7~20 zjw_yunsuanqi_vhdl:inst|Mux7~21 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 7.042 ns zjw_yunsuanqi_vhdl:inst\|Mux7~22 7 COMB LAB_X21_Y7 1 " "Info: 7: + IC(0.540 ns) + CELL(0.114 ns) = 7.042 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Mux7~22'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { zjw_yunsuanqi_vhdl:inst|Mux7~21 zjw_yunsuanqi_vhdl:inst|Mux7~22 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 7.696 ns zjw_yunsuanqi_vhdl:inst\|Mux7~23 8 COMB LAB_X21_Y7 2 " "Info: 8: + IC(0.540 ns) + CELL(0.114 ns) = 7.696 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Mux7~23'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { zjw_yunsuanqi_vhdl:inst|Mux7~22 zjw_yunsuanqi_vhdl:inst|Mux7~23 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.242 ns) 8.938 ns zjw_yunsuanqi_vhdl:inst\|Mux7~24 9 COMB LOOP LAB_X19_Y10 4 " "Info: 9: + IC(0.000 ns) + CELL(1.242 ns) = 8.938 ns; Loc. = LAB_X19_Y10; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst\|Mux7~24'" { { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux7~24 LAB_X19_Y10 " "Info: Loc. = LAB_X19_Y10; Node \"zjw_yunsuanqi_vhdl:inst\|Mux7~24\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux7~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux7~6 LAB_X19_Y10 " "Info: Loc. = LAB_X19_Y10; Node \"zjw_yunsuanqi_vhdl:inst\|Mux7~6\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux7~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux7~7 LAB_X19_Y10 " "Info: Loc. = LAB_X19_Y10; Node \"zjw_yunsuanqi_vhdl:inst\|Mux7~7\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux7~7 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux1~55 LAB_X19_Y10 " "Info: Loc. = LAB_X19_Y10; Node \"zjw_yunsuanqi_vhdl:inst\|Mux1~55\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux1~55 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux7~24 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux7~6 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux7~7 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux1~55 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { zjw_yunsuanqi_vhdl:inst|Mux7~23 zjw_yunsuanqi_vhdl:inst|Mux7~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.575 ns) 10.608 ns zjw_yunsuanqi_vhdl:inst\|Add3~15COUT1_24 10 COMB LAB_X18_Y8 3 " "Info: 10: + IC(1.095 ns) + CELL(0.575 ns) = 10.608 ns; Loc. = LAB_X18_Y8; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Add3~15COUT1_24'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { zjw_yunsuanqi_vhdl:inst|Mux7~24 zjw_yunsuanqi_vhdl:inst|Add3~15COUT1_24 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.498 ns) 19.106 ns zjw_yunsuanqi_vhdl:inst\|Mux6~24 11 COMB LOOP LAB_X19_Y5 4 " "Info: 11: + IC(0.000 ns) + CELL(8.498 ns) = 19.106 ns; Loc. = LAB_X19_Y5; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst\|Mux6~24'" { { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux6~24 LAB_X19_Y5 " "Info: Loc. = LAB_X19_Y5; Node \"zjw_yunsuanqi_vhdl:inst\|Mux6~24\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux6~22 LAB_X19_Y5 " "Info: Loc. = LAB_X19_Y5; Node \"zjw_yunsuanqi_vhdl:inst\|Mux6~22\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Add3~12 LAB_X18_Y8 " "Info: Loc. = LAB_X18_Y8; Node \"zjw_yunsuanqi_vhdl:inst\|Add3~12\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~12 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux6~4 LAB_X19_Y7 " "Info: Loc. = LAB_X19_Y7; Node \"zjw_yunsuanqi_vhdl:inst\|Mux6~4\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux6~6 LAB_X19_Y7 " "Info: Loc. = LAB_X19_Y7; Node \"zjw_yunsuanqi_vhdl:inst\|Mux6~6\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux6~21 LAB_X19_Y7 " "Info: Loc. = LAB_X19_Y7; Node \"zjw_yunsuanqi_vhdl:inst\|Mux6~21\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux6~3 LAB_X19_Y7 " "Info: Loc. = LAB_X19_Y7; Node \"zjw_yunsuanqi_vhdl:inst\|Mux6~3\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~24 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~22 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~12 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~4 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~6 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~21 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux6~3 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.498 ns" { zjw_yunsuanqi_vhdl:inst|Add3~15COUT1_24 zjw_yunsuanqi_vhdl:inst|Mux6~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.575 ns) 20.789 ns zjw_yunsuanqi_vhdl:inst\|Add3~13COUT1_26 12 COMB LAB_X18_Y8 3 " "Info: 12: + IC(1.108 ns) + CELL(0.575 ns) = 20.789 ns; Loc. = LAB_X18_Y8; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Add3~13COUT1_26'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { zjw_yunsuanqi_vhdl:inst|Mux6~24 zjw_yunsuanqi_vhdl:inst|Add3~13COUT1_26 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.684 ns) 31.473 ns zjw_yunsuanqi_vhdl:inst\|Mux5~24 13 COMB LOOP LAB_X18_Y8 4 " "Info: 13: + IC(0.000 ns) + CELL(10.684 ns) = 31.473 ns; Loc. = LAB_X18_Y8; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst\|Mux5~24'" { { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux5~4 LAB_X17_Y7 " "Info: Loc. = LAB_X17_Y7; Node \"zjw_yunsuanqi_vhdl:inst\|Mux5~4\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux5~24 LAB_X18_Y8 " "Info: Loc. = LAB_X18_Y8; Node \"zjw_yunsuanqi_vhdl:inst\|Mux5~24\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux5~23 LAB_X19_Y8 " "Info: Loc. = LAB_X19_Y8; Node \"zjw_yunsuanqi_vhdl:inst\|Mux5~23\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~23 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Add3~10 LAB_X18_Y8 " "Info: Loc. = LAB_X18_Y8; Node \"zjw_yunsuanqi_vhdl:inst\|Add3~10\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~10 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux5~3 LAB_X17_Y7 " "Info: Loc. = LAB_X17_Y7; Node \"zjw_yunsuanqi_vhdl:inst\|Mux5~3\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux5~5 LAB_X17_Y7 " "Info: Loc. = LAB_X17_Y7; Node \"zjw_yunsuanqi_vhdl:inst\|Mux5~5\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux5~22 LAB_X19_Y8 " "Info: Loc. = LAB_X19_Y8; Node \"zjw_yunsuanqi_vhdl:inst\|Mux5~22\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux5~6 LAB_X17_Y7 " "Info: Loc. = LAB_X17_Y7; Node \"zjw_yunsuanqi_vhdl:inst\|Mux5~6\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux5~21 LAB_X19_Y8 " "Info: Loc. = LAB_X19_Y8; Node \"zjw_yunsuanqi_vhdl:inst\|Mux5~21\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~4 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~24 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~23 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~10 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~3 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~5 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~22 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~6 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux5~21 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "10.684 ns" { zjw_yunsuanqi_vhdl:inst|Add3~13COUT1_26 zjw_yunsuanqi_vhdl:inst|Mux5~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.575 ns) 32.433 ns zjw_yunsuanqi_vhdl:inst\|Add3~11COUT1_28 14 COMB LAB_X18_Y8 3 " "Info: 14: + IC(0.385 ns) + CELL(0.575 ns) = 32.433 ns; Loc. = LAB_X18_Y8; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Add3~11COUT1_28'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { zjw_yunsuanqi_vhdl:inst|Mux5~24 zjw_yunsuanqi_vhdl:inst|Add3~11COUT1_28 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.498 ns) 40.931 ns zjw_yunsuanqi_vhdl:inst\|Mux4~24 15 COMB LOOP LAB_X15_Y8 4 " "Info: 15: + IC(0.000 ns) + CELL(8.498 ns) = 40.931 ns; Loc. = LAB_X15_Y8; Fanout = 4; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst\|Mux4~24'" { { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Add3~8 LAB_X18_Y8 " "Info: Loc. = LAB_X18_Y8; Node \"zjw_yunsuanqi_vhdl:inst\|Add3~8\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~8 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux4~3 LAB_X15_Y7 " "Info: Loc. = LAB_X15_Y7; Node \"zjw_yunsuanqi_vhdl:inst\|Mux4~3\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux4~24 LAB_X15_Y8 " "Info: Loc. = LAB_X15_Y8; Node \"zjw_yunsuanqi_vhdl:inst\|Mux4~24\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux4~22 LAB_X15_Y8 " "Info: Loc. = LAB_X15_Y8; Node \"zjw_yunsuanqi_vhdl:inst\|Mux4~22\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux4~4 LAB_X15_Y7 " "Info: Loc. = LAB_X15_Y7; Node \"zjw_yunsuanqi_vhdl:inst\|Mux4~4\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux4~6 LAB_X15_Y7 " "Info: Loc. = LAB_X15_Y7; Node \"zjw_yunsuanqi_vhdl:inst\|Mux4~6\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux4~21 LAB_X15_Y7 " "Info: Loc. = LAB_X15_Y7; Node \"zjw_yunsuanqi_vhdl:inst\|Mux4~21\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~8 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~3 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~24 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~22 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~4 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~6 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux4~21 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.498 ns" { zjw_yunsuanqi_vhdl:inst|Add3~11COUT1_28 zjw_yunsuanqi_vhdl:inst|Mux4~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.575 ns) 42.520 ns zjw_yunsuanqi_vhdl:inst\|Add3~9COUT1_30 16 COMB LAB_X18_Y8 3 " "Info: 16: + IC(1.014 ns) + CELL(0.575 ns) = 42.520 ns; Loc. = LAB_X18_Y8; Fanout = 3; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Add3~9COUT1_30'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { zjw_yunsuanqi_vhdl:inst|Mux4~24 zjw_yunsuanqi_vhdl:inst|Add3~9COUT1_30 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.684 ns) 53.204 ns zjw_yunsuanqi_vhdl:inst\|Mux3~24 17 COMB LOOP LAB_X18_Y8 3 " "Info: 17: + IC(0.000 ns) + CELL(10.684 ns) = 53.204 ns; Loc. = LAB_X18_Y8; Fanout = 3; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst\|Mux3~24'" { { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux3~3 LAB_X19_Y9 " "Info: Loc. = LAB_X19_Y9; Node \"zjw_yunsuanqi_vhdl:inst\|Mux3~3\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux3~22 LAB_X19_Y9 " "Info: Loc. = LAB_X19_Y9; Node \"zjw_yunsuanqi_vhdl:inst\|Mux3~22\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Add3~6 LAB_X18_Y8 " "Info: Loc. = LAB_X18_Y8; Node \"zjw_yunsuanqi_vhdl:inst\|Add3~6\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux3~4 LAB_X19_Y9 " "Info: Loc. = LAB_X19_Y9; Node \"zjw_yunsuanqi_vhdl:inst\|Mux3~4\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux3~6 LAB_X19_Y9 " "Info: Loc. = LAB_X19_Y9; Node \"zjw_yunsuanqi_vhdl:inst\|Mux3~6\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux3~21 LAB_X19_Y9 " "Info: Loc. = LAB_X19_Y9; Node \"zjw_yunsuanqi_vhdl:inst\|Mux3~21\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux3~24 LAB_X18_Y8 " "Info: Loc. = LAB_X18_Y8; Node \"zjw_yunsuanqi_vhdl:inst\|Mux3~24\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux3~23 LAB_X19_Y8 " "Info: Loc. = LAB_X19_Y8; Node \"zjw_yunsuanqi_vhdl:inst\|Mux3~23\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~23 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux3~5 LAB_X19_Y9 " "Info: Loc. = LAB_X19_Y9; Node \"zjw_yunsuanqi_vhdl:inst\|Mux3~5\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~3 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~22 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~6 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~4 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~6 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~21 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~24 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~23 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux3~5 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "10.684 ns" { zjw_yunsuanqi_vhdl:inst|Add3~9COUT1_30 zjw_yunsuanqi_vhdl:inst|Mux3~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.838 ns) 54.427 ns zjw_yunsuanqi_vhdl:inst\|Add3~7 18 COMB LAB_X18_Y8 6 " "Info: 18: + IC(0.385 ns) + CELL(0.838 ns) = 54.427 ns; Loc. = LAB_X18_Y8; Fanout = 6; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|Add3~7'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { zjw_yunsuanqi_vhdl:inst|Mux3~24 zjw_yunsuanqi_vhdl:inst|Add3~7 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.457 ns) 64.884 ns zjw_yunsuanqi_vhdl:inst\|Mux0~23 19 COMB LOOP LAB_X17_Y8 2 " "Info: 19: + IC(0.000 ns) + CELL(10.457 ns) = 64.884 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB LOOP Node = 'zjw_yunsuanqi_vhdl:inst\|Mux0~23'" { { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux0~21 LAB_X18_Y5 " "Info: Loc. = LAB_X18_Y5; Node \"zjw_yunsuanqi_vhdl:inst\|Mux0~21\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Add3~0 LAB_X18_Y8 " "Info: Loc. = LAB_X18_Y8; Node \"zjw_yunsuanqi_vhdl:inst\|Add3~0\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux0~3 LAB_X17_Y7 " "Info: Loc. = LAB_X17_Y7; Node \"zjw_yunsuanqi_vhdl:inst\|Mux0~3\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux0~4 LAB_X17_Y7 " "Info: Loc. = LAB_X17_Y7; Node \"zjw_yunsuanqi_vhdl:inst\|Mux0~4\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux0~20 LAB_X18_Y5 " "Info: Loc. = LAB_X18_Y5; Node \"zjw_yunsuanqi_vhdl:inst\|Mux0~20\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~20 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux0~22 LAB_X18_Y5 " "Info: Loc. = LAB_X18_Y5; Node \"zjw_yunsuanqi_vhdl:inst\|Mux0~22\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux0~23 LAB_X17_Y8 " "Info: Loc. = LAB_X17_Y8; Node \"zjw_yunsuanqi_vhdl:inst\|Mux0~23\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~23 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux0~2 LAB_X17_Y7 " "Info: Loc. = LAB_X17_Y7; Node \"zjw_yunsuanqi_vhdl:inst\|Mux0~2\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "zjw_yunsuanqi_vhdl:inst\|Mux0~5 LAB_X17_Y7 " "Info: Loc. = LAB_X17_Y7; Node \"zjw_yunsuanqi_vhdl:inst\|Mux0~5\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~21 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Add3~0 } "NODE_NAME" } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~3 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~4 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~20 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~22 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~23 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~2 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_yunsuanqi_vhdl:inst|Mux0~5 } "NODE_NAME" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "10.457 ns" { zjw_yunsuanqi_vhdl:inst|Add3~7 zjw_yunsuanqi_vhdl:inst|Mux0~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.114 ns) 65.538 ns zjw_yunsuanqi_vhdl:inst\|bus_Reg\[7\]~38 20 COMB LAB_X17_Y8 2 " "Info: 20: + IC(0.540 ns) + CELL(0.114 ns) = 65.538 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|bus_Reg\[7\]~38'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { zjw_yunsuanqi_vhdl:inst|Mux0~23 zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~38 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.064 ns) + CELL(0.590 ns) 66.192 ns zjw_yunsuanqi_vhdl:inst\|bus_Reg\[7\]~43 21 COMB LAB_X17_Y8 4 " "Info: 21: + IC(0.064 ns) + CELL(0.590 ns) = 66.192 ns; Loc. = LAB_X17_Y8; Fanout = 4; COMB Node = 'zjw_yunsuanqi_vhdl:inst\|bus_Reg\[7\]~43'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~38 zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~43 } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.115 ns) 67.632 ns zjw_yunsuanqi_vhdl:inst\|dr1\[7\] 22 REG LAB_X18_Y5 23 " "Info: 22: + IC(1.325 ns) + CELL(0.115 ns) = 67.632 ns; Loc. = LAB_X18_Y5; Fanout = 23; REG Node = 'zjw_yunsuanqi_vhdl:inst\|dr1\[7\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~43 zjw_yunsuanqi_vhdl:inst|dr1[7] } "NODE_NAME" } } { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "56.128 ns ( 82.99 % ) " "Info: Total cell delay = 56.128 ns ( 82.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.504 ns ( 17.01 % ) " "Info: Total interconnect delay = 11.504 ns ( 17.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "67.632 ns" { zjw_yunsuanqi_vhdl:inst|dr1[0] zjw_yunsuanqi_vhdl:inst|aluout~89 zjw_yunsuanqi_vhdl:inst|Add15~14 zjw_yunsuanqi_vhdl:inst|Add14~14 zjw_yunsuanqi_vhdl:inst|Mux7~20 zjw_yunsuanqi_vhdl:inst|Mux7~21 zjw_yunsuanqi_vhdl:inst|Mux7~22 zjw_yunsuanqi_vhdl:inst|Mux7~23 zjw_yunsuanqi_vhdl:inst|Mux7~24 zjw_yunsuanqi_vhdl:inst|Add3~15COUT1_24 zjw_yunsuanqi_vhdl:inst|Mux6~24 zjw_yunsuanqi_vhdl:inst|Add3~13COUT1_26 zjw_yunsuanqi_vhdl:inst|Mux5~24 zjw_yunsuanqi_vhdl:inst|Add3~11COUT1_28 zjw_yunsuanqi_vhdl:inst|Mux4~24 zjw_yunsuanqi_vhdl:inst|Add3~9COUT1_30 zjw_yunsuanqi_vhdl:inst|Mux3~24 zjw_yunsuanqi_vhdl:inst|Add3~7 zjw_yunsuanqi_vhdl:inst|Mux0~23 zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~38 zjw_yunsuanqi_vhdl:inst|bus_Reg[7]~43 zjw_yunsuanqi_vhdl:inst|dr1[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 13% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "zjw_cunchuqi:inst1\|lpm_ram_io:inst\|datatri\[7\]~11 " "Info: Following pins have the same output enable: zjw_cunchuqi:inst1\|lpm_ram_io:inst\|datatri\[7\]~11" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[7] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 64 656 832 80 "d\[7..0\]" "" } { 56 480 656 72 "d\[7..0\]" "" } { 128 400 520 144 "d\[7..0\]" "" } { 128 824 936 144 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[6] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 64 656 832 80 "d\[7..0\]" "" } { 56 480 656 72 "d\[7..0\]" "" } { 128 400 520 144 "d\[7..0\]" "" } { 128 824 936 144 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[5] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 64 656 832 80 "d\[7..0\]" "" } { 56 480 656 72 "d\[7..0\]" "" } { 128 400 520 144 "d\[7..0\]" "" } { 128 824 936 144 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[4] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 64 656 832 80 "d\[7..0\]" "" } { 56 480 656 72 "d\[7..0\]" "" } { 128 400 520 144 "d\[7..0\]" "" } { 128 824 936 144 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[3] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 64 656 832 80 "d\[7..0\]" "" } { 56 480 656 72 "d\[7..0\]" "" } { 128 400 520 144 "d\[7..0\]" "" } { 128 824 936 144 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[2] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 64 656 832 80 "d\[7..0\]" "" } { 56 480 656 72 "d\[7..0\]" "" } { 128 400 520 144 "d\[7..0\]" "" } { 128 824 936 144 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[1] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 64 656 832 80 "d\[7..0\]" "" } { 56 480 656 72 "d\[7..0\]" "" } { 128 400 520 144 "d\[7..0\]" "" } { 128 824 936 144 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[0] } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 64 656 832 80 "d\[7..0\]" "" } { 56 480 656 72 "d\[7..0\]" "" } { 128 400 520 144 "d\[7..0\]" "" } { 128 824 936 144 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 15:28:13 2020 " "Info: Processing ended: Wed Mar 04 15:28:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
