#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu May 22 16:59:30 2025
# Process ID         : 329711
# Current directory  : /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip
# Command line       : vivado -notrace -mode batch -source run_ippack.tcl
# Log file           : /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/vivado.log
# Journal file       : /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/vivado.jou
# Running On         : llb-XiaoXinPro-14-APH8
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 7 7840HS with Radeon 780M Graphics
# CPU Frequency      : 1754.477 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 29091 MB
# Swap memory        : 8589 MB
# Total Virtual      : 37681 MB
# Available Virtual  : 27901 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/solution1_data.json outdir=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip srcdir=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/misc
INFO: Copied 92 verilog file(s) to /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/hdl/verilog
INFO: Copied 77 vhdl file(s) to /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/hdl/vhdl
Generating 9 subcores in /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/hdl/ip.tmp:
impl/misc/LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl
impl/misc/LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
impl/misc/LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
impl/misc/LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl
impl/misc/LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl
impl/misc/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
impl/misc/LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip.tcl
impl/misc/LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
impl/misc/LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/hdl/verilog
INFO: Generating LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip via file impl/misc/LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip'...
INFO: Done generating LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip via file impl/misc/LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl
INFO: Generating LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Generating LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: Done generating LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: Generating LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip via file impl/misc/LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: Done generating LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip via file impl/misc/LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl
INFO: Generating LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip via file impl/misc/LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip'...
INFO: Done generating LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip via file impl/misc/LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl
INFO: Generating LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: Done generating LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: Generating LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: Done generating LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: Generating LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: Done generating LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: Generating LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/hdl/vhdl/LSTM_Top.vhd (LSTM_Top)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add axi4stream interface in_r
INFO: Add axi4stream interface out_r
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/component.xml
INFO: Created IP archive /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/xilinx_com_hls_LSTM_Top_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Thu May 22 16:59:50 2025...
