pin, SKIQ-X4_net, SKIQ-X4_description, SKIQ-X4_name, HTG_description, HTG_fpga_pin, HTG_name, 
A2, DP1_M2C.DP, high speed diff pair mezzanine to host, DP1_M2C_P, Serial I/O: Mezzanine to Carrier, AC4, FMC_A_DP[1]_M2C_P, 
A3, DP1_M2C.DN, high speed diff pair mezzanine to host, DP1_M2C_N, Serial I/O: Mezzanine to Carrier, AC3, FMC_A_DP[1]_M2C_N, 
A6, DP2_M2C.DP, high speed diff pair mezzanine to host, DP2_M2C_P, Serial I/O: Mezzanine to Carrier, AD2, FMC_A_DP[2]_M2C_P, 
A7, DP2_M2C.DN, high speed diff pair mezzanine to host, DP2_M2C_N, Serial I/O: Mezzanine to Carrier, AD1, FMC_A_DP[2]_M2C_N, 
A10, DP3_M2C.DP, high speed diff pair mezzanine to host, DP3_M2C_P, Serial I/O: Mezzanine to Carrier, AG4, FMC_A_DP[3]_M2C_P, 
A11, DP3_M2C.DN, high speed diff pair mezzanine to host, DP3_M2C_N, Serial I/O: Mezzanine to Carrier, AG3, FMC_A_DP[3]_M2C_N, 
A14, DP4_M2C.DP, high speed diff pair mezzanine to host, DP4_M2C_P, Serial I/O: Mezzanine to Carrier, AJ4, FMC_A_DP[4]_M2C_P, 
A15, DP4_M2C.DN, high speed diff pair mezzanine to host, DP4_M2C_N, Serial I/O: Mezzanine to Carrier, AJ3, FMC_A_DP[4]_M2C_N, 
A18, DP5_M2C.DP, high speed diff pair mezzanine to host, DP5_M2C_P, Serial I/O: Mezzanine to Carrier, AL4, FMC_A_DP[5]_M2C_P, 
A19, DP5_M2C.DN, high speed diff pair mezzanine to host, DP5_M2C_N, Serial I/O: Mezzanine to Carrier, AL3, FMC_A_DP[5]_M2C_N, 
A22, DP1_C2M.DP, high speed diff pair host to mezzanine, DP1_C2M_P, Serial I/O: Carrier to Mezzanine, AD6, FMC_A_DP[1]_C2M_P, 
A23, DP1_C2M.DN, high speed diff pair host to mezzanine, DP1_C2M_N, Serial I/O: Carrier to Mezzanine, AD5, FMC_A_DP[1]_C2M_N, 
A26, DP2_C2M.DP, high speed diff pair host to mezzanine, DP2_C2M_P, Serial I/O: Carrier to Mezzanine, AE4, FMC_A_DP[2]_C2M_P, 
A27, DP2_C2M.DN, high speed diff pair host to mezzanine, DP2_C2M_N, Serial I/O: Carrier to Mezzanine, AE3, FMC_A_DP[2]_C2M_N, 
A30, DP3_C2M.DP, high speed diff pair host to mezzanine, DP3_C2M_P, Serial I/O: Carrier to Mezzanine, AG8, FMC_A_DP[3]_C2M_P, 
A31, DP3_C2M.DN, high speed diff pair host to mezzanine, DP3_C2M_N, Serial I/O: Carrier to Mezzanine, AG7, FMC_A_DP[3]_C2M_N, 
A34, DP4_C2M.DP, high speed diff pair host to mezzanine, DP4_C2M_P, Serial I/O: Carrier to Mezzanine, AJ8, FMC_A_DP[4]_C2M_P, 
A35, DP4_C2M.DN, high speed diff pair host to mezzanine, DP4_C2M_N, Serial I/O: Carrier to Mezzanine, AJ7, FMC_A_DP[4]_C2M_N, 
A38, DP5_C2M.DP, high speed diff pair host to mezzanine, DP5_C2M_P, Serial I/O: Carrier to Mezzanine, AL8, FMC_A_DP[5]_C2M_P, 
A39, DP5_C2M.DN, high speed diff pair host to mezzanine, DP5_C2M_N, Serial I/O: Carrier to Mezzanine, AL7, FMC_A_DP[5]_C2M_N, 
B1, NC, RESERVED, RES1, , , , 
B4, NC, high speed diff pair mezzanine to host, DP9_M2C_P, Serial I/O: Mezzanine to Carrier, AB2, FMC_A_DP[9]_M2C_P, 
B5, NC, high speed diff pair mezzanine to host, DP9_M2C_N, Serial I/O: Mezzanine to Carrier, AB1, FMC_A_DP[9]_M2C_N, 
B8, NC, high speed diff pair mezzanine to host, DP8_M2C_P, Serial I/O: Mezzanine to Carrier, Y2, FMC_A_DP[8]_M2C_P, 
B9, NC, high speed diff pair mezzanine to host, DP8_M2C_N, Serial I/O: Mezzanine to Carrier, Y1, FMC_A_DP[8]_M2C_N, 
B12, DP7_M2C.DP, high speed diff pair mezzanine to host, DP7_M2C_P, Serial I/O: Mezzanine to Carrier, AH2, FMC_A_DP[7]_M2C_P, 
B13, DP7_M2C.DN, high speed diff pair mezzanine to host, DP7_M2C_N, Serial I/O: Mezzanine to Carrier, AH1, FMC_A_DP[7]_M2C_N, 
B16, DP6_M2C.DP, high speed diff pair mezzanine to host, DP6_M2C_P, Serial I/O: Mezzanine to Carrier, AK2, FMC_A_DP[6]_M2C_P, 
B17, DP6_M2C.DN, high speed diff pair mezzanine to host, DP6_M2C_N, Serial I/O: Mezzanine to Carrier, AK1, FMC_A_DP[6]_M2C_N, 
B20, GBTCLK1.DP, gigabit transceiver clock, GBT_CLK1_M2C_P, Serial I/O Clock: Mezzanine to Carrier, AA8, FMC_A_GBTCLK[1]_M2C_P, 
B21, GBTCLK1.DN, gigabit transceiver clock, GBT_CLK1_M2C_N, Serial I/O Clock: Mezzanine to Carrier, AA7, FMC_A_GBTCLK[1]_M2C_N, 
B24, NC, high speed diff pair host to mezzanine, DP9_C2M_P, Serial I/O: Carrier to Mezzanine, AB6, FMC_A_DP[9]_C2M_P, 
B25, NC, high speed diff pair host to mezzanine, DP9_C2M_N, Serial I/O: Carrier to Mezzanine, AB5, FMC_A_DP[9]_C2M_N, 
B28, NC, high speed diff pair host to mezzanine, DP8_C2M_P, Serial I/O: Carrier to Mezzanine, AA4, FMC_A_DP[8]_C2M_P, 
B29, NC, high speed diff pair host to mezzanine, DP8_C2M_N, Serial I/O: Carrier to Mezzanine, AA3, FMC_A_DP[8]_C2M_N, 
B32, DP7_C2M.DP, high speed diff pair host to mezzanine, DP7_C2M_P, Serial I/O: Carrier to Mezzanine, AH6, FMC_A_DP[7]_C2M_P, 
B33, DP7_C2M.DN, high speed diff pair host to mezzanine, DP7_C2M_N, Serial I/O: Carrier to Mezzanine, AH5, FMC_A_DP[7]_C2M_N, 
B36, DP6_C2M.DP, high speed diff pair host to mezzanine, DP6_C2M_P, Serial I/O: Carrier to Mezzanine, AK6, FMC_A_DP[6]_C2M_P, 
B37, DP6_C2M.DN, high speed diff pair host to mezzanine, DP6_C2M_N, Serial I/O: Carrier to Mezzanine, AK5, FMC_A_DP[6]_C2M_N, 
B40, NC, RESERVED, RES0, , , , 
C2, DP0_C2M.DP, high speed diff pair host to mezzanine, DP0_C2M_P, Serial I/O: Carrier to Mezzanine, AF6, FMC_A_DP[0]_C2M_P, 
C3, DP0_C2M.DN, high speed diff pair host to mezzanine, DP0_C2M_N, Serial I/O: Carrier to Mezzanine, AF5, FMC_A_DP[0]_C2M_N, 
C6, DP0_M2C.DP, high speed diff pair mezzanine to host, DP0_M2C_P, Serial I/O: Mezzanine to Carrier, AF2, FMC_A_DP[0]_M2C_P, 
C7, DP0_M2C.DN, high speed diff pair mezzanine to host, DP0_M2C_N, Serial I/O: Mezzanine to Carrier, AF1, FMC_A_DP[0]_M2C_N, 
C10, FMC_SPI_CLK, user defined signal on bank A, LA06_P, User Defined I/O, B19, FMC_A_LA[6]_P, 
C11, FMC_SPI_MOSI, user defined signal on bank A, LA06_N, User Defined I/O, A19, FMC_A_LA[6]_N, 
C14, RESETB_A, user defined signal on bank A, LA10_P, User Defined I/O, F18, FMC_A_LA[10]_P, 
C15, GP_INTERRUPT_A, user defined signal on bank A, LA10_N, User Defined I/O, E18, FMC_A_LA[10]_N, 
C18, SYNCIN0_B.D_P, user defined signal on bank A, LA14_P, User Defined I/O, L17, FMC_A_LA[14]_P, 
C19, SYNCIN0_B.D_N, user defined signal on bank A, LA14_N, User Defined I/O, K17, FMC_A_LA[14]_N, 
C22, TX1_ENABLE_B, user defined signal on bank A (clock capable), LA18_P_CC, User Defined I/O (clock capable), J14, FMC_A_LA[18]_CC_P, 
C23, RX1_ENABLE_B, user defined signal on bank A (clock capable), LA18_N_CC, User Defined I/O (clock capable), H14, FMC_A_LA[18]_CC_N, 
C26, GPIOA3, user defined signal on bank A, LA27_P, User Defined I/O, E13, FMC_A_LA[27]_P, 
C27, GPIOB3, user defined signal on bank A, LA27_N, User Defined I/O, E12, FMC_A_LA[27]_N, 
C30, SCL_EEPROM, FMC EEPROM I2C clock, SCL, , , , 
C31, SDA_EEPROM, FMC EEPROM I2C data, SDA, , , , 
C34, GA0, geographical address 1 for EEPROM (intentionally opposite), GA0, , , , 
C35, VSENSE_12V+, main 12V supply input, 12P0V, , , , 
C37, VSENSE_12V+, main 12V supply input, 12P0V, , , , 
C39, VSENSE_3V3+, main 3.3V supply input, 3P3V, , , , 
D1, PG_C2M, power good host to mezzanine, PG_C2M, , , , 
D4, GBT_CLK0_M2C.DP, gigabit transceiver clock, GBT_CLK0_M2C_P, Serial I/O Clock: Mezzanine to Carrier, AC8, FMC_A_GBTCLK[0]_M2C_P, 
D5, GBT_CLK0_M2C.DN, gigabit transceiver clock, GBT_CLK0_M2C_N, Serial I/O Clock: Mezzanine to Carrier, AC7, FMC_A_GBTCLK[0]_M2C_N, 
D8, FMC_VCXO_SEL, user defined signal on bank A (clock capable), LA01_P_CC, User Defined I/O (clock capable), K18, FMC_A_LA[1]_CC_P, 
D9, FMC_40M_EN, user defined signal on bank A (clock capable), LA01_N_CC, User Defined I/O (clock capable), J18, FMC_A_LA[1]_CC_N, 
D11, FMC_SCL, user defined signal on bank A, LA05_P, User Defined I/O, A18, FMC_A_LA[5]_P, 
D12, FMC_SPI_MISO, user defined signal on bank A, LA05_N, User Defined I/O, A17, FMC_A_LA[5]_N, 
D14, SYNCOUT1_A.D_P, user defined signal on bank A, LA09_P, User Defined I/O, F17, FMC_A_LA[9]_P, 
D15, SYNCOUT1_A.D_N, user defined signal on bank A, LA09_N, User Defined I/O, E17, FMC_A_LA[9]_N, 
D17, SYNCOUT0_B.D_P, user defined signal on bank A, LA13_P, User Defined I/O, K16, FMC_A_LA[13]_P, 
D18, SYNCOUT0_B.D_N, user defined signal on bank A, LA13_N, User Defined I/O, J16, FMC_A_LA[13]_N, 
D20, RESETB_B, user defined signal on bank A (clock capable), LA17_P_CC, User Defined I/O (clock capable), F15, FMC_A_LA[17]_CC_P, 
D21, GP_INTERRUPT_B, user defined signal on bank A (clock capable), LA17_N_CC, User Defined I/O (clock capable), E15, FMC_A_LA[17]_CC_N, 
D23, LED_BLU, user defined signal on bank A, LA23_P, User Defined I/O, A13, FMC_A_LA[23]_P, 
D24, NC, user defined signal on bank A, LA23_N, User Defined I/O, A12, FMC_A_LA[23]_N, 
D26, GPIOA2, user defined signal on bank A, LA26_P, User Defined I/O, F13, FMC_A_LA[26]_P, 
D27, GPIOB2, user defined signal on bank A, LA26_N, User Defined I/O, F12, FMC_A_LA[26]_N, 
D29, NC, JTAG clock, TCK, , , , 
D30, TDI_2_TDO, JTAG data in, TDI, , , , 
D31, TDI_2_TDO, JTAG data out, TDO, , , , 
D32, 3P3V_AUX, auxilliary 3.3V power supply, 3P3VAUX, , , , 
D33, NC, JTAG mode select, TMS, , , , 
D34, NC, JTAG reset, TRST_L, , , , 
D35, GA1, geographical address 0 for EEPROM (intentionally opposite), GA1, , , , 
D36, VSENSE_3V3+, main 3.3V supply input, 3P3V, , , , 
D38, VSENSE_3V3+, main 3.3V supply input, 3P3V, , , , 
D40, VSENSE_3V3+, main 3.3V supply input, 3P3V, , , , 
E2, GPIOA11, user defined signal on bank A (clock capable), HA01_P_CC, User Defined I/O (clock capable), J23, FMC_A_HA[1]_CC_P, 
E3, GPIOB11, user defined signal on bank A (clock capable), HA01_N_CC, User Defined I/O (clock capable), J24, FMC_A_HA[1]_CC_N, 
E6, GPIOA15, user defined signal on bank A, HA05_P, User Defined I/O, F23, FMC_A_HA[5]_P, 
E7, GPIOB15, user defined signal on bank A, HA05_N, User Defined I/O, E23, FMC_A_HA[5]_N, 
E9, NC, user defined signal on bank A, HA09_P, User Defined I/O, B24, FMC_A_HA[9]_P, 
E10, NC, user defined signal on bank A, HA09_N, User Defined I/O, A24, FMC_A_HA[9]_N, 
E12, NC, user defined signal on bank A, HA13_P, User Defined I/O, D21, FMC_A_HA[13]_P, 
E13, NC, user defined signal on bank A, HA13_N, User Defined I/O, C21, FMC_A_HA[13]_N, 
E15, NC, user defined signal on bank A, HA16_P, User Defined I/O, L20, FMC_A_HA[16]_P, 
E16, NC, user defined signal on bank A, HA16_N, User Defined I/O, K20, FMC_A_HA[16]_N, 
E18, NC, user defined signal on bank A, HA20_P, User Defined I/O, T23, FMC_A_HA[20]_P, 
E19, NC, user defined signal on bank A, HA20_N, User Defined I/O, R23, FMC_A_HA[20]_N, 
E21, NC, user defined signal on bank B, HB03_P, User Defined I/O, AR20, FMC_A_HB[3]_P, 
E22, NC, user defined signal on bank B, HB03_N, User Defined I/O, AT20, FMC_A_HB[3]_N, 
E24, NC, user defined signal on bank B, HB05_P, User Defined I/O, AT19, FMC_A_HB[5]_P, 
E25, NC, user defined signal on bank B, HB05_N, User Defined I/O, AU19, FMC_A_HB[5]_N, 
E27, NC, user defined signal on bank B, HB09_P, User Defined I/O, AP19, FMC_A_HB[9]_P, 
E28, NC, user defined signal on bank B, HB09_N, User Defined I/O, AP18, FMC_A_HB[9]_N, 
E30, NC, user defined signal on bank B, HB13_P, User Defined I/O, AJ19, FMC_A_HB[13]_P, 
E31, NC, user defined signal on bank B, HB13_N, User Defined I/O, AJ18, FMC_A_HB[13]_N, 
E33, NC, user defined signal on bank B, HB19_P, User Defined I/O, AE18, FMC_A_HB[19]_P, 
E34, NC, user defined signal on bank B, HB19_N, User Defined I/O, AF18, FMC_A_HB[19]_N, 
E36, NC, user defined signal on bank B, HB21_P, User Defined I/O, AE17, FMC_A_HB[21]_P, 
E37, NC, user defined signal on bank B, HB21_N, User Defined I/O, AF17, FMC_A_HB[21]_N, 
E39, VADJ, adjustable power supply from host to mezzanine, VADJ, , , , 
F1, PWR_GOOD, power good mezzanine to host, PG_M2C, , A14, FMC_A_PG_M2C_F, 
F4, GPIOA10, user defined signal on bank A (clock capable), HA00_P_CC, User Defined I/O (clock capable), K22, FMC_A_HA[0]_CC_P, 
F5, GPIOB10, user defined signal on bank A (clock capable), HA00_N_CC, User Defined I/O (clock capable), K23, FMC_A_HA[0]_CC_N, 
F7, GPIOA14, user defined signal on bank A, HA04_P, User Defined I/O, E21, FMC_A_HA[4]_P, 
F8, GPIOB14, user defined signal on bank A, HA04_N, User Defined I/O, E22, FMC_A_HA[4]_N, 
F10, GPIOA18, user defined signal on bank A, HA08_P, User Defined I/O, B21, FMC_A_HA[8]_P, 
F11, GPIOB18, user defined signal on bank A, HA08_N, User Defined I/O, A22, FMC_A_HA[8]_N, 
F13, NC, user defined signal on bank A, HA12_P, User Defined I/O, L23, FMC_A_HA[12]_P, 
F14, NC, user defined signal on bank A, HA12_N, User Defined I/O, L24, FMC_A_HA[12]_N, 
F16, NC, user defined signal on bank A, HA15_P, User Defined I/O, M20, FMC_A_HA[15]_P, 
F17, NC, user defined signal on bank A, HA15_N, User Defined I/O, M21, FMC_A_HA[15]_N, 
F19, NC, user defined signal on bank A, HA19_P, User Defined I/O, G21, FMC_A_HA[19]_P, 
F20, NC, user defined signal on bank A, HA19_N, User Defined I/O, G22, FMC_A_HA[19]_N, 
F22, NC, user defined signal on bank B, HB02_P, User Defined I/O, AV19, FMC_A_HB[2]_P, 
F23, NC, user defined signal on bank B, HB02_N, User Defined I/O, AW18, FMC_A_HB[2]_N, 
F25, NC, user defined signal on bank B, HB04_P, User Defined I/O, AL19, FMC_A_HB[4]_P, 
F26, NC, user defined signal on bank B, HB04_N, User Defined I/O, AL18, FMC_A_HB[4]_N, 
F28, NC, user defined signal on bank B, HB08_P, User Defined I/O, AH19, FMC_A_HB[8]_P, 
F29, NC, user defined signal on bank B, HB08_N, User Defined I/O, AH18, FMC_A_HB[8]_N, 
F31, NC, user defined signal on bank B, HB12_P, User Defined I/O, AF19, FMC_A_HB[12]_P, 
F32, NC, user defined signal on bank B, HB12_N, User Defined I/O, AG19, FMC_A_HB[12]_N, 
F34, NC, user defined signal on bank B, HB16_P, User Defined I/O, AK18, FMC_A_HB[16]_P, 
F35, NC, user defined signal on bank B, HB16_N, User Defined I/O, AK17, FMC_A_HB[16]_N, 
F37, NC, user defined signal on bank B, HB20_P, User Defined I/O, AG17, FMC_A_HB[20]_P, 
F38, NC, user defined signal on bank B, HB20_N, User Defined I/O, AG16, FMC_A_HB[20]_N, 
F40, VADJ, adjustable power supply from host to mezzanine, VADJ, , , , 
G2, CL1_M2C_N, diff pair clock from host to mezzanine, CLK0_C2M_P, , , , 
G3, CLK1_M2C_P, diff pair clock from host to mezzanine, CLK0_C2M_N, , , , 
G6, SYNCIN0_A.D_P, user defined signal on bank A (clock capable), LA00_P_CC, User Defined I/O (clock capable), J20, FMC_A_LA[0]_CC_P, 
G7, SYNCIN0_A.D_N, user defined signal on bank A (clock capable), LA00_N_CC, User Defined I/O (clock capable), J19, FMC_A_LA[0]_CC_N, 
G9, FMC_PPS, user defined signal on bank A, LA03_P, User Defined I/O, B20, FMC_A_LA[3]_P, 
G10, FMC_SDA, user defined signal on bank A, LA03_N, User Defined I/O, A20, FMC_A_LA[3]_N, 
G12, SYNCIN1_A.D_P, user defined signal on bank A, LA08_P, User Defined I/O, C17, FMC_A_LA[8]_P, 
G13, SYNCIN1_A.D_N, user defined signal on bank A, LA08_N, User Defined I/O, B17, FMC_A_LA[8]_N, 
G15, TX2_ENABLE_A, user defined signal on bank A, LA12_P, User Defined I/O, N19, FMC_A_LA[12]_P, 
G16, RX2_ENABLE_A, user defined signal on bank A, LA12_N, User Defined I/O, N18, FMC_A_LA[12]_N, 
G18, SYNCIN1_B.D_P, user defined signal on bank A, LA16_P, User Defined I/O, M17, FMC_A_LA[16]_P, 
G19, SYNCIN1_B.D_N, user defined signal on bank A, LA16_N, User Defined I/O, M16, FMC_A_LA[16]_N, 
G21, FMC_EXT_CLK_SEL, user defined signal on bank A, LA20_P, User Defined I/O, C12, FMC_A_LA[20]_P, 
G22, EXT_REF_EN, user defined signal on bank A, LA20_N, User Defined I/O, B12, FMC_A_LA[20]_N, 
G24, LED_RED, user defined signal on bank A, LA22_P, User Defined I/O, G14, FMC_A_LA[22]_P, 
G25, LED_GRN, user defined signal on bank A, LA22_N, User Defined I/O, F14, FMC_A_LA[22]_N, 
G27, GPIOA1, user defined signal on bank A, LA25_P, User Defined I/O, J13, FMC_A_LA[25]_P, 
G28, GPIOB1, user defined signal on bank A, LA25_N, User Defined I/O, H13, FMC_A_LA[25]_N, 
G30, GPIOA5, user defined signal on bank A, LA29_P, User Defined I/O, L13, FMC_A_LA[29]_P, 
G31, GPIOB5, user defined signal on bank A, LA29_N, User Defined I/O, L12, FMC_A_LA[29]_N, 
G33, GPIOA7, user defined signal on bank A, LA31_P, User Defined I/O, N12, FMC_A_LA[31]_P, 
G34, GPIOB7, user defined signal on bank A, LA31_N, User Defined I/O, M12, FMC_A_LA[31]_N, 
G36, GPIOA9, user defined signal on bank A, LA33_P, User Defined I/O, P15, FMC_A_LA[33]_P, 
G37, GPIOB9, user defined signal on bank A, LA33_N, User Defined I/O, P14, FMC_A_LA[33]_N, 
G39, VADJ, adjustable power supply from host to mezzanine, VADJ, , , , 
H1, NC, reference voltage for signal standard on Band A (LAxx and HAxx), VREF_A_M2C, , , , 
H2, GND, module present signal (active low), PRSNT_M2C_L, , B16, FMC_A_PRSNT_M2C_L_F, 
H4, CLK0_M2C.DP, diff pair clock from mezzanine to host, CLK0_M2C_P, Mezzanine Card  to Carrier Card Clock, H19, FMC_A_CLK[0]_M2C_P, 
H5, CLK0_M2C.DN, diff pair clock from mezzanine to host, CLK0_M2C_N, Mezzanine Card  to Carrier Card Clock, G19, FMC_A_CLK[0]_M2C_N, 
H7, SYNCOUT0_A.D_P, user defined signal on bank A, LA02_P, User Defined I/O, F20, FMC_A_LA[2]_P, 
H8, SYNCOUT0_A.D_N, user defined signal on bank A, LA02_N, User Defined I/O, E20, FMC_A_LA[2]_N, 
H10, FMC_SPI_CS_A, user defined signal on bank A, LA04_P, User Defined I/O, D19, FMC_A_LA[4]_P, 
H11, FMC_SPI_CS_9528, user defined signal on bank A, LA04_N, User Defined I/O, C19, FMC_A_LA[4]_N, 
H13, FMC_SPI_CS_B, user defined signal on bank A, LA07_P, User Defined I/O, D18, FMC_A_LA[7]_P, 
H14, FMC_CLK_RESETB, user defined signal on bank A, LA07_N, User Defined I/O, C18, FMC_A_LA[7]_N, 
H16, TX1_ENABLE_A, user defined signal on bank A, LA11_P, User Defined I/O, P19, FMC_A_LA[11]_P, 
H17, RX1_ENABLE_A, user defined signal on bank A, LA11_N, User Defined I/O, P18, FMC_A_LA[11]_N, 
H19, SYNCOUT1_B.D_P, user defined signal on bank A, LA15_P, User Defined I/O, N17, FMC_A_LA[15]_P, 
H20, SYNCOUT1_B.D_N, user defined signal on bank A, LA15_N, User Defined I/O, N16, FMC_A_LA[15]_N, 
H22, TX2_ENABLE_B, user defined signal on bank A, LA19_P, User Defined I/O, D13, FMC_A_LA[19]_P, 
H23, RX2_ENABLE_B, user defined signal on bank A, LA19_N, User Defined I/O, C13, FMC_A_LA[19]_N, 
H25, FMC_SYSREF_REQ, user defined signal on bank A, LA21_P, User Defined I/O, K15, FMC_A_LA[21]_P, 
H26, SPI_CS_DAC, user defined signal on bank A, LA21_N, User Defined I/O, J15, FMC_A_LA[21]_N, 
H28, GPIOA0, user defined signal on bank A, LA24_P, User Defined I/O, M15, FMC_A_LA[24]_P, 
H29, GPIOB0, user defined signal on bank A, LA24_N, User Defined I/O, L15, FMC_A_LA[24]_N, 
H31, GPIOA4, user defined signal on bank A, LA28_P, User Defined I/O, N14, FMC_A_LA[28]_P, 
H32, GPIOB4, user defined signal on bank A, LA28_N, User Defined I/O, M14, FMC_A_LA[28]_N, 
H34, GPIOA6, user defined signal on bank A, LA30_P, User Defined I/O, P13, FMC_A_LA[30]_P, 
H35, GPIOB6, user defined signal on bank A, LA30_N, User Defined I/O, N13, FMC_A_LA[30]_N, 
H37, GPIOA8, user defined signal on bank A, LA32_P, User Defined I/O, R13, FMC_A_LA[32]_P, 
H38, GPIOB8, user defined signal on bank A, LA32_N, User Defined I/O, R12, FMC_A_LA[32]_N, 
H40, VADJ, adjustable power supply from host to mezzanine, VADJ, , , , 
J2, CLK3_BIDIR.DP, diff pair clock from host to mezzanine, CLK1_C2M_P, , , , 
J3, CLK3_BIDIR.DN, diff pair clock from host to mezzanine, CLK1_C2M_N, , , , 
J6, GPIOA13, user defined signal on bank A, HA03_P, User Defined I/O, G24, FMC_A_HA[3]_P, 
J7, GPIOB13, user defined signal on bank A, HA03_N, User Defined I/O, F24, FMC_A_HA[3]_N, 
J9, GPIOA17, user defined signal on bank A, HA07_P, User Defined I/O, C22, FMC_A_HA[7]_P, 
J10, GPIOB17, user defined signal on bank A, HA07_N, User Defined I/O, B22, FMC_A_HA[7]_N, 
J12, NC, user defined signal on bank A, HA11_P, User Defined I/O, N21, FMC_A_HA[11]_P, 
J13, NC, user defined signal on bank A, HA11_N, User Defined I/O, N22, FMC_A_HA[11]_N, 
J15, NC, user defined signal on bank A, HA14_P, User Defined I/O, R21, FMC_A_HA[14]_P, 
J16, NC, user defined signal on bank A, HA14_N, User Defined I/O, P21, FMC_A_HA[14]_N, 
J18, NC, user defined signal on bank A, HA18_P, , , , 
J19, NC, user defined signal on bank A, HA18_N, , , , 
J21, NC, user defined signal on bank A, HA22_P, User Defined I/O, P23, FMC_A_HA[22]_P, 
J22, NC, user defined signal on bank A, HA22_N, User Defined I/O, N23, FMC_A_HA[22]_N, 
J24, NC, user defined signal on bank B, HB01_P, User Defined I/O, AV18, FMC_A_HB[1]_P, 
J25, NC, user defined signal on bank B, HB01_N, User Defined I/O, AV17, FMC_A_HB[1]_N, 
J27, NC, user defined signal on bank B, HB07_P, User Defined I/O, AT18, FMC_A_HB[7]_P, 
J28, NC, user defined signal on bank B, HB07_N, User Defined I/O, AT17, FMC_A_HB[7]_N, 
J30, NC, user defined signal on bank B, HB11_P, User Defined I/O, AP16, FMC_A_HB[11]_P, 
J31, NC, user defined signal on bank B, HB11_N, User Defined I/O, AR16, FMC_A_HB[11]_N, 
J33, NC, user defined signal on bank B, HB15_P, User Defined I/O, AJ16, FMC_A_HB[15]_P, 
J34, NC, user defined signal on bank B, HB15_N, User Defined I/O, AK16, FMC_A_HB[15]_N, 
J36, NC, user defined signal on bank B, HB18_P, User Defined I/O, AD16, FMC_A_HB[18]_P, 
J37, NC, user defined signal on bank B, HB18_N, User Defined I/O, AE16, FMC_A_HB[18]_N, 
J39, VDD_INTERFACE, voltage generated from mezzanine to power IO band B on FPGA, VIO_B_M2C, , , , 
K1, NC, reference voltage for signal standard on Band B (LBxx and HBxx), VREF_B_M2C, , , , 
K4, FMC_REF_IN.D_P, diff pair clock from mezzanine to host, CLK1_M2C_P, Mezzanine Card  to Carrier Card Clock, G16, FMC_A_CLK[1]_M2C_P, 
K5, FMC_REF_IN.D_N, diff pair clock from mezzanine to host, CLK1_M2C_N, Mezzanine Card  to Carrier Card Clock, G15, FMC_A_CLK[1]_M2C_N, 
K7, GPIOA12, user defined signal on bank A, HA02_P, User Defined I/O, D24, FMC_A_HA[2]_P, 
K8, GPIOB12, user defined signal on bank A, HA02_N, User Defined I/O, C24, FMC_A_HA[2]_N, 
K10, GPIOA16, user defined signal on bank A, HA06_P, User Defined I/O, K21, FMC_A_HA[6]_P, 
K11, GPIOB16, user defined signal on bank A, HA06_N, User Defined I/O, J21, FMC_A_HA[6]_N, 
K13, NC, user defined signal on bank A, HA10_P, User Defined I/O, R20, FMC_A_HA[10]_P, 
K14, NC, user defined signal on bank A, HA10_N, User Defined I/O, P20, FMC_A_HA[10]_N, 
K16, NC, user defined signal on bank A (clock capable), HA17_P_CC, User Defined I/O (clock capable), H23, FMC_A_HA[17]_CC_P, 
K17, NC, user defined signal on bank A (clock capable), HA17_N_CC, User Defined I/O (clock capable), H24, FMC_A_HA[17]_CC_N, 
K19, NC, user defined signal on bank A, HA21_P, User Defined I/O, D23, FMC_A_HA[21]_P, 
K20, NC, user defined signal on bank A, HA21_N, User Defined I/O, C23, FMC_A_HA[21]_N, 
K22, NC, user defined signal on bank A, HA23_P, User Defined I/O, T22, FMC_A_HA[23]_P, 
K23, NC, user defined signal on bank A, HA23_N, User Defined I/O, R22, FMC_A_HA[23]_N, 
K25, NC, user defined signal on bank B (clock capable), HB00_P_CC, User Defined I/O (clock capable), AM19, FMC_A_HB[0]_CC_P, 
K26, NC, user defined signal on bank B (clock capable), HB00_N_CC, User Defined I/O (clock capable), AN19, FMC_A_HB[0]_CC_N, 
K28, NC, user defined signal on bank B (clock capable), HB06_P_CC, User Defined I/O (clock capable), AL17, FMC_A_HB[6]_CC_P, 
K29, NC, user defined signal on bank B (clock capable), HB06_N_CC, User Defined I/O (clock capable), AM17, FMC_A_HB[6]_CC_N, 
K31, NC, user defined signal on bank B, HB10_P, User Defined I/O, AR18, FMC_A_HB[10]_P, 
K32, NC, user defined signal on bank B, HB10_N, User Defined I/O, AR17, FMC_A_HB[10]_N, 
K34, NC, user defined signal on bank B, HB14_P, User Defined I/O, AH17, FMC_A_HB[14]_P, 
K35, NC, user defined signal on bank B, HB14_N, User Defined I/O, AH16, FMC_A_HB[14]_N, 
K37, NC, user defined signal on bank B (clock capable), HB17_P_CC, User Defined I/O (clock capable), AN18, FMC_A_HB[17]_CC_P, 
K38, NC, user defined signal on bank B (clock capable), HB17_N_CC, User Defined I/O (clock capable), AN17, FMC_A_HB[17]_CC_N, 
K40, VDD_INTERFACE, voltage generated from mezzanine to power IO band B on FPGA, VIO_B_M2C, , , , 
TBD1, , , , , AE8, CLK_GTH_FMC_A_P, 
TBD2, , , , , AE7, CLK_GTH_FMC_A_N, 
TBD3, , , , , H18, FPGA_GC_FMC_A_P, 
TBD4, , , , , H17, FPGA_GC_FMC_A_N, 
