Source Block: oh/elink/hdl/etx_protocol.v@49:59@HdlIdDef
   wire 	 etx_write;
   wire [1:0] 	 etx_datamode;
   wire [3:0]	 etx_ctrlmode;
   wire [AW-1:0] etx_dstaddr;
   wire [DW-1:0] etx_data;
   wire [AW-1:0] etx_srcaddr;
   wire 	 etx_valid;
   reg           etx_io_wait;
   
   
   

Diff Content:
- 54    wire [AW-1:0] etx_srcaddr;
+ 54    wire 	 last_write;
+ 54    wire [1:0] 	 last_datamode;
+ 54    wire [3:0]	 last_ctrlmode;
+ 54    wire [AW-1:0] last_dstaddr;   

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/etx_protocol.v@48:58

   wire 	 etx_write;
   wire [1:0] 	 etx_datamode;
   wire [3:0]	 etx_ctrlmode;
   wire [AW-1:0] etx_dstaddr;
   wire [DW-1:0] etx_data;
   wire [AW-1:0] etx_srcaddr;
   wire 	 etx_valid;
   reg           etx_io_wait;
   
   

Clone Blocks 2:
oh/elink/hdl/etx_protocol.v@47:57
   wire 	 tx_wr_wait_sync;

   wire 	 etx_write;
   wire [1:0] 	 etx_datamode;
   wire [3:0]	 etx_ctrlmode;
   wire [AW-1:0] etx_dstaddr;
   wire [DW-1:0] etx_data;
   wire [AW-1:0] etx_srcaddr;
   wire 	 etx_valid;
   reg           etx_io_wait;
   

Clone Blocks 3:
oh/elink/hdl/etx_protocol.v@51:61
   wire [3:0]	 etx_ctrlmode;
   wire [AW-1:0] etx_dstaddr;
   wire [DW-1:0] etx_data;
   wire [AW-1:0] etx_srcaddr;
   wire 	 etx_valid;
   reg           etx_io_wait;
   
   
   
   //packet to emesh bundle
   packet2emesh p2m (

Clone Blocks 4:
oh/elink/hdl/etx_protocol.v@50:60
   wire [1:0] 	 etx_datamode;
   wire [3:0]	 etx_ctrlmode;
   wire [AW-1:0] etx_dstaddr;
   wire [DW-1:0] etx_data;
   wire [AW-1:0] etx_srcaddr;
   wire 	 etx_valid;
   reg           etx_io_wait;
   
   
   
   //packet to emesh bundle

Clone Blocks 5:
oh/elink/hdl/etx_protocol.v@42:52
   reg           tx_access;
   reg [PW-1:0]  tx_packet; 
   reg 		 tx_burst;

   wire		 tx_rd_wait_sync;
   wire 	 tx_wr_wait_sync;

   wire 	 etx_write;
   wire [1:0] 	 etx_datamode;
   wire [3:0]	 etx_ctrlmode;
   wire [AW-1:0] etx_dstaddr;

Clone Blocks 6:
oh/elink/hdl/etx_protocol.v@46:56
   wire		 tx_rd_wait_sync;
   wire 	 tx_wr_wait_sync;

   wire 	 etx_write;
   wire [1:0] 	 etx_datamode;
   wire [3:0]	 etx_ctrlmode;
   wire [AW-1:0] etx_dstaddr;
   wire [DW-1:0] etx_data;
   wire [AW-1:0] etx_srcaddr;
   wire 	 etx_valid;
   reg           etx_io_wait;

Clone Blocks 7:
oh/elink/hdl/etx_protocol.v@45:55

   wire		 tx_rd_wait_sync;
   wire 	 tx_wr_wait_sync;

   wire 	 etx_write;
   wire [1:0] 	 etx_datamode;
   wire [3:0]	 etx_ctrlmode;
   wire [AW-1:0] etx_dstaddr;
   wire [DW-1:0] etx_data;
   wire [AW-1:0] etx_srcaddr;
   wire 	 etx_valid;

Clone Blocks 8:
oh/elink/hdl/etx_protocol.v@44:54
   reg 		 tx_burst;

   wire		 tx_rd_wait_sync;
   wire 	 tx_wr_wait_sync;

   wire 	 etx_write;
   wire [1:0] 	 etx_datamode;
   wire [3:0]	 etx_ctrlmode;
   wire [AW-1:0] etx_dstaddr;
   wire [DW-1:0] etx_data;
   wire [AW-1:0] etx_srcaddr;

