#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x132e04220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x132e044a0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x132e04610 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x128008010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x132e04d70_0 .net "in", 31 0, o0x128008010;  0 drivers
v0x132e14d60_0 .var "out", 31 0;
S_0x132e04780 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1280080d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x132e14e20_0 .net "clk", 0 0, o0x1280080d0;  0 drivers
o0x128008100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x132e14ec0_0 .net "data_address", 31 0, o0x128008100;  0 drivers
o0x128008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x132e14f70_0 .net "data_read", 0 0, o0x128008130;  0 drivers
v0x132e15020_0 .var "data_readdata", 31 0;
o0x128008190 .functor BUFZ 1, C4<z>; HiZ drive
v0x132e150d0_0 .net "data_write", 0 0, o0x128008190;  0 drivers
o0x1280081c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x132e151b0_0 .net "data_writedata", 31 0, o0x1280081c0;  0 drivers
S_0x132e049a0 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x128008310 .functor BUFZ 1, C4<z>; HiZ drive
v0x132e152f0_0 .net "clk", 0 0, o0x128008310;  0 drivers
v0x132e153a0_0 .var "curr_addr", 31 0;
o0x128008370 .functor BUFZ 1, C4<z>; HiZ drive
v0x132e15450_0 .net "enable", 0 0, o0x128008370;  0 drivers
o0x1280083a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x132e15500_0 .net "next_addr", 31 0, o0x1280083a0;  0 drivers
o0x1280083d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x132e155b0_0 .net "reset", 0 0, o0x1280083d0;  0 drivers
E_0x132e043e0 .event posedge, v0x132e152f0_0;
S_0x132e04bc0 .scope module, "sll_tb" "sll_tb" 7 1;
 .timescale 0 0;
v0x132e22180_0 .net "active", 0 0, L_0x132e2aa70;  1 drivers
v0x132e22230_0 .var "clk", 0 0;
v0x132e22340_0 .var "clk_enable", 0 0;
v0x132e223d0_0 .net "data_address", 31 0, v0x132e20160_0;  1 drivers
v0x132e22460_0 .net "data_read", 0 0, L_0x132e2a0b0;  1 drivers
v0x132e224f0_0 .var "data_readdata", 31 0;
v0x132e22580_0 .net "data_write", 0 0, L_0x132e29b40;  1 drivers
v0x132e22610_0 .net "data_writedata", 31 0, v0x132e18f70_0;  1 drivers
v0x132e226e0_0 .net "instr_address", 31 0, L_0x132e2aba0;  1 drivers
v0x132e227f0_0 .var "instr_readdata", 31 0;
v0x132e22880_0 .net "register_v0", 31 0, L_0x132e283f0;  1 drivers
v0x132e22950_0 .var "reset", 0 0;
S_0x132e15710 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x132e04bc0;
 .timescale 0 0;
v0x132e158e0_0 .var "expected", 31 0;
v0x132e159a0_0 .var "funct", 5 0;
v0x132e15a50_0 .var "i", 4 0;
v0x132e15b10_0 .var "imm", 15 0;
v0x132e15bc0_0 .var "imm_instr", 31 0;
v0x132e15cb0_0 .var "opcode", 5 0;
v0x132e15d60_0 .var "r_instr", 31 0;
v0x132e15e10_0 .var "rd", 4 0;
v0x132e15ec0_0 .var "rs", 4 0;
v0x132e15fd0_0 .var "rt", 4 0;
v0x132e16080_0 .var "shamt", 4 0;
v0x132e16130_0 .var "test", 31 0;
E_0x132e04b10 .event posedge, v0x132e19280_0;
S_0x132e161e0 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x132e04bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x132e235b0 .functor OR 1, L_0x132e23260, L_0x132e23470, C4<0>, C4<0>;
L_0x132e236a0 .functor BUFZ 1, L_0x132e22d50, C4<0>, C4<0>, C4<0>;
L_0x132e23ad0 .functor AND 1, L_0x132e22d50, L_0x132e23c20, C4<1>, C4<1>;
L_0x132e23da0 .functor OR 1, L_0x132e23ad0, L_0x132e23b40, C4<0>, C4<0>;
L_0x132e23ed0 .functor OR 1, L_0x132e23da0, L_0x132e23950, C4<0>, C4<0>;
L_0x132e23ff0 .functor OR 1, L_0x132e23ed0, L_0x132e25290, C4<0>, C4<0>;
L_0x132e240a0 .functor OR 1, L_0x132e23ff0, L_0x132e24d20, C4<0>, C4<0>;
L_0x132e24c30 .functor AND 1, L_0x132e24740, L_0x132e24860, C4<1>, C4<1>;
L_0x132e24d20 .functor OR 1, L_0x132e244e0, L_0x132e24c30, C4<0>, C4<0>;
L_0x132e25290 .functor AND 1, L_0x132e24a10, L_0x132e24f40, C4<1>, C4<1>;
L_0x132e257f0 .functor OR 1, L_0x132e25130, L_0x132e25460, C4<0>, C4<0>;
L_0x132e23870 .functor OR 1, L_0x132e25be0, L_0x132e25e90, C4<0>, C4<0>;
L_0x132e261c0 .functor AND 1, L_0x132e256b0, L_0x132e23870, C4<1>, C4<1>;
L_0x132e263c0 .functor OR 1, L_0x132e26050, L_0x132e26500, C4<0>, C4<0>;
L_0x132e26850 .functor OR 1, L_0x132e263c0, L_0x132e26730, C4<0>, C4<0>;
L_0x132e262b0 .functor AND 1, L_0x132e22d50, L_0x132e26850, C4<1>, C4<1>;
L_0x132e265e0 .functor AND 1, L_0x132e22d50, L_0x132e26a40, C4<1>, C4<1>;
L_0x132e26900 .functor AND 1, L_0x132e22d50, L_0x132e24b10, C4<1>, C4<1>;
L_0x132e27500 .functor AND 1, v0x132e20040_0, v0x132e21e80_0, C4<1>, C4<1>;
L_0x132e27570 .functor AND 1, L_0x132e27500, L_0x132e240a0, C4<1>, C4<1>;
L_0x132e276a0 .functor OR 1, L_0x132e24d20, L_0x132e25290, C4<0>, C4<0>;
L_0x132e28460 .functor BUFZ 32, L_0x132e28050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x132e28550 .functor BUFZ 32, L_0x132e28300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x132e294c0 .functor AND 1, v0x132e22340_0, L_0x132e262b0, C4<1>, C4<1>;
L_0x132e29530 .functor AND 1, L_0x132e294c0, v0x132e20040_0, C4<1>, C4<1>;
L_0x132e27d70 .functor AND 1, L_0x132e29530, L_0x132e29710, C4<1>, C4<1>;
L_0x132e299f0 .functor AND 1, v0x132e20040_0, v0x132e21e80_0, C4<1>, C4<1>;
L_0x132e29b40 .functor AND 1, L_0x132e299f0, L_0x132e24270, C4<1>, C4<1>;
L_0x132e297b0 .functor OR 1, L_0x132e29bf0, L_0x132e29c90, C4<0>, C4<0>;
L_0x132e2a040 .functor AND 1, L_0x132e297b0, L_0x132e298a0, C4<1>, C4<1>;
L_0x132e2a0b0 .functor OR 1, L_0x132e23950, L_0x132e2a040, C4<0>, C4<0>;
L_0x132e2aa70 .functor BUFZ 1, v0x132e20040_0, C4<0>, C4<0>, C4<0>;
L_0x132e2aba0 .functor BUFZ 32, v0x132e200d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x132e1b310_0 .net *"_ivl_100", 31 0, L_0x132e24ea0;  1 drivers
L_0x1280404d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132e1b3a0_0 .net *"_ivl_103", 25 0, L_0x1280404d8;  1 drivers
L_0x128040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132e1b430_0 .net/2u *"_ivl_104", 31 0, L_0x128040520;  1 drivers
v0x132e1b4c0_0 .net *"_ivl_106", 0 0, L_0x132e24a10;  1 drivers
v0x132e1b550_0 .net *"_ivl_109", 5 0, L_0x132e25090;  1 drivers
L_0x128040568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x132e1b5f0_0 .net/2u *"_ivl_110", 5 0, L_0x128040568;  1 drivers
v0x132e1b6a0_0 .net *"_ivl_112", 0 0, L_0x132e24f40;  1 drivers
v0x132e1b740_0 .net *"_ivl_116", 31 0, L_0x132e253c0;  1 drivers
L_0x1280405b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132e1b7f0_0 .net *"_ivl_119", 25 0, L_0x1280405b0;  1 drivers
L_0x1280400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x132e1b900_0 .net/2u *"_ivl_12", 5 0, L_0x1280400a0;  1 drivers
L_0x1280405f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x132e1b9b0_0 .net/2u *"_ivl_120", 31 0, L_0x1280405f8;  1 drivers
v0x132e1ba60_0 .net *"_ivl_122", 0 0, L_0x132e25130;  1 drivers
v0x132e1bb00_0 .net *"_ivl_124", 31 0, L_0x132e255d0;  1 drivers
L_0x128040640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132e1bbb0_0 .net *"_ivl_127", 25 0, L_0x128040640;  1 drivers
L_0x128040688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x132e1bc60_0 .net/2u *"_ivl_128", 31 0, L_0x128040688;  1 drivers
v0x132e1bd10_0 .net *"_ivl_130", 0 0, L_0x132e25460;  1 drivers
v0x132e1bdb0_0 .net *"_ivl_134", 31 0, L_0x132e25940;  1 drivers
L_0x1280406d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132e1bf40_0 .net *"_ivl_137", 25 0, L_0x1280406d0;  1 drivers
L_0x128040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132e1bfd0_0 .net/2u *"_ivl_138", 31 0, L_0x128040718;  1 drivers
v0x132e1c080_0 .net *"_ivl_140", 0 0, L_0x132e256b0;  1 drivers
v0x132e1c120_0 .net *"_ivl_143", 5 0, L_0x132e25cf0;  1 drivers
L_0x128040760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x132e1c1d0_0 .net/2u *"_ivl_144", 5 0, L_0x128040760;  1 drivers
v0x132e1c280_0 .net *"_ivl_146", 0 0, L_0x132e25be0;  1 drivers
v0x132e1c320_0 .net *"_ivl_149", 5 0, L_0x132e25fb0;  1 drivers
L_0x1280407a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x132e1c3d0_0 .net/2u *"_ivl_150", 5 0, L_0x1280407a8;  1 drivers
v0x132e1c480_0 .net *"_ivl_152", 0 0, L_0x132e25e90;  1 drivers
v0x132e1c520_0 .net *"_ivl_155", 0 0, L_0x132e23870;  1 drivers
v0x132e1c5c0_0 .net *"_ivl_159", 1 0, L_0x132e26320;  1 drivers
L_0x1280400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x132e1c670_0 .net/2u *"_ivl_16", 5 0, L_0x1280400e8;  1 drivers
L_0x1280407f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x132e1c720_0 .net/2u *"_ivl_160", 1 0, L_0x1280407f0;  1 drivers
v0x132e1c7d0_0 .net *"_ivl_162", 0 0, L_0x132e26050;  1 drivers
L_0x128040838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x132e1c870_0 .net/2u *"_ivl_164", 5 0, L_0x128040838;  1 drivers
v0x132e1c920_0 .net *"_ivl_166", 0 0, L_0x132e26500;  1 drivers
v0x132e1be50_0 .net *"_ivl_169", 0 0, L_0x132e263c0;  1 drivers
L_0x128040880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x132e1cbb0_0 .net/2u *"_ivl_170", 5 0, L_0x128040880;  1 drivers
v0x132e1cc40_0 .net *"_ivl_172", 0 0, L_0x132e26730;  1 drivers
v0x132e1ccd0_0 .net *"_ivl_175", 0 0, L_0x132e26850;  1 drivers
L_0x1280408c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x132e1cd60_0 .net/2u *"_ivl_178", 5 0, L_0x1280408c8;  1 drivers
v0x132e1ce00_0 .net *"_ivl_180", 0 0, L_0x132e26a40;  1 drivers
L_0x128040910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x132e1cea0_0 .net/2u *"_ivl_184", 5 0, L_0x128040910;  1 drivers
v0x132e1cf50_0 .net *"_ivl_186", 0 0, L_0x132e24b10;  1 drivers
L_0x128040958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x132e1cff0_0 .net/2u *"_ivl_194", 4 0, L_0x128040958;  1 drivers
v0x132e1d0a0_0 .net *"_ivl_197", 4 0, L_0x132e27130;  1 drivers
v0x132e1d150_0 .net *"_ivl_199", 4 0, L_0x132e26fc0;  1 drivers
v0x132e1d200_0 .net *"_ivl_20", 31 0, L_0x132e230c0;  1 drivers
v0x132e1d2b0_0 .net *"_ivl_200", 4 0, L_0x132e27060;  1 drivers
v0x132e1d360_0 .net *"_ivl_205", 0 0, L_0x132e27500;  1 drivers
v0x132e1d400_0 .net *"_ivl_209", 0 0, L_0x132e276a0;  1 drivers
L_0x1280409a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x132e1d4a0_0 .net/2u *"_ivl_210", 31 0, L_0x1280409a0;  1 drivers
v0x132e1d550_0 .net *"_ivl_212", 31 0, L_0x132e26690;  1 drivers
v0x132e1d600_0 .net *"_ivl_214", 31 0, L_0x132e271d0;  1 drivers
v0x132e1d6b0_0 .net *"_ivl_216", 31 0, L_0x132e27a40;  1 drivers
v0x132e1d760_0 .net *"_ivl_218", 31 0, L_0x132e27900;  1 drivers
v0x132e1d810_0 .net *"_ivl_227", 0 0, L_0x132e294c0;  1 drivers
v0x132e1d8b0_0 .net *"_ivl_229", 0 0, L_0x132e29530;  1 drivers
L_0x128040130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132e1d950_0 .net *"_ivl_23", 25 0, L_0x128040130;  1 drivers
v0x132e1da00_0 .net *"_ivl_230", 31 0, L_0x132e29670;  1 drivers
L_0x128040ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132e1dab0_0 .net *"_ivl_233", 30 0, L_0x128040ac0;  1 drivers
L_0x128040b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x132e1db60_0 .net/2u *"_ivl_234", 31 0, L_0x128040b08;  1 drivers
v0x132e1dc10_0 .net *"_ivl_236", 0 0, L_0x132e29710;  1 drivers
L_0x128040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x132e1dcb0_0 .net/2u *"_ivl_24", 31 0, L_0x128040178;  1 drivers
v0x132e1dd60_0 .net *"_ivl_241", 0 0, L_0x132e299f0;  1 drivers
L_0x128040b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x132e1de00_0 .net/2u *"_ivl_244", 5 0, L_0x128040b50;  1 drivers
L_0x128040b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x132e1deb0_0 .net/2u *"_ivl_248", 5 0, L_0x128040b98;  1 drivers
v0x132e1df60_0 .net *"_ivl_255", 0 0, L_0x132e298a0;  1 drivers
v0x132e1c9c0_0 .net *"_ivl_257", 0 0, L_0x132e2a040;  1 drivers
v0x132e1ca60_0 .net *"_ivl_26", 0 0, L_0x132e23260;  1 drivers
v0x132e1cb00_0 .net *"_ivl_261", 15 0, L_0x132e2a4e0;  1 drivers
v0x132e1dff0_0 .net *"_ivl_262", 17 0, L_0x132e29d70;  1 drivers
L_0x128040c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x132e1e0a0_0 .net *"_ivl_265", 1 0, L_0x128040c28;  1 drivers
v0x132e1e150_0 .net *"_ivl_268", 15 0, L_0x132e2a790;  1 drivers
L_0x128040c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x132e1e200_0 .net *"_ivl_270", 1 0, L_0x128040c70;  1 drivers
v0x132e1e2b0_0 .net *"_ivl_273", 0 0, L_0x132e2a6c0;  1 drivers
L_0x128040cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x132e1e360_0 .net/2u *"_ivl_274", 13 0, L_0x128040cb8;  1 drivers
L_0x128040d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x132e1e410_0 .net/2u *"_ivl_276", 13 0, L_0x128040d00;  1 drivers
v0x132e1e4c0_0 .net *"_ivl_278", 13 0, L_0x132e2a830;  1 drivers
v0x132e1e570_0 .net *"_ivl_28", 31 0, L_0x132e23380;  1 drivers
L_0x1280401c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132e1e620_0 .net *"_ivl_31", 25 0, L_0x1280401c0;  1 drivers
L_0x128040208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x132e1e6d0_0 .net/2u *"_ivl_32", 31 0, L_0x128040208;  1 drivers
v0x132e1e780_0 .net *"_ivl_34", 0 0, L_0x132e23470;  1 drivers
v0x132e1e820_0 .net *"_ivl_4", 31 0, L_0x132e22c20;  1 drivers
v0x132e1e8d0_0 .net *"_ivl_41", 2 0, L_0x132e23750;  1 drivers
L_0x128040250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x132e1e980_0 .net/2u *"_ivl_42", 2 0, L_0x128040250;  1 drivers
v0x132e1ea30_0 .net *"_ivl_47", 2 0, L_0x132e23a30;  1 drivers
L_0x128040298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x132e1eae0_0 .net/2u *"_ivl_48", 2 0, L_0x128040298;  1 drivers
v0x132e1eb90_0 .net *"_ivl_53", 0 0, L_0x132e23c20;  1 drivers
v0x132e1ec30_0 .net *"_ivl_55", 0 0, L_0x132e23ad0;  1 drivers
v0x132e1ecd0_0 .net *"_ivl_57", 0 0, L_0x132e23da0;  1 drivers
v0x132e1ed70_0 .net *"_ivl_59", 0 0, L_0x132e23ed0;  1 drivers
v0x132e1ee10_0 .net *"_ivl_61", 0 0, L_0x132e23ff0;  1 drivers
v0x132e1eeb0_0 .net *"_ivl_65", 2 0, L_0x132e241b0;  1 drivers
L_0x1280402e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x132e1ef60_0 .net/2u *"_ivl_66", 2 0, L_0x1280402e0;  1 drivers
L_0x128040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132e1f010_0 .net *"_ivl_7", 25 0, L_0x128040010;  1 drivers
v0x132e1f0c0_0 .net *"_ivl_70", 31 0, L_0x132e24440;  1 drivers
L_0x128040328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132e1f170_0 .net *"_ivl_73", 25 0, L_0x128040328;  1 drivers
L_0x128040370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x132e1f220_0 .net/2u *"_ivl_74", 31 0, L_0x128040370;  1 drivers
v0x132e1f2d0_0 .net *"_ivl_76", 0 0, L_0x132e244e0;  1 drivers
v0x132e1f370_0 .net *"_ivl_78", 31 0, L_0x132e246a0;  1 drivers
L_0x128040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132e1f420_0 .net/2u *"_ivl_8", 31 0, L_0x128040058;  1 drivers
L_0x1280403b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132e1f4d0_0 .net *"_ivl_81", 25 0, L_0x1280403b8;  1 drivers
L_0x128040400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x132e1f580_0 .net/2u *"_ivl_82", 31 0, L_0x128040400;  1 drivers
v0x132e1f630_0 .net *"_ivl_84", 0 0, L_0x132e24740;  1 drivers
v0x132e1f6d0_0 .net *"_ivl_87", 0 0, L_0x132e24600;  1 drivers
v0x132e1f780_0 .net *"_ivl_88", 31 0, L_0x132e24910;  1 drivers
L_0x128040448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132e1f830_0 .net *"_ivl_91", 30 0, L_0x128040448;  1 drivers
L_0x128040490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x132e1f8e0_0 .net/2u *"_ivl_92", 31 0, L_0x128040490;  1 drivers
v0x132e1f990_0 .net *"_ivl_94", 0 0, L_0x132e24860;  1 drivers
v0x132e1fa30_0 .net *"_ivl_97", 0 0, L_0x132e24c30;  1 drivers
v0x132e1fad0_0 .net "active", 0 0, L_0x132e2aa70;  alias, 1 drivers
v0x132e1fb70_0 .net "alu_op1", 31 0, L_0x132e28460;  1 drivers
v0x132e1fc10_0 .net "alu_op2", 31 0, L_0x132e28550;  1 drivers
v0x132e1fcb0_0 .net "alui_instr", 0 0, L_0x132e23b40;  1 drivers
v0x132e1fd50_0 .net "b_flag", 0 0, v0x132e16e30_0;  1 drivers
v0x132e1fe00_0 .net "b_imm", 17 0, L_0x132e2a5a0;  1 drivers
v0x132e1fe90_0 .net "b_offset", 31 0, L_0x132e2a990;  1 drivers
v0x132e1ff20_0 .net "clk", 0 0, v0x132e22230_0;  1 drivers
v0x132e1ffb0_0 .net "clk_enable", 0 0, v0x132e22340_0;  1 drivers
v0x132e20040_0 .var "cpu_active", 0 0;
v0x132e200d0_0 .var "curr_addr", 31 0;
v0x132e20160_0 .var "data_address", 31 0;
v0x132e20200_0 .net "data_read", 0 0, L_0x132e2a0b0;  alias, 1 drivers
v0x132e202a0_0 .net "data_readdata", 31 0, v0x132e224f0_0;  1 drivers
v0x132e20380_0 .net "data_write", 0 0, L_0x132e29b40;  alias, 1 drivers
v0x132e20420_0 .net "data_writedata", 31 0, v0x132e18f70_0;  alias, 1 drivers
v0x132e204c0_0 .var "delay_slot", 31 0;
v0x132e20560_0 .net "effective_addr", 31 0, v0x132e171f0_0;  1 drivers
v0x132e20600_0 .net "funct_code", 5 0, L_0x132e22b80;  1 drivers
v0x132e206b0_0 .net "hi_out", 31 0, v0x132e19330_0;  1 drivers
v0x132e20770_0 .net "hl_reg_enable", 0 0, L_0x132e27d70;  1 drivers
v0x132e20840_0 .net "instr_address", 31 0, L_0x132e2aba0;  alias, 1 drivers
v0x132e208e0_0 .net "instr_opcode", 5 0, L_0x132e22a60;  1 drivers
v0x132e20980_0 .net "instr_readdata", 31 0, v0x132e227f0_0;  1 drivers
v0x132e20a50_0 .net "j_imm", 0 0, L_0x132e257f0;  1 drivers
v0x132e20af0_0 .net "j_reg", 0 0, L_0x132e261c0;  1 drivers
v0x132e20b90_0 .net "link_const", 0 0, L_0x132e24d20;  1 drivers
v0x132e20c30_0 .net "link_reg", 0 0, L_0x132e25290;  1 drivers
v0x132e20cd0_0 .net "lo_out", 31 0, v0x132e19a60_0;  1 drivers
v0x132e20d70_0 .net "load_data", 31 0, v0x132e182e0_0;  1 drivers
v0x132e20e20_0 .net "load_instr", 0 0, L_0x132e23950;  1 drivers
v0x132e20eb0_0 .net "lw", 0 0, L_0x132e22e70;  1 drivers
v0x132e20f50_0 .net "mfhi", 0 0, L_0x132e265e0;  1 drivers
v0x132e20ff0_0 .net "mflo", 0 0, L_0x132e26900;  1 drivers
v0x132e21090_0 .net "movefrom", 0 0, L_0x132e235b0;  1 drivers
v0x132e21130_0 .net "muldiv", 0 0, L_0x132e262b0;  1 drivers
v0x132e211d0_0 .var "next_delay_slot", 31 0;
v0x132e21280_0 .net "partial_store", 0 0, L_0x132e297b0;  1 drivers
v0x132e21320_0 .net "r_format", 0 0, L_0x132e22d50;  1 drivers
v0x132e213c0_0 .net "reg_a_read_data", 31 0, L_0x132e28050;  1 drivers
v0x132e21480_0 .net "reg_a_read_index", 4 0, L_0x132e26ee0;  1 drivers
v0x132e21530_0 .net "reg_b_read_data", 31 0, L_0x132e28300;  1 drivers
v0x132e215c0_0 .net "reg_b_read_index", 4 0, L_0x132e26b20;  1 drivers
v0x132e21680_0 .net "reg_dst", 0 0, L_0x132e236a0;  1 drivers
v0x132e21710_0 .net "reg_write", 0 0, L_0x132e240a0;  1 drivers
v0x132e217b0_0 .net "reg_write_data", 31 0, L_0x132e27cd0;  1 drivers
v0x132e21870_0 .net "reg_write_enable", 0 0, L_0x132e27570;  1 drivers
v0x132e21920_0 .net "reg_write_index", 4 0, L_0x132e273a0;  1 drivers
v0x132e219d0_0 .net "register_v0", 31 0, L_0x132e283f0;  alias, 1 drivers
v0x132e21a80_0 .net "reset", 0 0, v0x132e22950_0;  1 drivers
v0x132e21b10_0 .net "result", 31 0, v0x132e17640_0;  1 drivers
v0x132e21bc0_0 .net "result_hi", 31 0, v0x132e16fe0_0;  1 drivers
v0x132e21c90_0 .net "result_lo", 31 0, v0x132e17140_0;  1 drivers
v0x132e21d60_0 .net "sb", 0 0, L_0x132e29bf0;  1 drivers
v0x132e21df0_0 .net "sh", 0 0, L_0x132e29c90;  1 drivers
v0x132e21e80_0 .var "state", 0 0;
v0x132e21f20_0 .net "store_instr", 0 0, L_0x132e24270;  1 drivers
v0x132e21fc0_0 .net "sw", 0 0, L_0x132e22fe0;  1 drivers
E_0x132e15c50/0 .event edge, v0x132e16e30_0, v0x132e204c0_0, v0x132e1fe90_0, v0x132e20a50_0;
E_0x132e15c50/1 .event edge, v0x132e17090_0, v0x132e20af0_0, v0x132e1a720_0;
E_0x132e15c50 .event/or E_0x132e15c50/0, E_0x132e15c50/1;
E_0x132e16570 .event edge, v0x132e18c50_0, v0x132e171f0_0;
L_0x132e22a60 .part v0x132e227f0_0, 26, 6;
L_0x132e22b80 .part v0x132e227f0_0, 0, 6;
L_0x132e22c20 .concat [ 6 26 0 0], L_0x132e22a60, L_0x128040010;
L_0x132e22d50 .cmp/eq 32, L_0x132e22c20, L_0x128040058;
L_0x132e22e70 .cmp/eq 6, L_0x132e22a60, L_0x1280400a0;
L_0x132e22fe0 .cmp/eq 6, L_0x132e22a60, L_0x1280400e8;
L_0x132e230c0 .concat [ 6 26 0 0], L_0x132e22a60, L_0x128040130;
L_0x132e23260 .cmp/eq 32, L_0x132e230c0, L_0x128040178;
L_0x132e23380 .concat [ 6 26 0 0], L_0x132e22a60, L_0x1280401c0;
L_0x132e23470 .cmp/eq 32, L_0x132e23380, L_0x128040208;
L_0x132e23750 .part L_0x132e22a60, 3, 3;
L_0x132e23950 .cmp/eq 3, L_0x132e23750, L_0x128040250;
L_0x132e23a30 .part L_0x132e22a60, 3, 3;
L_0x132e23b40 .cmp/eq 3, L_0x132e23a30, L_0x128040298;
L_0x132e23c20 .reduce/nor L_0x132e262b0;
L_0x132e241b0 .part L_0x132e22a60, 3, 3;
L_0x132e24270 .cmp/eq 3, L_0x132e241b0, L_0x1280402e0;
L_0x132e24440 .concat [ 6 26 0 0], L_0x132e22a60, L_0x128040328;
L_0x132e244e0 .cmp/eq 32, L_0x132e24440, L_0x128040370;
L_0x132e246a0 .concat [ 6 26 0 0], L_0x132e22a60, L_0x1280403b8;
L_0x132e24740 .cmp/eq 32, L_0x132e246a0, L_0x128040400;
L_0x132e24600 .part v0x132e227f0_0, 20, 1;
L_0x132e24910 .concat [ 1 31 0 0], L_0x132e24600, L_0x128040448;
L_0x132e24860 .cmp/eq 32, L_0x132e24910, L_0x128040490;
L_0x132e24ea0 .concat [ 6 26 0 0], L_0x132e22a60, L_0x1280404d8;
L_0x132e24a10 .cmp/eq 32, L_0x132e24ea0, L_0x128040520;
L_0x132e25090 .part v0x132e227f0_0, 0, 6;
L_0x132e24f40 .cmp/eq 6, L_0x132e25090, L_0x128040568;
L_0x132e253c0 .concat [ 6 26 0 0], L_0x132e22a60, L_0x1280405b0;
L_0x132e25130 .cmp/eq 32, L_0x132e253c0, L_0x1280405f8;
L_0x132e255d0 .concat [ 6 26 0 0], L_0x132e22a60, L_0x128040640;
L_0x132e25460 .cmp/eq 32, L_0x132e255d0, L_0x128040688;
L_0x132e25940 .concat [ 6 26 0 0], L_0x132e22a60, L_0x1280406d0;
L_0x132e256b0 .cmp/eq 32, L_0x132e25940, L_0x128040718;
L_0x132e25cf0 .part v0x132e227f0_0, 0, 6;
L_0x132e25be0 .cmp/eq 6, L_0x132e25cf0, L_0x128040760;
L_0x132e25fb0 .part v0x132e227f0_0, 0, 6;
L_0x132e25e90 .cmp/eq 6, L_0x132e25fb0, L_0x1280407a8;
L_0x132e26320 .part L_0x132e22b80, 3, 2;
L_0x132e26050 .cmp/eq 2, L_0x132e26320, L_0x1280407f0;
L_0x132e26500 .cmp/eq 6, L_0x132e22b80, L_0x128040838;
L_0x132e26730 .cmp/eq 6, L_0x132e22b80, L_0x128040880;
L_0x132e26a40 .cmp/eq 6, L_0x132e22b80, L_0x1280408c8;
L_0x132e24b10 .cmp/eq 6, L_0x132e22b80, L_0x128040910;
L_0x132e26ee0 .part v0x132e227f0_0, 21, 5;
L_0x132e26b20 .part v0x132e227f0_0, 16, 5;
L_0x132e27130 .part v0x132e227f0_0, 11, 5;
L_0x132e26fc0 .part v0x132e227f0_0, 16, 5;
L_0x132e27060 .functor MUXZ 5, L_0x132e26fc0, L_0x132e27130, L_0x132e236a0, C4<>;
L_0x132e273a0 .functor MUXZ 5, L_0x132e27060, L_0x128040958, L_0x132e24d20, C4<>;
L_0x132e26690 .arith/sum 32, v0x132e204c0_0, L_0x1280409a0;
L_0x132e271d0 .functor MUXZ 32, v0x132e17640_0, v0x132e182e0_0, L_0x132e23950, C4<>;
L_0x132e27a40 .functor MUXZ 32, L_0x132e271d0, v0x132e19a60_0, L_0x132e26900, C4<>;
L_0x132e27900 .functor MUXZ 32, L_0x132e27a40, v0x132e19330_0, L_0x132e265e0, C4<>;
L_0x132e27cd0 .functor MUXZ 32, L_0x132e27900, L_0x132e26690, L_0x132e276a0, C4<>;
L_0x132e29670 .concat [ 1 31 0 0], v0x132e21e80_0, L_0x128040ac0;
L_0x132e29710 .cmp/eq 32, L_0x132e29670, L_0x128040b08;
L_0x132e29bf0 .cmp/eq 6, L_0x132e22a60, L_0x128040b50;
L_0x132e29c90 .cmp/eq 6, L_0x132e22a60, L_0x128040b98;
L_0x132e298a0 .reduce/nor v0x132e21e80_0;
L_0x132e2a4e0 .part v0x132e227f0_0, 0, 16;
L_0x132e29d70 .concat [ 16 2 0 0], L_0x132e2a4e0, L_0x128040c28;
L_0x132e2a790 .part L_0x132e29d70, 0, 16;
L_0x132e2a5a0 .concat [ 2 16 0 0], L_0x128040c70, L_0x132e2a790;
L_0x132e2a6c0 .part L_0x132e2a5a0, 17, 1;
L_0x132e2a830 .functor MUXZ 14, L_0x128040d00, L_0x128040cb8, L_0x132e2a6c0, C4<>;
L_0x132e2a990 .concat [ 18 14 0 0], L_0x132e2a5a0, L_0x132e2a830;
S_0x132e165a0 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x132e161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x132e16900_0 .net *"_ivl_10", 15 0, L_0x132e28e50;  1 drivers
L_0x128040a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x132e169c0_0 .net/2u *"_ivl_14", 15 0, L_0x128040a78;  1 drivers
v0x132e16a70_0 .net *"_ivl_17", 15 0, L_0x132e28f90;  1 drivers
v0x132e16b30_0 .net *"_ivl_5", 0 0, L_0x132e287a0;  1 drivers
v0x132e16be0_0 .net *"_ivl_6", 15 0, L_0x132e25d90;  1 drivers
v0x132e16cd0_0 .net *"_ivl_9", 15 0, L_0x132e28b50;  1 drivers
v0x132e16d80_0 .net "addr_rt", 4 0, L_0x132e29200;  1 drivers
v0x132e16e30_0 .var "b_flag", 0 0;
v0x132e16ed0_0 .net "funct", 5 0, L_0x132e27790;  1 drivers
v0x132e16fe0_0 .var "hi", 31 0;
v0x132e17090_0 .net "instructionword", 31 0, v0x132e227f0_0;  alias, 1 drivers
v0x132e17140_0 .var "lo", 31 0;
v0x132e171f0_0 .var "memaddroffset", 31 0;
v0x132e172a0_0 .var "multresult", 63 0;
v0x132e17350_0 .net "op1", 31 0, L_0x132e28460;  alias, 1 drivers
v0x132e17400_0 .net "op2", 31 0, L_0x132e28550;  alias, 1 drivers
v0x132e174b0_0 .net "opcode", 5 0, L_0x132e28700;  1 drivers
v0x132e17640_0 .var "result", 31 0;
v0x132e176d0_0 .net "shamt", 4 0, L_0x132e29160;  1 drivers
v0x132e17780_0 .net/s "sign_op1", 31 0, L_0x132e28460;  alias, 1 drivers
v0x132e17840_0 .net/s "sign_op2", 31 0, L_0x132e28550;  alias, 1 drivers
v0x132e178d0_0 .net "simmediatedata", 31 0, L_0x132e28ef0;  1 drivers
v0x132e17960_0 .net "simmediatedatas", 31 0, L_0x132e28ef0;  alias, 1 drivers
v0x132e179f0_0 .net "uimmediatedata", 31 0, L_0x132e29030;  1 drivers
v0x132e17a80_0 .net "unsign_op1", 31 0, L_0x132e28460;  alias, 1 drivers
v0x132e17b50_0 .net "unsign_op2", 31 0, L_0x132e28550;  alias, 1 drivers
v0x132e17c30_0 .var "unsigned_result", 31 0;
E_0x132e16870/0 .event edge, v0x132e174b0_0, v0x132e17350_0, v0x132e178d0_0, v0x132e16ed0_0;
E_0x132e16870/1 .event edge, v0x132e17400_0, v0x132e176d0_0, v0x132e172a0_0, v0x132e16d80_0;
E_0x132e16870/2 .event edge, v0x132e179f0_0, v0x132e17c30_0;
E_0x132e16870 .event/or E_0x132e16870/0, E_0x132e16870/1, E_0x132e16870/2;
L_0x132e28700 .part v0x132e227f0_0, 26, 6;
L_0x132e27790 .part v0x132e227f0_0, 0, 6;
L_0x132e287a0 .part v0x132e227f0_0, 15, 1;
LS_0x132e25d90_0_0 .concat [ 1 1 1 1], L_0x132e287a0, L_0x132e287a0, L_0x132e287a0, L_0x132e287a0;
LS_0x132e25d90_0_4 .concat [ 1 1 1 1], L_0x132e287a0, L_0x132e287a0, L_0x132e287a0, L_0x132e287a0;
LS_0x132e25d90_0_8 .concat [ 1 1 1 1], L_0x132e287a0, L_0x132e287a0, L_0x132e287a0, L_0x132e287a0;
LS_0x132e25d90_0_12 .concat [ 1 1 1 1], L_0x132e287a0, L_0x132e287a0, L_0x132e287a0, L_0x132e287a0;
L_0x132e25d90 .concat [ 4 4 4 4], LS_0x132e25d90_0_0, LS_0x132e25d90_0_4, LS_0x132e25d90_0_8, LS_0x132e25d90_0_12;
L_0x132e28b50 .part v0x132e227f0_0, 0, 16;
L_0x132e28e50 .concat [ 16 0 0 0], L_0x132e28b50;
L_0x132e28ef0 .concat [ 16 16 0 0], L_0x132e28e50, L_0x132e25d90;
L_0x132e28f90 .part v0x132e227f0_0, 0, 16;
L_0x132e29030 .concat [ 16 16 0 0], L_0x132e28f90, L_0x128040a78;
L_0x132e29160 .part v0x132e227f0_0, 6, 5;
L_0x132e29200 .part v0x132e227f0_0, 16, 5;
S_0x132e17d80 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x132e161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x132e18020_0 .net "address", 31 0, v0x132e171f0_0;  alias, 1 drivers
v0x132e180d0_0 .net "datafromMem", 31 0, v0x132e224f0_0;  alias, 1 drivers
v0x132e18170_0 .net "instr_word", 31 0, v0x132e227f0_0;  alias, 1 drivers
v0x132e18240_0 .net "opcode", 5 0, L_0x132e29300;  1 drivers
v0x132e182e0_0 .var "out_transformed", 31 0;
v0x132e183d0_0 .net "regword", 31 0, L_0x132e28300;  alias, 1 drivers
v0x132e18480_0 .net "whichbyte", 1 0, L_0x132e293a0;  1 drivers
E_0x132e17fc0/0 .event edge, v0x132e18240_0, v0x132e180d0_0, v0x132e18480_0, v0x132e17090_0;
E_0x132e17fc0/1 .event edge, v0x132e183d0_0;
E_0x132e17fc0 .event/or E_0x132e17fc0/0, E_0x132e17fc0/1;
L_0x132e29300 .part v0x132e227f0_0, 26, 6;
L_0x132e293a0 .part v0x132e171f0_0, 0, 2;
S_0x132e185b0 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x132e161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x132e18850_0 .net *"_ivl_1", 1 0, L_0x132e2a2a0;  1 drivers
L_0x128040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x132e18910_0 .net *"_ivl_5", 0 0, L_0x128040be0;  1 drivers
v0x132e189c0_0 .net "bytenum", 2 0, L_0x132e29f50;  1 drivers
v0x132e18a80_0 .net "dataword", 31 0, v0x132e224f0_0;  alias, 1 drivers
v0x132e18b40_0 .net "eff_addr", 31 0, v0x132e171f0_0;  alias, 1 drivers
v0x132e18c50_0 .net "opcode", 5 0, L_0x132e22a60;  alias, 1 drivers
v0x132e18ce0_0 .net "regbyte", 7 0, L_0x132e2a380;  1 drivers
v0x132e18d90_0 .net "reghalfword", 15 0, L_0x132e2a420;  1 drivers
v0x132e18e40_0 .net "regword", 31 0, L_0x132e28300;  alias, 1 drivers
v0x132e18f70_0 .var "storedata", 31 0;
E_0x132e187f0/0 .event edge, v0x132e18c50_0, v0x132e183d0_0, v0x132e189c0_0, v0x132e18ce0_0;
E_0x132e187f0/1 .event edge, v0x132e180d0_0, v0x132e18d90_0;
E_0x132e187f0 .event/or E_0x132e187f0/0, E_0x132e187f0/1;
L_0x132e2a2a0 .part v0x132e171f0_0, 0, 2;
L_0x132e29f50 .concat [ 2 1 0 0], L_0x132e2a2a0, L_0x128040be0;
L_0x132e2a380 .part L_0x132e28300, 0, 8;
L_0x132e2a420 .part L_0x132e28300, 0, 16;
S_0x132e19040 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x132e161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x132e19280_0 .net "clk", 0 0, v0x132e22230_0;  alias, 1 drivers
v0x132e19330_0 .var "data", 31 0;
v0x132e193e0_0 .net "data_in", 31 0, v0x132e16fe0_0;  alias, 1 drivers
v0x132e194b0_0 .net "data_out", 31 0, v0x132e19330_0;  alias, 1 drivers
v0x132e19550_0 .net "enable", 0 0, L_0x132e27d70;  alias, 1 drivers
v0x132e19630_0 .net "reset", 0 0, v0x132e22950_0;  alias, 1 drivers
S_0x132e19750 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x132e161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x132e199d0_0 .net "clk", 0 0, v0x132e22230_0;  alias, 1 drivers
v0x132e19a60_0 .var "data", 31 0;
v0x132e19af0_0 .net "data_in", 31 0, v0x132e17140_0;  alias, 1 drivers
v0x132e19bc0_0 .net "data_out", 31 0, v0x132e19a60_0;  alias, 1 drivers
v0x132e19c60_0 .net "enable", 0 0, L_0x132e27d70;  alias, 1 drivers
v0x132e19d30_0 .net "reset", 0 0, v0x132e22950_0;  alias, 1 drivers
S_0x132e19e40 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x132e161e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x132e28050 .functor BUFZ 32, L_0x132e27be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x132e28300 .functor BUFZ 32, L_0x132e28140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x132e1aad0_2 .array/port v0x132e1aad0, 2;
L_0x132e283f0 .functor BUFZ 32, v0x132e1aad0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x132e1a170_0 .net *"_ivl_0", 31 0, L_0x132e27be0;  1 drivers
v0x132e1a230_0 .net *"_ivl_10", 6 0, L_0x132e281e0;  1 drivers
L_0x128040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x132e1a2d0_0 .net *"_ivl_13", 1 0, L_0x128040a30;  1 drivers
v0x132e1a370_0 .net *"_ivl_2", 6 0, L_0x132e27f30;  1 drivers
L_0x1280409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x132e1a420_0 .net *"_ivl_5", 1 0, L_0x1280409e8;  1 drivers
v0x132e1a510_0 .net *"_ivl_8", 31 0, L_0x132e28140;  1 drivers
v0x132e1a5c0_0 .net "r_clk", 0 0, v0x132e22230_0;  alias, 1 drivers
v0x132e1a690_0 .net "r_clk_enable", 0 0, v0x132e22340_0;  alias, 1 drivers
v0x132e1a720_0 .net "read_data1", 31 0, L_0x132e28050;  alias, 1 drivers
v0x132e1a830_0 .net "read_data2", 31 0, L_0x132e28300;  alias, 1 drivers
v0x132e1a8c0_0 .net "read_reg1", 4 0, L_0x132e26ee0;  alias, 1 drivers
v0x132e1a970_0 .net "read_reg2", 4 0, L_0x132e26b20;  alias, 1 drivers
v0x132e1aa20_0 .net "register_v0", 31 0, L_0x132e283f0;  alias, 1 drivers
v0x132e1aad0 .array "registers", 0 31, 31 0;
v0x132e1ae70_0 .net "reset", 0 0, v0x132e22950_0;  alias, 1 drivers
v0x132e1af40_0 .net "write_control", 0 0, L_0x132e27570;  alias, 1 drivers
v0x132e1afd0_0 .net "write_data", 31 0, L_0x132e27cd0;  alias, 1 drivers
v0x132e1b160_0 .net "write_reg", 4 0, L_0x132e273a0;  alias, 1 drivers
L_0x132e27be0 .array/port v0x132e1aad0, L_0x132e27f30;
L_0x132e27f30 .concat [ 5 2 0 0], L_0x132e26ee0, L_0x1280409e8;
L_0x132e28140 .array/port v0x132e1aad0, L_0x132e281e0;
L_0x132e281e0 .concat [ 5 2 0 0], L_0x132e26b20, L_0x128040a30;
    .scope S_0x132e049a0;
T_0 ;
    %wait E_0x132e043e0;
    %load/vec4 v0x132e155b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x132e153a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x132e15450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x132e15500_0;
    %assign/vec4 v0x132e153a0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x132e19e40;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x132e1aad0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x132e19e40;
T_2 ;
    %wait E_0x132e04b10;
    %load/vec4 v0x132e1ae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x132e1a690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x132e1af40_0;
    %load/vec4 v0x132e1b160_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x132e1afd0_0;
    %load/vec4 v0x132e1b160_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x132e1aad0, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x132e165a0;
T_3 ;
    %wait E_0x132e16870;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132e16e30_0, 0, 1;
    %load/vec4 v0x132e174b0_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x132e17780_0;
    %load/vec4 v0x132e178d0_0;
    %add;
    %store/vec4 v0x132e171f0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x132e174b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.2 ;
    %load/vec4 v0x132e16ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.17 ;
    %load/vec4 v0x132e17840_0;
    %ix/getv 4, v0x132e176d0_0;
    %shiftl 4;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.38;
T_3.18 ;
    %load/vec4 v0x132e17840_0;
    %ix/getv 4, v0x132e176d0_0;
    %shiftr 4;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.38;
T_3.19 ;
    %load/vec4 v0x132e17840_0;
    %ix/getv 4, v0x132e176d0_0;
    %shiftr/s 4;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.38;
T_3.20 ;
    %load/vec4 v0x132e17840_0;
    %load/vec4 v0x132e17a80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.38;
T_3.21 ;
    %load/vec4 v0x132e17840_0;
    %load/vec4 v0x132e17a80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.38;
T_3.22 ;
    %load/vec4 v0x132e17840_0;
    %load/vec4 v0x132e17a80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.38;
T_3.23 ;
    %load/vec4 v0x132e17780_0;
    %pad/s 64;
    %load/vec4 v0x132e17840_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x132e172a0_0, 0, 64;
    %load/vec4 v0x132e172a0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x132e16fe0_0, 0, 32;
    %load/vec4 v0x132e172a0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x132e17140_0, 0, 32;
    %jmp T_3.38;
T_3.24 ;
    %load/vec4 v0x132e17a80_0;
    %pad/u 64;
    %load/vec4 v0x132e17b50_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x132e172a0_0, 0, 64;
    %load/vec4 v0x132e172a0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x132e16fe0_0, 0, 32;
    %load/vec4 v0x132e172a0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x132e17140_0, 0, 32;
    %jmp T_3.38;
T_3.25 ;
    %load/vec4 v0x132e17780_0;
    %load/vec4 v0x132e17840_0;
    %mod/s;
    %store/vec4 v0x132e16fe0_0, 0, 32;
    %load/vec4 v0x132e17780_0;
    %load/vec4 v0x132e17840_0;
    %div/s;
    %store/vec4 v0x132e17140_0, 0, 32;
    %jmp T_3.38;
T_3.26 ;
    %load/vec4 v0x132e17a80_0;
    %load/vec4 v0x132e17b50_0;
    %mod;
    %store/vec4 v0x132e16fe0_0, 0, 32;
    %load/vec4 v0x132e17a80_0;
    %load/vec4 v0x132e17b50_0;
    %div;
    %store/vec4 v0x132e17140_0, 0, 32;
    %jmp T_3.38;
T_3.27 ;
    %load/vec4 v0x132e17350_0;
    %store/vec4 v0x132e16fe0_0, 0, 32;
    %jmp T_3.38;
T_3.28 ;
    %load/vec4 v0x132e17350_0;
    %store/vec4 v0x132e17140_0, 0, 32;
    %jmp T_3.38;
T_3.29 ;
    %load/vec4 v0x132e17780_0;
    %load/vec4 v0x132e17840_0;
    %add;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.38;
T_3.30 ;
    %load/vec4 v0x132e17a80_0;
    %load/vec4 v0x132e17b50_0;
    %add;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.38;
T_3.31 ;
    %load/vec4 v0x132e17a80_0;
    %load/vec4 v0x132e17b50_0;
    %sub;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.38;
T_3.32 ;
    %load/vec4 v0x132e17a80_0;
    %load/vec4 v0x132e17b50_0;
    %and;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.38;
T_3.33 ;
    %load/vec4 v0x132e17a80_0;
    %load/vec4 v0x132e17b50_0;
    %or;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.38;
T_3.34 ;
    %load/vec4 v0x132e17a80_0;
    %load/vec4 v0x132e17b50_0;
    %xor;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.38;
T_3.35 ;
    %load/vec4 v0x132e17a80_0;
    %load/vec4 v0x132e17b50_0;
    %or;
    %inv;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.38;
T_3.36 ;
    %load/vec4 v0x132e17780_0;
    %load/vec4 v0x132e17840_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.40, 8;
T_3.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.40, 8;
 ; End of false expr.
    %blend;
T_3.40;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.38;
T_3.37 ;
    %load/vec4 v0x132e17a80_0;
    %load/vec4 v0x132e17b50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.42, 8;
T_3.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.42, 8;
 ; End of false expr.
    %blend;
T_3.42;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.3 ;
    %load/vec4 v0x132e16d80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %jmp T_3.47;
T_3.43 ;
    %load/vec4 v0x132e17780_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132e16e30_0, 0, 1;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132e16e30_0, 0, 1;
T_3.49 ;
    %jmp T_3.47;
T_3.44 ;
    %load/vec4 v0x132e17780_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132e16e30_0, 0, 1;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132e16e30_0, 0, 1;
T_3.51 ;
    %jmp T_3.47;
T_3.45 ;
    %load/vec4 v0x132e17780_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132e16e30_0, 0, 1;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132e16e30_0, 0, 1;
T_3.53 ;
    %jmp T_3.47;
T_3.46 ;
    %load/vec4 v0x132e17780_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132e16e30_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132e16e30_0, 0, 1;
T_3.55 ;
    %jmp T_3.47;
T_3.47 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %load/vec4 v0x132e17780_0;
    %load/vec4 v0x132e17840_0;
    %cmp/e;
    %jmp/0xz  T_3.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132e16e30_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132e16e30_0, 0, 1;
T_3.57 ;
    %jmp T_3.16;
T_3.5 ;
    %load/vec4 v0x132e17780_0;
    %load/vec4 v0x132e17400_0;
    %cmp/ne;
    %jmp/0xz  T_3.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132e16e30_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132e16e30_0, 0, 1;
T_3.59 ;
    %jmp T_3.16;
T_3.6 ;
    %load/vec4 v0x132e17780_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132e16e30_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132e16e30_0, 0, 1;
T_3.61 ;
    %jmp T_3.16;
T_3.7 ;
    %load/vec4 v0x132e17780_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132e16e30_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132e16e30_0, 0, 1;
T_3.63 ;
    %jmp T_3.16;
T_3.8 ;
    %load/vec4 v0x132e17780_0;
    %load/vec4 v0x132e178d0_0;
    %add;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0x132e17a80_0;
    %load/vec4 v0x132e178d0_0;
    %add;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0x132e17780_0;
    %load/vec4 v0x132e178d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.65, 8;
T_3.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.65, 8;
 ; End of false expr.
    %blend;
T_3.65;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0x132e17a80_0;
    %load/vec4 v0x132e17960_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.67, 8;
T_3.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.67, 8;
 ; End of false expr.
    %blend;
T_3.67;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0x132e17a80_0;
    %load/vec4 v0x132e179f0_0;
    %and;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0x132e17a80_0;
    %load/vec4 v0x132e179f0_0;
    %or;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0x132e17a80_0;
    %load/vec4 v0x132e179f0_0;
    %xor;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x132e179f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x132e17c30_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %load/vec4 v0x132e17c30_0;
    %store/vec4 v0x132e17640_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x132e17d80;
T_4 ;
    %wait E_0x132e17fc0;
    %load/vec4 v0x132e18240_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x132e18480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x132e180d0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x132e180d0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x132e180d0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x132e180d0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x132e18480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x132e18480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x132e180d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x132e180d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x132e180d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x132e180d0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x132e18480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x132e180d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x132e180d0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x132e18170_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x132e18480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x132e183d0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x132e183d0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x132e183d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x132e18480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e183d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e183d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x132e180d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x132e183d0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e182e0_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x132e19750;
T_5 ;
    %wait E_0x132e04b10;
    %load/vec4 v0x132e19d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x132e19a60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x132e19c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x132e19af0_0;
    %assign/vec4 v0x132e19a60_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x132e19040;
T_6 ;
    %wait E_0x132e04b10;
    %load/vec4 v0x132e19630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x132e19330_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x132e19550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x132e193e0_0;
    %assign/vec4 v0x132e19330_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x132e185b0;
T_7 ;
    %wait E_0x132e187f0;
    %load/vec4 v0x132e18c50_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x132e18e40_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x132e18f70_0, 4, 8;
    %load/vec4 v0x132e18e40_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x132e18f70_0, 4, 8;
    %load/vec4 v0x132e18e40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x132e18f70_0, 4, 8;
    %load/vec4 v0x132e18e40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x132e18f70_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x132e18c50_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x132e189c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x132e18ce0_0;
    %load/vec4 v0x132e18a80_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e18f70_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x132e18a80_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x132e18ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e18a80_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x132e18f70_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x132e18a80_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x132e18ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e18a80_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e18f70_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x132e18a80_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x132e18ce0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e18f70_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x132e18c50_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x132e189c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x132e18d90_0;
    %load/vec4 v0x132e18a80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e18f70_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x132e18a80_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x132e18d90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e18f70_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x132e161e0;
T_8 ;
    %wait E_0x132e16570;
    %load/vec4 v0x132e208e0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x132e20560_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x132e20160_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x132e161e0;
T_9 ;
    %wait E_0x132e15c50;
    %load/vec4 v0x132e1fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x132e204c0_0;
    %load/vec4 v0x132e1fe90_0;
    %add;
    %store/vec4 v0x132e211d0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x132e20a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x132e204c0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x132e20980_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x132e211d0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x132e20af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x132e213c0_0;
    %store/vec4 v0x132e211d0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x132e204c0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x132e211d0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x132e161e0;
T_10 ;
    %wait E_0x132e04b10;
    %load/vec4 v0x132e1ffb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x132e21a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x132e200d0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x132e204c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x132e20040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x132e21e80_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x132e20040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x132e21e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x132e21e80_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x132e21e80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x132e21e80_0, 0;
    %load/vec4 v0x132e204c0_0;
    %assign/vec4 v0x132e200d0_0, 0;
    %load/vec4 v0x132e211d0_0;
    %assign/vec4 v0x132e204c0_0, 0;
    %load/vec4 v0x132e200d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x132e20040_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x132e161e0;
T_11 ;
    %wait E_0x132e04b10;
    %vpi_call/w 8 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 8 272 "$display", "reset=%h, clk_enable=%h", v0x132e21a80_0, v0x132e1ffb0_0 {0 0 0};
    %vpi_call/w 8 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x132e20980_0, v0x132e1fad0_0, v0x132e21870_0 {0 0 0};
    %vpi_call/w 8 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x132e21480_0, v0x132e215c0_0 {0 0 0};
    %vpi_call/w 8 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x132e213c0_0, v0x132e21530_0 {0 0 0};
    %vpi_call/w 8 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x132e217b0_0, v0x132e21b10_0, v0x132e21920_0, v0x132e20e20_0 {0 0 0};
    %vpi_call/w 8 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x132e21130_0, v0x132e21c90_0, v0x132e21bc0_0, v0x132e20cd0_0, v0x132e206b0_0 {0 0 0};
    %vpi_call/w 8 278 "$display", "b_flag=%h, b_offset=%h", v0x132e1fd50_0, v0x132e1fe90_0 {0 0 0};
    %vpi_call/w 8 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x132e200d0_0, v0x132e21e80_0, v0x132e204c0_0, v0x132e211d0_0, v0x132e20af0_0 {0 0 0};
    %vpi_call/w 8 280 "$display", "instr_address=%h", v0x132e20840_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x132e04bc0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132e22230_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x132e22230_0;
    %inv;
    %store/vec4 v0x132e22230_0, 0, 1;
    %delay 4, 0;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x132e04bc0;
T_13 ;
    %fork t_1, S_0x132e15710;
    %jmp t_0;
    .scope S_0x132e15710;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132e22950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x132e22340_0, 0, 1;
    %wait E_0x132e04b10;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x132e22950_0, 0, 1;
    %wait E_0x132e04b10;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x132e15a50_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x132e224f0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x132e15cb0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x132e15ec0_0, 0, 5;
    %load/vec4 v0x132e15a50_0;
    %store/vec4 v0x132e15fd0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x132e15b10_0, 0, 16;
    %load/vec4 v0x132e15cb0_0;
    %load/vec4 v0x132e15ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e15fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e15b10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e15bc0_0, 0, 32;
    %load/vec4 v0x132e15bc0_0;
    %store/vec4 v0x132e227f0_0, 0, 32;
    %load/vec4 v0x132e224f0_0;
    %load/vec4 v0x132e15a50_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x132e224f0_0, 0, 32;
    %wait E_0x132e04b10;
    %delay 2, 0;
    %load/vec4 v0x132e22580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_13.3 ;
    %load/vec4 v0x132e22460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_13.5 ;
    %load/vec4 v0x132e15a50_0;
    %addi 1, 0, 5;
    %store/vec4 v0x132e15a50_0, 0, 5;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x132e15a50_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_13.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.7, 5;
    %jmp/1 T_13.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x132e15cb0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x132e159a0_0, 0, 6;
    %pushi/vec4 33, 0, 7;
    %load/vec4 v0x132e15a50_0;
    %pad/u 7;
    %sub;
    %pad/u 5;
    %store/vec4 v0x132e16080_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x132e15ec0_0, 0, 5;
    %load/vec4 v0x132e15a50_0;
    %store/vec4 v0x132e15fd0_0, 0, 5;
    %load/vec4 v0x132e15a50_0;
    %addi 15, 0, 5;
    %store/vec4 v0x132e15e10_0, 0, 5;
    %load/vec4 v0x132e15cb0_0;
    %load/vec4 v0x132e15ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e15fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e15e10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e16080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e159a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e15d60_0, 0, 32;
    %load/vec4 v0x132e15d60_0;
    %store/vec4 v0x132e227f0_0, 0, 32;
    %wait E_0x132e04b10;
    %delay 2, 0;
    %load/vec4 v0x132e15a50_0;
    %addi 1, 0, 5;
    %store/vec4 v0x132e15a50_0, 0, 5;
    %jmp T_13.6;
T_13.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x132e15a50_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x132e16130_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.9, 5;
    %jmp/1 T_13.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x132e15cb0_0, 0, 6;
    %load/vec4 v0x132e15a50_0;
    %addi 15, 0, 5;
    %store/vec4 v0x132e15ec0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x132e15fd0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x132e15b10_0, 0, 16;
    %load/vec4 v0x132e15cb0_0;
    %load/vec4 v0x132e15ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e15fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x132e15b10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x132e15bc0_0, 0, 32;
    %load/vec4 v0x132e15bc0_0;
    %store/vec4 v0x132e227f0_0, 0, 32;
    %wait E_0x132e04b10;
    %delay 2, 0;
    %load/vec4 v0x132e16130_0;
    %load/vec4 v0x132e15a50_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x132e16130_0, 0, 32;
    %load/vec4 v0x132e16130_0;
    %pushi/vec4 33, 0, 32;
    %load/vec4 v0x132e15a50_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x132e158e0_0, 0, 32;
    %load/vec4 v0x132e22880_0;
    %load/vec4 v0x132e158e0_0;
    %cmp/e;
    %jmp/0xz  T_13.10, 4;
    %jmp T_13.11;
T_13.10 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x132e158e0_0, v0x132e22880_0 {0 0 0};
T_13.11 ;
    %load/vec4 v0x132e15a50_0;
    %addi 1, 0, 5;
    %store/vec4 v0x132e15a50_0, 0, 5;
    %jmp T_13.8;
T_13.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x132e04bc0;
t_0 %join;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/sll_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
