Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar  9 19:06:47 2019
| Host         : DESKTOP-4H7CRNK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file shiftleds_timing_summary_routed.rpt -pb shiftleds_timing_summary_routed.pb -rpx shiftleds_timing_summary_routed.rpx -warn_on_violation
| Design       : shiftleds
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.196        0.000                      0                   40        0.205        0.000                      0                   40        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.196        0.000                      0                   40        0.205        0.000                      0                   40        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 3.146ns (54.132%)  route 2.666ns (45.868%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.560     5.112    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y33         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDCE (Prop_fdce_C_Q)         0.456     5.568 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.520    counter_reg[2]
    SLICE_X28Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.644 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.644    shiftreg[3]_i_26_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.194    shiftreg_reg[3]_i_19_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.308    shiftreg_reg[3]_i_13_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.422    shiftreg_reg[3]_i_4_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.714     9.250    shiftreg_reg[3]_i_3_n_0
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.124     9.374 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.374    counter[0]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.906 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    counter_reg[0]_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    counter_reg[4]_i_1_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    counter_reg[8]_i_1_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    counter_reg[12]_i_1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    counter_reg[16]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.476 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    counter_reg[20]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.590 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.590    counter_reg[24]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.924 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.924    counter_reg[28]_i_1_n_6
    SLICE_X29Y40         FDCE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.448    14.820    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  counter_reg[29]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X29Y40         FDCE (Setup_fdce_C_D)        0.062    15.119    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 3.125ns (53.966%)  route 2.666ns (46.034%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.560     5.112    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y33         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDCE (Prop_fdce_C_Q)         0.456     5.568 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.520    counter_reg[2]
    SLICE_X28Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.644 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.644    shiftreg[3]_i_26_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.194    shiftreg_reg[3]_i_19_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.308    shiftreg_reg[3]_i_13_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.422    shiftreg_reg[3]_i_4_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.714     9.250    shiftreg_reg[3]_i_3_n_0
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.124     9.374 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.374    counter[0]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.906 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    counter_reg[0]_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    counter_reg[4]_i_1_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    counter_reg[8]_i_1_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    counter_reg[12]_i_1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    counter_reg[16]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.476 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    counter_reg[20]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.590 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.590    counter_reg[24]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.903 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.903    counter_reg[28]_i_1_n_4
    SLICE_X29Y40         FDCE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.448    14.820    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  counter_reg[31]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X29Y40         FDCE (Setup_fdce_C_D)        0.062    15.119    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -10.903    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 3.051ns (53.370%)  route 2.666ns (46.630%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.560     5.112    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y33         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDCE (Prop_fdce_C_Q)         0.456     5.568 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.520    counter_reg[2]
    SLICE_X28Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.644 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.644    shiftreg[3]_i_26_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.194    shiftreg_reg[3]_i_19_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.308    shiftreg_reg[3]_i_13_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.422    shiftreg_reg[3]_i_4_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.714     9.250    shiftreg_reg[3]_i_3_n_0
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.124     9.374 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.374    counter[0]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.906 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    counter_reg[0]_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    counter_reg[4]_i_1_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    counter_reg[8]_i_1_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    counter_reg[12]_i_1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    counter_reg[16]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.476 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    counter_reg[20]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.590 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.590    counter_reg[24]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.829 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.829    counter_reg[28]_i_1_n_5
    SLICE_X29Y40         FDCE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.448    14.820    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  counter_reg[30]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X29Y40         FDCE (Setup_fdce_C_D)        0.062    15.119    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -10.829    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 3.035ns (53.239%)  route 2.666ns (46.761%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.560     5.112    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y33         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDCE (Prop_fdce_C_Q)         0.456     5.568 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.520    counter_reg[2]
    SLICE_X28Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.644 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.644    shiftreg[3]_i_26_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.194    shiftreg_reg[3]_i_19_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.308    shiftreg_reg[3]_i_13_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.422    shiftreg_reg[3]_i_4_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.714     9.250    shiftreg_reg[3]_i_3_n_0
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.124     9.374 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.374    counter[0]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.906 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    counter_reg[0]_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    counter_reg[4]_i_1_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    counter_reg[8]_i_1_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    counter_reg[12]_i_1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    counter_reg[16]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.476 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    counter_reg[20]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.590 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.590    counter_reg[24]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.813 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.813    counter_reg[28]_i_1_n_7
    SLICE_X29Y40         FDCE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.448    14.820    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  counter_reg[28]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X29Y40         FDCE (Setup_fdce_C_D)        0.062    15.119    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 3.032ns (53.215%)  route 2.666ns (46.785%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.560     5.112    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y33         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDCE (Prop_fdce_C_Q)         0.456     5.568 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.520    counter_reg[2]
    SLICE_X28Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.644 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.644    shiftreg[3]_i_26_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.194    shiftreg_reg[3]_i_19_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.308    shiftreg_reg[3]_i_13_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.422    shiftreg_reg[3]_i_4_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.714     9.250    shiftreg_reg[3]_i_3_n_0
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.124     9.374 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.374    counter[0]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.906 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    counter_reg[0]_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    counter_reg[4]_i_1_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    counter_reg[8]_i_1_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    counter_reg[12]_i_1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    counter_reg[16]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.476 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    counter_reg[20]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.810 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.810    counter_reg[24]_i_1_n_6
    SLICE_X29Y39         FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.448    14.820    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y39         FDCE                                         r  counter_reg[25]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X29Y39         FDCE (Setup_fdce_C_D)        0.062    15.119    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 3.011ns (53.041%)  route 2.666ns (46.959%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.560     5.112    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y33         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDCE (Prop_fdce_C_Q)         0.456     5.568 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.520    counter_reg[2]
    SLICE_X28Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.644 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.644    shiftreg[3]_i_26_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.194    shiftreg_reg[3]_i_19_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.308    shiftreg_reg[3]_i_13_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.422    shiftreg_reg[3]_i_4_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.714     9.250    shiftreg_reg[3]_i_3_n_0
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.124     9.374 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.374    counter[0]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.906 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    counter_reg[0]_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    counter_reg[4]_i_1_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    counter_reg[8]_i_1_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    counter_reg[12]_i_1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    counter_reg[16]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.476 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    counter_reg[20]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.789 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.789    counter_reg[24]_i_1_n_4
    SLICE_X29Y39         FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.448    14.820    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y39         FDCE                                         r  counter_reg[27]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X29Y39         FDCE (Setup_fdce_C_D)        0.062    15.119    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 2.937ns (52.421%)  route 2.666ns (47.579%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.560     5.112    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y33         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDCE (Prop_fdce_C_Q)         0.456     5.568 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.520    counter_reg[2]
    SLICE_X28Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.644 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.644    shiftreg[3]_i_26_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.194    shiftreg_reg[3]_i_19_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.308    shiftreg_reg[3]_i_13_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.422    shiftreg_reg[3]_i_4_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.714     9.250    shiftreg_reg[3]_i_3_n_0
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.124     9.374 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.374    counter[0]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.906 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    counter_reg[0]_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    counter_reg[4]_i_1_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    counter_reg[8]_i_1_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    counter_reg[12]_i_1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    counter_reg[16]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.476 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    counter_reg[20]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.715 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.715    counter_reg[24]_i_1_n_5
    SLICE_X29Y39         FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.448    14.820    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y39         FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X29Y39         FDCE (Setup_fdce_C_D)        0.062    15.119    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 2.921ns (52.285%)  route 2.666ns (47.715%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.560     5.112    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y33         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDCE (Prop_fdce_C_Q)         0.456     5.568 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.520    counter_reg[2]
    SLICE_X28Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.644 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.644    shiftreg[3]_i_26_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.194    shiftreg_reg[3]_i_19_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.308    shiftreg_reg[3]_i_13_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.422    shiftreg_reg[3]_i_4_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.714     9.250    shiftreg_reg[3]_i_3_n_0
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.124     9.374 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.374    counter[0]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.906 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    counter_reg[0]_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    counter_reg[4]_i_1_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    counter_reg[8]_i_1_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    counter_reg[12]_i_1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    counter_reg[16]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.476 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.476    counter_reg[20]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.699 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.699    counter_reg[24]_i_1_n_7
    SLICE_X29Y39         FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.448    14.820    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y39         FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X29Y39         FDCE (Setup_fdce_C_D)        0.062    15.119    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 2.918ns (52.259%)  route 2.666ns (47.741%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.560     5.112    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y33         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDCE (Prop_fdce_C_Q)         0.456     5.568 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.520    counter_reg[2]
    SLICE_X28Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.644 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.644    shiftreg[3]_i_26_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.194    shiftreg_reg[3]_i_19_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.308    shiftreg_reg[3]_i_13_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.422    shiftreg_reg[3]_i_4_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.714     9.250    shiftreg_reg[3]_i_3_n_0
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.124     9.374 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.374    counter[0]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.906 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    counter_reg[0]_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    counter_reg[4]_i_1_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    counter_reg[8]_i_1_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    counter_reg[12]_i_1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    counter_reg[16]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.696 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.696    counter_reg[20]_i_1_n_6
    SLICE_X29Y38         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.447    14.819    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.273    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X29Y38         FDCE (Setup_fdce_C_D)        0.062    15.118    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 2.897ns (52.079%)  route 2.666ns (47.921%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.560     5.112    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y33         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDCE (Prop_fdce_C_Q)         0.456     5.568 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.520    counter_reg[2]
    SLICE_X28Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.644 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.644    shiftreg[3]_i_26_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.194 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.194    shiftreg_reg[3]_i_19_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.308    shiftreg_reg[3]_i_13_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.422    shiftreg_reg[3]_i_4_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.714     9.250    shiftreg_reg[3]_i_3_n_0
    SLICE_X29Y33         LUT2 (Prop_lut2_I1_O)        0.124     9.374 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.374    counter[0]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.906 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    counter_reg[0]_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.020 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    counter_reg[4]_i_1_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.134 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.134    counter_reg[8]_i_1_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.248 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.248    counter_reg[12]_i_1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.362 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.362    counter_reg[16]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.675 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.675    counter_reg[20]_i_1_n_4
    SLICE_X29Y38         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.447    14.819    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.273    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X29Y38         FDCE (Setup_fdce_C_D)        0.062    15.118    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                  4.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 shiftreg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftreg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.425%)  route 0.150ns (51.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y41         FDCE                                         r  shiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  shiftreg_reg[3]/Q
                         net (fo=4, routed)           0.150     1.769    o_led_OBUF[3]
    SLICE_X28Y42         FDPE                                         r  shiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y42         FDPE                                         r  shiftreg_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X28Y42         FDPE (Hold_fdpe_C_D)         0.070     1.563    shiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 shiftreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftreg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.345%)  route 0.184ns (56.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y42         FDCE                                         r  shiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  shiftreg_reg[1]/Q
                         net (fo=4, routed)           0.184     1.803    o_led_OBUF[1]
    SLICE_X28Y42         FDCE                                         r  shiftreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y42         FDCE                                         r  shiftreg_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X28Y42         FDCE (Hold_fdce_C_D)         0.070     1.547    shiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 shiftreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftreg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.596%)  route 0.206ns (59.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y42         FDCE                                         r  shiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  shiftreg_reg[2]/Q
                         net (fo=4, routed)           0.206     1.825    o_led_OBUF[2]
    SLICE_X28Y41         FDCE                                         r  shiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y41         FDCE                                         r  shiftreg_reg[3]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X28Y41         FDCE (Hold_fdce_C_D)         0.070     1.563    shiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 shiftreg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftreg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.937%)  route 0.187ns (57.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y42         FDPE                                         r  shiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  shiftreg_reg[0]/Q
                         net (fo=4, routed)           0.187     1.806    o_led_OBUF[0]
    SLICE_X28Y42         FDCE                                         r  shiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y42         FDCE                                         r  shiftreg_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X28Y42         FDCE (Hold_fdce_C_D)         0.066     1.543    shiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.476    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  counter_reg[23]/Q
                         net (fo=3, routed)           0.169     1.787    counter_reg[23]
    SLICE_X29Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.832    counter[20]_i_2_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    counter_reg[20]_i_1_n_4
    SLICE_X29Y38         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.833     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  counter_reg[23]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X29Y38         FDCE (Hold_fdce_C_D)         0.105     1.581    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.476    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y39         FDCE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  counter_reg[27]/Q
                         net (fo=3, routed)           0.169     1.787    counter_reg[27]
    SLICE_X29Y39         LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  counter[24]_i_2/O
                         net (fo=1, routed)           0.000     1.832    counter[24]_i_2_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    counter_reg[24]_i_1_n_4
    SLICE_X29Y39         FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.833     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y39         FDCE                                         r  counter_reg[27]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X29Y39         FDCE (Hold_fdce_C_D)         0.105     1.581    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.475    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y37         FDCE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.170     1.787    counter_reg[19]
    SLICE_X29Y37         LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.832    counter[16]_i_2_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    counter_reg[16]_i_1_n_4
    SLICE_X29Y37         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.989    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y37         FDCE                                         r  counter_reg[19]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X29Y37         FDCE (Hold_fdce_C_D)         0.105     1.580    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.561     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y36         FDCE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.170     1.786    counter_reg[15]
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.831    counter[12]_i_2_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    counter_reg[12]_i_1_n_4
    SLICE_X29Y36         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.988    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y36         FDCE                                         r  counter_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X29Y36         FDCE (Hold_fdce_C_D)         0.105     1.579    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  counter_reg[31]/Q
                         net (fo=3, routed)           0.170     1.789    counter_reg[31]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  counter[28]_i_2/O
                         net (fo=1, routed)           0.000     1.834    counter[28]_i_2_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.897 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    counter_reg[28]_i_1_n_4
    SLICE_X29Y40         FDCE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  counter_reg[31]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X29Y40         FDCE (Hold_fdce_C_D)         0.105     1.582    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.561     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y35         FDCE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.170     1.786    counter_reg[11]
    SLICE_X29Y35         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.831    counter[8]_i_2_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    counter_reg[8]_i_1_n_4
    SLICE_X29Y35         FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.988    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y35         FDCE                                         r  counter_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X29Y35         FDCE (Hold_fdce_C_D)         0.105     1.579    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y33    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y35    counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y35    counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y36    counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y36    counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y36    counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y36    counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y37    counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y37    counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y35    counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y35    counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36    counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36    counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36    counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36    counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y38    counter_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y38    counter_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y38    counter_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y38    counter_reg[23]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42    shiftreg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42    shiftreg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42    shiftreg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y41    shiftreg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y33    counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y33    counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y33    counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y33    counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y34    counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y34    counter_reg[5]/C



