|AudioBufferTest
DE10CLK => SDRAMtest:DRAM.de10_clk_clk
DE10CLK => sal_disp2[0].CLK
DE10CLK => sal_disp2[1].CLK
DE10CLK => sal_disp2[2].CLK
DE10CLK => sal_disp2[3].CLK
DE10CLK => sal_disp1[0].CLK
DE10CLK => sal_disp1[1].CLK
DE10CLK => sal_disp1[2].CLK
DE10CLK => sal_disp1[3].CLK
DE10CLK => sal_disp0[0].CLK
DE10CLK => sal_disp0[1].CLK
DE10CLK => sal_disp0[2].CLK
DE10CLK => sal_disp0[3].CLK
DE10CLK => writerequest.CLK
DE10CLK => readrequest.CLK
DE10CLK => dataIN[0].CLK
DE10CLK => dataIN[1].CLK
DE10CLK => dataIN[2].CLK
DE10CLK => dataIN[3].CLK
DE10CLK => dataIN[4].CLK
DE10CLK => dataIN[5].CLK
DE10CLK => dataIN[6].CLK
DE10CLK => dataIN[7].CLK
DE10CLK => dataIN[8].CLK
DE10CLK => dataIN[9].CLK
DE10CLK => dataIN[10].CLK
DE10CLK => dataIN[11].CLK
DE10CLK => dataIN[12].CLK
DE10CLK => dataIN[13].CLK
DE10CLK => dataIN[14].CLK
DE10CLK => dataIN[15].CLK
DE10CLK => memaddress[0].CLK
DE10CLK => memaddress[1].CLK
DE10CLK => memaddress[2].CLK
DE10CLK => memaddress[3].CLK
DE10CLK => memaddress[4].CLK
DE10CLK => memaddress[5].CLK
DE10CLK => memaddress[6].CLK
DE10CLK => memaddress[7].CLK
DE10CLK => memaddress[8].CLK
DE10CLK => memaddress[9].CLK
DE10CLK => memaddress[10].CLK
DE10CLK => memaddress[11].CLK
DE10CLK => memaddress[12].CLK
DE10CLK => memaddress[13].CLK
DE10CLK => memaddress[14].CLK
DE10CLK => memaddress[15].CLK
DE10CLK => memaddress[16].CLK
DE10CLK => memaddress[17].CLK
DE10CLK => memaddress[18].CLK
DE10CLK => memaddress[19].CLK
DE10CLK => memaddress[20].CLK
DE10CLK => memaddress[21].CLK
DE10CLK => memaddress[22].CLK
DE10CLK => memaddress[23].CLK
DE10CLK => memaddress[24].CLK
DE10CLK => memaddress[25].CLK
DE10CLK => addressCounter[0].CLK
DE10CLK => addressCounter[1].CLK
DE10CLK => addressCounter[2].CLK
DE10CLK => addressCounter[3].CLK
DE10CLK => addressCounter[4].CLK
DE10CLK => addressCounter[5].CLK
DE10CLK => addressCounter[6].CLK
DE10CLK => addressCounter[7].CLK
DE10CLK => addressCounter[8].CLK
DE10CLK => addressCounter[9].CLK
DE10CLK => addressCounter[10].CLK
DE10CLK => addressCounter[11].CLK
DE10CLK => addressCounter[12].CLK
DE10CLK => addressCounter[13].CLK
DE10CLK => addressCounter[14].CLK
DE10CLK => addressCounter[15].CLK
DE10CLK => addressCounter[16].CLK
DE10CLK => addressCounter[17].CLK
DE10CLK => addressCounter[18].CLK
DE10CLK => addressCounter[19].CLK
DE10CLK => addressCounter[20].CLK
DE10CLK => addressCounter[21].CLK
DE10CLK => addressCounter[22].CLK
DE10CLK => addressCounter[23].CLK
DE10CLK => addressCounter[24].CLK
DE10CLK => addressCounter[25].CLK
DE10CLK => BufferFull.CLK
ADCCLK => ADC:u1.clk_adc_clk
RW_switch => ~NO_FANOUT~
addrUp => ~NO_FANOUT~
addDw => ~NO_FANOUT~
DE10Reset => ADC:u1.reset_reset_n
led_out[0] <= ADC:u1.adc_response_data[0]
led_out[1] <= ADC:u1.adc_response_data[1]
led_out[2] <= ADC:u1.adc_response_data[2]
led_out[3] <= ADC:u1.adc_response_data[3]
led_out[4] <= ADC:u1.adc_response_data[4]
led_out[5] <= ADC:u1.adc_response_data[5]
led_out[6] <= ADC:u1.adc_response_data[6]
led_out[7] <= ADC:u1.adc_response_data[7]
led_out[8] <= ADC:u1.adc_response_data[8]
led_out[9] <= ADC:u1.adc_response_data[9]
led_out[10] <= ADC:u1.adc_response_data[10]
led_out[11] <= ADC:u1.adc_response_data[11]
led_out[12] <= <GND>
led_out[13] <= <GND>
led_out[14] <= <GND>
led_out[15] <= <GND>
display0[0] <= <VCC>
display0[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
display0[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
display0[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
display0[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
display0[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
display0[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
display0[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
display1[0] <= <VCC>
display1[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
display1[2] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
display1[3] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
display1[4] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
display1[5] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
display1[6] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
display1[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
display2[0] <= <VCC>
display2[1] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
display2[2] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
display2[3] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
display2[4] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
display2[5] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
display2[6] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
display2[7] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
display3[0] <= <VCC>
display3[1] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
display3[2] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
display3[3] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
display3[4] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
display3[5] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
display3[6] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
display3[7] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CLK <= SDRAMtest:DRAM.sdram_clk_clk
DRAM_ADDR[0] <= SDRAMtest:DRAM.sdram_wire_addr[0]
DRAM_ADDR[1] <= SDRAMtest:DRAM.sdram_wire_addr[1]
DRAM_ADDR[2] <= SDRAMtest:DRAM.sdram_wire_addr[2]
DRAM_ADDR[3] <= SDRAMtest:DRAM.sdram_wire_addr[3]
DRAM_ADDR[4] <= SDRAMtest:DRAM.sdram_wire_addr[4]
DRAM_ADDR[5] <= SDRAMtest:DRAM.sdram_wire_addr[5]
DRAM_ADDR[6] <= SDRAMtest:DRAM.sdram_wire_addr[6]
DRAM_ADDR[7] <= SDRAMtest:DRAM.sdram_wire_addr[7]
DRAM_ADDR[8] <= SDRAMtest:DRAM.sdram_wire_addr[8]
DRAM_ADDR[9] <= SDRAMtest:DRAM.sdram_wire_addr[9]
DRAM_ADDR[10] <= SDRAMtest:DRAM.sdram_wire_addr[10]
DRAM_ADDR[11] <= SDRAMtest:DRAM.sdram_wire_addr[11]
DRAM_ADDR[12] <= SDRAMtest:DRAM.sdram_wire_addr[12]
DRAM_BA[0] <= SDRAMtest:DRAM.sdram_wire_ba[0]
DRAM_BA[1] <= SDRAMtest:DRAM.sdram_wire_ba[1]
DRAM_CAS_N <= SDRAMtest:DRAM.sdram_wire_cas_n
DRAM_CKE <= SDRAMtest:DRAM.sdram_wire_cke
DRAM_CS_N <= SDRAMtest:DRAM.sdram_wire_cs_n
DRAM_DQ[0] <> SDRAMtest:DRAM.sdram_wire_dq[0]
DRAM_DQ[1] <> SDRAMtest:DRAM.sdram_wire_dq[1]
DRAM_DQ[2] <> SDRAMtest:DRAM.sdram_wire_dq[2]
DRAM_DQ[3] <> SDRAMtest:DRAM.sdram_wire_dq[3]
DRAM_DQ[4] <> SDRAMtest:DRAM.sdram_wire_dq[4]
DRAM_DQ[5] <> SDRAMtest:DRAM.sdram_wire_dq[5]
DRAM_DQ[6] <> SDRAMtest:DRAM.sdram_wire_dq[6]
DRAM_DQ[7] <> SDRAMtest:DRAM.sdram_wire_dq[7]
DRAM_DQ[8] <> SDRAMtest:DRAM.sdram_wire_dq[8]
DRAM_DQ[9] <> SDRAMtest:DRAM.sdram_wire_dq[9]
DRAM_DQ[10] <> SDRAMtest:DRAM.sdram_wire_dq[10]
DRAM_DQ[11] <> SDRAMtest:DRAM.sdram_wire_dq[11]
DRAM_DQ[12] <> SDRAMtest:DRAM.sdram_wire_dq[12]
DRAM_DQ[13] <> SDRAMtest:DRAM.sdram_wire_dq[13]
DRAM_DQ[14] <> SDRAMtest:DRAM.sdram_wire_dq[14]
DRAM_DQ[15] <> SDRAMtest:DRAM.sdram_wire_dq[15]
DRAM_DQM[0] <= SDRAMtest:DRAM.sdram_wire_dqm[0]
DRAM_DQM[1] <= SDRAMtest:DRAM.sdram_wire_dqm[1]
DRAM_RAS_N <= SDRAMtest:DRAM.sdram_wire_ras_n
DRAM_WE_N <= SDRAMtest:DRAM.sdram_wire_we_n


|AudioBufferTest|ADC:u1
adc_command_valid => ADC_modular_adc_0:modular_adc_0.command_valid
adc_command_channel[0] => ADC_modular_adc_0:modular_adc_0.command_channel[0]
adc_command_channel[1] => ADC_modular_adc_0:modular_adc_0.command_channel[1]
adc_command_channel[2] => ADC_modular_adc_0:modular_adc_0.command_channel[2]
adc_command_channel[3] => ADC_modular_adc_0:modular_adc_0.command_channel[3]
adc_command_channel[4] => ADC_modular_adc_0:modular_adc_0.command_channel[4]
adc_command_startofpacket => ADC_modular_adc_0:modular_adc_0.command_startofpacket
adc_command_endofpacket => ADC_modular_adc_0:modular_adc_0.command_endofpacket
adc_command_ready <= ADC_modular_adc_0:modular_adc_0.command_ready
adc_response_valid <= ADC_modular_adc_0:modular_adc_0.response_valid
adc_response_channel[0] <= ADC_modular_adc_0:modular_adc_0.response_channel[0]
adc_response_channel[1] <= ADC_modular_adc_0:modular_adc_0.response_channel[1]
adc_response_channel[2] <= ADC_modular_adc_0:modular_adc_0.response_channel[2]
adc_response_channel[3] <= ADC_modular_adc_0:modular_adc_0.response_channel[3]
adc_response_channel[4] <= ADC_modular_adc_0:modular_adc_0.response_channel[4]
adc_response_data[0] <= ADC_modular_adc_0:modular_adc_0.response_data[0]
adc_response_data[1] <= ADC_modular_adc_0:modular_adc_0.response_data[1]
adc_response_data[2] <= ADC_modular_adc_0:modular_adc_0.response_data[2]
adc_response_data[3] <= ADC_modular_adc_0:modular_adc_0.response_data[3]
adc_response_data[4] <= ADC_modular_adc_0:modular_adc_0.response_data[4]
adc_response_data[5] <= ADC_modular_adc_0:modular_adc_0.response_data[5]
adc_response_data[6] <= ADC_modular_adc_0:modular_adc_0.response_data[6]
adc_response_data[7] <= ADC_modular_adc_0:modular_adc_0.response_data[7]
adc_response_data[8] <= ADC_modular_adc_0:modular_adc_0.response_data[8]
adc_response_data[9] <= ADC_modular_adc_0:modular_adc_0.response_data[9]
adc_response_data[10] <= ADC_modular_adc_0:modular_adc_0.response_data[10]
adc_response_data[11] <= ADC_modular_adc_0:modular_adc_0.response_data[11]
adc_response_startofpacket <= ADC_modular_adc_0:modular_adc_0.response_startofpacket
adc_response_endofpacket <= ADC_modular_adc_0:modular_adc_0.response_endofpacket
clk_adc_clk => ADC_altpll_0:altpll_0.clk
clk_adc_clk => ADC_modular_adc_0:modular_adc_0.clock_clk
clk_adc_clk => altera_reset_controller:rst_controller.clk
reset_reset_n => altera_reset_controller:rst_controller.reset_in0


|AudioBufferTest|ADC:u1|ADC_altpll_0:altpll_0
address[0] => w_select_control.IN0
address[0] => w_select_status.IN0
address[1] => w_select_status.IN1
address[1] => w_select_control.IN1
areset => comb.IN1
c0 <= ADC_altpll_0_altpll_kr22:sd1.clk
c1 <= ADC_altpll_0_altpll_kr22:sd1.clk
c2 <= ADC_altpll_0_altpll_kr22:sd1.clk
c3 <= ADC_altpll_0_altpll_kr22:sd1.clk
c4 <= ADC_altpll_0_altpll_kr22:sd1.clk
clk => clk.IN2
configupdate => ~NO_FANOUT~
locked <= wire_sd1_locked.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasedone <= <GND>
phasestep => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
read => readdata.IN1
read => readdata.IN1
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
reset => prev_reset.ACLR
reset => pfdena_reg.PRESET
reset => _.IN1
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scandata => ~NO_FANOUT~
scandataout <= <GND>
scandone <= <GND>
write => wire_pfdena_reg_ena.IN1
writedata[0] => w_reset.IN1
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|AudioBufferTest|ADC:u1|ADC_altpll_0:altpll_0|ADC_altpll_0_stdsync_sv6:stdsync2
clk => clk.IN1
din => din.IN1
dout <= ADC_altpll_0_dffpipe_l2c:dffpipe3.q
reset_n => reset_n.IN1


|AudioBufferTest|ADC:u1|ADC_altpll_0:altpll_0|ADC_altpll_0_stdsync_sv6:stdsync2|ADC_altpll_0_dffpipe_l2c:dffpipe3
clock => dffe6a[0].CLK
clock => dffe5a[0].CLK
clock => dffe4a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].DATAIN
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|AudioBufferTest|ADC:u1|ADC_altpll_0:altpll_0|ADC_altpll_0_altpll_kr22:sd1
areset => pll_lock_sync.ACLR
areset => pll7.ARESET
clk[0] <= pll7.CLK
clk[1] <= pll7.CLK1
clk[2] <= pll7.CLK2
clk[3] <= pll7.CLK3
clk[4] <= pll7.CLK4
inclk[0] => pll7.CLK
inclk[1] => pll7.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0
clock_clk => clock_clk.IN1
reset_sink_reset_n => reset_sink_reset_n.IN1
adc_pll_clock_clk => adc_pll_clock_clk.IN1
adc_pll_locked_export => adc_pll_locked_export.IN1
command_valid => command_valid.IN1
command_channel[0] => command_channel[0].IN1
command_channel[1] => command_channel[1].IN1
command_channel[2] => command_channel[2].IN1
command_channel[3] => command_channel[3].IN1
command_channel[4] => command_channel[4].IN1
command_startofpacket => command_startofpacket.IN1
command_endofpacket => command_endofpacket.IN1
command_ready <= altera_modular_adc_control:control_internal.cmd_ready
response_valid <= altera_modular_adc_control:control_internal.rsp_valid
response_channel[0] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[1] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[2] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[3] <= altera_modular_adc_control:control_internal.rsp_channel
response_channel[4] <= altera_modular_adc_control:control_internal.rsp_channel
response_data[0] <= altera_modular_adc_control:control_internal.rsp_data
response_data[1] <= altera_modular_adc_control:control_internal.rsp_data
response_data[2] <= altera_modular_adc_control:control_internal.rsp_data
response_data[3] <= altera_modular_adc_control:control_internal.rsp_data
response_data[4] <= altera_modular_adc_control:control_internal.rsp_data
response_data[5] <= altera_modular_adc_control:control_internal.rsp_data
response_data[6] <= altera_modular_adc_control:control_internal.rsp_data
response_data[7] <= altera_modular_adc_control:control_internal.rsp_data
response_data[8] <= altera_modular_adc_control:control_internal.rsp_data
response_data[9] <= altera_modular_adc_control:control_internal.rsp_data
response_data[10] <= altera_modular_adc_control:control_internal.rsp_data
response_data[11] <= altera_modular_adc_control:control_internal.rsp_data
response_startofpacket <= altera_modular_adc_control:control_internal.rsp_sop
response_endofpacket <= altera_modular_adc_control:control_internal.rsp_eop


|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
clk => clk.IN1
rst_n => rst_n.IN1
clk_in_pll_c0 => clk_in_pll_c0.IN1
clk_in_pll_locked => clk_in_pll_locked.IN1
cmd_valid => cmd_valid.IN1
cmd_channel[0] => cmd_channel[0].IN1
cmd_channel[1] => cmd_channel[1].IN1
cmd_channel[2] => cmd_channel[2].IN1
cmd_channel[3] => cmd_channel[3].IN1
cmd_channel[4] => cmd_channel[4].IN1
cmd_sop => cmd_sop.IN1
cmd_eop => cmd_eop.IN1
sync_ready => sync_ready.IN1
cmd_ready <= altera_modular_adc_control_fsm:u_control_fsm.cmd_ready
rsp_valid <= altera_modular_adc_control_fsm:u_control_fsm.rsp_valid
rsp_channel[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_data[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[5] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[6] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[7] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[8] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[9] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[10] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[11] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_sop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_sop
rsp_eop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_eop
sync_valid <= altera_modular_adc_control_fsm:u_control_fsm.sync_valid


|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
clk => clk.IN3
rst_n => rst_n.IN2
clk_in_pll_locked => Selector1.IN5
clk_in_pll_locked => Selector0.IN1
cmd_valid => always3.IN1
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.GETCMD_W.DATAB
cmd_valid => Selector7.IN3
cmd_valid => Selector7.IN4
cmd_valid => Selector6.IN2
cmd_valid => Selector6.IN3
cmd_valid => clear_avrg_cnt_done.IN1
cmd_channel[0] => Selector16.IN5
cmd_channel[0] => Equal1.IN4
cmd_channel[0] => Equal2.IN1
cmd_channel[0] => cmd_channel_dly[0].DATAIN
cmd_channel[1] => Selector15.IN5
cmd_channel[1] => Equal1.IN3
cmd_channel[1] => Equal2.IN4
cmd_channel[1] => cmd_channel_dly[1].DATAIN
cmd_channel[2] => Selector14.IN5
cmd_channel[2] => Equal1.IN2
cmd_channel[2] => Equal2.IN3
cmd_channel[2] => cmd_channel_dly[2].DATAIN
cmd_channel[3] => Selector13.IN5
cmd_channel[3] => Equal1.IN1
cmd_channel[3] => Equal2.IN2
cmd_channel[3] => cmd_channel_dly[3].DATAIN
cmd_channel[4] => Selector12.IN5
cmd_channel[4] => Equal1.IN0
cmd_channel[4] => Equal2.IN0
cmd_channel[4] => cmd_channel_dly[4].DATAIN
cmd_sop => cmd_sop_dly.DATAIN
cmd_eop => cmd_eop_dly.DATAIN
clk_dft => clk_dft.IN1
eoc => eoc.IN1
dout[0] => dout_flp.DATAB
dout[1] => dout_flp.DATAB
dout[2] => dout_flp.DATAB
dout[3] => dout_flp.DATAB
dout[4] => dout_flp.DATAB
dout[5] => dout_flp.DATAB
dout[6] => dout_flp.DATAB
dout[7] => dout_flp.DATAB
dout[8] => dout_flp.DATAB
dout[9] => dout_flp.DATAB
dout[10] => dout_flp.DATAB
dout[11] => dout_flp.DATAB
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
rsp_valid <= rsp_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[0] <= rsp_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[1] <= rsp_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[2] <= rsp_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[3] <= rsp_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[4] <= rsp_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[0] <= rsp_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[1] <= rsp_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[2] <= rsp_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[3] <= rsp_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[4] <= rsp_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[5] <= rsp_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[6] <= rsp_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[7] <= rsp_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[8] <= rsp_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[9] <= rsp_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[10] <= rsp_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[11] <= rsp_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_sop <= rsp_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_eop <= rsp_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_ready <= cmd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[0] <= chsel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[1] <= chsel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[2] <= chsel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[3] <= chsel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[4] <= chsel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
soc <= soc~reg0.DB_MAX_OUTPUT_PORT_TYPE
usr_pwd <= usr_pwd~reg0.DB_MAX_OUTPUT_PORT_TYPE
tsen <= tsen~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_valid <= sync_valid.DB_MAX_OUTPUT_PORT_TYPE


|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q


|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
data[0] => scfifo_ds61:auto_generated.data[0]
data[1] => scfifo_ds61:auto_generated.data[1]
data[2] => scfifo_ds61:auto_generated.data[2]
data[3] => scfifo_ds61:auto_generated.data[3]
data[4] => scfifo_ds61:auto_generated.data[4]
data[5] => scfifo_ds61:auto_generated.data[5]
data[6] => scfifo_ds61:auto_generated.data[6]
data[7] => scfifo_ds61:auto_generated.data[7]
data[8] => scfifo_ds61:auto_generated.data[8]
data[9] => scfifo_ds61:auto_generated.data[9]
data[10] => scfifo_ds61:auto_generated.data[10]
data[11] => scfifo_ds61:auto_generated.data[11]
q[0] <= scfifo_ds61:auto_generated.q[0]
q[1] <= scfifo_ds61:auto_generated.q[1]
q[2] <= scfifo_ds61:auto_generated.q[2]
q[3] <= scfifo_ds61:auto_generated.q[3]
q[4] <= scfifo_ds61:auto_generated.q[4]
q[5] <= scfifo_ds61:auto_generated.q[5]
q[6] <= scfifo_ds61:auto_generated.q[6]
q[7] <= scfifo_ds61:auto_generated.q[7]
q[8] <= scfifo_ds61:auto_generated.q[8]
q[9] <= scfifo_ds61:auto_generated.q[9]
q[10] <= scfifo_ds61:auto_generated.q[10]
q[11] <= scfifo_ds61:auto_generated.q[11]
wrreq => scfifo_ds61:auto_generated.wrreq
rdreq => scfifo_ds61:auto_generated.rdreq
clock => scfifo_ds61:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_ds61:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_ds61:auto_generated.empty
full <= scfifo_ds61:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>


|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated
clock => a_dpfifo_3o41:dpfifo.clock
data[0] => a_dpfifo_3o41:dpfifo.data[0]
data[1] => a_dpfifo_3o41:dpfifo.data[1]
data[2] => a_dpfifo_3o41:dpfifo.data[2]
data[3] => a_dpfifo_3o41:dpfifo.data[3]
data[4] => a_dpfifo_3o41:dpfifo.data[4]
data[5] => a_dpfifo_3o41:dpfifo.data[5]
data[6] => a_dpfifo_3o41:dpfifo.data[6]
data[7] => a_dpfifo_3o41:dpfifo.data[7]
data[8] => a_dpfifo_3o41:dpfifo.data[8]
data[9] => a_dpfifo_3o41:dpfifo.data[9]
data[10] => a_dpfifo_3o41:dpfifo.data[10]
data[11] => a_dpfifo_3o41:dpfifo.data[11]
empty <= a_dpfifo_3o41:dpfifo.empty
full <= a_dpfifo_3o41:dpfifo.full
q[0] <= a_dpfifo_3o41:dpfifo.q[0]
q[1] <= a_dpfifo_3o41:dpfifo.q[1]
q[2] <= a_dpfifo_3o41:dpfifo.q[2]
q[3] <= a_dpfifo_3o41:dpfifo.q[3]
q[4] <= a_dpfifo_3o41:dpfifo.q[4]
q[5] <= a_dpfifo_3o41:dpfifo.q[5]
q[6] <= a_dpfifo_3o41:dpfifo.q[6]
q[7] <= a_dpfifo_3o41:dpfifo.q[7]
q[8] <= a_dpfifo_3o41:dpfifo.q[8]
q[9] <= a_dpfifo_3o41:dpfifo.q[9]
q[10] <= a_dpfifo_3o41:dpfifo.q[10]
q[11] <= a_dpfifo_3o41:dpfifo.q[11]
rdreq => a_dpfifo_3o41:dpfifo.rreq
sclr => a_dpfifo_3o41:dpfifo.sclr
wrreq => a_dpfifo_3o41:dpfifo.wreq


|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo
clock => a_fefifo_c6e:fifo_state.clock
clock => altsyncram_rqn1:FIFOram.clock0
clock => altsyncram_rqn1:FIFOram.clock1
clock => cntr_n2b:rd_ptr_count.clock
clock => cntr_n2b:wr_ptr.clock
data[0] => altsyncram_rqn1:FIFOram.data_a[0]
data[1] => altsyncram_rqn1:FIFOram.data_a[1]
data[2] => altsyncram_rqn1:FIFOram.data_a[2]
data[3] => altsyncram_rqn1:FIFOram.data_a[3]
data[4] => altsyncram_rqn1:FIFOram.data_a[4]
data[5] => altsyncram_rqn1:FIFOram.data_a[5]
data[6] => altsyncram_rqn1:FIFOram.data_a[6]
data[7] => altsyncram_rqn1:FIFOram.data_a[7]
data[8] => altsyncram_rqn1:FIFOram.data_a[8]
data[9] => altsyncram_rqn1:FIFOram.data_a[9]
data[10] => altsyncram_rqn1:FIFOram.data_a[10]
data[11] => altsyncram_rqn1:FIFOram.data_a[11]
empty <= a_fefifo_c6e:fifo_state.empty
full <= a_fefifo_c6e:fifo_state.full
q[0] <= altsyncram_rqn1:FIFOram.q_b[0]
q[1] <= altsyncram_rqn1:FIFOram.q_b[1]
q[2] <= altsyncram_rqn1:FIFOram.q_b[2]
q[3] <= altsyncram_rqn1:FIFOram.q_b[3]
q[4] <= altsyncram_rqn1:FIFOram.q_b[4]
q[5] <= altsyncram_rqn1:FIFOram.q_b[5]
q[6] <= altsyncram_rqn1:FIFOram.q_b[6]
q[7] <= altsyncram_rqn1:FIFOram.q_b[7]
q[8] <= altsyncram_rqn1:FIFOram.q_b[8]
q[9] <= altsyncram_rqn1:FIFOram.q_b[9]
q[10] <= altsyncram_rqn1:FIFOram.q_b[10]
q[11] <= altsyncram_rqn1:FIFOram.q_b[11]
rreq => a_fefifo_c6e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_c6e:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_n2b:rd_ptr_count.sclr
sclr => cntr_n2b:wr_ptr.sclr
wreq => a_fefifo_c6e:fifo_state.wreq
wreq => valid_wreq.IN0


|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_337:count_usedw.aclr
clock => cntr_337:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_337:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
chsel[0] => chsel[0].IN1
chsel[1] => chsel[1].IN1
chsel[2] => chsel[2].IN1
chsel[3] => chsel[3].IN1
chsel[4] => chsel[4].IN1
soc => soc.IN1
eoc <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.eoc
dout[0] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[1] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[2] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[3] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[4] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[5] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[6] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[7] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[8] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[9] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[10] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[11] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
usr_pwd => usr_pwd.IN1
tsen => tsen.IN1
clkout_adccore <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.clkout_adccore
clkin_from_pll_c0 => clkin_from_pll_c0.IN1


|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
chsel_from_sw[0] => Decoder0.IN4
chsel_from_sw[1] => Decoder0.IN3
chsel_from_sw[2] => Decoder0.IN2
chsel_from_sw[3] => Decoder0.IN1
chsel_from_sw[4] => Decoder0.IN0
chsel_to_hw[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|AudioBufferTest|ADC:u1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
chsel[0] => primitive_instance.I_CHSEL
chsel[1] => primitive_instance.I_CHSEL1
chsel[2] => primitive_instance.I_CHSEL2
chsel[3] => primitive_instance.I_CHSEL3
chsel[4] => primitive_instance.I_CHSEL4
soc => primitive_instance.I_SOC
eoc <= primitive_instance.O_EOC
dout[0] <= primitive_instance.O_DOUT
dout[1] <= primitive_instance.O_DOUT1
dout[2] <= primitive_instance.O_DOUT2
dout[3] <= primitive_instance.O_DOUT3
dout[4] <= primitive_instance.O_DOUT4
dout[5] <= primitive_instance.O_DOUT5
dout[6] <= primitive_instance.O_DOUT6
dout[7] <= primitive_instance.O_DOUT7
dout[8] <= primitive_instance.O_DOUT8
dout[9] <= primitive_instance.O_DOUT9
dout[10] <= primitive_instance.O_DOUT10
dout[11] <= primitive_instance.O_DOUT11
usr_pwd => primitive_instance.I_USR_PWD
tsen => primitive_instance.I_TSEN
clkout_adccore <= primitive_instance.O_CLK_DFT
clkin_from_pll_c0 => primitive_instance.I_CLKIN_FROM_PLL_C0


|AudioBufferTest|ADC:u1|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|AudioBufferTest|ADC:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|AudioBufferTest|ADC:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|AudioBufferTest|SDRAMtest:DRAM
avalon_reset_reset <= altera_reset_controller:rst_controller.reset_out
de10_clk_clk => SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0.ref_clk_clk
de10_clk_clk => altera_reset_controller:rst_controller_001.clk
master_controller_address[0] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[0]
master_controller_address[1] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[1]
master_controller_address[2] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[2]
master_controller_address[3] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[3]
master_controller_address[4] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[4]
master_controller_address[5] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[5]
master_controller_address[6] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[6]
master_controller_address[7] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[7]
master_controller_address[8] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[8]
master_controller_address[9] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[9]
master_controller_address[10] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[10]
master_controller_address[11] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[11]
master_controller_address[12] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[12]
master_controller_address[13] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[13]
master_controller_address[14] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[14]
master_controller_address[15] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[15]
master_controller_address[16] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[16]
master_controller_address[17] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[17]
master_controller_address[18] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[18]
master_controller_address[19] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[19]
master_controller_address[20] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[20]
master_controller_address[21] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[21]
master_controller_address[22] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[22]
master_controller_address[23] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[23]
master_controller_address[24] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[24]
master_controller_address[25] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[25]
master_controller_read => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_read
master_controller_waitrequest <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_waitrequest
master_controller_readdata[0] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[0]
master_controller_readdata[1] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[1]
master_controller_readdata[2] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[2]
master_controller_readdata[3] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[3]
master_controller_readdata[4] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[4]
master_controller_readdata[5] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[5]
master_controller_readdata[6] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[6]
master_controller_readdata[7] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[7]
master_controller_readdata[8] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[8]
master_controller_readdata[9] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[9]
master_controller_readdata[10] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[10]
master_controller_readdata[11] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[11]
master_controller_readdata[12] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[12]
master_controller_readdata[13] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[13]
master_controller_readdata[14] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[14]
master_controller_readdata[15] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[15]
master_controller_write => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_write
master_controller_writedata[0] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[0]
master_controller_writedata[1] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[1]
master_controller_writedata[2] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[2]
master_controller_writedata[3] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[3]
master_controller_writedata[4] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[4]
master_controller_writedata[5] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[5]
master_controller_writedata[6] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[6]
master_controller_writedata[7] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[7]
master_controller_writedata[8] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[8]
master_controller_writedata[9] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[9]
master_controller_writedata[10] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[10]
master_controller_writedata[11] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[11]
master_controller_writedata[12] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[12]
master_controller_writedata[13] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[13]
master_controller_writedata[14] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[14]
master_controller_writedata[15] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[15]
reset_reset_n => altera_reset_controller:rst_controller_001.reset_in0
sdram_clk_clk <= SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0.sdram_clk_clk
sdram_wire_addr[0] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[0]
sdram_wire_addr[1] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[1]
sdram_wire_addr[2] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[2]
sdram_wire_addr[3] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[3]
sdram_wire_addr[4] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[4]
sdram_wire_addr[5] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[5]
sdram_wire_addr[6] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[6]
sdram_wire_addr[7] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[7]
sdram_wire_addr[8] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[8]
sdram_wire_addr[9] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[9]
sdram_wire_addr[10] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[10]
sdram_wire_addr[11] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[11]
sdram_wire_addr[12] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[12]
sdram_wire_ba[0] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_ba[0]
sdram_wire_ba[1] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_ba[1]
sdram_wire_cas_n <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_cas_n
sdram_wire_cke <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_cke
sdram_wire_cs_n <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_cs_n
sdram_wire_dq[0] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[0]
sdram_wire_dq[1] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[1]
sdram_wire_dq[2] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[2]
sdram_wire_dq[3] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[3]
sdram_wire_dq[4] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[4]
sdram_wire_dq[5] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[5]
sdram_wire_dq[6] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[6]
sdram_wire_dq[7] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[7]
sdram_wire_dq[8] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[8]
sdram_wire_dq[9] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[9]
sdram_wire_dq[10] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[10]
sdram_wire_dq[11] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[11]
sdram_wire_dq[12] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[12]
sdram_wire_dq[13] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[13]
sdram_wire_dq[14] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[14]
sdram_wire_dq[15] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[15]
sdram_wire_dqm[0] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dqm[0]
sdram_wire_dqm[1] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dqm[1]
sdram_wire_ras_n <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_ras_n
sdram_wire_we_n <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_we_n


|AudioBufferTest|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_addr[22] => az_addr[22].IN1
az_addr[23] => az_addr[23].IN1
az_addr[24] => az_addr[24].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[12] <= zs_addr[12].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|AudioBufferTest|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entry_0[43].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entry_1[43].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
wr_data[41] => entry_1.DATAB
wr_data[41] => entry_0.DATAA
wr_data[42] => entry_1.DATAB
wr_data[42] => entry_0.DATAA
wr_data[43] => entry_1.DATAB
wr_data[43] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[41] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[42] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[43] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|AudioBufferTest|SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0
ref_clk_clk => ref_clk_clk.IN1
ref_reset_reset => ref_reset_reset.IN1
sys_clk_clk <= altera_up_altpll:sys_pll.outclk0
sdram_clk_clk <= altera_up_altpll:sys_pll.outclk1
reset_source_reset <= altera_up_avalon_reset_from_locked_signal:reset_from_locked.reset


|AudioBufferTest|SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll
refclk => refclk.IN1
reset => ~NO_FANOUT~
outclk0 <= altpll:PLL_for_DE_Series_Boards.clk
outclk1 <= altpll:PLL_for_DE_Series_Boards.clk
outclk2 <= altpll:PLL_for_DE_Series_Boards.clk
locked <= altpll:PLL_for_DE_Series_Boards.locked


|AudioBufferTest|SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards
inclk[0] => altpll_nea2:auto_generated.inclk[0]
inclk[1] => altpll_nea2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_nea2:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|AudioBufferTest|SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_nea2:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= <GND>
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|AudioBufferTest|SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked
locked => reset.DATAIN
reset <= locked.DB_MAX_OUTPUT_PORT_TYPE


|AudioBufferTest|SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0
sys_sdram_pll_0_sys_clk_clk => sys_sdram_pll_0_sys_clk_clk.IN2
Avalon_MM_0_reset_reset_bridge_in_reset_reset => Avalon_MM_0_reset_reset_bridge_in_reset_reset.IN2
Avalon_MM_0_avm_m0_address[0] => Avalon_MM_0_avm_m0_address[0].IN1
Avalon_MM_0_avm_m0_address[1] => Avalon_MM_0_avm_m0_address[1].IN1
Avalon_MM_0_avm_m0_address[2] => Avalon_MM_0_avm_m0_address[2].IN1
Avalon_MM_0_avm_m0_address[3] => Avalon_MM_0_avm_m0_address[3].IN1
Avalon_MM_0_avm_m0_address[4] => Avalon_MM_0_avm_m0_address[4].IN1
Avalon_MM_0_avm_m0_address[5] => Avalon_MM_0_avm_m0_address[5].IN1
Avalon_MM_0_avm_m0_address[6] => Avalon_MM_0_avm_m0_address[6].IN1
Avalon_MM_0_avm_m0_address[7] => Avalon_MM_0_avm_m0_address[7].IN1
Avalon_MM_0_avm_m0_address[8] => Avalon_MM_0_avm_m0_address[8].IN1
Avalon_MM_0_avm_m0_address[9] => Avalon_MM_0_avm_m0_address[9].IN1
Avalon_MM_0_avm_m0_address[10] => Avalon_MM_0_avm_m0_address[10].IN1
Avalon_MM_0_avm_m0_address[11] => Avalon_MM_0_avm_m0_address[11].IN1
Avalon_MM_0_avm_m0_address[12] => Avalon_MM_0_avm_m0_address[12].IN1
Avalon_MM_0_avm_m0_address[13] => Avalon_MM_0_avm_m0_address[13].IN1
Avalon_MM_0_avm_m0_address[14] => Avalon_MM_0_avm_m0_address[14].IN1
Avalon_MM_0_avm_m0_address[15] => Avalon_MM_0_avm_m0_address[15].IN1
Avalon_MM_0_avm_m0_address[16] => Avalon_MM_0_avm_m0_address[16].IN1
Avalon_MM_0_avm_m0_address[17] => Avalon_MM_0_avm_m0_address[17].IN1
Avalon_MM_0_avm_m0_address[18] => Avalon_MM_0_avm_m0_address[18].IN1
Avalon_MM_0_avm_m0_address[19] => Avalon_MM_0_avm_m0_address[19].IN1
Avalon_MM_0_avm_m0_address[20] => Avalon_MM_0_avm_m0_address[20].IN1
Avalon_MM_0_avm_m0_address[21] => Avalon_MM_0_avm_m0_address[21].IN1
Avalon_MM_0_avm_m0_address[22] => Avalon_MM_0_avm_m0_address[22].IN1
Avalon_MM_0_avm_m0_address[23] => Avalon_MM_0_avm_m0_address[23].IN1
Avalon_MM_0_avm_m0_address[24] => Avalon_MM_0_avm_m0_address[24].IN1
Avalon_MM_0_avm_m0_address[25] => Avalon_MM_0_avm_m0_address[25].IN1
Avalon_MM_0_avm_m0_waitrequest <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_waitrequest
Avalon_MM_0_avm_m0_read => Avalon_MM_0_avm_m0_read.IN1
Avalon_MM_0_avm_m0_readdata[0] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[1] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[2] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[3] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[4] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[5] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[6] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[7] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[8] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[9] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[10] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[11] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[12] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[13] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[14] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[15] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_write => Avalon_MM_0_avm_m0_write.IN1
Avalon_MM_0_avm_m0_writedata[0] => Avalon_MM_0_avm_m0_writedata[0].IN1
Avalon_MM_0_avm_m0_writedata[1] => Avalon_MM_0_avm_m0_writedata[1].IN1
Avalon_MM_0_avm_m0_writedata[2] => Avalon_MM_0_avm_m0_writedata[2].IN1
Avalon_MM_0_avm_m0_writedata[3] => Avalon_MM_0_avm_m0_writedata[3].IN1
Avalon_MM_0_avm_m0_writedata[4] => Avalon_MM_0_avm_m0_writedata[4].IN1
Avalon_MM_0_avm_m0_writedata[5] => Avalon_MM_0_avm_m0_writedata[5].IN1
Avalon_MM_0_avm_m0_writedata[6] => Avalon_MM_0_avm_m0_writedata[6].IN1
Avalon_MM_0_avm_m0_writedata[7] => Avalon_MM_0_avm_m0_writedata[7].IN1
Avalon_MM_0_avm_m0_writedata[8] => Avalon_MM_0_avm_m0_writedata[8].IN1
Avalon_MM_0_avm_m0_writedata[9] => Avalon_MM_0_avm_m0_writedata[9].IN1
Avalon_MM_0_avm_m0_writedata[10] => Avalon_MM_0_avm_m0_writedata[10].IN1
Avalon_MM_0_avm_m0_writedata[11] => Avalon_MM_0_avm_m0_writedata[11].IN1
Avalon_MM_0_avm_m0_writedata[12] => Avalon_MM_0_avm_m0_writedata[12].IN1
Avalon_MM_0_avm_m0_writedata[13] => Avalon_MM_0_avm_m0_writedata[13].IN1
Avalon_MM_0_avm_m0_writedata[14] => Avalon_MM_0_avm_m0_writedata[14].IN1
Avalon_MM_0_avm_m0_writedata[15] => Avalon_MM_0_avm_m0_writedata[15].IN1
new_sdram_controller_0_s1_address[0] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[1] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[2] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[3] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[4] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[5] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[6] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[7] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[8] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[9] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[10] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[11] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[12] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[13] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[14] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[15] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[16] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[17] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[18] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[19] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[20] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[21] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[22] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[23] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[24] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_write <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_write
new_sdram_controller_0_s1_read <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_read
new_sdram_controller_0_s1_readdata[0] => new_sdram_controller_0_s1_readdata[0].IN1
new_sdram_controller_0_s1_readdata[1] => new_sdram_controller_0_s1_readdata[1].IN1
new_sdram_controller_0_s1_readdata[2] => new_sdram_controller_0_s1_readdata[2].IN1
new_sdram_controller_0_s1_readdata[3] => new_sdram_controller_0_s1_readdata[3].IN1
new_sdram_controller_0_s1_readdata[4] => new_sdram_controller_0_s1_readdata[4].IN1
new_sdram_controller_0_s1_readdata[5] => new_sdram_controller_0_s1_readdata[5].IN1
new_sdram_controller_0_s1_readdata[6] => new_sdram_controller_0_s1_readdata[6].IN1
new_sdram_controller_0_s1_readdata[7] => new_sdram_controller_0_s1_readdata[7].IN1
new_sdram_controller_0_s1_readdata[8] => new_sdram_controller_0_s1_readdata[8].IN1
new_sdram_controller_0_s1_readdata[9] => new_sdram_controller_0_s1_readdata[9].IN1
new_sdram_controller_0_s1_readdata[10] => new_sdram_controller_0_s1_readdata[10].IN1
new_sdram_controller_0_s1_readdata[11] => new_sdram_controller_0_s1_readdata[11].IN1
new_sdram_controller_0_s1_readdata[12] => new_sdram_controller_0_s1_readdata[12].IN1
new_sdram_controller_0_s1_readdata[13] => new_sdram_controller_0_s1_readdata[13].IN1
new_sdram_controller_0_s1_readdata[14] => new_sdram_controller_0_s1_readdata[14].IN1
new_sdram_controller_0_s1_readdata[15] => new_sdram_controller_0_s1_readdata[15].IN1
new_sdram_controller_0_s1_writedata[0] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[1] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[2] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[3] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[4] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[5] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[6] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[7] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[8] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[9] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[10] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[11] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[12] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[13] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[14] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[15] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_byteenable[0] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_byteenable
new_sdram_controller_0_s1_byteenable[1] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_byteenable
new_sdram_controller_0_s1_readdatavalid => new_sdram_controller_0_s1_readdatavalid.IN1
new_sdram_controller_0_s1_waitrequest => new_sdram_controller_0_s1_waitrequest.IN1
new_sdram_controller_0_s1_chipselect <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_chipselect


|AudioBufferTest|SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalon_mm_0_avm_m0_translator
clk => read_accepted.CLK
reset => read_accepted.ACLR
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_address[20] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
uav_address[21] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
uav_address[22] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
uav_address[23] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
uav_address[24] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
uav_address[25] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdatavalid => always6.IN1
uav_readdatavalid => av_readdatavalid.DATAIN
uav_readdatavalid => av_waitrequest.DATAB
uav_waitrequest => av_waitrequest.DATAA
uav_waitrequest => read_accepted.IN0
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => uav_write.DATAIN
av_read => read_accepted.IN1
av_read => av_waitrequest.OUTPUTSELECT
av_read => uav_read.IN1
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|AudioBufferTest|SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => av_address[0].DATAIN
uav_address[2] => av_address[1].DATAIN
uav_address[3] => av_address[2].DATAIN
uav_address[4] => av_address[3].DATAIN
uav_address[5] => av_address[4].DATAIN
uav_address[6] => av_address[5].DATAIN
uav_address[7] => av_address[6].DATAIN
uav_address[8] => av_address[7].DATAIN
uav_address[9] => av_address[8].DATAIN
uav_address[10] => av_address[9].DATAIN
uav_address[11] => av_address[10].DATAIN
uav_address[12] => av_address[11].DATAIN
uav_address[13] => av_address[12].DATAIN
uav_address[14] => av_address[13].DATAIN
uav_address[15] => av_address[14].DATAIN
uav_address[16] => av_address[15].DATAIN
uav_address[17] => av_address[16].DATAIN
uav_address[18] => av_address[17].DATAIN
uav_address[19] => av_address[18].DATAIN
uav_address[20] => av_address[19].DATAIN
uav_address[21] => av_address[20].DATAIN
uav_address[22] => av_address[21].DATAIN
uav_address[23] => av_address[22].DATAIN
uav_address[24] => av_address[23].DATAIN
uav_address[25] => av_address[24].DATAIN
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN1
uav_burstcount[1] => av_burstcount[0].DATAIN
uav_burstcount[1] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[1].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[13] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_address[14] <= uav_address[15].DB_MAX_OUTPUT_PORT_TYPE
av_address[15] <= uav_address[16].DB_MAX_OUTPUT_PORT_TYPE
av_address[16] <= uav_address[17].DB_MAX_OUTPUT_PORT_TYPE
av_address[17] <= uav_address[18].DB_MAX_OUTPUT_PORT_TYPE
av_address[18] <= uav_address[19].DB_MAX_OUTPUT_PORT_TYPE
av_address[19] <= uav_address[20].DB_MAX_OUTPUT_PORT_TYPE
av_address[20] <= uav_address[21].DB_MAX_OUTPUT_PORT_TYPE
av_address[21] <= uav_address[22].DB_MAX_OUTPUT_PORT_TYPE
av_address[22] <= uav_address[23].DB_MAX_OUTPUT_PORT_TYPE
av_address[23] <= uav_address[24].DB_MAX_OUTPUT_PORT_TYPE
av_address[24] <= uav_address[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdatavalid => uav_readdatavalid.DATAIN
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|AudioBufferTest|SDRAMtest:DRAM|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|AudioBufferTest|SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|AudioBufferTest|SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|AudioBufferTest|SDRAMtest:DRAM|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|AudioBufferTest|SDRAMtest:DRAM|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|AudioBufferTest|SDRAMtest:DRAM|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


