# RISC-V_MYTH_Workshop

For students of "Microprocessor for Me in Thirty Hours" Workshop, offered by for VLSI Design Systems and Redwood EDA, find here accompanying live info and links.

## Temporary Makerchip Servers

...

## Important links

<a href="http://www.makerchip.com/sandbox?code_url=https:%2F%2Fraw.githubusercontent.com%2Fstevehoover%2FRISC-V_MYTH_Workshop%2Fmaster%2Frisc-v_shell.tlv" target="_blank" atom_fix="_">Open starting-point code for RISC-V labs</a> (right-click and "Open in new tab")


## Common Errors

### SandPiper(TM) (blue log output)

### Verilator (black log output)

#### Verilated model didn't DC converge

Combinational logic loops back on itself. Perhaps you missed a `>>1`.

## By Slide

...


## Live Help

There is a TL-Verilog help room available during the workshop: <a href="https://www.google.com/url?q=https://us02web.zoom.us/j/4218739141&sa=D&source=calendar&ust=1595603520903000&usg=AOvVaw1ndmQzaikr7nHGZKKa5-PI" target="_blank" atom_fix="_">TL-Verilog Zoom Room</a>