/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Sat Jun 16 14:04:50 KST 2018
 * 
 */

/* Generation options: */
#ifndef __mkMemory_h__
#define __mkMemory_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkMemory module */
class MOD_mkMemory : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_dMemCnt;
  MOD_Reg<tUWide> INST_dMemReqQ_data_0;
  MOD_Reg<tUWide> INST_dMemReqQ_data_1;
  MOD_Reg<tUInt8> INST_dMemReqQ_deqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_dMemReqQ_deqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_dMemReqQ_deqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_lat_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_lat_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqEn_lat_2;
  MOD_Reg<tUInt8> INST_dMemReqQ_deqEn_rl;
  MOD_Reg<tUInt8> INST_dMemReqQ_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_dMemReqQ_deqP_dummy2_1;
  MOD_Reg<tUInt8> INST_dMemReqQ_deqP_dummy2_2;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqP_lat_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqP_lat_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqP_lat_2;
  MOD_Reg<tUInt8> INST_dMemReqQ_deqP_rl;
  MOD_Reg<tUInt8> INST_dMemReqQ_enqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_dMemReqQ_enqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_dMemReqQ_enqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_lat_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_lat_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqEn_lat_2;
  MOD_Reg<tUInt8> INST_dMemReqQ_enqEn_rl;
  MOD_Reg<tUInt8> INST_dMemReqQ_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_dMemReqQ_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_dMemReqQ_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqP_lat_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqP_lat_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_enqP_lat_2;
  MOD_Reg<tUInt8> INST_dMemReqQ_enqP_rl;
  MOD_Reg<tUInt8> INST_dMemReqQ_tempData_dummy2_0;
  MOD_Reg<tUInt8> INST_dMemReqQ_tempData_dummy2_1;
  MOD_Wire<tUWide> INST_dMemReqQ_tempData_dummy_0_0;
  MOD_Wire<tUWide> INST_dMemReqQ_tempData_dummy_0_1;
  MOD_Wire<tUWide> INST_dMemReqQ_tempData_dummy_1_0;
  MOD_Wire<tUWide> INST_dMemReqQ_tempData_dummy_1_1;
  MOD_Wire<tUWide> INST_dMemReqQ_tempData_lat_0;
  MOD_Wire<tUWide> INST_dMemReqQ_tempData_lat_1;
  MOD_Reg<tUWide> INST_dMemReqQ_tempData_rl;
  MOD_Reg<tUInt8> INST_dMemReqQ_tempEnqP_dummy2_0;
  MOD_Reg<tUInt8> INST_dMemReqQ_tempEnqP_dummy2_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_tempEnqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_tempEnqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_tempEnqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_tempEnqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_tempEnqP_lat_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_tempEnqP_lat_1;
  MOD_Reg<tUInt8> INST_dMemReqQ_tempEnqP_rl;
  MOD_Reg<tUWide> INST_dMemRespQ_data_0;
  MOD_Reg<tUWide> INST_dMemRespQ_data_1;
  MOD_Reg<tUInt8> INST_dMemRespQ_deqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_dMemRespQ_deqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_dMemRespQ_deqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_lat_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_lat_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqEn_lat_2;
  MOD_Reg<tUInt8> INST_dMemRespQ_deqEn_rl;
  MOD_Reg<tUInt8> INST_dMemRespQ_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_dMemRespQ_deqP_dummy2_1;
  MOD_Reg<tUInt8> INST_dMemRespQ_deqP_dummy2_2;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqP_lat_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqP_lat_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqP_lat_2;
  MOD_Reg<tUInt8> INST_dMemRespQ_deqP_rl;
  MOD_Reg<tUInt8> INST_dMemRespQ_enqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_dMemRespQ_enqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_dMemRespQ_enqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_lat_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_lat_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqEn_lat_2;
  MOD_Reg<tUInt8> INST_dMemRespQ_enqEn_rl;
  MOD_Reg<tUInt8> INST_dMemRespQ_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_dMemRespQ_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_dMemRespQ_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqP_lat_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqP_lat_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_enqP_lat_2;
  MOD_Reg<tUInt8> INST_dMemRespQ_enqP_rl;
  MOD_Reg<tUInt8> INST_dMemRespQ_tempData_dummy2_0;
  MOD_Reg<tUInt8> INST_dMemRespQ_tempData_dummy2_1;
  MOD_Wire<tUWide> INST_dMemRespQ_tempData_dummy_0_0;
  MOD_Wire<tUWide> INST_dMemRespQ_tempData_dummy_0_1;
  MOD_Wire<tUWide> INST_dMemRespQ_tempData_dummy_1_0;
  MOD_Wire<tUWide> INST_dMemRespQ_tempData_dummy_1_1;
  MOD_Wire<tUWide> INST_dMemRespQ_tempData_lat_0;
  MOD_Wire<tUWide> INST_dMemRespQ_tempData_lat_1;
  MOD_Reg<tUWide> INST_dMemRespQ_tempData_rl;
  MOD_Reg<tUInt8> INST_dMemRespQ_tempEnqP_dummy2_0;
  MOD_Reg<tUInt8> INST_dMemRespQ_tempEnqP_dummy2_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_tempEnqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_tempEnqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_tempEnqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_tempEnqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_tempEnqP_lat_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_tempEnqP_lat_1;
  MOD_Reg<tUInt8> INST_dMemRespQ_tempEnqP_rl;
  MOD_Reg<tUInt8> INST_dMemStatus;
  MOD_Reg<tUWide> INST_dMemTempData;
  MOD_Reg<tUInt8> INST_iMemCnt;
  MOD_Reg<tUWide> INST_iMemReqQ_data_0;
  MOD_Reg<tUWide> INST_iMemReqQ_data_1;
  MOD_Reg<tUInt8> INST_iMemReqQ_deqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_iMemReqQ_deqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_iMemReqQ_deqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_lat_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_lat_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqEn_lat_2;
  MOD_Reg<tUInt8> INST_iMemReqQ_deqEn_rl;
  MOD_Reg<tUInt8> INST_iMemReqQ_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_iMemReqQ_deqP_dummy2_1;
  MOD_Reg<tUInt8> INST_iMemReqQ_deqP_dummy2_2;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqP_lat_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqP_lat_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqP_lat_2;
  MOD_Reg<tUInt8> INST_iMemReqQ_deqP_rl;
  MOD_Reg<tUInt8> INST_iMemReqQ_enqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_iMemReqQ_enqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_iMemReqQ_enqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_lat_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_lat_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqEn_lat_2;
  MOD_Reg<tUInt8> INST_iMemReqQ_enqEn_rl;
  MOD_Reg<tUInt8> INST_iMemReqQ_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_iMemReqQ_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_iMemReqQ_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqP_lat_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqP_lat_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_enqP_lat_2;
  MOD_Reg<tUInt8> INST_iMemReqQ_enqP_rl;
  MOD_Reg<tUInt8> INST_iMemReqQ_tempData_dummy2_0;
  MOD_Reg<tUInt8> INST_iMemReqQ_tempData_dummy2_1;
  MOD_Wire<tUWide> INST_iMemReqQ_tempData_dummy_0_0;
  MOD_Wire<tUWide> INST_iMemReqQ_tempData_dummy_0_1;
  MOD_Wire<tUWide> INST_iMemReqQ_tempData_dummy_1_0;
  MOD_Wire<tUWide> INST_iMemReqQ_tempData_dummy_1_1;
  MOD_Wire<tUWide> INST_iMemReqQ_tempData_lat_0;
  MOD_Wire<tUWide> INST_iMemReqQ_tempData_lat_1;
  MOD_Reg<tUWide> INST_iMemReqQ_tempData_rl;
  MOD_Reg<tUInt8> INST_iMemReqQ_tempEnqP_dummy2_0;
  MOD_Reg<tUInt8> INST_iMemReqQ_tempEnqP_dummy2_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_tempEnqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_tempEnqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_tempEnqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_tempEnqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_tempEnqP_lat_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_tempEnqP_lat_1;
  MOD_Reg<tUInt8> INST_iMemReqQ_tempEnqP_rl;
  MOD_Reg<tUWide> INST_iMemRespQ_data_0;
  MOD_Reg<tUWide> INST_iMemRespQ_data_1;
  MOD_Reg<tUInt8> INST_iMemRespQ_deqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_iMemRespQ_deqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_iMemRespQ_deqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_lat_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_lat_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqEn_lat_2;
  MOD_Reg<tUInt8> INST_iMemRespQ_deqEn_rl;
  MOD_Reg<tUInt8> INST_iMemRespQ_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_iMemRespQ_deqP_dummy2_1;
  MOD_Reg<tUInt8> INST_iMemRespQ_deqP_dummy2_2;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqP_lat_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqP_lat_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqP_lat_2;
  MOD_Reg<tUInt8> INST_iMemRespQ_deqP_rl;
  MOD_Reg<tUInt8> INST_iMemRespQ_enqEn_dummy2_0;
  MOD_Reg<tUInt8> INST_iMemRespQ_enqEn_dummy2_1;
  MOD_Reg<tUInt8> INST_iMemRespQ_enqEn_dummy2_2;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_dummy_0_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_dummy_0_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_dummy_0_2;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_dummy_1_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_dummy_1_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_dummy_1_2;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_dummy_2_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_dummy_2_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_dummy_2_2;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_lat_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_lat_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqEn_lat_2;
  MOD_Reg<tUInt8> INST_iMemRespQ_enqEn_rl;
  MOD_Reg<tUInt8> INST_iMemRespQ_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_iMemRespQ_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_iMemRespQ_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqP_lat_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqP_lat_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_enqP_lat_2;
  MOD_Reg<tUInt8> INST_iMemRespQ_enqP_rl;
  MOD_Reg<tUInt8> INST_iMemRespQ_tempData_dummy2_0;
  MOD_Reg<tUInt8> INST_iMemRespQ_tempData_dummy2_1;
  MOD_Wire<tUWide> INST_iMemRespQ_tempData_dummy_0_0;
  MOD_Wire<tUWide> INST_iMemRespQ_tempData_dummy_0_1;
  MOD_Wire<tUWide> INST_iMemRespQ_tempData_dummy_1_0;
  MOD_Wire<tUWide> INST_iMemRespQ_tempData_dummy_1_1;
  MOD_Wire<tUWide> INST_iMemRespQ_tempData_lat_0;
  MOD_Wire<tUWide> INST_iMemRespQ_tempData_lat_1;
  MOD_Reg<tUWide> INST_iMemRespQ_tempData_rl;
  MOD_Reg<tUInt8> INST_iMemRespQ_tempEnqP_dummy2_0;
  MOD_Reg<tUInt8> INST_iMemRespQ_tempEnqP_dummy2_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_tempEnqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_tempEnqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_tempEnqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_tempEnqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_tempEnqP_lat_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_tempEnqP_lat_1;
  MOD_Reg<tUInt8> INST_iMemRespQ_tempEnqP_rl;
  MOD_Reg<tUInt8> INST_iMemStatus;
  MOD_Reg<tUWide> INST_iMemTempData;
  MOD_RegFile<tUInt32,tUInt64> INST_mem;
  MOD_Reg<tUInt64> INST_penaltyCnt;
 
 /* Constructor */
 public:
  MOD_mkMemory(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_dReq_r;
  tUWide PORT_iReq_r;
  tUWide PORT_dResp;
  tUWide PORT_iResp;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_dMemRespQ_deqEn_rl__h51327;
  tUInt8 DEF_iMemRespQ_deqEn_rl__h21741;
  tUInt8 DEF_iMemCnt_97_EQ_SEL_ARR_iMemReqQ_data_0_98_BITS__ETC___d711;
  tUInt8 DEF_x__h65284;
  tUInt8 DEF_dMemCnt_91_EQ_SEL_ARR_dMemReqQ_data_0_92_BITS__ETC___d605;
  tUInt8 DEF_SEL_ARR_dMemReqQ_data_0_92_BIT_323_10_dMemReqQ_ETC___d613;
  tUInt8 DEF_NOT_dMemCnt_91_EQ_SEL_ARR_dMemReqQ_data_0_92_B_ETC___d606;
  tUInt8 DEF_x__h59926;
  tUInt8 DEF_x__h62882;
  tUInt64 DEF__read__h59569;
  tUInt8 DEF_dMemRespQ_deqEn_dummy2_2__h56899;
  tUInt8 DEF_dMemRespQ_enqEn_dummy2_2__h55405;
  tUInt8 DEF_dMemReqQ_deqEn_dummy2_2__h42134;
  tUInt8 DEF_dMemReqQ_enqEn_dummy2_2__h40640;
  tUInt8 DEF_iMemRespQ_deqEn_dummy2_2__h27319;
  tUInt8 DEF_iMemRespQ_enqEn_dummy2_2__h25825;
  tUInt8 DEF_iMemReqQ_deqEn_dummy2_2__h12548;
  tUInt8 DEF_iMemReqQ_enqEn_dummy2_2__h11054;
  tUWide DEF_dMemReqQ_data_1___d594;
  tUWide DEF_dMemReqQ_data_0___d592;
  tUWide DEF_iMemReqQ_data_1___d700;
  tUWide DEF_iMemReqQ_data_0___d698;
  tUInt8 DEF_upd__h59943;
  tUInt8 DEF_upd__h63026;
  tUInt8 DEF_dMemStatus__h59816;
  tUInt8 DEF_iMemStatus__h62901;
  tUInt8 DEF_dMemRespQ_enqEn_rl__h49702;
  tUInt8 DEF_dMemReqQ_deqEn_rl__h36474;
  tUInt8 DEF_dMemReqQ_enqEn_rl__h34849;
  tUInt8 DEF_dMemReqQ_deqP_dummy2_2__h41220;
  tUInt8 DEF_dMemReqQ_deqP_dummy2_1__h59998;
  tUInt8 DEF_dMemReqQ_deqP_dummy2_0__h59986;
  tUInt8 DEF_iMemRespQ_enqEn_rl__h20116;
  tUInt8 DEF_iMemReqQ_deqEn_rl__h6888;
  tUInt8 DEF_iMemReqQ_enqEn_rl__h5263;
  tUInt8 DEF_iMemReqQ_deqP_dummy2_2__h11634;
  tUInt8 DEF_iMemReqQ_deqP_dummy2_1__h63081;
  tUInt8 DEF_iMemReqQ_deqP_dummy2_0__h63069;
  tUInt8 DEF__read_burstLength__h63127;
  tUInt8 DEF__read_burstLength__h63119;
  tUInt8 DEF__read_burstLength__h60044;
  tUInt8 DEF__read_burstLength__h60036;
  tUInt8 DEF_x__h63956;
  tUInt8 DEF_x__h61522;
  tUInt8 DEF_x__h63009;
  tUInt8 DEF_y__h62909;
  tUInt8 DEF_y__h59826;
  tUInt8 DEF_penaltyCnt_07_EQ_100___d608;
  tUInt8 DEF_NOT_iMemCnt_97_EQ_SEL_ARR_iMemReqQ_data_0_98_B_ETC___d712;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_dMemRespQ_tempEnqP_lat_0_whas__95_THEN_dMem_ETC___d500;
  tUInt8 DEF_IF_dMemRespQ_tempEnqP_lat_0_whas__95_THEN_NOT__ETC___d505;
  tUInt8 DEF_dMemRespQ_deqEn_lat_1_whas____d477;
  tUInt8 DEF_dMemRespQ_enqEn_lat_1_whas____d467;
  tUInt8 DEF_IF_dMemReqQ_tempEnqP_lat_0_whas__44_THEN_dMemR_ETC___d349;
  tUInt8 DEF_IF_dMemReqQ_tempEnqP_lat_0_whas__44_THEN_NOT_d_ETC___d354;
  tUInt8 DEF_dMemReqQ_deqEn_lat_1_whas____d326;
  tUInt8 DEF_dMemReqQ_enqEn_lat_1_whas____d316;
  tUInt8 DEF_IF_iMemRespQ_tempEnqP_lat_0_whas__03_THEN_iMem_ETC___d208;
  tUInt8 DEF_IF_iMemRespQ_tempEnqP_lat_0_whas__03_THEN_NOT__ETC___d213;
  tUInt8 DEF_iMemRespQ_deqEn_lat_1_whas____d185;
  tUInt8 DEF_iMemRespQ_enqEn_lat_1_whas____d175;
  tUInt8 DEF_IF_iMemReqQ_tempEnqP_lat_0_whas__1_THEN_iMemRe_ETC___d56;
  tUInt8 DEF_IF_iMemReqQ_tempEnqP_lat_0_whas__1_THEN_NOT_iM_ETC___d61;
  tUInt8 DEF_iMemReqQ_deqEn_lat_1_whas____d33;
  tUInt8 DEF_iMemReqQ_enqEn_lat_1_whas____d23;
  tUWide DEF_dMemReqQ_tempData_rl___d338;
  tUWide DEF_dMemReqQ_tempData_lat_1_wget____d335;
  tUWide DEF_dMemReqQ_tempData_lat_0_wget____d337;
  tUWide DEF_iMemReqQ_tempData_rl___d45;
  tUWide DEF_iMemReqQ_tempData_lat_1_wget____d42;
  tUWide DEF_iMemReqQ_tempData_lat_0_wget____d44;
  tUWide DEF_dMemRespQ_tempData_rl__h53522;
  tUWide DEF_dMemRespQ_tempData_lat_1_wget____d486;
  tUWide DEF_dMemRespQ_tempData_lat_0_wget____d488;
  tUWide DEF_dMemRespQ_data_1__h70870;
  tUWide DEF_dMemRespQ_data_0__h70842;
  tUWide DEF_iMemRespQ_tempData_rl__h23942;
  tUWide DEF_iMemRespQ_tempData_lat_1_wget____d194;
  tUWide DEF_iMemRespQ_tempData_lat_0_wget____d196;
  tUWide DEF_iMemRespQ_data_1__h68093;
  tUWide DEF_iMemRespQ_data_0__h68065;
  tUWide DEF_dMemTempData__h61328;
  tUWide DEF_iMemTempData__h63822;
  tUInt8 DEF_dMemRespQ_tempEnqP_rl___d498;
  tUInt8 DEF_dMemRespQ_tempEnqP_lat_0_wget____d496;
  tUInt8 DEF_dMemReqQ_tempEnqP_rl___d347;
  tUInt8 DEF_dMemReqQ_tempEnqP_lat_0_wget____d345;
  tUInt8 DEF_iMemRespQ_tempEnqP_rl___d206;
  tUInt8 DEF_iMemRespQ_tempEnqP_lat_0_wget____d204;
  tUInt8 DEF_iMemReqQ_tempEnqP_rl___d54;
  tUInt8 DEF_iMemReqQ_tempEnqP_lat_0_wget____d52;
  tUInt8 DEF_upd__h69950;
  tUInt8 DEF_upd__h56024;
  tUInt8 DEF_upd__h56057;
  tUInt8 DEF_upd__h62441;
  tUInt8 DEF_upd__h55741;
  tUInt8 DEF_upd__h55774;
  tUInt8 DEF_upd__h41259;
  tUInt8 DEF_upd__h41292;
  tUInt8 DEF_upd__h69067;
  tUInt8 DEF_upd__h40976;
  tUInt8 DEF_upd__h41009;
  tUInt8 DEF_upd__h67173;
  tUInt8 DEF_upd__h26444;
  tUInt8 DEF_upd__h26477;
  tUInt8 DEF_upd__h64860;
  tUInt8 DEF_upd__h26161;
  tUInt8 DEF_upd__h26194;
  tUInt8 DEF_upd__h11673;
  tUInt8 DEF_upd__h11706;
  tUInt8 DEF_upd__h66290;
  tUInt8 DEF_upd__h11390;
  tUInt8 DEF_upd__h11423;
  tUInt8 DEF_dMemRespQ_tempEnqP_lat_0_whas____d495;
  tUInt8 DEF_dMemRespQ_tempData_lat_0_whas____d487;
  tUInt8 DEF_dMemRespQ_deqEn_lat_1_wget____d478;
  tUInt8 DEF_dMemRespQ_deqEn_lat_0_whas____d479;
  tUInt8 DEF_dMemRespQ_deqEn_lat_0_wget____d480;
  tUInt8 DEF_dMemRespQ_enqEn_lat_1_wget____d468;
  tUInt8 DEF_dMemRespQ_enqEn_lat_0_whas____d469;
  tUInt8 DEF_dMemRespQ_enqEn_lat_0_wget____d470;
  tUInt8 DEF_dMemRespQ_deqP_dummy2_2__h55985;
  tUInt8 DEF_dMemRespQ_enqP_dummy2_2__h55702;
  tUInt8 DEF_dMemReqQ_tempEnqP_lat_0_whas____d344;
  tUInt8 DEF_dMemReqQ_tempData_lat_0_whas____d336;
  tUInt8 DEF_dMemReqQ_deqEn_lat_1_wget____d327;
  tUInt8 DEF_dMemReqQ_deqEn_lat_0_whas____d328;
  tUInt8 DEF_dMemReqQ_deqEn_lat_0_wget____d329;
  tUInt8 DEF_dMemReqQ_enqEn_lat_1_wget____d317;
  tUInt8 DEF_dMemReqQ_enqEn_lat_0_whas____d318;
  tUInt8 DEF_dMemReqQ_enqEn_lat_0_wget____d319;
  tUInt8 DEF_dMemReqQ_enqP_dummy2_2__h40937;
  tUInt8 DEF_iMemRespQ_tempEnqP_lat_0_whas____d203;
  tUInt8 DEF_iMemRespQ_tempData_lat_0_whas____d195;
  tUInt8 DEF_iMemRespQ_deqEn_lat_1_wget____d186;
  tUInt8 DEF_iMemRespQ_deqEn_lat_0_whas____d187;
  tUInt8 DEF_iMemRespQ_deqEn_lat_0_wget____d188;
  tUInt8 DEF_iMemRespQ_enqEn_lat_1_wget____d176;
  tUInt8 DEF_iMemRespQ_enqEn_lat_0_whas____d177;
  tUInt8 DEF_iMemRespQ_enqEn_lat_0_wget____d178;
  tUInt8 DEF_iMemRespQ_deqP_dummy2_2__h26405;
  tUInt8 DEF_iMemRespQ_enqP_dummy2_2__h26122;
  tUInt8 DEF_iMemReqQ_tempEnqP_lat_0_whas____d51;
  tUInt8 DEF_iMemReqQ_tempData_lat_0_whas____d43;
  tUInt8 DEF_iMemReqQ_deqEn_lat_1_wget____d34;
  tUInt8 DEF_iMemReqQ_deqEn_lat_0_whas____d35;
  tUInt8 DEF_iMemReqQ_deqEn_lat_0_wget____d36;
  tUInt8 DEF_iMemReqQ_enqEn_lat_1_wget____d24;
  tUInt8 DEF_iMemReqQ_enqEn_lat_0_whas____d25;
  tUInt8 DEF_iMemReqQ_enqEn_lat_0_wget____d26;
  tUInt8 DEF_iMemReqQ_enqP_dummy2_2__h11351;
  tUInt8 DEF_x__h55137;
  tUInt8 DEF_x__h55136;
  tUInt8 DEF_x__h40372;
  tUInt8 DEF_x__h40371;
  tUInt8 DEF_x__h25557;
  tUInt8 DEF_x__h25556;
  tUInt8 DEF_x__h10786;
  tUInt8 DEF_x__h10785;
  tUInt8 DEF_dMemRespQ_tempEnqP_rl_98_BIT_3___d499;
  tUInt8 DEF_dMemRespQ_tempEnqP_lat_0_wget__96_BIT_3___d497;
  tUInt8 DEF_dMemReqQ_tempEnqP_rl_47_BIT_3___d348;
  tUInt8 DEF_dMemReqQ_tempEnqP_lat_0_wget__45_BIT_3___d346;
  tUInt8 DEF_iMemRespQ_tempEnqP_rl_06_BIT_3___d207;
  tUInt8 DEF_iMemRespQ_tempEnqP_lat_0_wget__04_BIT_3___d205;
  tUInt8 DEF_iMemReqQ_tempEnqP_rl_4_BIT_3___d55;
  tUInt8 DEF_iMemReqQ_tempEnqP_lat_0_wget__2_BIT_3___d53;
  tUWide DEF_IF_dMemReqQ_tempData_dummy2_1_12_THEN_IF_dMemR_ETC___d437;
  tUWide DEF_IF_dMemReqQ_tempData_lat_0_whas__36_THEN_dMemR_ETC___d339;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d436;
  tUWide DEF_IF_dMemReqQ_tempData_lat_1_whas__34_THEN_dMemR_ETC___d340;
  tUWide DEF_IF_iMemReqQ_tempData_dummy2_1_19_THEN_IF_iMemR_ETC___d144;
  tUWide DEF_IF_iMemReqQ_tempData_lat_0_whas__3_THEN_iMemRe_ETC___d46;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_CONCA_ETC___d143;
  tUWide DEF_IF_iMemReqQ_tempData_lat_1_whas__1_THEN_iMemRe_ETC___d47;
  tUWide DEF_IF_dMemRespQ_tempData_dummy2_1_63_THEN_IF_dMem_ETC___d578;
  tUWide DEF_IF_dMemRespQ_tempData_lat_0_whas__87_THEN_dMem_ETC___d490;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_70_CONCAT_DONTCARE_CO_ETC___d577;
  tUWide DEF_IF_dMemRespQ_tempData_lat_1_whas__85_THEN_dMem_ETC___d491;
  tUWide DEF_IF_iMemRespQ_tempData_dummy2_1_71_THEN_IF_iMem_ETC___d286;
  tUWide DEF_IF_iMemRespQ_tempData_lat_0_whas__95_THEN_iMem_ETC___d198;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_78_CONCAT_DONTCARE_CO_ETC___d285;
  tUWide DEF_IF_iMemRespQ_tempData_lat_1_whas__93_THEN_iMem_ETC___d199;
  tUInt8 DEF_IF_dMemRespQ_tempEnqP_lat_0_whas__95_THEN_dMem_ETC___d510;
  tUInt8 DEF_IF_dMemRespQ_deqP_lat_1_whas__57_THEN_dMemResp_ETC___d463;
  tUInt8 DEF_IF_dMemRespQ_enqP_lat_1_whas__47_THEN_dMemResp_ETC___d453;
  tUInt8 DEF_IF_dMemReqQ_tempEnqP_lat_0_whas__44_THEN_dMemR_ETC___d359;
  tUInt8 DEF_IF_dMemReqQ_deqP_lat_1_whas__06_THEN_dMemReqQ__ETC___d312;
  tUInt8 DEF_IF_dMemReqQ_enqP_lat_1_whas__96_THEN_dMemReqQ__ETC___d302;
  tUInt8 DEF_IF_iMemRespQ_tempEnqP_lat_0_whas__03_THEN_iMem_ETC___d218;
  tUInt8 DEF_IF_iMemRespQ_deqP_lat_1_whas__65_THEN_iMemResp_ETC___d171;
  tUInt8 DEF_IF_iMemRespQ_enqP_lat_1_whas__55_THEN_iMemResp_ETC___d161;
  tUInt8 DEF_IF_iMemReqQ_tempEnqP_lat_0_whas__1_THEN_iMemRe_ETC___d66;
  tUInt8 DEF_IF_iMemReqQ_deqP_lat_1_whas__3_THEN_iMemReqQ_d_ETC___d19;
  tUInt8 DEF_IF_iMemReqQ_enqP_lat_1_whas_THEN_iMemReqQ_enqP_ETC___d9;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_35_CO_ETC___d142;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE_28_CO_ETC___d435;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE___d135;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE_CONCAT_DONTCARE___d428;
  tUWide DEF_IF_iMemCnt_97_EQ_3_40_THEN_mem_sub_0_CONCAT_SE_ETC___d763;
  tUWide DEF_IF_iMemCnt_97_EQ_3_40_THEN_mem_sub_0_CONCAT_SE_ETC___d756;
  tUWide DEF_IF_dMemCnt_91_EQ_3_77_THEN_mem_sub_0_CONCAT_SE_ETC___d691;
  tUWide DEF_IF_dMemCnt_91_EQ_3_77_THEN_mem_sub_0_CONCAT_SE_ETC___d684;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE___d278;
  tUWide DEF_DONTCARE_CONCAT_DONTCARE___d570;
  tUWide DEF_SEL_ARR_dMemRespQ_data_0_37_BITS_255_TO_192_38_ETC___d849;
  tUWide DEF_SEL_ARR_iMemRespQ_data_0_88_BITS_255_TO_192_89_ETC___d800;
  tUInt8 DEF__0_CONCAT_DONTCARE___d147;
 
 /* Rules */
 public:
  void RL_iMemReqQ_enqP_canon();
  void RL_iMemReqQ_deqP_canon();
  void RL_iMemReqQ_enqEn_canon();
  void RL_iMemReqQ_deqEn_canon();
  void RL_iMemReqQ_tempData_canon();
  void RL_iMemReqQ_tempEnqP_canon();
  void RL_iMemReqQ_canonicalize();
  void RL_iMemRespQ_enqP_canon();
  void RL_iMemRespQ_deqP_canon();
  void RL_iMemRespQ_enqEn_canon();
  void RL_iMemRespQ_deqEn_canon();
  void RL_iMemRespQ_tempData_canon();
  void RL_iMemRespQ_tempEnqP_canon();
  void RL_iMemRespQ_canonicalize();
  void RL_dMemReqQ_enqP_canon();
  void RL_dMemReqQ_deqP_canon();
  void RL_dMemReqQ_enqEn_canon();
  void RL_dMemReqQ_deqEn_canon();
  void RL_dMemReqQ_tempData_canon();
  void RL_dMemReqQ_tempEnqP_canon();
  void RL_dMemReqQ_canonicalize();
  void RL_dMemRespQ_enqP_canon();
  void RL_dMemRespQ_deqP_canon();
  void RL_dMemRespQ_enqEn_canon();
  void RL_dMemRespQ_deqEn_canon();
  void RL_dMemRespQ_tempData_canon();
  void RL_dMemRespQ_tempEnqP_canon();
  void RL_dMemRespQ_canonicalize();
  void RL_getDResp();
  void RL_getIResp();
 
 /* Methods */
 public:
  void METH_iReq(tUWide ARG_iReq_r);
  tUInt8 METH_RDY_iReq();
  tUWide METH_iResp();
  tUInt8 METH_RDY_iResp();
  void METH_dReq(tUWide ARG_dReq_r);
  tUInt8 METH_RDY_dReq();
  tUWide METH_dResp();
  tUInt8 METH_RDY_dResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkMemory &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkMemory &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkMemory &backing);
};

#endif /* ifndef __mkMemory_h__ */
