{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1628888249953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628888249953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 13 17:57:29 2021 " "Processing started: Fri Aug 13 17:57:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628888249953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1628888249953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica_3_tomasulo -c pratica_3_tomasulo " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica_3_tomasulo -c pratica_3_tomasulo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1628888249953 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1628888250269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica_3_tomasulo.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica_3_tomasulo.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica_3_tomasulo " "Found entity 1: pratica_3_tomasulo" {  } { { "pratica_3_tomasulo.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/pratica_3_tomasulo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628888250324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628888250324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdb.v 1 1 " "Found 1 design units, including 1 entities, in source file cdb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CDB " "Found entity 1: CDB" {  } { { "CDB.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/CDB.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628888250327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628888250327 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux.v " "Can't analyze file -- file mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628888250331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file fpregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPregisters " "Found entity 1: FPregisters" {  } { { "FPregisters.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/FPregisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628888250333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628888250333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iq.v 1 1 " "Found 1 design units, including 1 entities, in source file iq.v" { { "Info" "ISGN_ENTITY_NAME" "1 IQ " "Found entity 1: IQ" {  } { { "IQ.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/IQ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628888250335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628888250335 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "regn.v " "Can't analyze file -- file regn.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628888250339 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RSadders.v " "Can't analyze file -- file RSadders.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628888250343 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RSload.v " "Can't analyze file -- file RSload.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628888250349 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RSstore.v " "Can't analyze file -- file RSstore.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628888250353 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UnidadeFuncional.v " "Can't analyze file -- file UnidadeFuncional.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628888250357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reg1 reg1 Reservation_Station.v(4) " "Verilog HDL Declaration information at Reservation_Station.v(4): object \"Reg1\" differs only in case from object \"reg1\" in the same scope" {  } { { "Reservation_Station.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Reservation_Station.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628888250360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reg2 reg2 Reservation_Station.v(4) " "Verilog HDL Declaration information at Reservation_Station.v(4): object \"Reg2\" differs only in case from object \"reg2\" in the same scope" {  } { { "Reservation_Station.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Reservation_Station.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628888250360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reservation_station.v 1 1 " "Found 1 design units, including 1 entities, in source file reservation_station.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reservation_Station " "Found entity 1: Reservation_Station" {  } { { "Reservation_Station.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Reservation_Station.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628888250360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628888250360 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Functional_Unit.v(20) " "Verilog HDL information at Functional_Unit.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "Functional_Unit.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Functional_Unit.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1628888250362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functional_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file functional_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Functional_Unit " "Found entity 1: Functional_Unit" {  } { { "Functional_Unit.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Functional_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628888250363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628888250363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tm_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file tm_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 TM_MUX " "Found entity 1: TM_MUX" {  } { { "TM_MUX.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/TM_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628888250365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628888250365 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instOutEnable CDB.v(37) " "Verilog HDL Implicit Net warning at CDB.v(37): created implicit net for \"instOutEnable\"" {  } { { "CDB.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/CDB.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628888250365 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "avaliable Reservation_Station.v(28) " "Verilog HDL Implicit Net warning at Reservation_Station.v(28): created implicit net for \"avaliable\"" {  } { { "Reservation_Station.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Reservation_Station.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628888250365 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "disponivelUF Functional_Unit.v(48) " "Verilog HDL error at Functional_Unit.v(48): object \"disponivelUF\" is not declared" {  } { { "Functional_Unit.v" "" { Text "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/Functional_Unit.v" 48 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1628888250366 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/output_files/pratica_3_tomasulo.map.smsg " "Generated suppressed messages file C:/Users/lucas/Documents/GitHub/LAOC2/pratica_3_tomasulo/output_files/pratica_3_tomasulo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1628888250388 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628888250427 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 13 17:57:30 2021 " "Processing ended: Fri Aug 13 17:57:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628888250427 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628888250427 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628888250427 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628888250427 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 9 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 9 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628888251043 ""}
