// Seed: 2135779381
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input id_4
    , id_5
);
  logic id_6 = 1;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    input id_7,
    output id_8
);
  always @(1 or posedge id_0) begin
    id_2 = 1;
    id_8 = id_3;
    id_8 = 1;
  end
endmodule
