# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../clkdiv.sv"
sv xil_defaultlib  "../../../debounce.sv"
sv xil_defaultlib  "../../../nexys4DDR.sv"
sv xil_defaultlib  "../../../Lab1.srcs/sim_1/new/Nexys4Test.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
