EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# ADP1621
#
DEF ADP1621 U 0 40 Y Y 1 F N
F0 "U" 0 150 50 H V C CNN
F1 "ADP1621" 0 -150 50 H V C CNN
F2 "" 50 50 50 H I C CNN
F3 "" 50 50 50 H I C CNN
DRAW
S -550 700 550 -650 0 1 0 f
X SDSN 1 -550 300 200 R 50 50 1 1 I
X IN 10 -150 700 200 D 50 50 1 1 I
X GND 2 0 -650 200 U 50 50 1 1 I
X COMP 3 -550 50 200 R 50 50 1 1 I
X FB 4 550 -400 200 L 50 50 1 1 I
X FREQ 5 -550 -350 200 R 50 50 1 1 I
X PGND 6 550 -250 200 L 50 50 1 1 I
X GATE 7 550 250 200 L 50 50 1 1 I
X PIN 8 150 700 200 D 50 50 1 1 I
X CS 9 550 50 200 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# AK4490
#
DEF AK4490 U 0 40 Y Y 1 F N
F0 "U" 50 150 50 H V C CNN
F1 "AK4490" 50 0 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
T 0 0 500 50 0 0 0 " Audio Serial Data Input Pin" Normal 0 C C
T 0 -50 600 50 0 0 0 "Audio Serial Data Clock Pin" Normal 0 C C
T 0 -450 -1250 50 0 0 0 "De-emphasis Enable 0 Pin" Normal 0 C C
T 0 -450 -1350 50 0 0 0 "De-emphasis Enable 1 Pin" Normal 0 C C
T 0 -200 -550 50 0 0 0 "Digital Filter Setting Pin" Normal 0 C C
T 0 -300 -750 50 0 0 0 "Digital Input Format 0" Normal 0 C C
T 0 -650 -1150 50 0 0 0 "I2C mode select pin" Normal 0 C C
T 0 50 400 50 0 0 0 "L/R Clock Pin in PCM Mode" Normal 0 C C
T 0 -50 -1450 50 0 0 0 "Master Clock Auto Setting Mode Pin" Normal 0 C C
T 0 -550 300 50 0 0 0 "Master Clock Input Pin" Normal 0 C C
T 900 150 1200 12 0 0 0 "Normally connected to VREFLL with a 10uF cap" Normal 0 C C
T 0 -450 -1050 50 0 0 0 "Parallel or Serial Select Pin " Normal 0 C C
T 0 1400 -500 50 0 0 0 Power Italic 1 C C
T 0 -600 -250 50 0 0 0 "Power-Down Mode Pin" Normal 0 C C
T 0 -450 -450 50 0 0 0 "Soft Mute Pin" Normal 0 C C
T 0 1400 350 50 0 1 0 A_OUT Italic 1 C C
T 0 -250 -350 50 0 1 0 "Digital Filter Setting Pin" Normal 0 C C
T 0 -100 -650 50 0 1 0 "Digital Filter Setting Pin" Normal 0 C C
T 0 -300 -850 50 0 1 0 "Digital Input Format 1" Normal 0 C C
T 0 -300 -950 50 0 1 0 "Digital Input Format 2" Normal 0 C C
T 0 -1150 750 50 0 1 0 "I2S Input" Italic 1 C C
T 900 450 -1750 50 0 1 0 NC Italic 1 C C
T 900 1300 1200 12 0 1 0 "Normally connected to VREFLR with a 10uF cap" Normal 0 C C
T 0 -1150 -100 50 0 1 0 Setting Italic 1 C C
T 900 -1250 1300 50 0 1 0 VDD Italic 1 C C
T 900 -650 1200 50 0 1 0 VREF_L Italic 1 C C
T 900 500 1250 50 0 1 0 VREF_R Italic 1 C C
T 900 -250 -1750 50 0 1 0 VSS Italic 1 C C
S 1600 -1900 -1350 1450 1 0 0 f
X NC 1 600 -1900 100 U 50 50 1 1 I
X DIF0/DZFL 10 -1350 -750 100 R 50 50 1 1 I
X DIF1/DZFR 11 -1350 -850 100 R 50 50 1 1 I
X DIF2/CAD0 12 -1350 -950 100 R 50 50 1 1 I
X PSN 13 -1350 -1050 100 R 50 50 1 1 I
X I2C 14 -1350 -1150 100 R 50 50 1 1 I
X DEM0 15 -1350 -1250 100 R 50 50 1 1 I
X DEM1 16 -1350 -1350 100 R 50 50 1 1 I
X ACKS/CAD1 17 -1350 -1450 100 R 50 50 1 1 I
X NC 18 700 -1900 100 U 50 50 1 1 I
X VREFHR 19 650 1450 100 D 50 50 1 1 I
X PDN 2 -1350 -250 100 R 50 50 1 1 I
X VREFHR 20 750 1450 100 D 50 50 1 1 I
X VREFLR 21 950 1450 100 D 50 50 1 1 I
X VREFLR 22 1050 1450 100 D 50 50 1 1 I
X VCMR 23 1250 1450 100 D 50 50 1 1 I
X NC 24 800 -1900 100 U 50 50 1 1 I
X AOUTRP 25 1600 200 100 L 50 50 1 1 I
X AOUTRN 26 1600 100 100 L 50 50 1 1 I
X VDDR 27 1600 -1450 100 L 50 50 1 1 I
X VDDR 28 1600 -1550 100 L 50 50 1 1 I
X VSSR 29 1600 -1250 100 L 50 50 1 1 I
X BICK/DCLK/BCK 3 -1350 600 100 R 50 50 1 1 I
X VSSR 30 1600 -1150 100 L 50 50 1 1 I
X VSSL 31 1600 -1050 100 L 50 50 1 1 I
X VSSL 32 1600 -950 100 L 50 50 1 1 I
X VDDL 33 1600 -650 100 L 50 50 1 1 I
X VDDL 34 1600 -750 100 L 50 50 1 1 I
X AOUTLN 35 1600 -150 100 L 50 50 1 1 I
X AOUTLP 36 1600 -250 100 L 50 50 1 1 I
X NC 37 900 -1900 100 U 50 50 1 1 I
X VCML 38 100 1450 100 D 50 50 1 1 I
X VREFLL 39 -200 1450 100 D 50 50 1 1 I
X SDATA/DSDL/DINL 4 -1350 500 100 R 50 50 1 1 I
X VREFLL 40 -100 1450 100 D 50 50 1 1 I
X VREFHL 41 -500 1450 100 D 50 50 1 1 I
X VREFHL 42 -400 1450 100 D 50 50 1 1 I
X NC 43 1000 -1900 100 U 50 50 1 1 I
X AVDD 44 -1100 1450 100 D 50 50 1 1 I
X AVSS 45 -100 -1900 100 U 50 50 1 1 I
X MCKL 46 -1350 300 100 R 50 50 1 1 I
X DVSS 47 100 -1900 100 U 50 50 1 1 I
X DVDD 48 -950 1450 100 D 50 50 1 1 I
X LRCK/DSDR/DINR 5 -1350 400 100 R 50 50 1 1 I
X SSLOW/WCK 6 -1350 -350 100 R 50 50 1 1 I
X SMUTE/CSN 7 -1350 -450 100 R 50 50 1 1 I
X SD/CCLK/SCL 8 -1350 -550 100 R 50 50 1 1 I
X SLOW/CDTI/SDA 9 -1350 -650 100 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# SA9227
#
DEF SA9227 U 0 40 Y Y 1 F N
F0 "U" 0 100 50 H V C CNN
F1 "SA9227" 0 -450 50 H V C CNN
F2 "" 0 100 50 H I C CNN
F3 "" 0 100 50 H I C CNN
DRAW
T 0 -1450 50 50 0 0 0 12M_X'stal Italic 1 C C
T 0 950 -900 50 0 0 0 "For DSD DAC reset" Normal 0 C C
T 0 950 -800 50 0 0 0 "General pirpose I/O" Italic 0 C C
T 0 950 -1050 24 0 0 0 "HID / Pull-high for USB Full-speed or pull-low for High-speed select" Normal 0 C C
T 0 900 -400 50 0 0 0 "I2S input data pin" Normal 0 C C
T 0 450 450 50 0 0 0 "I2S output data/DSD_DL" Normal 0 C C
T 0 450 600 50 0 0 0 "I2S output LRCLK/ DSD_DR" Normal 0 C C
T 0 1000 700 50 0 0 0 "I2S output MCLK" Normal 0 C C
T 0 450 350 50 0 0 0 "I2S output SCLK/DSD_CLK" Normal 0 C C
T 0 1000 900 50 0 0 0 "Master I2C clock" Normal 0 C C
T 0 1000 800 50 0 0 0 "Master I2C data" Normal 0 C C
T 0 -1450 500 50 0 0 0 S/PDIF_I/O Italic 1 C C
T 0 -1450 1000 50 0 0 0 USB_INPUT Italic 1 C C
T 0 1450 1350 50 0 1 0 "1.8V OUT" Italic 1 C C
T 0 950 -1600 50 0 1 0 "For Apple CP reset" Normal 0 C C
T 0 -850 -1800 50 0 1 0 "For TEST, need pull-down" Normal 0 C C
T 0 -850 -1700 50 0 1 0 "For TEST, need pull-down" Normal 0 C C
T 0 -850 -1600 50 0 1 0 "For TEST, need pull-down" Normal 0 C C
T 0 -850 -1500 50 0 1 0 "For TEST, need pull-down" Normal 0 C C
T 0 -850 -1400 50 0 1 0 "For TEST, need pull-down" Normal 0 C C
T 0 -900 -1300 50 0 1 0 "For TEST, need pull-up" Normal 0 C C
T 0 1550 -650 50 0 1 0 GPIO Italic 1 C C
T 0 1450 200 50 0 1 0 "I2S Input" Italic 1 C C
T 0 1450 1050 50 0 1 0 "I2S Output" Italic 1 C C
T 0 -1350 -350 50 0 1 0 Indicator_Output Italic 1 C C
T 0 450 -2050 50 0 1 0 "Optional external reference clock input" Normal 0 C C
T 0 850 -1700 50 0 1 0 "reset signal (active low)" Normal 0 C C
T 0 850 -1200 50 0 1 0 "sampling rate Indicator 1" Normal 0 C C
T 0 850 -1100 50 0 1 0 "sampling rate Indicator 1" Normal 0 C C
T 0 850 -1300 50 0 1 0 "sampling rate Indicator 2" Normal 0 C C
T 0 850 -1400 50 0 1 0 "sampling rate Indicator 3" Normal 0 C C
T 0 750 -1500 50 0 1 0 "sampling resolution Indicator 1" Normal 0 C C
T 0 -1450 -1150 50 0 1 0 TEST_PIN Italic 1 C C
T 0 -900 650 50 0 1 0 "USB2.0 PHY signals Input" Normal 0 C C
S 1750 -2500 -1750 1700 1 0 0 f
X VDD 1 -1050 1700 100 D 50 50 1 1 I
X DSD_FLAG 10 -1750 -600 100 R 50 50 1 1 I
X DSD_128_FLAG 11 -1750 -700 100 R 50 50 1 1 I
X REXT 12 -1750 650 100 R 50 50 1 1 I
X VDD 13 -750 1700 100 D 50 50 1 1 I
X VDD 14 -650 1700 100 D 50 50 1 1 I
X DP 15 -1750 850 100 R 50 50 1 1 I
X DM 16 -1750 750 100 R 50 50 1 1 I
X GND 17 -50 -2500 100 U 50 50 1 1 I
X XI 18 -1750 -100 100 R 50 50 1 1 I
X XO 19 -1750 -200 100 R 50 50 1 1 I
X GND 2 -250 -2500 100 U 50 50 1 1 I
X VDD18 20 550 1700 100 D 50 50 1 1 I
X VDD 21 -550 1700 100 D 50 50 1 1 I
X GND 22 50 -2500 100 U 50 50 1 1 I
X GND 23 150 -2500 100 U 50 50 1 1 I
X VDD 24 -450 1700 100 D 50 50 1 1 I
X GND 25 250 -2500 100 U 50 50 1 1 I
X VDD 26 -350 1700 100 D 50 50 1 1 I
X GPIO0 27 1750 -800 100 L 50 50 1 1 I
X VDD18 28 650 1700 100 D 50 50 1 1 I
X VDD 29 -250 1700 100 D 50 50 1 1 I
X VDD8OUT 3 1750 1200 100 L 50 50 1 1 I
X GPIO1 30 1750 -900 100 L 50 50 1 1 I
X GPIO2/USB(HS/FS)SEL 31 1750 -1000 100 L 50 50 1 1 I
X GPIO3 32 1750 -1100 100 L 50 50 1 1 I
X GPIO4 33 1750 -1200 100 L 50 50 1 1 I
X GPIO5 34 1750 -1300 100 L 50 50 1 1 I
X GPIO6 35 1750 -1400 100 L 50 50 1 1 I
X GPIO7 36 1750 -1500 100 L 50 50 1 1 I
X GPIO8 37 1750 -1600 100 L 50 50 1 1 I
X RESETN 38 1750 -1700 100 L 50 50 1 1 I
X VDD 39 -150 1700 100 D 50 50 1 1 I
X VDD 4 -950 1700 100 D 50 50 1 1 I
X SCL 40 1750 900 100 L 50 50 1 1 I
X SDA 41 1750 800 100 L 50 50 1 1 I
X SCKL0/DSD_CKL 42 1750 350 100 L 50 50 1 1 I
X VDD18 43 750 1700 100 D 50 50 1 1 I
X VDD 44 -50 1700 100 D 50 50 1 1 I
X SDATA00/DSD_DL 45 1750 450 100 L 50 50 1 1 I
X MCKL0 46 1750 700 100 L 50 50 1 1 I
X LRCLK0/DSD_DR 47 1750 600 100 L 50 50 1 1 I
X SPDTX 48 -1750 250 100 R 50 50 1 1 I
X SCKL1 49 1750 -500 100 L 50 50 1 1 I
X GND 5 -150 -2500 100 U 50 50 1 1 I
X SDATA10 50 1750 -400 100 L 50 50 1 1 I
X MCKL1 51 1750 -150 100 L 50 50 1 1 I
X VDD 52 50 1700 100 D 50 50 1 1 I
X LRCLK1 53 1750 -250 100 L 50 50 1 1 I
X SCL1 54 1750 50 100 L 50 50 1 1 I
X SDA1 55 1750 -50 100 L 50 50 1 1 I
X VDD 56 150 1700 100 D 50 50 1 1 I
X REFCLKIN 57 1750 -2050 100 L 50 50 1 1 I
X VDD18 58 850 1700 100 D 50 50 1 1 I
X TEST1 59 -1750 -1300 100 R 50 50 1 1 I
X SPDRX 6 -1750 350 100 R 50 50 1 1 I
X TEST2 60 -1750 -1400 100 R 50 50 1 1 I
X TEST3 61 -1750 -1500 100 R 50 50 1 1 I
X TEST4 62 -1750 -1600 100 R 50 50 1 1 I
X TEST5 63 -1750 -1700 100 R 50 50 1 1 I
X TEST6 64 -1750 -1800 100 R 50 50 1 1 I
X VDD 7 -850 1700 100 D 50 50 1 1 I
X VDD18 8 450 1700 100 D 50 50 1 1 I
X SOF_FLAG 9 -1750 -500 100 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
