

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_20_2'
================================================================
* Date:           Mon Jun 26 11:19:58 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        vitis_ap
* Solution:       sol_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.212 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_2  |       24|       24|         1|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      23|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       8|      50|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_526_p2   |         +|   0|  0|  13|           6|           1|
    |icmp_ln20_fu_396_p2  |      icmp|   0|  0|  10|           6|           7|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  23|          12|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3  |   9|          2|    6|         12|
    |i_fu_120              |   9|          2|    6|         12|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   13|         26|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_120     |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_20_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_20_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_20_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_20_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_20_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_20_2|  return value|
|crc_V_39_out         |  out|    1|      ap_vld|                     crc_V_39_out|       pointer|
|crc_V_39_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_39_out|       pointer|
|crc_V_38_out         |  out|    1|      ap_vld|                     crc_V_38_out|       pointer|
|crc_V_38_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_38_out|       pointer|
|crc_V_37_out         |  out|    1|      ap_vld|                     crc_V_37_out|       pointer|
|crc_V_37_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_37_out|       pointer|
|crc_V_36_out         |  out|    1|      ap_vld|                     crc_V_36_out|       pointer|
|crc_V_36_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_36_out|       pointer|
|crc_V_35_out         |  out|    1|      ap_vld|                     crc_V_35_out|       pointer|
|crc_V_35_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_35_out|       pointer|
|crc_V_34_out         |  out|    1|      ap_vld|                     crc_V_34_out|       pointer|
|crc_V_34_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_34_out|       pointer|
|crc_V_33_out         |  out|    1|      ap_vld|                     crc_V_33_out|       pointer|
|crc_V_33_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_33_out|       pointer|
|crc_V_32_out         |  out|    1|      ap_vld|                     crc_V_32_out|       pointer|
|crc_V_32_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_32_out|       pointer|
|crc_V_31_out         |  out|    1|      ap_vld|                     crc_V_31_out|       pointer|
|crc_V_31_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_31_out|       pointer|
|crc_V_30_out         |  out|    1|      ap_vld|                     crc_V_30_out|       pointer|
|crc_V_30_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_30_out|       pointer|
|crc_V_29_out         |  out|    1|      ap_vld|                     crc_V_29_out|       pointer|
|crc_V_29_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_29_out|       pointer|
|crc_V_28_out         |  out|    1|      ap_vld|                     crc_V_28_out|       pointer|
|crc_V_28_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_28_out|       pointer|
|crc_V_27_out         |  out|    1|      ap_vld|                     crc_V_27_out|       pointer|
|crc_V_27_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_27_out|       pointer|
|crc_V_26_out         |  out|    1|      ap_vld|                     crc_V_26_out|       pointer|
|crc_V_26_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_26_out|       pointer|
|crc_V_25_out         |  out|    1|      ap_vld|                     crc_V_25_out|       pointer|
|crc_V_25_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_25_out|       pointer|
|crc_V_24_out         |  out|    1|      ap_vld|                     crc_V_24_out|       pointer|
|crc_V_24_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_24_out|       pointer|
|crc_V_23_out         |  out|    1|      ap_vld|                     crc_V_23_out|       pointer|
|crc_V_23_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_23_out|       pointer|
|crc_V_22_out         |  out|    1|      ap_vld|                     crc_V_22_out|       pointer|
|crc_V_22_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_22_out|       pointer|
|crc_V_21_out         |  out|    1|      ap_vld|                     crc_V_21_out|       pointer|
|crc_V_21_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_21_out|       pointer|
|crc_V_20_out         |  out|    1|      ap_vld|                     crc_V_20_out|       pointer|
|crc_V_20_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_20_out|       pointer|
|crc_V_19_out         |  out|    1|      ap_vld|                     crc_V_19_out|       pointer|
|crc_V_19_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_19_out|       pointer|
|crc_V_18_out         |  out|    1|      ap_vld|                     crc_V_18_out|       pointer|
|crc_V_18_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_18_out|       pointer|
|crc_V_17_out         |  out|    1|      ap_vld|                     crc_V_17_out|       pointer|
|crc_V_17_out_ap_vld  |  out|    1|      ap_vld|                     crc_V_17_out|       pointer|
|crc_V_8_out          |  out|    1|      ap_vld|                      crc_V_8_out|       pointer|
|crc_V_8_out_ap_vld   |  out|    1|      ap_vld|                      crc_V_8_out|       pointer|
+---------------------+-----+-----+------------+---------------------------------+--------------+

