$date
	Sat Nov 08 16:50:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_cpu4 $end
$var wire 1 ! halt $end
$var wire 1 " exception $end
$var reg 1 # clk $end
$var reg 32 $ counter [31:0] $end
$var reg 1 % rst_ $end
$scope module cpu4 $end
$var wire 32 & alu_in_1 [31:0] $end
$var wire 1 # clk $end
$var wire 1 ! halt $end
$var wire 1 % rst_ $end
$var wire 1 ' use_mem_rw_ $end
$var wire 5 ( waddr_s5 [4:0] $end
$var wire 5 ) waddr_s4 [4:0] $end
$var wire 5 * waddr_s3 [4:0] $end
$var wire 5 + waddr [4:0] $end
$var wire 1 , swap $end
$var wire 1 - signed_ext $end
$var wire 32 . sign_ext_imm_s3 [31:0] $end
$var wire 32 / sign_ext_imm [31:0] $end
$var wire 5 0 shamt_s3 [4:0] $end
$var wire 5 1 shamt [4:0] $end
$var wire 1 2 sel_mem_s5 $end
$var wire 1 3 sel_mem_s4 $end
$var wire 1 4 sel_mem_s3 $end
$var wire 1 5 sel_mem $end
$var wire 1 6 rw_s5 $end
$var wire 1 7 rw_s4 $end
$var wire 1 8 rw_s3 $end
$var wire 1 9 rw_ $end
$var wire 32 : reg_wdata [31:0] $end
$var wire 32 ; r2_data_s4 [31:0] $end
$var wire 32 < r2_data_s3 [31:0] $end
$var wire 32 = r2_data [31:0] $end
$var wire 1 > r2_addr_s3 $end
$var wire 5 ? r2_addr [4:0] $end
$var wire 32 @ r1_data_s3 [31:0] $end
$var wire 32 A r1_data [31:0] $end
$var wire 1 B r1_addr_s3 $end
$var wire 5 C r1_addr [4:0] $end
$var wire 32 D pc_addr [31:0] $end
$var wire 1 E not_equal $end
$var wire 1 F mem_rw_s4 $end
$var wire 1 G mem_rw_s3 $end
$var wire 1 H mem_rw_ $end
$var wire 1 I load_link_s4 $end
$var wire 1 J load_link_s3 $end
$var wire 1 K load_link_ $end
$var wire 1 L link_rw_s5 $end
$var wire 1 M link_rw_ $end
$var wire 1 N jreg $end
$var wire 1 O jmp $end
$var wire 1 P jal $end
$var wire 16 Q imm [15:0] $end
$var wire 32 R i_mem_rdata [31:0] $end
$var wire 1 S halt_s5 $end
$var wire 1 T halt_s4 $end
$var wire 1 U halt_s3 $end
$var wire 1 V halt_s2 $end
$var wire 1 " exception $end
$var wire 1 W equal $end
$var wire 32 X d_mem_rdata_s5 [31:0] $end
$var wire 32 Y d_mem_rdata [31:0] $end
$var wire 1 Z check_link_s4 $end
$var wire 1 [ check_link_s3 $end
$var wire 1 \ check_link $end
$var wire 4 ] byte_en_s5 [3:0] $end
$var wire 4 ^ byte_en_s4 [3:0] $end
$var wire 4 _ byte_en_s3 [3:0] $end
$var wire 4 ` byte_en [3:0] $end
$var wire 1 a brne $end
$var wire 1 b breq $end
$var wire 1 c atomic_s5 $end
$var wire 1 d atomic_s4 $end
$var wire 1 e atomic_s3 $end
$var wire 1 f atomic $end
$var wire 32 g alu_out_s5 [31:0] $end
$var wire 32 h alu_out_s4 [31:0] $end
$var wire 32 i alu_out [31:0] $end
$var wire 4 j alu_op_s3 [3:0] $end
$var wire 4 k alu_op [3:0] $end
$var wire 32 l alu_in_2 [31:0] $end
$var wire 1 m alu_imm_s3 $end
$var wire 1 n alu_imm $end
$var wire 1 o addr_m $end
$var wire 26 p addr [25:0] $end
$var parameter 32 q BITS $end
$var parameter 32 r D_MEM_BASE_ADDR $end
$var parameter 32 s D_MEM_WORDS $end
$var parameter 32 t IMM_LEFT $end
$var parameter 32 u I_MEM_BASE_ADDR $end
$var parameter 32 v I_MEM_WORDS $end
$var parameter 32 w JMP_LEFT $end
$var parameter 32 x OP_BITS $end
$var parameter 33 y REG_ADDR_LEFT $end
$var parameter 32 z REG_WORDS $end
$var parameter 32 { SHIFT_BITS $end
$var reg 32 | link_addr [31:0] $end
$var reg 1 } link_valid $end
$scope module alu $end
$var wire 32 ~ data1 [31:0] $end
$var wire 32 !" data2 [31:0] $end
$var wire 5 "" shamt [4:0] $end
$var wire 4 #" alu_op [3:0] $end
$var parameter 32 $" NUM_BITS $end
$var parameter 32 %" OP_BITS $end
$var parameter 32 &" SHIFT_BITS $end
$var reg 32 '" alu_out [31:0] $end
$var reg 33 (" comp_data2 [32:0] $end
$var reg 1 W equal $end
$var reg 1 )" msb_bit $end
$var reg 1 E not_equal $end
$var reg 33 *" out [32:0] $end
$var reg 32 +" temp_data [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ," i [31:0] $end
$upscope $end
$upscope $end
$scope module d_memory $end
$var wire 32 -" addr [31:0] $end
$var wire 1 ." addr_is_valid $end
$var wire 1 # clk $end
$var wire 1 ' rw_ $end
$var wire 10 /" word_addr [9:0] $end
$var wire 32 0" wdata [31:0] $end
$var wire 32 1" rdata [31:0] $end
$var wire 4 2" byte_en [3:0] $end
$var parameter 33 3" ADDR_LEFT $end
$var parameter 32 4" BASE_ADDR $end
$var parameter 32 5" BITS $end
$var parameter 32 6" WORDS $end
$upscope $end
$scope module forward_unit $end
$var wire 32 7" alu_out_s4 [31:0] $end
$var wire 5 8" r1_addr_s3 [4:0] $end
$var wire 32 9" r1_data_s3 [31:0] $end
$var wire 5 :" r2_addr_s3 [4:0] $end
$var wire 32 ;" r2_data_s3 [31:0] $end
$var wire 5 <" waddr_s4 [4:0] $end
$var wire 1 7 rw_s4 $end
$var parameter 33 =" ADDR_LEFT $end
$var parameter 32 >" BITS $end
$var parameter 32 ?" REG_WORDS $end
$var reg 32 @" r1_data_fwd [31:0] $end
$var reg 32 A" r2_data_fwd [31:0] $end
$upscope $end
$scope module i_memory $end
$var wire 1 B" addr_is_valid $end
$var wire 4 C" byte_en [3:0] $end
$var wire 1 # clk $end
$var wire 1 D" rw_ $end
$var wire 32 E" wdata [31:0] $end
$var wire 10 F" word_addr [9:0] $end
$var wire 32 G" rdata [31:0] $end
$var wire 32 H" addr [31:0] $end
$var parameter 33 I" ADDR_LEFT $end
$var parameter 32 J" BASE_ADDR $end
$var parameter 32 K" BITS $end
$var parameter 32 L" WORDS $end
$upscope $end
$scope module instr_reg $end
$var wire 1 # clk $end
$var wire 1 W equal $end
$var wire 1 M" load_instr $end
$var wire 32 N" mem_data [31:0] $end
$var wire 1 E not_equal $end
$var wire 5 O" r1_addr [4:0] $end
$var wire 1 % rst_ $end
$var wire 1 P" rt_is_src $end
$var wire 5 Q" waddr [4:0] $end
$var wire 5 R" shamt [4:0] $end
$var wire 5 S" rt [4:0] $end
$var wire 5 T" rs [4:0] $end
$var wire 5 U" rd [4:0] $end
$var wire 1 V" r_type $end
$var wire 5 W" r2_addr [4:0] $end
$var wire 6 X" opcode [5:0] $end
$var wire 1 Y" j_type $end
$var wire 16 Z" imm [15:0] $end
$var wire 1 [" i_type $end
$var wire 6 \" funct [5:0] $end
$var wire 26 ]" addr [25:0] $end
$var parameter 12 ^" ADD $end
$var parameter 12 _" ADDI $end
$var parameter 12 `" ADDIU $end
$var parameter 33 a" ADDR_LEFT $end
$var parameter 12 b" ADDU $end
$var parameter 4 c" ALU_ADD $end
$var parameter 4 d" ALU_AND $end
$var parameter 4 e" ALU_LTS $end
$var parameter 4 f" ALU_LTU $end
$var parameter 4 g" ALU_NOR $end
$var parameter 4 h" ALU_OR $end
$var parameter 4 i" ALU_PASS1 $end
$var parameter 4 j" ALU_PASS2 $end
$var parameter 4 k" ALU_SLL $end
$var parameter 4 l" ALU_SRA $end
$var parameter 4 m" ALU_SRL $end
$var parameter 4 n" ALU_SUB $end
$var parameter 12 o" AND $end
$var parameter 12 p" ANDI $end
$var parameter 12 q" BEQ $end
$var parameter 32 r" BITS $end
$var parameter 12 s" BNE $end
$var parameter 32 t" CODE_BITS $end
$var parameter 32 u" FUNC_BITS $end
$var parameter 32 v" FU_LEFT $end
$var parameter 12 w" HALT $end
$var parameter 32 x" IMM_LEFT $end
$var parameter 12 y" J $end
$var parameter 12 z" JAL $end
$var parameter 32 {" JMP_LEFT $end
$var parameter 12 |" JR $end
$var parameter 12 }" LBU $end
$var parameter 12 ~" LHU $end
$var parameter 12 !# LL $end
$var parameter 12 "# LUI $end
$var parameter 12 ## LW $end
$var parameter 32 $# NOP $end
$var parameter 12 %# NOR $end
$var parameter 32 &# NUM_REG_BITS $end
$var parameter 1 '# ONE $end
$var parameter 6 (# OP_BEQ $end
$var parameter 32 )# OP_BITS $end
$var parameter 6 *# OP_BNE $end
$var parameter 6 +# OP_JTYPE1 $end
$var parameter 6 ,# OP_JTYPE2 $end
$var parameter 32 -# OP_LEFT $end
$var parameter 6 .# OP_RTYPE $end
$var parameter 6 /# OP_SB $end
$var parameter 6 0# OP_SC $end
$var parameter 6 1# OP_SH $end
$var parameter 6 2# OP_SW $end
$var parameter 12 3# OR $end
$var parameter 12 4# ORI $end
$var parameter 5 5# RA_REG $end
$var parameter 32 6# RD_LEFT $end
$var parameter 32 7# REG_WORDS $end
$var parameter 32 8# RS_LEFT $end
$var parameter 32 9# RT_LEFT $end
$var parameter 12 :# SB $end
$var parameter 12 ;# SC $end
$var parameter 12 <# SH $end
$var parameter 32 =# SHIFT_BITS $end
$var parameter 32 ># SH_LEFT $end
$var parameter 12 ?# SLL $end
$var parameter 12 @# SLT $end
$var parameter 12 A# SLTI $end
$var parameter 12 B# SLTIU $end
$var parameter 12 C# SLTU $end
$var parameter 12 D# SRA $end
$var parameter 12 E# SRL $end
$var parameter 12 F# SUB $end
$var parameter 12 G# SUBU $end
$var parameter 12 H# SW $end
$var parameter 1 I# ZERO $end
$var reg 1 n alu_imm $end
$var reg 4 J# alu_op [3:0] $end
$var reg 1 f atomic $end
$var reg 1 b breq $end
$var reg 1 a brne $end
$var reg 4 K# byte_en [3:0] $end
$var reg 1 \ check_link $end
$var reg 1 " exception $end
$var reg 1 V halt $end
$var reg 32 L# instr [31:0] $end
$var reg 1 P jal $end
$var reg 1 O jmp $end
$var reg 1 N jreg $end
$var reg 1 K load_link_ $end
$var reg 1 H mem_rw_ $end
$var reg 1 9 rw_ $end
$var reg 1 5 sel_mem $end
$var reg 1 - signed_ext $end
$var reg 1 M# stall $end
$var reg 1 , swap $end
$upscope $end
$scope module pc $end
$var wire 26 N# addr [25:0] $end
$var wire 1 b breq $end
$var wire 1 a brne $end
$var wire 1 # clk $end
$var wire 1 W equal $end
$var wire 1 O jmp $end
$var wire 1 N jreg $end
$var wire 1 O# load_instr $end
$var wire 32 P# next_addr [31:0] $end
$var wire 1 E not_equal $end
$var wire 1 % rst_ $end
$var wire 32 Q# sign_ext_imm [31:0] $end
$var wire 32 R# r1_data [31:0] $end
$var wire 32 S# p1_addr [31:0] $end
$var wire 32 T# none_sel [31:0] $end
$var wire 32 U# jump_dst [31:0] $end
$var wire 32 V# jreg_sel [31:0] $end
$var wire 32 W# jmp_sel [31:0] $end
$var wire 32 X# brne_sel [31:0] $end
$var wire 32 Y# breq_sel [31:0] $end
$var wire 32 Z# branch_dst [31:0] $end
$var parameter 32 [# BITS $end
$var reg 32 \# pc_addr [31:0] $end
$upscope $end
$scope module pipe_ex_mem $end
$var wire 32 ]# alu_out [31:0] $end
$var wire 1 # clk $end
$var wire 1 % rst_ $end
$var wire 5 ^# waddr_s3 [4:0] $end
$var wire 1 4 sel_mem_s3 $end
$var wire 1 8 rw_s3 $end
$var wire 32 _# r2_data_s3 [31:0] $end
$var wire 1 G mem_rw_s3 $end
$var wire 1 J load_link_s3 $end
$var wire 1 U halt_s3 $end
$var wire 1 [ check_link_s3 $end
$var wire 4 `# byte_en_s3 [3:0] $end
$var wire 1 e atomic_s3 $end
$var parameter 33 a# ADDR_LEFT $end
$var parameter 32 b# BITS $end
$var parameter 1 c# ONE $end
$var parameter 32 d# REG_WORDS $end
$var parameter 1 e# ZERO $end
$var reg 32 f# alu_out_s4 [31:0] $end
$var reg 1 d atomic_s4 $end
$var reg 4 g# byte_en_s4 [3:0] $end
$var reg 1 Z check_link_s4 $end
$var reg 1 T halt_s4 $end
$var reg 1 I load_link_s4 $end
$var reg 1 F mem_rw_s4 $end
$var reg 32 h# r2_data_s4 [31:0] $end
$var reg 1 7 rw_s4 $end
$var reg 1 3 sel_mem_s4 $end
$var reg 5 i# waddr_s4 [4:0] $end
$upscope $end
$scope module pipe_id_ex $end
$var wire 1 n alu_imm $end
$var wire 4 j# alu_op [3:0] $end
$var wire 1 f atomic $end
$var wire 4 k# byte_en [3:0] $end
$var wire 1 \ check_link $end
$var wire 1 # clk $end
$var wire 1 V halt_s2 $end
$var wire 1 K load_link_ $end
$var wire 1 H mem_rw_ $end
$var wire 5 l# r1_addr [4:0] $end
$var wire 5 m# r2_addr [4:0] $end
$var wire 1 % rst_ $end
$var wire 1 9 rw_ $end
$var wire 1 5 sel_mem $end
$var wire 5 n# shamt [4:0] $end
$var wire 32 o# sign_ext_imm [31:0] $end
$var wire 5 p# waddr_ [4:0] $end
$var wire 32 q# r2_data [31:0] $end
$var wire 32 r# r1_data [31:0] $end
$var parameter 33 s# ADDR_LEFT $end
$var parameter 32 t# BITS $end
$var parameter 32 u# IMM_LEFT $end
$var parameter 32 v# JMP_LEFT $end
$var parameter 1 w# ONE $end
$var parameter 32 x# OP_BITS $end
$var parameter 32 y# REG_WORDS $end
$var parameter 32 z# SHIFT_BITS $end
$var parameter 1 {# ZERO $end
$var reg 1 m alu_imm_s3 $end
$var reg 4 |# alu_op_s3 [3:0] $end
$var reg 1 e atomic_s3 $end
$var reg 4 }# byte_en_s3 [3:0] $end
$var reg 1 [ check_link_s3 $end
$var reg 1 U halt_s3 $end
$var reg 1 J load_link_s3 $end
$var reg 1 G mem_rw_s3 $end
$var reg 5 ~# r1_addr_s3 [4:0] $end
$var reg 32 !$ r1_data_s3 [31:0] $end
$var reg 5 "$ r2_addr_s3 [4:0] $end
$var reg 32 #$ r2_data_s3 [31:0] $end
$var reg 1 8 rw_s3 $end
$var reg 1 4 sel_mem_s3 $end
$var reg 5 $$ shamt_s3 [4:0] $end
$var reg 32 %$ sign_ext_imm_s3 [31:0] $end
$var reg 5 &$ waddr_s3 [4:0] $end
$upscope $end
$scope module pipe_mem_wb $end
$var wire 32 '$ alu_out_s4 [31:0] $end
$var wire 1 d atomic_s4 $end
$var wire 4 ($ byte_en_s4 [3:0] $end
$var wire 1 # clk $end
$var wire 32 )$ d_mem_rdata [31:0] $end
$var wire 1 T halt_s4 $end
$var wire 1 M link_rw_ $end
$var wire 1 % rst_ $end
$var wire 1 7 rw_s4 $end
$var wire 1 3 sel_mem_s4 $end
$var wire 5 *$ waddr_s4 [4:0] $end
$var parameter 33 +$ ADDR_LEFT $end
$var parameter 32 ,$ BITS $end
$var parameter 1 -$ ONE $end
$var parameter 32 .$ REG_WORDS $end
$var parameter 1 /$ ZERO $end
$var reg 32 0$ alu_out_s5 [31:0] $end
$var reg 1 c atomic_s5 $end
$var reg 4 1$ byte_en_s5 [3:0] $end
$var reg 32 2$ d_mem_rdata_s5 [31:0] $end
$var reg 1 S halt_s5 $end
$var reg 1 L link_rw_s5 $end
$var reg 1 6 rw_s5 $end
$var reg 1 2 sel_mem_s5 $end
$var reg 5 3$ waddr_s5 [4:0] $end
$upscope $end
$scope module regfile $end
$var wire 4 4$ byte_en [3:0] $end
$var wire 1 # clk $end
$var wire 5 5$ r1_addr [4:0] $end
$var wire 32 6$ r1_data [31:0] $end
$var wire 5 7$ r2_addr [4:0] $end
$var wire 32 8$ r2_data [31:0] $end
$var wire 1 % rst_ $end
$var wire 1 9 rw_ $end
$var wire 5 9$ waddr [4:0] $end
$var wire 32 :$ wdata [31:0] $end
$var parameter 33 ;$ ADDR_LEFT $end
$var parameter 32 <$ BASE_ADDR $end
$var parameter 32 =$ BITS $end
$var parameter 32 >$ WORDS $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ?$ i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 @$ index [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 >$
b100000 =$
b10000000000000 <$
b100 ;$
0/$
b100000 .$
1-$
b100000 ,$
b100 +$
0{#
b101 z#
b100000 y#
b100 x#
1w#
b11001 v#
b10000 u#
b100000 t#
b100 s#
0e#
b100000 d#
1c#
b100000 b#
b100 a#
b100000 [#
0I#
b101011000000 H#
b100011 G#
b100010 F#
b10 E#
b11 D#
b101011 C#
b1011000000 B#
b1010000000 A#
b101010 @#
b0 ?#
b1010 >#
b101 =#
b101001000000 <#
b111000000000 ;#
b101000000000 :#
b10100 9#
b11001 8#
b100000 7#
b1111 6#
b11111 5#
b1101000000 4#
b100101 3#
b101011 2#
b101001 1#
b111000 0#
b101000 /#
b0 .#
b11111 -#
b11 ,#
b10 +#
b101 *#
b100 )#
b100 (#
1'#
b101 &#
b100111 %#
b100000 $#
b100011000000 ##
b1111000000 "#
b110000000000 !#
b100101000000 ~"
b100100000000 }"
b1000 |"
b11001 {"
b11000000 z"
b10000000 y"
b10000 x"
b111111000000 w"
b101 v"
b110 u"
b110 t"
b101000000 s"
b100000 r"
b100000000 q"
b1100000000 p"
b100100 o"
b101 n"
b1001 m"
b1011 l"
b1000 k"
b1010 j"
b0 i"
b11 h"
b100 g"
b111 f"
b110 e"
b10 d"
b1 c"
b100001 b"
b100 a"
b1001000000 `"
b1000000000 _"
b100000 ^"
b10000000000 L"
b100000 K"
b0 J"
b1001 I"
b100000 ?"
b100000 >"
b100 ="
b10000000000 6"
b100000 5"
b1000000000000000000000000000000 4"
b1001 3"
b101 &"
b100 %"
b100000 $"
b101 {
b100000 z
b100 y
b100 x
b11001 w
b10000000000 v
b0 u
b10000 t
b10000000000 s
b1000000000000000000000000000000 r
b100000 q
$end
#0
$dumpvars
bx @$
b100000 ?$
b0 :$
b0 9$
b0 8$
b0 7$
b0 6$
b0 5$
b1111 4$
bx 3$
bx 2$
bx 1$
bx 0$
bx *$
b0 )$
bx ($
bx '$
bx &$
bx %$
bx $$
bx #$
bx "$
bx !$
bx ~#
bx }#
bx |#
b0 r#
b0 q#
b0 p#
b100000 o#
b0 n#
b0 m#
b0 l#
b1111 k#
b1 j#
bx i#
bx h#
bx g#
bx f#
bx `#
bx _#
bx ^#
b0 ]#
b0 \#
b100000 Z#
b0 Y#
b0 X#
b0 W#
b0 V#
b100000 U#
b1 T#
b1 S#
b0 R#
b100000 Q#
b1 P#
1O#
b100000 N#
0M#
b100000 L#
b1111 K#
b1 J#
b100000 ]"
b100000 \"
0["
b100000 Z"
0Y"
b0 X"
b0 W"
1V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
1P"
b0 O"
b1010010110100100000100000 N"
1M"
b0 H"
b1010010110100100000100000 G"
b0 F"
b0 E"
1D"
b0 C"
1B"
bz A"
bz @"
bx <"
bz ;"
b0x :"
bz 9"
b0x 8"
bz 7"
b1111 2"
b0 1"
b0 0"
b0 /"
0."
b0 -"
b0 ,"
bx +"
b0 *"
x)"
b0 ("
b0 '"
b1 #"
b0 ""
b0 !"
b0 ~
0}
b0 |
b100000 p
1o
0n
xm
b0 l
b1 k
bx j
b0 i
bx h
bx g
0f
xe
xd
xc
0b
0a
b1111 `
bx _
bx ^
bx ]
0\
x[
xZ
b0 Y
bx X
1W
0V
xU
xT
xS
b1010010110100100000100000 R
b100000 Q
0P
0O
0N
1M
xL
1K
xJ
xI
1H
xG
xF
0E
b0 D
b0 C
xB
b0 A
bx @
b0 ?
x>
b0 =
bx <
bx ;
b0 :
09
x8
x7
x6
05
x4
x3
x2
b0 1
bx 0
b100000 /
bx .
0-
0,
b0 +
bx *
bx )
bx (
1'
b0 &
0%
b0 $
0#
0"
x!
$end
#10
1%
#20
b1001 +
b1001 Q"
b1001 p#
b1001 9$
b1011 ?
b1011 W"
b1011 m#
b1011 7$
b100100000100000 /
b100100000100000 Q#
b100100000100000 o#
b10 P#
b1001011000100100000100000 R
b1001011000100100000100000 G"
b1001011000100100000100000 N"
b0 :"
0>
b0 8"
0B
b1010 C
b1010 O"
b1010 l#
b1010 5$
b1010 T"
b1011 S"
b1001 U"
b1010010110100100000100000 U#
b1010010110100100000100000 p
b1010010110100100000100000 ]"
b1010010110100100000100000 N#
b100100000100000 Q
b100100000100000 Z"
b10 T#
b1 F"
b0 "$
b0 ~#
0U
b1111 _
b1111 `#
b1111 }#
b1 j
b1 |#
b0 0
b0 $$
b100000 .
b100000 %$
0m
b0 @
b0 !$
b0 <
b0 _#
b0 #$
1J
b0 *
b0 ^#
b0 &$
08
1G
0[
04
0e
b0 h
b0 f#
b0 '$
1L
b0 X
b0 2$
b1010010110100100000100000 L#
b10 S#
b100100000100001 Z#
b1 D
b1 H"
b1 \#
1#
#30
b1 $
0#
#40
b11 P#
b11111100000000000000000000000000 R
b11111100000000000000000000000000 G"
b11111100000000000000000000000000 N"
b1100 ?
b1100 W"
b1100 m#
b1100 7$
b1 :"
1>
b11 T#
b10 F"
b1001 C
b1001 O"
b1001 l#
b1001 5$
b1001 T"
b1100 S"
b1001011000100100000100000 U#
b1001011000100100000100000 p
b1001011000100100000100000 ]"
b1001011000100100000100000 N#
b0 g
b0 0$
0T
b1111 ^
b1111 g#
b1111 ($
b0 ;
b0 h#
1I
b0 )
b0 <"
b0 i#
b0 *$
07
1F
0Z
03
0d
b1011 "$
b1010 ~#
b100100000100000 .
b100100000100000 %$
b1001 *
b1001 ^#
b1001 &$
b11 S#
b100100000100010 Z#
b10 D
b10 H"
b10 \#
b1001011000100100000100000 L#
1#
#50
b10 $
0#
#60
0P"
1["
b0 +
b0 Q"
b0 p#
b0 9$
0V"
1V
b0 k
b0 #"
b0 J#
b0 j#
19
b0 \"
b0 ?
b0 W"
b0 m#
b0 7$
b0 /
b0 Q#
b0 o#
b100 P#
b0 R
b0 G"
b0 N"
b0 :"
0>
b1 8"
1B
b111111 X"
b0 C
b0 O"
b0 l#
b0 5$
b0 T"
b0 S"
b0 U"
b0 U#
b0 p
b0 ]"
b0 N#
b0 Q
b0 Z"
b100 T#
b11 F"
b1100 "$
b1001 ~#
b1001 )
b1001 <"
b1001 i#
b1001 *$
0!
0S
b1111 ]
b1111 1$
b0 (
b0 3$
06
02
0c
b11111100000000000000000000000000 L#
b100 S#
b11 Z#
b11 D
b11 H"
b11 \#
1#
#70
b11 $
0#
#80
1P"
0["
b101 P#
1V"
b1000 k
b1000 #"
b1000 J#
b1000 j#
09
0V
b0 8"
0B
b101 T#
b100 F"
b0 X"
b1001 (
b1001 3$
b0 "$
b0 ~#
1U
b0 j
b0 |#
b0 .
b0 %$
b0 *
b0 ^#
b0 &$
18
b101 S#
b100 Z#
b100 D
b100 H"
b100 \#
b0 L#
1#
#90
b100 $
0#
#100
b110 P#
b110 T#
b101 F"
0U
b1000 j
b1000 |#
08
1T
b0 )
b0 <"
b0 i#
b0 *$
17
b110 S#
b101 Z#
b101 D
b101 H"
b101 \#
1#
#110
b101 $
0#
#120
b111 P#
b111 T#
b110 F"
1!
1S
b0 (
b0 3$
16
0T
07
b111 S#
b110 Z#
b110 D
b110 H"
b110 \#
1#
#130
b110 $
0#
#135
