#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 21 17:12:02 2023
# Process ID: 120763
# Current directory: /home/ssddls1/ashutosh/ashufpga/fpga
# Command line: vivado
# Log file: /home/ssddls1/ashutosh/ashufpga/fpga/vivado.log
# Journal file: /home/ssddls1/ashutosh/ashufpga/fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ssddls1/ashutosh/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/ssddls1/ashutosh/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
set_property CONFIG.C0.DDR4_AxiAddressWidth 28 [get_bd_cells /ddr4_0]
