image : ppro512k.jpg thumb 150px right 200 & nbsp ; mhz pentium pro with a 512 & nbsp ; kb l2 cache in pga package thumb thumb the lead architect of pentium pro was fred pollack who was specialized in superscalarity and had also worked as the lead engineer of the intel iapx 432 the pentium pro incorporated a new microarchitecture , different from the pentium 's p5 microarchitecture the pentium pro ( p6 ) featured many advanced concepts not found in the pentium , although it was n't the first or only x86 processor to implement them ( see nexgen nx586 or cyrix 6x86 ) the pentium pro thus featured out of order execution , including speculative execution via register renaming the pentium pro has an 8 & nbsp ; kb instruction cache , from which up to 16 bytes are fetched on each cycle and sent to the instruction decoders this restricts the pentium pro 's ability to decode multiple instructions simultaneously , limiting superscalar execution likewise , the simple decoders are limited to instructions that can be translated into one micro-op instructions that require more micro-ops than four are translated with the assistance of a sequencer , which generates the required micro-ops over multiple clock cycles the pentium pro has a total of six execution units : two integer units , one floating-point unit ( fpu ) , a load unit , store address unit , and a store data unit one of the integer units shares the same ports as the fpu , and therefore the pentium pro can only dispatch one integer micro-op and one floating-point micro-op , or two integer micro-ops per a cycle , in addition to micro-ops for the other three execution units of the two integer units , only the one that shares the path with the fpu on port 0 has the full complement of functions such as a barrel shifter , multiplier , divider , and support for lea instructions the smallest number is for single precision ( 32-bit ) floating-point numbers and the largest for extended precision ( 80-bit ) numbers the pentium pro p6 microarchitecture was used in one form or another by intel for more than a decade so for example cmovne moves a specified value into a register or not depending on whether the ne ( not-equal ) condition is true in the flags register ie z flag 0 despite being advanced for the time , the pentium pro 's out-of-order register renaming architecture had trouble with running 16-bit code and mixed code ( 8/16-bit or 16/32-bit ) , as using partial registers cause frequent pipeline flushing this , together with the high cost of pentium pro systems , caused rather lackluster reception among pc enthusiasts at the time likely pentium pro 's most noticeable addition was its on-package l2 cache , which ranged from 256 & nbsp ; kb at introduction to 1 & nbsp ; mb in 1997 in intel 's '' family/model/stepping '' scheme , the pentium pro is family 6 , model 1 , and its intel product code is 80521 the 150 & nbsp ; mhz pentium pro processor die was fabricated in a 0.50 & nbsp ; μm bicmos process in 1998 , the 300/333 & nbsp ; mhz pentium ii overdrive processor for socket & nbsp ; 8 was released featuring 512 & nbsp ; kb of full-speed cache , it was produced by intel as a drop-in upgrade option for owners of pentium pro systems these specially packaged pentium ii xeon processors were used to upgrade asci red , which became the first computer to reach the teraflops performance mark with the pentium pro processor and then the first to exceed 2 teraflops after the upgrade to pentium ii xeon processors slockets—in the form of socket 370 to slot & nbsp ; 1 adapters—saw renewed popularity when intel introduced socket & nbsp ; 370 celeron and pentium iii processors intel 's iapx 432 initiative was also a commercial failure , but in the process they did learn how to build a split-transaction bus to support a cacheless multiprocessor system backside bus , searchstorage.techtarget.com intel pentium pro images and descriptions , cpu-collection.de cpu-info : intel pentium pro , indepth processor history , web.archive.org 