[INFO ODB-0227] LEF file: asap7/asap7_tech_1x_201209.lef, created 30 layers, 9 vias
[INFO ODB-0227] LEF file: asap7/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells
[INFO ODB-0394] Duplicate site asap7sc7p5t in asap7sc7p5t_28_L_1x_220121a already seen in asap7sc7p5t_28_R_1x_220121a
[INFO ODB-0227] LEF file: asap7/asap7sc7p5t_28_L_1x_220121a.lef, created 212 library cells
[INFO ODB-0394] Duplicate site asap7sc7p5t in asap7sc7p5t_28_SL_1x_220121a already seen in asap7sc7p5t_28_R_1x_220121a
[INFO ODB-0227] LEF file: asap7/asap7sc7p5t_28_SL_1x_220121a.lef, created 212 library cells
[INFO ODB-0128] Design: gcd
[INFO ODB-0130]     Created 54 pins.
[INFO ODB-0131]     Created 470 components and 2159 component-terminals.
[INFO ODB-0133]     Created 416 nets and 1216 connections.
[INFO RSZ-0100] Repair move sequence: UnbufferMove VTSwapSpeed SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0094] Found 46 endpoints with setup violations.
[INFO RSZ-0099] Repairing 46 out of 46 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |   Area   |    WNS   |   StTNS    |   EnTNS    |  Viol  |  Worst  
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |          |            |            | Endpts | St/EnPt 
------------------------------------------------------------------------------------------------------------------------------
       0* |       0 |       0 |        0 |      0 |     0 |    +0.0% |  -66.849 |    -1407.4 |    -1781.1 |     46 | resp_msg[13]
      10* |       0 |       9 |        0 |      0 |     0 |    +0.0% |  -46.919 |     -911.2 |    -1069.3 |     46 | resp_msg[15]
      20* |       0 |      13 |        4 |      0 |     3 |    +0.8% |  -31.844 |     -700.2 |     -584.0 |     46 | resp_msg[13]
      30* |       0 |      14 |        9 |      0 |     7 |    +1.7% |  -26.964 |     -604.3 |     -494.2 |     46 | resp_msg[15]
      40* |       0 |      19 |       12 |      0 |     9 |    +2.3% |  -23.373 |     -534.9 |     -347.3 |     46 | resp_msg[13]
      50* |       0 |      25 |       14 |      0 |    11 |    +2.7% |  -20.952 |     -447.4 |     -252.7 |     46 | resp_msg[13]
      60* |       0 |      31 |       16 |      0 |    13 |    +3.1% |  -17.509 |     -357.1 |     -232.8 |     46 | resp_msg[13]
      70* |       0 |      39 |       17 |      0 |    14 |    +3.4% |  -15.168 |     -328.6 |     -173.4 |     46 | resp_msg[13]
      80* |       0 |      45 |       19 |      0 |    16 |    +3.9% |  -14.692 |     -295.8 |     -153.6 |     46 | resp_msg[13]
      90* |       0 |      48 |       24 |      0 |    18 |    +4.9% |  -11.741 |     -217.2 |     -112.3 |     46 | resp_msg[14]
     100* |       0 |      55 |       25 |      0 |    20 |    +5.2% |   -9.622 |     -142.8 |      -97.6 |     46 | resp_msg[13]
     110* |       0 |      59 |       30 |      0 |    21 |    +6.3% |   -7.634 |     -126.2 |      -86.1 |     46 | resp_msg[13]
     113* |       0 |      62 |       30 |      0 |    21 |    +6.3% |   -6.969 |      -90.7 |      -74.2 |     46 | resp_msg[15]
     120* |       0 |      64 |       32 |      0 |    23 |    +6.7% |   -6.617 |      -77.1 |      -67.3 |     46 | dpath.a_reg.out\[15\]$_DFFE_PP_/D
     120* |       0 |      62 |       31 |      0 |    23 |    +6.5% |   -6.613 |      -84.9 |      -73.2 |     46 | dpath.a_reg.out\[15\]$_DFFE_PP_/D
     124* |       0 |      64 |       32 |      0 |    23 |    +6.7% |   -6.613 |      -81.9 |      -66.5 |     46 | dpath.a_reg.out\[15\]$_DFFE_PP_/D
     125* |       0 |      64 |       32 |      0 |    23 |    +6.7% |   -6.613 |      -81.9 |      -66.5 |     46 | dpath.a_reg.out\[15\]$_DFFE_PP_/D
     126* |       0 |      64 |       32 |      0 |    23 |    +6.7% |   -6.613 |      -81.9 |      -66.5 |     46 | dpath.a_reg.out\[15\]$_DFFE_PP_/D
     130* |       0 |      66 |       32 |      0 |    24 |    +6.7% |   -6.613 |      -71.1 |      -60.4 |     46 | dpath.a_reg.out\[15\]$_DFFE_PP_/D
     135* |       0 |      68 |       33 |      0 |    25 |    +6.9% |   -6.613 |      -62.3 |      -53.6 |     46 | dpath.a_reg.out\[15\]$_DFFE_PP_/D
     138* |       0 |      68 |       35 |      1 |    25 |    +7.7% |   -5.874 |      -59.6 |      -32.5 |     46 | resp_msg[15]
     139* |       0 |      68 |       35 |      1 |    25 |    +7.7% |   -5.874 |      -59.6 |      -32.5 |     46 | resp_msg[15]
     140* |       0 |      68 |       35 |      1 |    25 |    +7.7% |   -5.874 |      -59.6 |      -32.5 |     46 | resp_msg[15]
     140* |       0 |      68 |       35 |      1 |    25 |    +7.7% |   -5.874 |      -59.6 |      -32.5 |     46 | resp_msg[15]
     141* |       0 |      68 |       35 |      1 |    25 |    +7.7% |   -5.874 |      -59.6 |      -32.5 |     46 | resp_msg[15]
     143* |       0 |      69 |       35 |      1 |    25 |    +7.7% |   -5.874 |      -59.6 |      -25.4 |     46 | resp_msg[15]
     144* |       0 |      69 |       35 |      1 |    25 |    +7.7% |   -5.874 |      -59.6 |      -25.4 |     46 | resp_msg[15]
     145* |       0 |      69 |       35 |      1 |    25 |    +7.7% |   -5.874 |      -59.6 |      -25.4 |     46 | resp_msg[15]
     147* |       0 |      70 |       35 |      1 |    25 |    +7.7% |   -5.874 |      -59.6 |      -22.6 |     46 | resp_msg[15]
     148* |       0 |      70 |       35 |      1 |    25 |    +7.7% |   -5.874 |      -59.6 |      -22.6 |     46 | resp_msg[15]
     149* |       0 |      70 |       35 |      1 |    25 |    +7.7% |   -5.874 |      -59.6 |      -22.6 |     46 | resp_msg[15]
     150* |       0 |      70 |       35 |      1 |    25 |    +7.7% |   -5.874 |      -59.6 |      -22.6 |     46 | resp_msg[15]
     152* |       0 |      72 |       35 |      1 |    25 |    +7.7% |   -5.874 |      -59.8 |      -18.5 |     46 | resp_msg[15]
     153* |       0 |      72 |       35 |      1 |    25 |    +7.7% |   -5.874 |      -59.8 |      -18.5 |     46 | resp_msg[15]
     155* |       0 |      73 |       35 |      1 |    25 |    +7.7% |   -5.874 |      -59.8 |      -16.9 |     46 | resp_msg[15]
     156* |       0 |      73 |       35 |      1 |    25 |    +7.7% |   -5.874 |      -59.8 |      -16.9 |     46 | resp_msg[15]
     160* |       0 |      75 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -48.2 |      -15.3 |     46 | resp_msg[15]
     162* |       0 |      77 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -13.0 |     46 | resp_msg[15]
     163* |       0 |      77 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -13.0 |     46 | resp_msg[15]
     164* |       0 |      77 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -13.0 |     46 | resp_msg[15]
     166* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     167* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     168* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     169* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     170* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     170* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     171* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     172* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     173* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     174* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     175* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     176* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     177* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     178* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     179* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     180* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     180* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     181* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     182* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     183* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     184* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     185* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     186* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     187* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     188* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
     188* |       0 |      78 |       36 |      1 |    25 |    +7.9% |   -5.874 |      -47.3 |      -11.8 |     46 | resp_msg[15]
    final |       0 |      89 |       36 |      1 |    25 |    +7.9% |   -5.658 |      -25.2 |       -5.7 |      1 | resp_msg[13]
------------------------------------------------------------------------------------------------------------------------------
[INFO RSZ-0040] Inserted 36 buffers.
[INFO RSZ-0051] Resized 89 instances: 15 up, 0 up match, 0 down, 74 VT
[INFO RSZ-0043] Swapped pins on 25 instances.
[INFO RSZ-0049] Cloned 1 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.39   26.39 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   4.70   31.09 v _356_/Y (INVx2_ASAP7_75t_SL)
  11.24   42.33 ^ _573_/CON (HAxp5_ASAP7_75t_SL)
  11.56   53.89 v _573_/SN (HAxp5_ASAP7_75t_SL)
  12.79   66.68 v place84/Y (BUFx3_ASAP7_75t_SL)
  13.31   79.99 v _394_/Y (OR3x1_ASAP7_75t_SL)
  20.90  100.89 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.47  117.37 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.11  133.47 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  151.32 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  170.82 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  181.24 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  181.66 ^ resp_msg[13] (out)
         181.66   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -181.66   data arrival time
---------------------------------------------------------
          -5.66   slack (VIOLATED)


Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.39   26.39 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   4.70   31.09 v _356_/Y (INVx2_ASAP7_75t_SL)
  11.24   42.33 ^ _573_/CON (HAxp5_ASAP7_75t_SL)
  11.56   53.89 v _573_/SN (HAxp5_ASAP7_75t_SL)
  12.79   66.68 v place84/Y (BUFx3_ASAP7_75t_SL)
  13.31   79.99 v _394_/Y (OR3x1_ASAP7_75t_SL)
  20.90  100.89 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.47  117.37 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.11  133.47 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  151.32 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  170.82 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  181.24 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  181.66 ^ resp_msg[13] (out)
         181.66   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -181.66   data arrival time
---------------------------------------------------------
          -5.66   slack (VIOLATED)


Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.39   26.39 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   4.70   31.09 v _356_/Y (INVx2_ASAP7_75t_SL)
  11.24   42.33 ^ _573_/CON (HAxp5_ASAP7_75t_SL)
  11.56   53.89 v _573_/SN (HAxp5_ASAP7_75t_SL)
  12.79   66.68 v place84/Y (BUFx3_ASAP7_75t_SL)
  13.31   79.99 v _394_/Y (OR3x1_ASAP7_75t_SL)
  20.90  100.89 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.47  117.37 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.11  133.47 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  151.32 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  170.82 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  181.24 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  181.66 ^ resp_msg[13] (out)
         181.66   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -181.66   data arrival time
---------------------------------------------------------
          -5.66   slack (VIOLATED)


Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.39   26.39 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   4.70   31.09 v _356_/Y (INVx2_ASAP7_75t_SL)
  11.24   42.33 ^ _573_/CON (HAxp5_ASAP7_75t_SL)
  11.56   53.89 v _573_/SN (HAxp5_ASAP7_75t_SL)
  12.79   66.68 v place84/Y (BUFx3_ASAP7_75t_SL)
  13.31   79.99 v _394_/Y (OR3x1_ASAP7_75t_SL)
  20.90  100.89 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.47  117.37 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.11  133.47 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  151.32 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  170.82 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  181.24 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  181.66 ^ resp_msg[13] (out)
         181.66   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -181.66   data arrival time
---------------------------------------------------------
          -5.66   slack (VIOLATED)


Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.39   26.39 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   4.70   31.09 v _356_/Y (INVx2_ASAP7_75t_SL)
  11.24   42.33 ^ _573_/CON (HAxp5_ASAP7_75t_SL)
  11.56   53.89 v _573_/SN (HAxp5_ASAP7_75t_SL)
  12.79   66.68 v place84/Y (BUFx3_ASAP7_75t_SL)
  13.31   79.99 v _394_/Y (OR3x1_ASAP7_75t_SL)
  20.33  100.32 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.47  116.79 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.11  132.90 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  150.74 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  170.24 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  180.66 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  181.08 ^ resp_msg[13] (out)
         181.08   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -181.08   data arrival time
---------------------------------------------------------
          -5.08   slack (VIOLATED)


Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.39   26.39 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   4.70   31.09 v _356_/Y (INVx2_ASAP7_75t_SL)
  11.24   42.33 ^ _573_/CON (HAxp5_ASAP7_75t_SL)
  11.56   53.89 v _573_/SN (HAxp5_ASAP7_75t_SL)
  12.79   66.68 v place84/Y (BUFx3_ASAP7_75t_SL)
  13.31   79.99 v _394_/Y (OR3x1_ASAP7_75t_SL)
  20.33  100.32 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.47  116.79 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.11  132.90 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  150.74 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  170.24 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  180.66 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  181.08 ^ resp_msg[13] (out)
         181.08   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -181.08   data arrival time
---------------------------------------------------------
          -5.08   slack (VIOLATED)


Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.39   26.39 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   4.70   31.09 v _356_/Y (INVx2_ASAP7_75t_SL)
  11.24   42.33 ^ _573_/CON (HAxp5_ASAP7_75t_SL)
  11.56   53.89 v _573_/SN (HAxp5_ASAP7_75t_SL)
  12.79   66.68 v place84/Y (BUFx3_ASAP7_75t_SL)
  13.31   79.99 v _394_/Y (OR3x1_ASAP7_75t_SL)
  20.90  100.89 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.47  117.37 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.11  133.47 v _402_/Y (AO21x2_ASAP7_75t_SL)
  16.85  150.32 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  169.82 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  180.24 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  180.66 ^ resp_msg[13] (out)
         180.66   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -180.66   data arrival time
---------------------------------------------------------
          -4.66   slack (VIOLATED)


Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.39   26.39 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   4.70   31.09 v _356_/Y (INVx2_ASAP7_75t_SL)
  11.24   42.33 ^ _573_/CON (HAxp5_ASAP7_75t_SL)
  11.56   53.89 v _573_/SN (HAxp5_ASAP7_75t_SL)
  12.79   66.68 v place84/Y (BUFx3_ASAP7_75t_SL)
  13.31   79.99 v _394_/Y (OR3x1_ASAP7_75t_SL)
  20.90  100.89 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.47  117.37 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.11  133.47 v _402_/Y (AO21x2_ASAP7_75t_SL)
  16.85  150.32 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  169.82 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  180.24 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  180.66 ^ resp_msg[13] (out)
         180.66   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -180.66   data arrival time
---------------------------------------------------------
          -4.66   slack (VIOLATED)


Startpoint: dpath.a_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.45   26.45 ^ dpath.a_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   4.84   31.28 v _355_/Y (INVx2_ASAP7_75t_SL)
   9.04   40.32 ^ _572_/CON (HAxp5_ASAP7_75t_SL)
  11.31   51.63 v _572_/SN (HAxp5_ASAP7_75t_SL)
  13.33   64.95 v place85/Y (BUFx3_ASAP7_75t_SL)
  12.69   77.64 v _312_/Y (OA21x2_ASAP7_75t_SL)
  22.17   99.82 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.47  116.29 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.11  132.40 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  150.24 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  169.74 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  180.16 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  180.58 ^ resp_msg[13] (out)
         180.58   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -180.58   data arrival time
---------------------------------------------------------
          -4.58   slack (VIOLATED)


Startpoint: dpath.a_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_SL)
  26.45   26.45 ^ dpath.a_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_SL)
   4.84   31.28 v _355_/Y (INVx2_ASAP7_75t_SL)
   9.04   40.32 ^ _572_/CON (HAxp5_ASAP7_75t_SL)
  11.31   51.63 v _572_/SN (HAxp5_ASAP7_75t_SL)
  13.33   64.95 v place85/Y (BUFx3_ASAP7_75t_SL)
  12.69   77.64 v _312_/Y (OA21x2_ASAP7_75t_SL)
  22.17   99.82 v _395_/Y (OA211x2_ASAP7_75t_SL)
  16.47  116.29 v _400_/Y (OA21x2_ASAP7_75t_SL)
  16.11  132.40 v _402_/Y (AO21x2_ASAP7_75t_SL)
  17.84  150.24 v _417_/Y (AO32x1_ASAP7_75t_SL)
  19.50  169.74 ^ _418_/Y (XOR2x2_ASAP7_75t_SL)
  10.42  180.16 ^ output41/Y (BUFx3_ASAP7_75t_SL)
   0.42  180.58 ^ resp_msg[13] (out)
         180.58   data arrival time

 220.00  220.00   clock core_clock (rise edge)
   0.00  220.00   clock network delay (ideal)
   0.00  220.00   clock reconvergence pessimism
 -44.00  176.00   output external delay
         176.00   data required time
---------------------------------------------------------
         176.00   data required time
        -180.58   data arrival time
---------------------------------------------------------
          -4.58   slack (VIOLATED)


